

SY27-7243-1

**Systems**

**OS/VS2 IPL and NIP  
Logic**

**VS2 Release 1.6**

**IBM**

Second Edition(September, 1974)

This edition is a minor revision of SY27-7243-0 incorporating TNL GN27-1406. These editions are still current.

This publication applies to release 1.6 of OS/VS2 and to all subsequent releases unless otherwise indicated in new editions or technical newsletters. Changes are continually made to the specifications in this book; before using this book, consult the most recent edition of the IBM System/360 and System/370 Bibliography, GA22-6822, and the current SRL Newsletter for editions that are applicable and current.

Requests for copies of IBM publications should be made to your IBM representative or the IBM branch office serving your locality.

A form for reader's comments appears at the back of this publication. If the form has been removed, comments may be addressed to IBM Corporation, Programming Publications, Department 636, Neighborhood Road, Kingston, New York 12401. All comments become the property of IBM.

© Copyright International Business Machines Corporation 1972

This publication describes the logic of IPL (initial program loader) and NIP (nucleus initialization program) for OS/VS2. The information is intended for use by personnel responsible for program maintenance. IPL loads the nucleus designated by the user and prepares the system for initialization. NIP initializes the nucleus and the remainder of real storage in preparation for system execution.

#### ORGANIZATION OF THIS BOOK

This publication contains six sections.

"Section 1. Introduction" provides an overview of the functions performed by IPL/NIP and contains background information on linkage between modules and subroutines. The section also describes real storage areas, data sets used by IPL/NIP, formatting page data sets, and the quickstart/coldstart process.

"Section 2. Method of Operation" describes in more detail the functions performed by the IPL/NIP modules. Method-of-operation diagrams show the input, processing, and output of modules and subroutines.

"Section 3. Program Organization" describes the structure of the IPL/NIP modules. It also contains flowcharts of complex areas of code.

"Section 4. Directory" contains a directory of entry points, showing module names, function, and diagram number.

"Section 5. Data Areas" contains descriptions of control blocks and data areas used by IPL/NIP.

"Section 6. Diagnostic Aids" contains messages and wait state codes issued by the IPL/NIP modules. It also contains a register usage table and a module data field cross-reference table.

#### PREREQUISITE READING

Readers of this publication should be familiar with the following OS/VS publications:

OS/VS2 Supervisor Logic, SY27-7244.  
OS/VS Supervisor Services and Macro Instructions, GC27-6979.

#### Supplementary Reading

Information in the following publications may be helpful in understanding IPL and NIP:

VS2 System Messages, GC28-1002.  
OS/VS System Codes, GC28-1003.  
VS2 Operator's Reference, GC38-0210.  
VS2 System Data Areas, SY28-0606.

CONTENTS

SECTION 1: INTRODUCTION . . . . .	1
The Initial Program Loader . . . . .	1
The Nucleus Initialization Program . . . . .	1
Linkage to Service Subroutines . . . . .	6
Page Data Set Formatting and the Quickstart/Coldstart Process . . . . .	6
Data Sets Used by IPL/NIP . . . . .	7
Real Storage Areas During NIP Execution . . . . .	7
Data Areas and Control Blocks Used by NIP . . . . .	7
SECTION 2: METHOD OF OPERATION . . . . .	9
Using Method-of-Operation Diagrams . . . . .	9
The IPL Records and IEA IPL00 (Diagram 1.0) . . . . .	12
The Nucleus Initialization Program . . . . .	14
IEAVNIP0 (Diagram 2.0) . . . . .	14
IEAVNIPM (Diagram 3.0) . . . . .	17
IEAVNP01 (Diagram 4.0) . . . . .	19
IEAVNP02 (Diagram 5.0) . . . . .	19
IEAVNP03 (Diagram 6.0) . . . . .	20
IEAVNP04 (Diagram 7.0) . . . . .	22
IEAVNPA4 (Diagram 8.0) . . . . .	23
IEAVNP05 (Diagram 9.0) . . . . .	25
IEAVNPA5 (Diagram 10.0) . . . . .	26
IEAVNP06 (Diagram 11.0) . . . . .	27
IEAVNP07 (Diagram 12.0) . . . . .	28
IEAVNIPX . . . . .	28
SECTION 3: PROGRAM ORGANIZATION . . . . .	.170
SECTION 4: DIRECTORY . . . . .	.174
SECTION 5: DATA AREAS . . . . .	.176
IPLDATA . . . . .	.176
NIPMOUNT Parameter List . . . . .	.176
NIOPEN Parameter List . . . . .	.177
NIPWTO Message Header . . . . .	.177
NIPWTOR Parameter List . . . . .	.177
NIP Vector Table (NVT) . . . . .	.178
Page Device Information Table . . . . .	.179
Page Device Table . . . . .	.180
NIP PARMAREA . . . . .	.180
Parameter Address Table (PARMTAB) . . . . .	.181
Parameter Table Entry . . . . .	.182
Quickstart Record 1 (NIPQSR1) . . . . .	.183
Quickstart Record 2 (NIPQSR2) . . . . .	.183
Quickstart Record 3 (NIPQSR3) . . . . .	.183
Slot Queue . . . . .	.184
NIP System Parameter Entry (SPE) . . . . .	.184
SECTION 6: DIAGNOSTIC AIDS . . . . .	.185
Register Usage Table . . . . .	.189
GLOSSARY . . . . .	.192
INDEX . . . . .	.196

Figure 1.	Key to symbols in method-of-operation diagrams . . . . .	9
Figure 2.	Location of IPL records in real storage . . . . .	12
Figure 3.	Contents of real storage before and after IPL relocation . . . . .	13
Figure 4.	Definition of real storage . . . . .	15
Figure 5.	Organization of the initial system queue area . . . . .	16
Figure 6.	System segment and page tables. . . . .	16
Figure 7.	Real storage at completion of IEAVNIP0 execution . . . . .	17
Figure 8.	Dynamic address translation . . . . .	18
Figure 9.	Creating system parameter area . . . . .	20
Figure 10.	Building OPERTAB . . . . .	21
Figure 11.	Building PLIBTAB . . . . .	21
Figure 12.	Merging OPERTAB into PLIBTAB . . . . .	21
Figure 13.	Building the PARMAREA . . . . .	21
Figure 14.	Real storage after paging device initialization and initial paging area definition . . . . .	23
Figure 15.	Organization of IPL/NIP modules and subroutines . . . . .	170
Diagram 0.1:	IPL/NIP processing . . . . .	2
Diagram 0.2:	NIP processing under control of IEAVNIPM . . . . .	3
Diagram 1.0:	IEAPIL00 Initial Program Load . . . . .	32
Diagram 2.0:	IEAVNIP0 Initial NIP Processing . . . . .	36
Diagram 3.0:	IEAVNIPM Control Routine . . . . .	42
Diagram 3.1:	NIPLCAD Load specified modules . . . . .	44
Diagram 3.2:	NIPSVX and NIPSVCX Provide linkage to specified SVC routine . . . . .	46
Diagram 3.3:	NIPUCBFN Find UCB for specified unit . . . . .	48
Diagram 3.4:	NIPTIME Determine absolute time or relative time since IEAVNIPM was entered. . . . .	50
Diagram 4.0:	IEAVNP01 Initialize System Consoles . . . . .	52
Diagram 4.1:	NP1INIT and NP1TCOMM Establish operator communications . . . . .	54
Diagram 5.0:	IEAVNP02 Control Routine . . . . .	56
Diagram 5.1:	NIPMOUNT Mount specified volume on specified device . . . . .	58
Diagram 5.2:	NIPOPEN Open specified data set . . . . .	60
Diagram 6.0:	IEAVNP03 Initialize page data sets . . . . .	61
Diagram 6.1:	NP3OPSP Check validity of operator parameters and build OPERTAB . . . . .	62
Diagram 6.2:	NP3PBASE Allocate and initialize PARMAREA . . . . .	64
Diagram 6.3:	NP3PMLIB Open SYS1.PARMLIB data set . . . . .	66
Diagram 6.4:	NP3SYSP Build the PLIBTAB . . . . .	68
Diagram 6.5:	NP4PTAB Move parameters into PARMAREA; set PARMTAB address . . . . .	70
Diagram 6.6:	NP3LCAT Concatenate members with SYS1.LINKLIB . . . . .	72
Diagram 7.0:	IEAVNP04 Open and format page data sets . . . . .	74
Diagram 7.1:	NP4PDSEL Initialize paging devices . . . . .	76
Diagram 8.0:	IEAVNPA4 Control Routine . . . . .	78
Diagram 8.1:	NPA4READ and NPA4WRIT Read and write quickstart records . . . . .	80
Diagram 8.2:	NPA4GBUF Obtain quickstart buffer . . . . .	82
Diagram 8.3:	NPA4FREE Free quickstart buffer . . . . .	84
Diagram 8.4:	NPA4INTF and NPA4RSTB Initiate or restart processing . . . . .	86
Diagram 8.5:	NPA4BCCV Determine number of available pages . . . . .	88
Diagram 8.6:	NPA4INTC Initialize PVT . . . . .	90
Diagram 8.7:	NPA4LOAD Load specified module . . . . .	92
Diagram 8.8:	NPA4CCST Complete LPA coldstart process . . . . .	94
Diagram 9.0:	IEAVNP05 Initialize link pack area and BLDL table . . . . .	96
Diagram 9.1:	NP5QSLPA Initialize table entries . . . . .	98
Diagram 9.2:	NP5CSIPA Attach IEAVNPA5 . . . . .	100
Diagram 9.3:	NP5VTCB Load, attach, and delete IEAVNPA5 . . . . .	102
Diagram 9.4:	NP5IPLIB Initialize SYS1.LPALIB . . . . .	104
Diagram 9.5:	NP5MLPA Load specified modules into LPA . . . . .	106

Diagram 9.6: NP5BLDLP Include modules in BIDL table . . . . .	.108
Diagram 10.0: IEAVNPA5 Control Routine . . . . .	.110
Diagram 10.1: NPA5MLPA Load specified modules into LPA . . . . .	.112
Diagram 10.2: NPA5BLDL Allocate storage for, and move, BLDL table . . . . .	.114
Diagram 10.3: NPA5CLPA Coldstart process; build LPA . . . . .	.116
Diagram 10.4: NPA5TERM Release BLDL save area . . . . .	.118
Diagram 10.5: NPA5LGRP Load groups of modules specified by LPA packing list . . . . .	.120
Diagram 11.0: IEAVNP06 Initialize reliability and serviceability features . . . . .	.122
Diagram 11.1: NPSDSS Initialize DSS (dynamic support system) . . . . .	.124
Diagram 11.2: NP6DMP Initialize SYS1.DUMP . . . . .	.126
Diagram 11.3: NP6RMS Initialize RMS (recovery management support) . . . . .	.130
Diagram 11.4: NP6TRA Initialize the trace function . . . . .	.132
Diagram 12.0: IEAVNP07 Call routines sequentially . . . . .	.134
Diagram 12.1: NP7HDCPY Define the console or system log data set to be used for message hardcopy . . . . .	.136
Diagram 12.2: NP7PDCM Relate each graphic device to its LPA-resident DCM . . . . .	.138
Diagram 12.3: NP7LPAFN Find a module in the LPA . . . . .	.140
Diagram 12.4: NP7PAL Define page algorithm limit values . . . . .	.142
Diagram 12.5: NP7EPFP Test for the presence of the extended-precision floating-point feature . . . . .	.144
Diagram 13.0: IEAVNIPX Organize NIP exit processing . . . . .	.146
Diagram 13.1: NPXAPG Define the task dispatcher's APG . . . . .	.150
Diagram 13.2: NPXTMSL Build the required number of TSCEs (time slice control elements) in the SQA . . . . .	.152
Diagram 13.3: NPXQCELL Define SQA and ISQA quickcell areas . . . . .	.154
Diagram 13.4: NPXMPA Define virtual address space dedicated to master scheduler region . . . . .	.156
Diagram 13.5: NPXMPA1 Establish limits on background and TSO use of auxiliary storage . . . . .	.158
Diagram 13.6: NPXFJPQ Release control blocks for NIP-loaded modules . . . . .	.160
Diagram 13.7: NPXMLSQA Allocate the single-segment LSQA related to master scheduler region . . . . .	.162
Diagram 13.8: NPXPFTAQ Define available page frames . . . . .	.164
Diagram 13.9: NPXMCSP0 Define shared subpool 0 for master scheduler and communication task . . . . .	.166
Diagram 13.10: NPXRDAT Reset DAT tables and exit to master scheduler Initialization routine . . . . .	.168
 Chart AA. NIPMOUNT Processing . . . . .	 .171

IPL (initial program loader) and NIP (nucleus initialization program) initialize the VS2 system by loading the supervisor and preparing the system for execution. Because the functions of IPL and NIP are related, and because NIP execution immediately follows IPL execution, IPL and NIP are treated in this publication as one component.

Diagrams 0.1 and 0.2 show the main functions performed by IPL and NIP.

### THE INITIAL PROGRAM LOADER

IPL is brought into real storage when the operator presses the LOAD button. (See "Section 2: Method of Operation" for a description of how IEAIPL00 is loaded.)

IPL loads the resident nucleus that was created during system generation (either a nucleus designated by the user or one assigned by the system). IPL then limits real storage to the size specified by the user (if defaulted, it is to the actual size of real storage), and clears real storage up to the effective size to 0's. IEAIPL00 initializes system tables and general registers for use during NIP execution.

After IPL has been executed, control is passed to the first NIP module, IEAVNIP0, which was loaded as part of the resident nucleus.

### THE NUCLEUS INITIALIZATION PROGRAM

NIP initializes real storage, provides access to the various system data sets, and provides access to virtual storage by initializing the appropriate paging tables. Because NIP performs its functions sequentially, and because each function is performed primarily by one module (often with assistance from a service module), NIP execution is described on a module basis.

The modules IEAVNIPM and IEAVNP02 each performs special sequential processing, but those modules also contain subroutines that

perform common functions for one or more other NIP modules. IEAVNPA4 and IEAVNPA5 function solely as service routines.

The NIP modules perform the following functions:

- Define the initial part of the NVT (NIP vector table), define the SQA (system queue area), define the nucleus buffer, define NIP's dynamic area, provide access to the SYS1.NUCLEUS data set, and place the CPU in EC (extended control) mode with translation enabled (IEAVNIP0).
- Control the sequence of execution for NIP modules and handle requests for execution of nonresident SVC routines (IEAVNIPM).
- Initialize system consoles (IEAVNP01).
- Initialize the system device configuration, the SVC library (SYS1.SVCLIB), and the system log data set (SYS1.LOGREC) (IEAVNP02).
- Process parameters specified by the system programmer and the operator (IEAVNP03).
- Initialize paging control blocks and data areas for the paging supervisor (IEAVNP04 and IEAVNPA4).
- Define link pack area modules for quickstart or coldstart processing (IEAVNP05 and IEAVNPA5).
- Initialize the reliability and serviceability (RAS) features (IEAVNP06).
- Define the hardcopy console, pageable DCMS (display control modules), and the paging algorithm limit values (IEAVNP07).
- Define the nonpageable dynamic area, quickcell tables, available storage, the master scheduler's region, and the dispatcher's APG (authorized priority group) table and time-slice queues (IEAVNIPX).




Diagram 0.1: IPL/NIP processing






Diagram 0.2: NIP processing under control of IEAVNIPM




Diagram 0-2: NIP processing under control of IEAVNIPM (Part 2 of 3)




Diagram 0-2: NIP processing under control of IEAVNIPM (Part 3 of 3)

## LINKAGE TO SERVICE SUBROUTINES

In addition to mainline processing, the NIP modules IEAVNIPM, IEAVNP02, and IEAVNPA4 contain subroutines that perform common functions for other NIP modules. The IEAVNIPM and IEAVNP02 subroutines are executed in response to the NIP macro instruction IEAPMNIP. When an IEAVNIPM subroutine is requested, the macro expands to contain the address of the required subroutine and a BAL instruction to that address. When the IEAPMNIP macro instruction specifies a subroutine within IEAVNP02, the macro expansion contains a BAL to the NIPLOAD subroutine within IEAVNIPM to load IEAVNP02, a BAL to the IEAVNP02 subroutine entry point, and an SVC 9 (DELETE) instruction.

IEAVNPA4 is initially brought into storage when the IEAPMNIP macro instruction is issued by IEAVNP04 (the expansion contains the BAL to NIPLOAD to load IEAVNPA4 and a BAL to the entry point). Subsequent entries from IEAVNP04, IEAVNP05, and IEAVNPA5 are by a BALR instruction which contains the entry address found in the NIP vector table. The particular subroutine required is indicated by bit settings in the parameter list passed in register 1. The last linkage from IEAVNP05 to an IEAVNPA4 subroutine is also by the IEAPMNIP macro. This expansion contains an SVC 9 (DELETE) instruction to logically remove IEAVNPA4 from storage.

## PAGE DATA SET FORMATTING AND THE QUICKSTART/COLDSTART PROCESS

One of the required NIP functions is to initialize the page data sets. Each paging device specified during system generation or by the operator using the PAGE parameter is considered a page data set and is referred to as such in the following discussion.

For each unformatted page data set, only the "home address" and record 0 contents of any track are known, and the remainder of the track must be formatted into records of specified size and characteristics. NIP formats each page data set by executing a channel program which writes the count, key, and data for the specified number of records. The channel program varies depending on the type of device containing the data set being formatted and the PAGE parameter specifications.

For each data set that is formatted, NIP maintains a record, called a quickstart record, or NIPQSR1. Each NIPQSR1 record contains the number of tracks formatted, the number of pages in the data set that are available (a page is unavailable if the track is defective or if it will be allo-

cated to NIPQSR1), and a "bit map" that indicates which pages are available. Each NIPQSR1 record is written to record 1 of the first track of the page data set.

The NIPQSR1 records serve an important function when the operator must restart the system by performing another IPL. During NIP processing for the restart, NIP checks the NIPQSR1 record for each page data set to determine whether the data set must be reformatted. NIP performs the I/O operations required to reformat a page data set only when:

- The NIPQSR1 record cannot be read (either the data set was not formatted or the NIPQSR1 record is defective).
- As part of the system restart, the operator has entered new specifications for the data set, and the data set is too small to meet the requirements.
- The operator has entered new specifications for the data set, and a factor other than size requires the data set to be reformatted.

Because the pages for the LPA (link pack area) remain static during execution, two additional quickstart records are created to provide additional information about the LPA page data set. The additional records are NIPQSR2 and NIPQSR3.

NIPQSR2 contains the virtual address of the LPA directory, the highest virtual address assigned to the LPA, and a bit map of available pages in the data set. NIPQSR3 contains a slot/group map of the sequential LPA address space. There may be one to three NIPQSR3 records for the LPA page data set.

Quickstart and Coldstart Process: During the first IPL for a system, NIP reads the LPA modules from the SYS1.LPALIB data set and writes (loads) them into the LPA page data set. At the same time, NIP builds the NIPQSR2 and NIPQSR3 records and writes them to the data set.

Normally, the LPA modules are not reloaded during a subsequent IPL. The only time they are reloaded is when:

- The NIPQSR1 record for the LPA page data set cannot be read, forcing NIP to reformat the data set and reload the modules because it has no assurance that the data set has previously been formatted.
- The operator specifies the CLPA parameter, indicating that the contents of the LPA are to be modified during the restart.

- The PAGE parameter specifies that another data set is to contain the LPA.
- The SQA system parameter is so specified that SQA infringes on the LPA virtual address space, and the operator accepts this condition.

The initialization process in which the LPA modules must be loaded into the data set is called the coldstart process.

The process of reinitializing the system without reloading the LPA modules (that is, by using the LPA page data set created during a previous initialization) is called the quickstart process. This name refers to the time saved by not having to reload the LPA modules.

#### DATA SETS USED BY IPL/NIP

Because all data used by IPL/NIP originates in or will reside in system data sets, it is important to be familiar with the following list of these data sets and brief descriptions of their contents.

- SYS1.NUCLEUS -- Contains the resident nucleus and all NIP modules.
- SYS1.LOGREC -- Used for recording I/O and hardware errors.
- SYS1.LINKLIB -- Contains user and system programs.
- SYS1.SVCLIB -- Contains the type 3 and 4 SVC routines used during NIP processing and RMS routines.
- SYS1.LPALIB -- Contains all of the modules for the link pack area.
- SYS1.PAGE -- Contains the auxiliary space for system paging.
- SYS1.DUMP -- Used for dumping the contents of storage.
- SYS1.PARMLIB -- Contains the system parameters referred to with the SYSP parameter from the operator console and the LINKLIB concatenation member, LNKLST00, and the MLPA, FIX, and BLDL module name lists.
- SYS1.DSSVM -- Contains the dynamic support system virtual storage.

#### REAL STORAGE AREAS DURING NIP EXECUTION

During NIP execution, real storage is logically divided into several areas. Because these areas are continually referred to in the method-of-operation diagrams and the text in Section 2, brief descriptions of these areas and their contents are provided. The following are descriptions of the real storage areas in ascending order (from the lowest address to the highest):

- Nucleus: This is the lowest area of real storage and contains the modules, system control blocks, and system data areas that remain in real storage during execution. Because they remain in real storage, no paging is required. The nucleus is created during system generation, and some of its control blocks are initialized during IPL/NIP execution.
- Nucleus Buffer: This area occupies the space immediately above the nucleus. It contains additional control blocks and data areas created by NIP. The nucleus buffer becomes a logical and physical extension of the nucleus. Two fields in the NIP vector table (NVTNUCND and NVTBUFND) point to the next area in the nucleus buffer into which additional data can be placed, and the upper limit of the nucleus buffer, respectively.
- NIP's Dynamic Area: This area is immediately above the nucleus buffer and contains the NIP modules that are required for execution of NIP. The modules are loaded into the highest available area within the dynamic area.
- Initial Paging Area: This area is immediately above NIP's dynamic area and is used for paging functions during NIP execution.
- System Queue Area: This area is in the highest real storage space. It contains the control blocks and queue elements required for virtual storage supervision and the segment and page tables required for paging supervision.

#### DATA AREAS AND CONTROL BLOCKS USED BY NIP

The following data areas and control blocks are used only during NIP execution. They are either overlaid during system execution (for example, the NVT and the PARMAREA) or are not used (for example, the quickstart records).

### NIP Vector Table (NVT)

The NVT contains pointers and flags that are used only by NIP. Its relationship to NIP execution is similar to that of the CVT to system execution. The NVT base is created by IEAVNIP0 and is moved into and further initialized by IEAVNIPM. It is used by all NIP modules.

### Quickstart Records

There are three types of quickstart records. The first type, NIPQSR1, is created and written to a page data set when the data set is formatted. The other two types of records, NIPQSR2 and NIPQSR3, are

created and written only for page data sets containing link pack area modules. The contents and use of the quickstart records are more fully described under "Page Data Set Initialization and the Quickstart/Coldstart Process" in this section.

### PARMAREA

The PARMAREA is created by IEAVNP03 and initialized with the system parameters specified by the system programmer or by the operator. It also contains a table of addresses (PARMTAB) that point to the system parameters and a data area required for reading the system parameters from the SYS1.PARMLIB.

This section uses text and diagrams to describe the functions performed by IPL/NIP. The method-of-operation diagrams are the primary vehicle for describing the IPL/NIP functions. Notice that the diagrams emphasize the sequence of functions rather than the detailed step-by-step logic found in flowcharts. For information on how to use the diagrams, please read the next subsection, "Using Method-of-Operation Diagrams."

The text in this section supplements the diagrams. The text describes briefly the functions performed by each module and the major subroutines within each module. Detailed descriptions of complex processing are given in "Section 3: Program Organization."

The initial program loader is the fourth record on cylinder 0, track 0 of the system residence volume. The nucleus initialization program modules are members of the SYS1.NUCLEUS data set. IPL loads the resident nucleus and the first NIP module, IEAVNIP0, which was previously link-edited with the resident nucleus to form the IEANUC0x member of the SYS1.NUCLEUS data set. IEAVNIP0 in turn causes the loading of the NIP control module, IEAVNIPM, which sequentially loads and deletes IEAVNP01, IEAVNP02, IEAVNP03, IEAVNP04, IEAVNP05, IEAVNP06, and IEAVNP07. A subroutine within IEAVNIPM also causes the loading and deletion of IEAVNP02 when subroutines within it are required by other NIP modules.

Other special loading and deletion operations are:

- IEAVNPA4 is loaded by IEAVNIPM for IEAVNP04 and deleted by IEAVNP05.
- IEAVNPA5 is loaded by IEAVNIPM for IEAVNP05 and deleted by IEAVNP05.
- IEAVNIPX is loaded by IEAVNIPM and is self deleted.

The IPL and NIP modules are described in this section in the order in which they are normally executed.

#### USING METHOD-OF-OPERATION DIAGRAMS

Method-of-operation diagrams are provided for all IPL/NIP modules and most of the subroutines within these modules. These diagrams describe the functions per-

formed by the modules and show the input and output associated with the functions.

Where necessary, the processing steps in a method-of-operation diagram are further explained by "Notes on Processing." Each note amplifies a functional statement in the diagram and gives the label in the code that performs the function. Each note is related to the appropriate processing step by the function number (the number adjacent to the step in the diagram). Where no note is given, it is presumed that the statement in the diagram and the comments in the code provide an adequate explanation of the function. The reference labels included in the "Notes on Processing" provide a means of finding the point in the code at which each function is performed.

To help the reader understand and use these diagrams, this section contains a sample diagram, an explanation of diagramming conventions (Figure 1), and text that explains the sample diagram.

The sample diagram describes the functions performed by module IEAVNzzz. The first five characters in all NIP module names are "IEAVN". The characters "zzz" represent the unique suffix in each module name.

The wide, shaded arrow indicates entry to a module, exits from a module, or major paths of execution within or between modules. Entry to the module in the sample diagram is from IEAVNxxx, Step y.

#### MEANING OF ARROWS USED IN METHOD-OF-OPERATION DIAGRAMS






	<u>Primary Entry/Exit Path</u> -- Shows the path followed to accomplish the principle function of the body of code described by the diagram.
	<u>Secondary Path</u> -- Shows the path used by a processing step to accomplish a subordinate function.
	<u>Pointer</u> -- Shows that a field in one data area contains the address of another field or data area.
	<u>Data Reference</u> -- Shows that the contents of a data area are tested or read to determine the course of subsequent processing.
	<u>Data Modification</u> -- Indicates data modification (change to any field or register).

Figure 1. Key to symbols in method-of-operation diagrams

Diagram X.X: IEAVNzzz  
Sample Diagram






Diagram X.X IEAVNzzz

Notes on Processing	Label
1. This note would explain in more detail the processing for function 1.	IEAVNzzz
2. Control is passed to a subroutine that is not part of this module.	Label2
3. Control is passed to a subroutine that is part of this module.	Label3
4. This note would amplify the decision made.	Label4
5. Exit is to IEAVNyyy.	
6. The system is put in a wait state with the code X'00'.	Label5

Processing Steps 1 and 2 refer to fields CVTaaaaa and NVTkkkk. Data areas used across the system are described fully in VS2 Data Areas. Data areas pertinent only to NIR are described in Section 5 of this manual. Referring to a field usually involves loading the contents of the field into a register for testing or addressing. A reference to a field does not include modification of the field.

To perform functions 2 and 3, the module in the sample diagram requires the services of other routines. Module C is another module (it may be a NIP module) used to perform function 2. Linkage to another NIP module is achieved by issuing an internal NIP macro instruction, the expansion of which causes (1) the NIPLOAD subroutine in IEAVNIPM to be entered to load the module, (2) a BAL instruction to give control to the module, (3) the required input parameters to be expanded inline, and (4) a subsequent SVC instruction to delete the module. Function 3 requires the processing of Subroutine D which is within this module. Subroutines described in this manner are entered by a BAL instruction and normally return control to the next sequential instruction. Where modules and subroutines are described by method-of-operation diagrams in this manual, the number of the diagram is given in the lower right-hand corner.

In cases where secondary or supportive processing is required, the narrower shaded arrows indicate the flow of processing.

The fifth processing step uses the contents of register nn. The contents of other registers are not shown as input because they are not used by this module.

The normal exit from this module is to module IEAVNqqq. Where appropriate, the number of the step in the diagram to which exit is made is shown.

The error processing that occurs in entering a disabled wait state includes storing a wait state code and branching to the NIPSWAIT subroutine in IEAVNIPM, which places the system in the disabled wait state.

THE IPL RECORDS AND IEAIPL00 (DIAGRAM 1.0)

The initial program loader is the program that initializes real storage and loads the specified control program nucleus. The nucleus is assembled during system generation and resides on the SYS1.NUCLEUS data set. The nucleus contains system control blocks, data areas, resident control program modules, and the first module of the nucleus initialization program that will be executed (IEAVNIP0).




Figure 2. Location of IPL records in real storage

IEAIPL00 gains control when the operator presses the LOAD button. The operator prepares for loading IEAIPL00 by mounting the system residence volume on a direct access device and setting the load unit address switches to the unit address of that device. Pressing the LOAD button causes a system reset, turns on the LOAD light, turns off the MANUAL light, and initiates a read operation from the selected direct access device.

When the read operation is started (see Figure 2), the selected input device starts transferring data. The first IPL record is read into real storage locations 0 through 23. The doubleword read into location 8 (through 15) is a CCW (channel command word) that causes the loading of the second record into real storage at an address higher than the size of the third IPL record, so that the second record will not be overlaid. The Transfer-in-Channel command at location 16 (in the first record) specifies the address of the second record. The second record is a chain of CCWs that cause the IPL control section (third record) to be read into real storage beginning at location 0.

When the channel end is received (indicating that the last CCW in the second record has been executed), the unit address of the device is stored in bits 21-31 of the first word in storage. Bits 16-20 are set to 0, and bits 0-15 remain unchanged. The doubleword in storage location 0 is loaded as a new PSW, and normal operation proceeds. The LOAD light then turns off. IEAIPL00 does these things:

- Clears general and floating-point registers.

- Clears real storage to the highest addressable location (the highest addressable location may be specified by the operator as a location lower than the highest actual address in real storage).
- Sets all storage keys to 0.
- Relocates unexecuted coding and data areas above the real storage area to be occupied by the resident nucleus and loads the nucleus specified by the operator (IEANUC0x) or the system-assigned nucleus IEANUC01 (see Figure 3).
- Transfers control to the first NIP module, IEAVNIP0, which is loaded as part of the resident nucleus.

Processing Expected Program Checks

At certain points during execution, IEAIPL00 expects program checks to occur. These are caused when IEAIPL00 clears real storage and sets the storage keys for 2K multiples of storage. IEAIPL00 uses loop processing to perform these functions. When the instructions in the loop address a

location greater than the size of real storage, a program check occurs. Anticipating this action, IEAIPL00 sets the program-check new PSW to the address of the next sequential instruction beyond the particular loop processing. When this processing is complete, the program-check new PSW is set to the address of the IEAIPL00 subroutine that processes unexpected program checks. Unexpected program checks result in a system wait state with a code of X'19' being placed in the address portion of the current PSW.

Operator Interface During IPL

IEAIPL00 provides two interfaces that allow the operator to limit the size of real storage (specify that the full size of real storage is not to be effective), and to specify a nucleus other than the system-assigned nucleus, IEANUC01. To use these interfaces, the operator sets an address stop at location X'80' before pressing the ILOAD button. When this address stop is reached (by the CPU processing the third IPL record), the operator selects an alternate nucleus by storing in location X'08' the EBCDIC character to be appended to IEANUC0. This suffix is used by




Figure 3. Contents of real storage before and after IPL relocation

IEAIPL00 to determine which nucleus is to be loaded.

The real storage size is limited by storing one of the following hexadecimal values in location X'09':

Value	Effective Size
X'A7'	192K
X'A8'	384K
X'C6'	64K
X'C7'	128K
X'C8'	256K
X'C9'	512K
X'D0'	768K
X'D1'	1024K

If the operator limits real storage, IEAIPL00 clears real storage only up to the operator-selected limit. However, storage keys for all 2K segments of real storage are set, regardless of the artificial size limit.

#### THE NUCLEUS INITIALIZATION PROGRAM

NIP receives control from the Initial Program Loader to initialize system tables and control blocks, to make data sets and devices available for system use, and to bring into virtual storage those modules specified to be resident. The modules that compose NIP have the following residency characteristics:

- IEAVNIP0 Loaded by IEAIPL00 as part of the nucleus; overlaid by subsequent NIP execution.
- IEAVNIPM Loaded into the highest portion of NIP's dynamic area by IEAVNIP0 and deleted by IEAVNIPX; remains in real storage during execution of all NIP modules except IEAVNIP0.
- IEAVNP01 Loaded and deleted by IEAVNIPM; remains in NIP's dynamic area only during its execution.
- IEAVNP02 Loaded and deleted by IEAVNIPM for use by NIP modules; remains in real storage only during its execution.
- IEAVNP03 Loaded and deleted by IEAVNIPM; remains in NIP's dynamic area only during its execution.
- IEAVNP04 Loaded and deleted by IEAVNIPM; remains in NIP's dynamic area only during its execution.

- IEAVNPA4 Loaded by IEAVNIPM for IEAVNP04 and deleted by IEAVNP05; remains in NIP's dynamic area during execution of IEAVNP04 and IEAVNP05.
- IEAVNP05 Loaded and deleted by IEAVNIPM; remains in NIP's dynamic area only during its execution.
- IEAVNPA5 Loaded by IEAVNIPM for IEAVNP05 and deleted by IEAVNP05; remains in NIP's dynamic area during execution of IEAVNP05; is executed under a TCB created as a result of an ATTACH macro instruction issued by IEAVNP05.
- IEAVNP06 Loaded and deleted by IEAVNIPM; remains in NIP's dynamic area only during its execution.
- IEAVNP07 Loaded and deleted by IEAVNIPM; remains in NIP's dynamic area only during its execution.
- IEAVNIPX Loaded by IEAVNIPM; remains in NIP's dynamic area only during its execution. Passes control to the master scheduler's Initialization routine (IEVIPL).

#### IEAVNIP0 (DIAGRAM 2.0)

The IEAVNIP0 routine in NIP is link-edited with the nucleus modules to form the nucleus member IEANUC0x (IEANUC01 if unspecified) of the SYS1.NUCLEUS data set. IEAVNIP0 is entered only from the initial program loader (IEAIPL00) and performs the initialization needed to load the first NIP module into NIP's dynamic area. Execution subsequent to IEAVNIP0 causes the nucleus area occupied by IEAVNIP0 to be overlaid by system data, and the area becomes a logical and physical extension of the nucleus.

IEAVNIP0 does the following things:

- Initializes the NVT (NIP vector table) and the CVT (communications vector table).
- Defines the real storage areas above the nucleus (see Figures 4 and 5).
- Defines the initial copy of the PVT (page vector table) and the PFT (page frame table).
- Defines the initial copy of the system trace table.




Figure 4. Definition of real storage

- Initializes the segment table and page tables (see Figure 6).
- Sets the initial values in the System/370 clocks.
- Places the CPU in extended control (EC) mode with DAT enabled.
- Defines a temporary nucleus buffer.
- Defines NIP's nonpageable region.
- Reserves initial system paging space.
- Initializes SYS1.NUCLEUS control blocks.
- Passes control to IEAVNIPM (see Figure 7).

#### Paging Initialization

IEAVNIP0 creates the system segment table and the page tables in the high-address portion of the system queue area of real storage. The tables are used by the dynamic address translation feature to convert virtual addresses to real addresses. To better understand NIP's execution, it is useful to summarize the function of these tables in a virtual environment.

Virtual addressing allows programs to refer to addresses that are greater than the size of real storage up to a maximum address of  $16m-1$ . Virtual storage is divided into 64K segments, which are in turn divided into 4K blocks. Each 64K segment is described by a 16-entry page table, each entry describing a 4K block. Each 64K segment is also associated with one of the 256 entries in the system segment table which is pointed to by the CVTSEGD field. The addressing scheme (see Figure 8) multiplies the first eight bits of a 24-bit virtual address by 4 and adds the result to the address of the system segment table to arrive at the segment table entry for that virtual address. The next four bits in the virtual address are multiplied by 2, and the result is added to the 3-byte value in the segment table entry to determine the page table entry for the virtual address. The page table entry contains the first 12 bits of the real storage address of the 4K block that contains the data referred to by the virtual address. The last 12 bits of the virtual address are used as the displacement into the 4K block to arrive at the real storage address of the data.

IEAVNIP0 creates only the page tables that describe virtual addresses corresponding to real storage addresses plus a single SQA segment. The appropriate (segment table entries) are initialized for the page tables that are created. Unused segment table entries are set to indicate that no corresponding page tables have been created for them.

Because the virtual addresses of the nucleus are real addresses, the page tables that describe the virtual area corresponding to the real storage area never change and are marked as valid. The area above NIP's region and below the SQA is reserved for paging. The page tables for this area are marked as invalid, because the real storage area associated with these page tables contains no valid data, and any reference to this area must be invalid. The page table created for the virtual storage area corresponding to the real storage SQA is also indicated as invalid, because the virtual area logically associated with the SQA is in the high-address portion of virtual storage. Note that external page tables are not built, because neither the nucleus nor the SQA has a copy in virtual storage. External page tables normally follow page tables and describe page residency characteristics and location on paging devices.




Figure 5. Organization of the initial system queue area





Figure 6. System segment and page tables



$$nK = (\text{real storage size} - (\text{nucleus size} + \text{SQA size} + 80K)) / 2$$

Figure 7. Real storage at completion of IEAVNIP0 execution

### EC Mode Initialization

IEAVNIP0 places the CPU in EC (extended control) mode by loading the PSW described below. This also allows all interruptions from the I/O subsystem. Previously, the system was disabled for all interruptions, including machine checks.

Bit	Value	Description
0	0	Monitor mask -- disabled
1	0	Program event recording mask -- disabled
4	0	24-bit addressing specified
5	1	Dynamic address translation -- enabled
6	1	I/O mask -- enabled
7	1	External mask -- enabled
8-11	0	Supervisor protection key
12	1	EC mode
13	1	Machine-check mask -- enabled
15	0	Supervisor state
24	0	Segment protection -- disabled
40-63		Address of next sequential instruction

Those fields not described are set to 0.

The following multiple control registers are initialized by IEAVNIP0:

Word	Bits	Description
0	1	SSM interruptions
0	8-9	Page size
0	10	Page entry size
0	11-12	Segment size
0	20	Clock comparator
0	21	CPU timer
0	24	Location X'80' timer
1	0-7	Segment table length
1	8-25	Segment table origin address

### IEAVNIPM (DIAGRAM 3.0)

IEAVNIPM consists of mainline coding and several subroutines. The subroutines are entered from the mainline processing, from other NIP modules, or asynchronously as a result of unusual conditions that arise during NIP execution. The mainline coding loads, branches to, and deletes the other NIP modules (except IEAVNIPX, which does not return control to IEAVNIPM).

The subroutines within IEAVNIPM are requested by other modules via the IEAPMNIP macro instruction. The expansion of this macro instruction includes a Branch and Link (BALR) instruction to the required subroutine, the address of which is obtained from the NIP vector table. If the subroutine NIPLOAD is requested, the expansion of the macro instruction also includes a Branch and Link to the requested module loaded by NIPLOAD and, for IEAVNP02 subroutine requests, a subsequent SVC 9 (DELETE) instruction. The macro expansion does not include an SVC 9 instruction for IEAVNPA4. This module is deleted after execution of the macro expansion.

### NIPLOAD Subroutine (Diagram 3.1)

The NIPLOAD subroutine is entered from various modules to load a specified NIP module into real storage. It creates a BIDL list via the BIDL macro instruction and issues a LOAD macro instruction. If the module is not loaded successfully, IEAVNIPM places the system in a disabled wait state (X'32' or X'33').

### NIPSVX and NIPSVX Subroutines (Diagram 3.2)

The NIPSVX and NIPSVX subroutines are entered as a result of an XCTL request or a request for a type-3 or type-4 SVC. All SVC table entries for type-3 and type-4 SVC routines are set to the address of NIPSVX; the entry for XCTL is set to the address of NIPSVX. Because the link pack area (which will eventually contain the required modules) has not been initialized, the NIPSVX and NIPSVX subroutines must load the module into real storage. Control is then passed to the XCTL module or to the SVC routine, and execution continues normally.

### NIPSENSE Subroutine

The NIPSENSE subroutine is entered following an I/O error to write an interpretive error message to the master console. Information concerning the command code of the failing CCW, CSW status bytes, volume




Figure 8. Dynamic address translation

serial number (if direct access storage device), EBCDIC unit address, and (if a unit check) sense bytes are extracted and placed in the error message, which is then sent to the operator via the NIPWTO subroutine (within IEAVNIPM).

NIPUCBFN Subroutine (Diagram 3.3)

The NIPUCBFN subroutine is entered to find a UCB related to a specific device. After converting the input, if necessary, to the hexadecimal unit address, NIPUCBFN issues an IOSGEN macro instruction to link to the IOS UCB Lookup routine. IOS performs the necessary processing and returns the address of the associated UCB, if it was found.

NIPTIME Subroutine (Diagram 3.4)

The NIPTIME subroutine is entered to provide either the time of day in decimal or the binary value representing the time elapsed since IEAVNIPM was entered for this initialization process.

NIPWTO and NIPWTOR Subroutines

The NIPWTO and NIPWTOR Subroutines are entered to build and execute a channel program to simulate WTO and WTOR macro instructions. IEAVNIPM has a temporary reply buffer into which the operator's reply to a WTOR is read. The requesting routine may specify that control is not to be returned until the reply is received. In this case, NIPWTOR passes control to NIPWTOR2 to await the reply.



### NIPWTOR2 Subroutine

The NIPWTOR2 subroutine is entered to move an operator's reply into the reply buffer specified by the calling routine. NIPWTOR2 returns control to the requesting routine or, if entered from NIPWTOR, returns control to the routine that requested the WTOR function.

### NIPABEND Subroutine

The NIPABEND subroutine is entered asynchronously to process conditions that would normally cause abnormal termination of a task. Upon initial entry from IEAVNIP0, IEAVNIPM replaces the SVC 13 address placed in the SVC table during system generation with the address of the NIPABEND subroutine. For the first entry to process an abnormal condition, NIPABEND issues a message to the operator via NIPWTO indicating the type of error and branches to NIPSWAIT to place the system in a disabled wait state. For a recursive entry, the previous ABEND code is saved and the system is placed in a disabled wait state (X'40'). A recursive entry might be caused by a failure in NIPWTO.

### NIPSQEND Subroutine

The NIPSQEND subroutine is entered from GETMAIN when an additional real page for the SQA is requested before the paging subsystem is initialized. The system is placed in a disabled wait state (X'36').

### NIPSWAIT Subroutine

The NIPSWAIT subroutine is entered whenever an error condition prevents successful initialization of the system. NIPSWAIT uses NIPWTO to notify the operator of the system wait state code and places the system in a disabled wait state.

### IEAVNP01 (DIAGRAM 4.0)

IEAVNP01 receives control from IEAVNIPM to initialize system consoles and to allow the operator to specify system parameters required for NIP execution.

#### Initializing System Consoles

IEAVNP01 uses several loops to determine the availability of and to initialize the system consoles. The first console examined is always the master console specified in the UCM prefix during system generation. The NP1TESTC subroutine is entered to build a CCW chain for the type of console being tested. An EXCP instruction is issued, and the result of the I/O indicates whether the console is available. If the console is available, it is initia-

lized as described below. After the console is initialized, or if the console is not available, the other consoles in the master alternate queue are examined and initialized in a similar manner.

When the end of the master alternate queue is reached, IEAVNP01 searches, tests, and initializes all UCM entries beginning with that pointed to by UCMVEA. IEAVNP01 then determines whether a master console has been found and initialized. If not, the system is placed in a disabled wait state (X'07').

The NP1INIT subroutine (see Diagram 4.1) initializes available consoles by (1) indicating that the console is active and (2), if the active master console is not the one specified during system generation, by copying the authorization and routing codes from the old master console to the new active master console and adjusting the UCM prefix/base.

#### Initiating Operator Communication

Immediately after the active master console is initialized (and before the alternate consoles are initialized), the NP1INIT subroutine establishes communications with the operator by issuing message IEA101A SPECIFY SYSTEM PARAMETERS via the NIPWTOR subroutine in IEAVNIPM. The receipt of the reply is determined by the NP1TCOMM subroutine, which is entered from the NP1TESTC subroutine before consoles are tested for availability. If a reply has been received, it is moved by NIPWTOR2 into the reply buffer area, a 2K area previously obtained from subpool 255 of the SQA. If additional parameters are to be entered, the message IEA116A CONTINUE SYSTEM PARAMETERS is issued, and the reply to this is processed as above.

Before returning control to IEAVNIPM, IEAVNP01 ensures that no reply is outstanding to a message issued from this module.

### IEAVNP02 (DIAGRAM 5.0)

This module is initially entered from IEAVNIPM to initialize the devices in the system configuration that have not been initialized by IEAVNP01. It also provides system access to the SYS1.LOGREC, SYS1.SVCLIB, and SYS1.LINKLIB data sets. The subroutine NIPOPEN (entry point IEAVNPB2) is used by mainline coding and by other NIP modules to open specified data sets. The subroutine NIPMOUNT (entry point IEAVNPA2) is used only by other NIP modules to request the operator to mount specified volumes on specified devices.

## Mainline Coding

IEAVNP02 initializes the unit test DEB and its associated control blocks, which are defined within IEAVNP02. These are used for all I/O testing of devices. Using the UCB address table, each device represented by a UCB that was not examined by IEAVNP01 is tested for availability. For a DASD (direct access storage device), a channel program to read the volume label is created by the subroutine NP2RRCD3 and executed by the subroutine NP2EXCPU. For non-DASD, NP2EXCPU executes an I/O NOP CCW. Devices that are not ready are so marked in their UCBs.

After testing the system device configuration, SYS1.LOGREC and SYS1.SVCLIB are opened using the subroutine NIPOPEN. IEAVNP02 builds the DEBs needed for the open processing. IEAVNP02 also constructs the DEB associated with the SYS1.LINKLIB data set.

### NIPMOUNT Subroutine (Diagram 5.1)

This subroutine is entered to request the operator to mount a specified volume on a device. The device may be specified by type or by unit. NIPMOUNT ensures that the correct volume is mounted on the device. Messages notify the console operator of the required action and indicate, where appropriate, incorrect and remedial action. A flowchart of this subroutine is included in Section 3.

### NIPOPEN Subroutine (Diagram 5.2)

This subroutine optionally builds the basic DEB and adds DEB extents for the specified data set to be opened.

### IEAVNP03 (DIAGRAM 6.0)

This module is entered by IEAVNIPM to initialize the system parameter table according to the specifications given in response to the message SPECIFY SYSTEM PARAMETERS. Two sets of specifications are possible; operator entered, and system programmer entered (via SYS1.PARMLIB). Figure 9 describes system parameter area creation. The IEAVNP03 subroutines:

- Analyze the parameters specified via the SYSP parameter and merge them with the parameters specified by the operator in response to SPECIFY SYSTEM PARAMETERS.
- Open SYS1.LINKLIB and concatenate members specified in the LNKLST00 member of SYS1.PARMLIB with the SYS1.LINKLIB data set.




Figure 9. Creating system parameter area  
NP3OPSP Subroutine (Diagram 6.1)

This subroutine uses the NP3SCAN subroutine to scan the parameters entered by the operator in response to SPECIFY SYSTEM PARAMETERS. The subroutine moves the addresses of the valid parameters into an area within IEAVNP03 called OPERTAB. If a parameter is invalid, the operator is allowed to respecify or cancel it. Figure 10 illustrates building the OPERTAB.

### NP3PBASE Subroutine (Diagram 6.2)

This subroutine allocates a 2K area (PARMAREA) within NIP's dynamic area for later use by IEAVNP03. This area eventually contains the valid system parameters. The lower-address part of PARMAREA is initialized to contain pointers to the next PARMAREA (considered secondary and temporary), to contain the next available area within PARMAREA, and to contain the IOB, DCB, and DEB for the SYS1.PARMLIB. The remainder of the PARMAREA is initialized by the NP3PTAB subroutine described below.

### NP3PMLIB Subroutine (Diagram 6.3)

This subroutine finds and opens the SYS1.PARMLIB data set.

### NP3SYSP Subroutine (Diagram 6.4)

This subroutine allocates a secondary 2K buffer (chained to the primary buffer, PARMAREA) and reads into it the parameters defined by the SYSP parameter. These parameters are located in the IEASYSxx members of the SYS1.PARMLIB. The first member processed is always IEASYS00, which contains the values used for defaulted parameters.

The NP3SCAN subroutine scans the parameters in the secondary buffer and moves the addresses of the valid parameters into the area within IEAVNP03 called PLIBTAB. When a parameter is specified more than once, the last specification is effective. The entries in both OPERTAB and PLIBTAB contain one address for each parameter (except APG, PAL, and PAGE). Each entry reflects the last valid specification processed for that parameter. Figure 11 illustrates building the PLIBTAB.

### NP3PLMRG Subroutine

This subroutine merges the parameters pointed to by the addresses in the OPERTAB and the PLIBTAB. When both tables contain entries for the same parameter, the OPERTAB entry replaces the PLIBTAB entry unless OPI=NO is indicated in the PLIBTAB for that operand. PAGE, PAL, and APG parameters are not merged. The addresses of the valid current system parameters are placed in PLIBTAB, overlaying the address of overridden parameters where necessary. Figure 12 illustrates the merging of specifications into PLIBTAB.

### NP3PTAB Subroutine (Diagram 6.5)

This subroutine first removes all secondary PARMAREAS from the queue originating with the initial PARMAREA so that additional space required is pointed to by the initial PARMAREA, instead of the last-acquired secondary PARMAREA. The area within the PARMAREA above the header (initialized by NP3PBASE above) has two parts: (1) the PARMTAB which will contain the addresses of the parameters, and (2) the area into which the parameters will be moved.

NP3PTAB begins moving the specifications for each parameter into the high-address portion of the PARMAREA while updating the corresponding addresses of the parameters in PARMTAB. In moving the parameters into the PARMAREA, NP3PTAB strips out superfluous information, such as the keyword operands. Figure 13 illustrates building the final PARMAREA.




Figure 10. Building OPERTAB




Figure 11. Building PLIBTAB




Figure 12. Merging OPERTAB into PLIBTAB




Figure 13. Building the PARMAREA

### NP3LKLIB Subroutine

This subroutine opens the SYS1.LINKLIB data set for later system use.

### NP3LCAT Subroutine (Diagram 6.6)

This subroutine concatenates the data set members whose names are specified in the LNKLST00 member of SYS1.PARMLIB data set with the SYS1.LINKLIB data set. A LOCATE macro instruction is issued for each member name found, and the resulting volume identification is passed to the NIPMOUNT subroutine in IEAVNP02. The NIOPEN subroutine in IEAVNP02 opens the data set and concatenates it with the previously defined portion of the SYS1.LINKLIB. The number of concatenations is limited to 15.

### IEAVNP04 (DIAGRAM 7.0)

This module is entered only from IEAVNIPM to process the PAGE, CLPA, CPQE, and SQA parameters and to initialize the control blocks used by the paging supervision routines. IEAVNP04 performs the following functions:

- Interprets the PAGE parameters entered either in SYS1.PARMLIB or by the operator in response to the message SPECIFY SYSTEM PARAMETERS.
- Ensures that the paging devices are online and available for system use.
- Ensures that the SYS1.PAGE data sets are available.
- Expands the definition of the SQA.
- Creates the page device table, page device information table, page frame table, quickstart records, and the channel program queue.

### Processing PAGE Parameters

IEAVNP04 uses the system parameter table (PARMTAB) to locate the PAGE parameters included during system generation. A 16-entry matrix is created as a record of the parameters. IEAVNP04 then processes the PAGE parameters specified by the operator in response to SPECIFY SYSTEM PARAMETERS. Any value specified by the operator will override any corresponding specification already in the matrix. After optionally displaying the PAGE parameter values specified, or if no PAGE parameters have been specified, the operator is allowed to change or add any PAGE specifications.

### Initializing for Quickstart Records

Because formatting of page data set records requires I/O overhead (a history of a successfully formatted page data set is kept within the data set), IEAVNP04 allocates an 8K buffer in the high-address portion of NIP's region. This buffer is used to build, write, and read records (called quickstart records) that describe the content and extent of each page data set. A quickstart record is built when a page data set is initially formatted. IEAVNP04 attempts to read a quickstart record for each previously allocated page data set. If the read is successful, the data set is not reformatted. If the read is not successful, the data set requires reformatting, and a new quickstart record is created.

### NP4PSEL Subroutine (Diagram 7.1)

This subroutine scans the 16-entry matrix of PAGE parameters to determine specifications for the paging devices. Each specified device is tested for availability, and the operator is allowed to respecify any device that is unacceptable or to cancel the definition.

For each online and ready device, the NP4IPDT subroutine is entered to create the PDIT (page device information table) and the PDTE (page device table entry) for the device. Both entries are created in the upper end of the nucleus buffer.

Upon completion of processing for this device, the PDIT is moved to its permanent position in the low area of the nucleus buffer. However, the PDTE is not moved until all matrix entries have been processed, because the final size of the PDIT is not known until that time. The NIOPEN subroutine in IEAVNP02 is entered to open the data set represented by the entry in the matrix. The NP4RQSR1 subroutine is entered to read the first quickstart record for the data set. If this data set represents the quickstart LPA data set, and the CLPA parameter is not specified in PARMTAB, IEAVNP04 sets the NVTFLQS field to indicate that the page data set can be defined by the quickstart process. If this read is not successful, page formatting is required.

If formatting is not required, the PDIT is moved from the temporary area to its permanent position in the low area of the nucleus buffer, and additional device-dependent information is added. If formatting is required, the NPA4INTF subroutine in IEAVNPA4 is entered to start formatting, and the ECB for the request (in the PDIT) is added to a list of ECBs that are tested prior to moving the PDTEs.

When all matrix entries have been processed, the list of ECBs is checked to determine whether all formatting has been completed. As formatting for each data set is completed, a quickstart record (NIPQSR1) is built and written for the data set, and its PDIT is moved to its permanent position. When all PDITs have been moved, the PDTEs in the temporary position in the upper end of the nucleus buffer are scanned, and each valid PDTE is moved to its permanent position in the low end of the nucleus buffer above the PDITs.

Figure 14 shows real storage after paging device initialization and initial paging area definition.

#### NP4BCPQ Subroutine

This subroutine defines the paging supervision channel program queue at the high end of the nucleus. The size of the CPQ (channel program queue) depends on the number of paging devices in the system configuration. Ten CPQ elements are defined for the first paging device; 15 CPQEs are defined if there is more than one device. In addition to the base number of CPQEs defined, the operator may specify an additional number via the CPQE parameter. This number is added to the base number.




Figure 14. Real storage after paging device initialization and initial paging area definition

#### NP4APFT and NP4BPFT Subroutines

Space for the page frame table is allocated by NP4APFT in the low end of the nucleus buffer above the area occupied by the PDT. The page frame table is built by NP4BPFT.

#### NP4RQSR2 Subroutine

The LPA quickstart process is initiated if the NVTFLQS flag has been set by the NP4RQSR1 subroutine. The first and second LPA quickstart records are read into the quickstart buffer by NPA4READ in IEAVNPA4. The second quickstart record is required by NP4BSQA.

#### NP4BSQA Subroutine

This subroutine processes the operator-specified request to increase the size of the SQA. The value specified by the SQA parameter is added to the basic size of the SQA to determine the new SQA size. If the operator specification would cause the SQA to extend into the quickstart LPA virtual storage, thus causing a coldstart of the LPA, the operator is requested to either approve the coldstart process or to cancel the current SQA definition.

#### NP4IPVT Subroutine

This subroutine initializes the page vector table to make the paging supervision control blocks available for system use. After using the MODESET instruction to disable interruptions, CVTPAGE1 is set to the address of the DCB in the first PDIT (page device information table) created by NP4PDSEL. The PVTPDT, PVTNPDT, and PVTCHPGQ fields are initialized. The PVTPSQA field is restored to its original (upon entry to IEAVNIPM) contents.

#### IEAVNPA4 (DIAGRAM 8.0)

IEAVNPA4 is brought into real storage by IEAVNIPM and entered from the Page Initialization routine in IEAVNP04. It is subsequently entered from IEAVNP04, IEAVNP05, and IEAVNPA5. IEAVNPA4 is deleted by IEAVNP05 upon completion of its execution. IEAVNPA4 contains subroutines that:

- Read and write quickstart records from and to the SYS1.PAGE data sets (NPA4READ, NPA4WRIT).
- Allocate space in NIP's dynamic area for the quickstart I/O buffer (NPA4GBUF).
- Initiate formatting of SYS1.PAGE data sets (NPA4INTF).

- Restart formatting of SYS1.PAGE data sets where a previous I/O error has occurred (NPA4RSTF).
- Initialize the paging tables for initiating the coldstart procedure for the link pack area (NPA4INTC).
- Determine whether a specified load module will fit in the link pack area SYS1.PAGE data set (NPA4LOAD).
- Complete the coldstart process (NPA4CCST).
- Build cylinder count vectors for the SYS1.PAGE data sets and calculate the available pages (NPA4BCCV).
- Release the space allocated for the quickstart I/O buffer (NPA4FREE).

Each of these functions is performed by a subroutine within IEAVNPA4. The fourth and fifth bytes of the parameter list passed to IEAVNPA4 contain bit settings indicating which function is requested.

#### NPA4READ/NPA4WRIT Subroutines (Diagram 8.1)

These subroutines read and write the quickstart records to and from the SYS1.PAGE data set. Because each quickstart record points to the next higher record (that is, record 1 points to record 2 which, in turn, points to record 3), a request for quickstart record 2 or quickstart record 3 requires that the record pointing to it (quickstart record 1 and quickstart record 2, respectively) already be in the appropriate quickstart record buffer.

NPA4READ and NPA4WRIT rely on common coding to perform the requested I/O. They use a predefined IOB for scheduling I/O requests, but rely on the DCB and its associated DEB, which are defined via the input DCB parameter.

If an I/O error occurs during the execution of the channel program, the NIPSENSE subroutine in IEAVNIPM is entered to write an interpretive error message.

#### NPA4GBUF Subroutine (Diagram 8.2)

This subroutine obtains an 8K area from subpool 252 of NIP's nonpageable region. Subsequent NIP execution requires that this area remain fixed in real storage. This area is used by NPA4READ and NPA4WRIT as buffers into which quickstart records are read. Quickstart records 1 and 3 are read into the lower end of the area (buffer 1); quickstart record 2 is read into the upper end (buffer 2).

#### NPA4FREE Subroutine (Diagram 8.3)

This subroutine releases the quickstart record buffer area obtained by NPA4GBUF and resets the pointers to the buffer area and to IEAVNPA4 (in the NVT) to 0.

#### NPA4INTF/NPA4RSTF Subroutines (Diagram 8.4)

These subroutines initiate formatting, or restart formatting where previous formatting was terminated because of I/O error, of a SYS1.PAGE data set.

There is one channel program built for each paging device supported by VS2. The appropriate build table is determined by using the device type indicator (PDTDT) in the page device table as a displacement to the addresses of the build tables within IEAVNPA4. The build table contains several entries, each of which is used to build a CCW for the channel program executed to format the page data set.

The first two bytes in each build table indicate the number of CCWs required to format one cylinder of the device and indicate the number of count fields required by the channel program. Each of the two-byte entries that follow this header information has the following format:

<u>Bit</u>	<u>Description</u>
0	1 = This CCW is for the last record on the track.
1	1 = This is the last entry in the build table.
2-15	Length of the record to be formatted by this CCW.

There is one entry in the channel program build table for each data set record in one group for the device.

#### NPA4BCCV Subroutine (Diagram 8.5)

This subroutine scans the auxiliary bit map field in a paging device table entry and totals the number of available pages.

#### NPA4INTC Subroutine (Diagram 8.6)

This subroutine is entered from IEAVNPA5 to initiate the coldstart process for the link pack area. Pertinent areas in the page vector table that may be modified are saved within this module (it remains resident during NIP execution).

#### NPA4LOAD Subroutine (Diagram 8.7)

This subroutine determines the number of pages of virtual storage required for the specified module and whether there are enough pages available in the LPA page data set to contain the module.

#### NPA4CCST Subroutine (Diagram 8.8)

This subroutine reinitializes page vector table fields to their original contents upon entry to the NPA4INTC subroutine. All pages currently in use by LPA modules are forced out of real storage, and the quickstart records are updated.

#### IEAVNP05 (DIAGRAM 9.0)

This module is also entered from IEAVNIPM. It defines the pageable link pack area either completely via the coldstart process, or uses a previously initialized LPA via the quickstart process. Quickstart records are written to the LPA SYS1.PAGE data set during a coldstart. Pageable LPA modifications, fixed LPA modifications, and the system BLDL table are optionally processed. IEAVNP05 is also responsible for freeing the quickstart buffers obtained by IEAVNPA4 and for deleting IEAVNPA4.

#### NP5QSLPA Subroutine (Diagram 9.1)

This subroutine uses data in the quickstart records to define the LPA page tables and external page tables. If this subroutine cannot be executed successfully, the coldstart process must be entered.

#### NP5CSLPA Subroutine (Diagram 9.2)

This subroutine attaches the module IEAVNPA5, which contains subroutines to perform requested coldstart functions. The interaction between IEAVNP05 and IEAVNPA5 is maintained by waiting and posting indications of segment processing completion (ECBs). NP5CSIPA uses internal subroutines and subroutines within IEAVNP05 to open the SYS1.LPALIB, initiate the coldstart process, and process modifications to the fixed link pack area and the system BLDL table.

#### NP5VTCB Subroutine (Diagram 9.3)

This subroutine is entered to establish and to terminate the relationship between IEAVNP05 and IEAVNPA5. The subroutine NIPLOAD in IEAVNIPM is used to bring IEAVNPA5 into NIP's nonpageable region. After the module is loaded, an ATTACH macro instruction is issued to create IEAVNPA5 as a jobstep task. Subsequent entries to IEAVNPA5 are made via the NP5POST subroutine, which posts the ECB specified by IEAVNPA5 and issues a WAIT macro instruction specifying an ECB for IEAVNP05. Control returns when the ECB for IEAVNP05 is posted by IEAVNPA5.

When entered to terminate the relationship, NP5POST reenters IEAVNPA5, which releases the previously allocated BLDL save area. Upon return, NP5POST issues an SVC 9

instruction to delete IEAVNPA5, releases storage and control blocks allocated to IEAVNPA5, and causes the attached TCB to be removed from the task queue and the subtask queue for the job step.

#### NP5IPLIB Subroutine (Diagram 9.4)

This subroutine is entered to open the SYS1.LPALIB data set so that modules can be loaded from it into the link pack area. NP5IPLIB issues a LOCATE macro instruction to determine whether SYS1.LPALIB is defined in the system catalog. If the correct entry is found, the NIPMOUNT subroutine in IEAVNP02 is used to ensure that the volume is mounted and online. Upon return, the NIPOPEN subroutine in IEAVNP02 is used to open the data set. This request is conditional so that any error encountered during the open processing will not cause a system wait. Failure to open SYS1.LPALIB is indicated to the operator via a warning message, and to the calling routine via a return code of 4. Successful opening of the SYS1.LPALIB is indicated by setting NVTCSLIB to the address of the LPALIB DCB.

#### NP5MLPA Subroutine (Diagram 9.5)

This subroutine is invoked unconditionally for both quickstart and coldstart processing to load IPA modules into the pageable LPA whenever the MLPA parameter in the PARMTAB has a nonzero entry. The MLPA parameter gives the names of the SYS1.PARMLIB members (IEALPAXX) that contain the names of the modules to be added. The NP5VTCB subroutine is entered to attach the pageable task IEAVNPA5, which performs processing common to both quickstart and coldstart. The subroutine NP5MLPRM is used to load the specified modules one at a time. The CDEs for the loaded modules are removed from the pageable TCB and placed on the active LPA queue by the NP5QLPAQ subroutine.

#### NP5BLDLP Subroutine (Diagram 9.6)

This subroutine is invoked unconditionally whenever the BLDL parameter in the PARMTAB has a nonzero value. The BLDL parameter gives the name of the SYS1.PARMLIB member that contains the names of the modules to be included in the BLDL table. The valid module names in the parameter string are used to create a BLDL table in the nucleus buffer. NP5BLDIP issues a BLDI macro instruction when the table has been completed. The pageable task (IEAVNPA5) is activated, if not already active, via the subroutine NP5VTCB and entered to move the BLDL table to the area below the pageable LPA. NP5BLDLP places the address of the pageable BLDL table in the nucleus-resident BLDL SVC routine (IGC018).

## NP5BLMQ Subroutine

This subroutine builds a load module queue for IEAVNPA5 based on the LPA packing list member of SYS1.PARMLIB.

### IEAVNPA5 (DIAGRAM 10.0)

This module is executed as a subtask of IEAVNP05 and performs its functions as a pageable task. Interaction between IEAVNP05 and IEAVNPA5 is governed by the use of WAIT and POST macro instructions specifying ECBs related to the modules. That is, when IEAVNP05 requests a function of IEAVNPA5, the pageable ECB for IEAVNPA5 is posted, and IEAVNP05 issues a WAIT macro instruction specifying the nonpageable ECB. When the requested function has been completed, IEAVNPA5 posts the nonpageable ECB for IEAVNP05 and issues a WAIT macro instruction specifying the pageable ECB. IEAVNPA5 is activated (attached) only if initialization is required for coldstart processing, if the MLPA option was selected, or if the BLDL option was selected.

Upon initial entry, a conditional GETMAIN macro instruction specifying 16 million bytes is issued to allocate all of virtual storage in the pageable region to IEAVNPA5. This allows IEAVNPA5 to control allocation within the pageable region by issuing subsequent FREEMAIN macro instructions for specific storage locations. A second GETMAIN macro instruction allocates 64 bytes from subpool 255 of the SQA for BLDL entries initialized by IEAVNPA5. A skeleton BLDL header, which defines the single BLDL entry as 60 bytes, is moved into this area. After initial processing, control is returned to IEAVNP05 by posting the nonpageable ECB.

### NPA5MLPA Subroutine (Diagram 10.1)

This subroutine loads specified modules into the pageable LPA. The BLDL entry pointed to by NVTVRBLD is moved to the BLDL entry in the SQA, which was allocated by the NPA5INIT subroutine within IEAVNPA5. The NPA5ADDR subroutine is used to determine the address at which the specified module will be loaded. The nonpageable ECB is posted so that IEAVNP05 can continue execution. Upon return of control from IEAVNP05, NPA5MLPA uses NPA5LOAD to load the module into the LPA.

### NPA5BLDL Subroutine (Diagram 10.2)

This subroutine allocates storage in the pageable area for the system BLDL table and moves the BLDL table from its temporary location in nonpageable storage. The NPA5ADDR subroutine determines the address to

which the BLDL table should be moved and moves the table to the newly allocated storage. The fields CVTSHRVM and NVTBLDL are reset to the address of the BLDL table.

### NPA5CLPA Subroutine (Diagram 10.3)

This subroutine is entered to perform a coldstart process for the LPA. The NPA4INTC subroutine in IEAVNPA4 is invoked to initialize PVT fields that will be used during the coldstart process.

NPA5CLPA calls the IEAVNPA5 subroutines; NPA5CLIN, NPA5IGRP, NPA5LIND, NPA5ALIS, and NPA5EDIR to build the LPA. NPA5CLPA then calls the IEAVNPA4 subroutine NPA4CCST to complete the coldstart process.

### NPA5TERM Subroutine (Diagram 10.4)

This subroutine releases the real storage allocated during the initial execution of IEAVNPA5. The pageable region is not released, since this would release the pages assigned to the pageable LPA and/or BLDL table. The pageable region space is released by IEAVNP05 when the subtask (IEAVNPA5) is removed from the system.

### NPA5CLIN Subroutine

This subroutine constructs the BLDL information table and determines the hash value. The BLDL information table (INFODATA) contains flag bits and information extracted from the LPALIB directory. It is used to reconstruct a BLDL entry when loading a module.

### NPA5LIND Subroutine

This subroutine loads independent modules (those not loaded by NPA5IGRP). When it can, which is most cases, NPA5LIND tries to load the independent modules into pages which are not completely full. NPA5LIND keeps track of these spaces with a "wasted space" table and a two-page area allocated above the BLDL information table. The wasted space table has the size of the space and a pointer to a 3-word entry in the two-page area. The 3-word entry contains: the size of the space, the address of the space in the LPA, and a pointer to the next largest space entry.

### NPA5ALIS Subroutine

This subroutine constructs LPDEs for all module aliases.

### NPA5BDIR Subroutine

This subroutine builds a permanent link pack area directory.



#### NPA5LGRP Subroutine (Diagram 10.5)

This subroutine loads a group of modules specified by the LPA packing list.

#### IEAVNP06 (DIAGRAM 11.0)

IEAVNP06 contains the initialization routines for the RAS (reliability and serviceability) features of VS2 and processes the DUMP and TRACE system parameters.

IEAVNP06 contains a control routine that branches sequentially to four separate processing routines. The control routine contains sequential calls to the four processor routines. Each of the four processors initializes a separate RAS feature.

The four RAS functions initialized by IEAVNP06 are:

1. DSS (Dynamic Support System) (for planning purposes only)
2. SVCDUMP (SYS1.DUMP data set is opened)
3. RMS (Recovery Management Support), consisting of CCH (Channel-Check Handler) and MCH (Machine-Check Handler)
4. TRACE (system trace table is defined and initialized)

#### NP6DSS Subroutine (Diagram 11.1)

NP6DSS locates and prepares the DSS task for initialization. It locates and opens the SYS1.DSSVM data set and uses the routine IEAQCDJR and IEAVMSR to obtain the address of the LPA-resident DSS initialization routine, IQAINI00. NP6DSS places the address of IQAINI00 in the PSW in the PRB pointed to by the DSS ICB. At completion of DSS initialization, NP6DSS returns control to the IEAVNP06 control routine.

#### NP6DMP Subroutine (Diagram 11.2)

NP6DMP analyzes the DUMP system parameter, and locates and opens the SYS1.DUMP data set for use by the SVCDUMP routine. NP6DMP determines whether the SYS1.DUMP data set is to go on a tape or a direct access device. NP6DMP opens the data set and returns control to the IEAVNP06 control routine.

#### NP6RMS Subroutine (Diagram 11.3)

NP6RMS issues the RMS macro instruction IGFVNIP, which initializes the MCH and CCH. At completion of RMS initialization, NP6RMS returns control to the IEAVNP06 control routine.

#### NP6EXCP Subroutine

NP6EXCP is a generalized I/O routine used by NP6DMP to read record 1 and write end-of-file in record 1 of the SYS1.DUMP data set. NP6EXCP initializes the IOB, clears the ECB, and issues an EXCP instruction. A WAIT macro instruction is used to wait for the I/O to complete. When I/O is complete, NP6EXCP returns control to NP6DMP.

#### NP6TRA Subroutine (Diagram 11.4)

NP6TRA analyzes the TRACE system parameter and defines and initializes the system trace table. The nucleus initialization program defines two trace tables, a temporary trace table defined by IEAVNIP0 and the permanent system trace table defined by IEAVNP06. The permanent system trace table is defined in the last storage allocated in the nucleus buffer by NIP. This takes advantage of space that would otherwise be wasted when the resident nucleus is rounded up to a 4K boundary. The entries in the temporary trace table are moved into the permanent trace table during trace table initialization. Both the temporary and permanent trace tables are constructed similarly and consist of a variable number of 32-byte entries. The number of entries in the temporary table is specified during system generation, while the permanent table size may be specified either during system generation or during nucleus initialization. Each entry contains information about an event (most often an interruption) and is recorded by the system at the time the event occurs.

Three fullword pointers, which occupy the 12 bytes preceding the first entry, define the dimensions of the trace table. The first pointer, which is located through fixed storage location X'54' (FLCTRACE) and a secondary CVT pointer (SCVTRACE), points to the current or most recently recorded entry. The second pointer points to the first (lowest storage address) entry in the table, and the third pointer points to the highest entry in the table.

Entries are made in ascending order in the trace table, beginning with the lowest address. When the highest entry area in the table is filled, the next entry is made in the lowest address space, overlaying a previous entry.

#### NP6MCVE Subroutine

This is a common routine used to move variable-length areas of storage in increments of 256 bytes or less.

## IEAVNP07 (DIAGRAM 12.0)

IEAVNP07 is entered from IEAVNIPM primarily to process the HARDCPY and PAL system parameters. IEAVNP07:

1. Defines the unit that is to be used as the hardcopy log for console messages and/or displays.
2. Defines the location of LPA-resident DCMs (display control modules) that are used by the graphic console support processors to buffer display images for individual consoles (graphic consoles only).
3. Defines the limit and threshold values for the paging supervisor algorithms.
4. Locates the SVC OPEN Router in the LPA.
5. Tests for the presence of the extended-precision floating-point feature (except divide).

## NP7HDCPY Subroutine (Diagram 12.1)

NP7HDCPY analyzes the HARDCPY parameter and identifies the console or system log data set to be used for the hardcopy log.

NP7HDCPY alerts the operator if the HARDCPY parameter was specified incorrectly, if the hardcopy console is not available (console was offline during IEAVNP01 console initialization), or if the specified device address does not represent a unit that was defined during system generation as a console with hardcopy capabilities. If the NP7HDCPY routine prompts the operator to specify HARDCPY, the operator is permitted to continue the parameter specification to a second line.

## NP7PDCM Subroutine (Diagram 12.2)

NP7PDCM identifies the pageable DCM (display control module) addresses for display consoles (2250, 2260, 3270, 3155, and 3060). The DCM addresses are defined in the nucleus for later use by the communications task. When the last UCM entry has been examined, NP7PDCM returns control to the IEAVNP07 control routine.

## NP7LPAFN (Diagram 12.3)

This subroutine is called by NP7PDCM and NP7OTEST to search the LPA for a specified module. Preference is given to a module found in the fixed LPA or the LPA update area (sometimes called LPA modifications).

## NP7PAL Subroutine (Diagram 12.4)

NP7PAL analyzes the PAL (paging algorithm limit) system parameters specified via the SYSP parameter or by the operator and establishes paging supervision limits and threshold values. NP7PAL, optionally, displays the PAL subparameter values that result from the analysis and allows the operator to respecify the PAL parameter.

## NP7OTEST Subroutine

NP7OTEST determines whether the SVC OPEN Router (IGF0I9RA) is in the link pack area. If found in the LPA, its entry address is stored at CVTDMSR. If not found in the LPA, the operator is notified, and the system is put in a disabled wait state ('X'3E').

## NP7EPFP Subroutine (Diagram 12.5)

This subroutine tests for the presence of the extended-precision floating-point feature (except divide) in the hardware. The divide capability is not normally present in System/370 CPUs and the Model 145 may lack the other floating-point features. Thus, it is necessary to place in the CVT an indication of the extended-precision floating-point capabilities of the CPU.

## IEAVNIPX

IEAVNIPX is the last module to receive control during VS2 initialization. It:

- Defines the upper limit of the area which may be assigned to nonpageable jobs (NPXREAL).
- Defines the task dispatcher's APG (automatic priority group) (NPXAPG).
- Defines the task dispatcher's time-sliced priority groups (NPXTMSL).
- Defines quickcell areas (NPXQCELL).
- Defines the master scheduler region (NPXMPA).
- Establishes limits on use of auxiliary storage by TSO and background tasks (NPXMPA1).
- Releases NIP buffer space in the SQA (NPXFBUF).
- Releases control blocks for NIP-loaded modules (NPXFJPO).
- Defines available address space (NEXFAREA).

- Defines the master scheduler's LSQA (NPXMLSQA).
- Defines available page frames (NPXPFTAQ).
- Defines shared subpool 0 for the master scheduler and communications task (NPXMCSPO).
- Releases NIP's trap on ABEND (NPXRTRAP).
- Resets the dynamic address translation tables and exits to the master scheduler initialization program (NPXRDAT).

IEAVNIPX processes the APG, TMSL, MPA, REAL, SQACEL, LSQACEL, TSOAUX, and AUXLIST system parameters.

#### IEAVNIPX Control Routine (Diagram 13.0)

The Control Routine organizes NIP exit processing by sequentially invoking the various exit subroutines.

#### NPXREAL Subroutine

NPXREAL interprets the REAL system parameter, defines the nonpageable dynamic area, and ensures that the number of nonpageable pages being defined does not conflict with the previously defined NFX= subparameter of the PAL= parameter.

NPXREAL locates, via PARMTAB, the REAL parameter input and ensures that the value is not too large. NPXREAL determines the new upper boundary of the nonpageable area and stores it at CVTREAL. NPXREAL also stores the index of the PFTE that corresponds to the page containing the high nonpageable address in the PVT at PVTVEQR.

If the REAL parameter is incorrect, NPXREAL informs the operator by calling NIPWTOR to send a message. The operator may respecify or cancel. If he respecifies it, it is processed as above; if he cancels it, NPXREAL attempts to use a system-assigned value, as described below.

If the REAL parameter is not specified, the nonpageable dynamic area is set to 64K. If this area cannot be contained below the minimum system paging/SQA space, the NIPSWAIT routine (in IEAVNIPM) is entered to place the system in a disabled wait state (X'38'). A message is first issued indicating that storage is not available for the nonpageable area.

#### NPXAPG Subroutine (Diagram 13.1)

NPXAPG interprets the APG system parameter and defines or cancels the task dispatcher's automatic priority group.

#### NPXTMSL Subroutine (Diagram 13.2)

NPXTMSL interprets the TMSL system parameter and defines or cancels the task dispatcher's time-sliced priority groups.

#### NPXQCELL Subroutine (Diagram 13.3)

NPXQCELL interprets the SQACEL and LSQACEL system parameters and defines the quiccell areas for SQA or LSQA, or both.

#### NPXMPA Subroutine (Diagram 13.4)

NPXMPA interprets the MPA system parameter, which allows address space, in 64K segments to be added to the master scheduler region (128K bytes by default) and defines the virtual address space dedicated to the master scheduler region.

#### NPXMPA1 Subroutine (Diagram 13.5)

NPXMPA1 is called by NPXMPA to interpret the TSOAUX and AUXLIST system parameters and to establish limits on background and TSO use of auxiliary storage.

#### NPXFBUF Subroutine

NPXFBUF releases the storage occupied by the NIPSPE queue in SQA. NPXFBUF calls FREEMAIN to free each NIPSPE on the NIPSPE queue except the one in the NVT.

NPXFBUF invokes the IEAVNIPM subroutine NIPWTOR2 to release any dynamically acquired SQA reply buffers. NIP buffers in NIP's region space are released when the dynamic area is redefined by the NPXMPA and NPXFAREA routines.

#### NPXFJPO Subroutine (Diagram 13.6)

NPXFJPO purges programs loaded by NIP that still remain on NIP's TCB job pack queue. The purge is logical only, since the CDEs and LLEs representing these programs are dequeued and the storage the CDEs and LLEs, occupy is released while the storage the programs occupy is not released until available storage is redefined by the NPXFAREA routine.

#### NPXFAREA Subroutine

NPXFAREA defines the pageable and nonpageable address space that is available for later region and LSQA allocation.

NPXFAREA redefines the nonpageable PQE and FBQE to include the address space identified by NPXREAL beginning at the top of the nucleus. NPXFAREA updates the pageable PQE and FBQE to reflect address space beginning at the end of the nonpageable dynamic area and extending to the low

address of the master scheduler region identified by NPXMFA.

NPXMLSQA Subroutine (Diagram 13.7)

NPXMLSQA allocates the single-segment LSQA related to the master scheduler region. This is done by means of a special interface to virtual storage supervision that is used only by NIP. The special interface is needed because NIP defines the LSQA without a TCB. This action prevents wasting space for a duplicate and unused TCB.

NPXPFTAQ Subroutine (Diagram 13.8)

NPXPFTAQ scans the paging supervisor's PFT (page frame table) and adds NIP's non-pageable area to the available PFT queue. NPXPFTAQ moves to the available queue all page frames that are assigned to a nonpageable region.

NPXMCSP0 Subroutine (Diagram 13.9)

NPXMCSP0 defines the master scheduler subpool 0 as shared with the communications task. This allows the communications task, which is defined without a region, to acquire storage in the master scheduler region.

NPXRTRAP Subroutine

NPXRTRAP restores the SVC table entry for ABEND (SVC 13) to its original contents upon entry to NIP.

NPXRDAT Subroutine (Diagram 13.10)

NPXRDAT sets up the input parameters for the master scheduler Initialization program IEEVIPL, resets the dynamic address translation tables, and terminates supervisor initialization by issuing a LINK macro instruction to IEEVIPL.



Diagram 1.0: IEAIPLOO  
Initial Program Load




Diagram 1.0: IEAIPL00

Notes on Processing	Label
<p>1. The EBCDIC character at location X'08' is a suffix appended to "IEANUC0" to form the nucleus member name. The system assigned character "1" may be replaced by the operator by setting an address stop at location X'80' before pressing the LOAD button. When the address stop is reached, the operator overlays the "1" with the desired EBCDIC character.</p>	IEASTAR1
<p>2. The contents of location X'09' are used to determine the effective size of real storage. Using the address stop procedure described in Step 1, the operator may specify that effective real storage size is to be less than the real storage size. One of the following hexadecimal values must be inserted in location X'09':</p> <p style="padding-left: 40px;">X'A7' - 192K, X'A8' - 348K,  X'C6' - 64K, X'C7' - 128K,  X'C8' - 256K, X'C9' - 512K,  X'D0' - 768K, X'D1' - 1024K</p>	
<p>3. The real storage area above IEAIPL00 is set to 0 by a Move Character instruction in a loop.</p>	IEAZRLP3

Notes on Processing	Label
<p>4. A Set Storage Key instruction is used in a loop to set the storage keys for all 2K-multiple blocks to 0.</p>	IEAMXLOC
<p>5. The halfword at location X'02' is used to determine the location of the device that contains the nucleus data set (SYS1.NUCLEUS).</p>	IEAPCKEY
<p>6. The coding in IEAIPL00 beginning at label IEADATDS is relocated above the area to be occupied by the nucleus. Control is passed to the relocated coding which sets to 0 the area from which it was relocated.</p>	IEAADRS
<p>7. The text records of IEANUC0x are read into the low end of real storage (see Figure 3).</p>	IEARD1
<p>8. Location X'16C' contains an LPSW instruction that specifies the PSW at location X'170'. This PSW specifies the entry point in IEAV-NIP0, the first NIP module.</p>	IEAOUTCD

Diagram 1.0: IEAIP00 (Cont'd)

Notes on Processing	Label
Error conditions that can occur during execution of IEAIP00 result in a disabled system wait state with the appropriate wait state code displayed in the lights on the CPU control panel and stored in the address portion of a current PSW. The wait state codes are:	
X'01' First Test I/O instruction indicates that I/O is not operational.	IEAERR1 (IEAIOTST)
X'02' An I/O instruction could not be started; a Start I/O instruction resulted in a CSW being stored for reasons other than unit busy (CU busy or CU end).	ERRSIO2 (IEASTRIO)
X'03' An I/O operation could not be started; the CSW was not stored.	ERRSIO3 (IEASTRIO)
X'04' The CSW was not stored following an SIO/TIO sequence; channel was not busy.	ERRTIO (IEATSTIO)
X'05' A unit check occurred following a successfully started I/O operation. The unit check was not caused by a track-condition check, a file mask violation/end of track, or an end of cylinder. The first four bytes of sense data are saved at location X'54'; the address of the failing CCW string is saved at location X'4C'.	ERRUCK (SENSE) (SNSPRCD) (ECFMERFX)  (ECFMERFX)

Notes on Processing	Label
X'06' The CSW stored after a TIO operation indicates that a program check, channel data check, channel control check, channel chaining check, or interface control check occurred.	ERRCSW (CSWTST)
X'0C' The active nucleus member IEANUC0x is not edited in scatter format and cannot be loaded by IEAIP00.	ERRSCTR (IEANONPM)
X'0E' The SYS1.NUCLEUS data set or the active nucleus member IEANUC0x was not found on the IPL volume on the device specified by the address in bytes X'02' and X'03'. The nucleus cannot be loaded by IEAIP00.	ERRNUC (IEACOMPR) (SENSE)
X'17' A unit check occurred following a successfully started I/O operation (either a Sense I/O or an attempt to read the home address and record 0 of a track that previously caused a track condition check).	ERRSNS (SENSE)
X'18' Available space for nucleus RLD records has been exceeded; there is insufficient space to load IEANUC0x.	IEAERR8 (IEABIDRL)
X'19' An unexpected program check occurred. IEAIP00 has not finished loading the resident nucleus. Either IEAIP00 is in error or the storage in which it resides is failing.	








Diagram 2.0: IEAVNIP0

Notes on Processing	Label
<p>1. IEAVNIP0 exists immediately above the nucleus if IEAVNIPM was found in the SYS1.NUCLEUS data set.</p> <p>The highest four pages in real storage are allocated to the system queue area. An 80K portion of the area between the nucleus and the SQA is allocated to NIP as a dynamic execution area. The area not allocated to NIP or SQA is divided equally between the nucleus buffer as subpool 251 in NIP's region (adjacent to the nucleus) and the initial paging space (adjacent to the SQA).</p>	IEAVNIP0
<p>5.</p>	NPOUCBLK
<p>6. IPLDATA is described in Section 5.</p>	
<p>7. The four pages allocated to the SQA in Step 4 are initialized as shown in Figure 5. Until the pageable storage space is defined (by IEAVNP04), all requests for SQA must be satisfied from the minimum four pages. A trap routine and a system wait state are defined in IEAVNIPM to terminate initialization if the SQA is exhausted.</p>	NPOSQINT
<p>8. The entry in the SVC table for SVC 13 is replaced with the address of the ABEND trap routine within IEAVNIP0 (label NPOABEND). This routine processes unexpected ABEND conditions and causes a system wait state (X'30').</p>	

Notes on Processing	Label
<p>9. The temporary page frame table is built at the top of the nucleus buffer and contains PFTEs (page frame table entries) for each page in the initial SQA. These PFTEs are initialized with the virtual block numbers; the first and last block numbers are placed in the page vector table in the nucleus. The apparent PFT address is set to the real storage address where the first PFTE would exist if there were PFTEs for real storage page frames.</p>	
<p>10. The number of trace table entries is zero if the TRACE option was not selected during system generation.</p>	
<p>11. The trace table is defined at the high end of the nucleus buffer (beneath the page frame table).</p>	
<p>12. The system segment table and page tables for all of real storage are defined in the upper area of the SQA (see Figure 6). No external page table entries are built because no areas represented by the system segment table are paged. Space is reserved between the system segment table and the first (SQA) page table for the user segment table which will be defined during IEAVNIPX execution. All page table entries for real storage between NIP's region and the SQA are flagged as invalid, and corresponding segment table entries are flagged as page-table-not-defined.</p>	<p>NPOATINT</p> <p>NPOSTELP</p> <p>NPOVRUN</p>




Diagram 2.0: IEAVNIP0 (Cont'd)

Notes on Processing	Label
<p>13. This causes a system wait state (X'34') when a System/370 instruction or an instruction that requires the dynamic address translation feature is executed on a system that does not include this feature.</p>	
<p>Error Processing</p>	
<p>Abnormal error conditions result in a disabled system wait state with one of the following codes being stored in the address field of the current PSW (bits 56-63):</p>	
<p>X'30' An unexpected ABEND request has occurred. The system completion code is found in bits 36-47 of the current (wait state) PSW.</p>	
<p>X'31' The IPL volume resides on a unit for which no UCB was found.</p>	<p>NPOERR31</p>

Notes on Processing	Label
<p>X'32' IEAVNIPM was not found in the SYS1.NUCLEUS data set. Bits 36-47 of the current (wait state) PSW contain X'7D4' (the last 12 bits of the EBCDIC name "IEAVNIPM").</p>	<p>NPOERR32</p>
<p>X'33' An I/O error occurred during BLDL processing. Bits 36-47 of the current (wait state) PSW contain X'7D4' (the last 12 bits of the EBCDIC name "IEAVNIPM").</p>	<p>NPOERR33</p>
<p>X'34' An instruction that requires the dynamic address translation feature has been executed on a CPU that does not include this feature.</p>	
<p>X'38' There is insufficient real storage for VS/2 to be initialized by NIP.</p>	<p>NPOERR38</p>

### Processing

- 14 Store model number.
- 15 Format control registers 0 and 1.
- 16 Set CPU timer and clock comparator to prevent timer interruptions.
- 17 Load PSW to enter EC (extended control) mode.
- 18 Restore system-generated program-check new PSW.
- 19 Load IEAVNIPM.
- 20 Initialize registers.

### Output


CVT  
CVTMDL

real storage location X'68'

BLDL  
Read PDS  
LOAD

Register 1  
Address of SYS1,NUCLEUS  
DCB

Register 2  
Address of NVT



IEAVNIPM  
Diagram 3.0, Step 1

Diagram 2.0: IEAVNIP0 (Cont'd)

Notes on Processing	Label
17.	NPOELPSW

Diagram 3.0: IEAVNIPM Control Routine






Diagram 3.0: IEAVNIPM

Notes on Processing	Label
1. The initial NIP vector table in IEAVNIP0 is moved to corresponding fields in IEAVNIPM, thus relocating the NVT.	IEAVNIPM
3. The addresses of the Intercept routine for ABEND (NIPABEND), XCTI (NIPVCX), type-3 and type-4 SVC routines (NIPVC), and the Get-SQA-Page routine (NIPQEND) are placed in the appropriate locations in the SVC table and the page vector table (NIPQEND). Entry to NIPQEND is from virtual storage management; other entries are from the SVC Second-Level Interruption Handler. NIPQEND causes a system wait state (X'36'). NIPABEND causes a system wait state (X'40'). NIPVCX and NIPVC are described by Diagram 3.3.	
4. IEAVNIPM uses a series of suffixes and an index to these suffixes in the NVT that are appended to the base name "IEAVNP" to determine which NIP module is to get control next. Each module is loaded by the subroutine NIPLOAD, branched to, and deleted. The last value, 07, is followed by X'FF', which indicates that the last NIP module, IEAVNIPX, is to be entered. This module is loaded and branched to similarly; but, because control does not return, IEAVNIPX is not deleted by IEAVNIPM.	NPMNEXT  NPMLOAD

Diagram 3.1: NIPLOAD  
Load Specified Module




Diagram 3.1 NIPLOAD

Notes on Processing	Label
<p>4. If the module was not found by BLDL, the NIPWTO subroutine is entered to issue the message IEA301I module NOT FOUND IN dsn. If an I/O error occurred during BLDL processing, NIPWTO issues the message IEA300I I/O ERROR DURING BLDL FOR module IN dsn. In both cases, the NIPSWAIT subroutine is entered to place the system in a disabled wait state (X'32' or X'33').</p>	<p>NPMLXIT</p>

Diagram 3.2: NIP SVC and NIP SVCX  
Provide Linkage to Specified SVC Routine




Diagram 3.2 NIPSVC & NIPVCX (IEAVNIPM)

Notes on Processing	Label
2. The name of a module loaded for a previous XCTL request is retained by IEAVNIPM until a subsequent XCTL is issued.	NPMCDSRH
4.	NPMCDSR2
5.	NPMSVCEX

Diagram 3.3: NIPUCBFN  
Find UCB for Specified Unit




Diagram 3.3: NIPUCBFN (IEAVNIPM)

Notes on Processing	Label
1. If register 1 is negative, the register contains the EBCDIC unit name and requires conversion by NIPEBCDX to the hexadecimal unit address.	NIPUCBFN
2.	NPMUCBLK
3.	NPMHVUCB





Diagram 3.4: NIPTIME (IEAVNIPM)

Notes on Processing	Label
<p>1. A request code X'04' indicates a binary request for time relative to first entry to IEAVNIPM. However, if the TOD clock has been previously indicated as inoperative, this is a request from NIPWTO to time teleprocessing response in writing messages prior to a system wait state. The entry number is (n+1)/10000.</p>	
<p>3. A Store Clock instruction is issued to determine the value of the TOD clock.</p>	
<p>5. A decimal request is indicated by X'00' in register 1.</p>	NIPTOP
<p>6. NIPTIME uses the NIPWTO subroutine to issue the message IEA302I TOD CLOCK INOPERATIVE and passes control to NIPSWAIT to place the system in a disabled wait state (X'35').</p>	NIPTDEC

Diagram 4.0: IEAVNP01  
Initialize System Consoles




Diagram 4.0: IEAVNP01

Notes on Processing	Label
<p>1. The initialization of consoles is performed in a loop, always beginning with the master console specified at system generation, then the alternates to the master console, and finally the other consoles represented in the UCM not yet tested, beginning with UCMVEA.</p>	<p>NP1ALT</p>
<p>2. The subroutine NP1TESTC executes a channel program to the specified console and indicates the results in SRTESTAT.</p>	<p>NP1TESTC</p>
<p>3. The subroutine NP1INIT flags the console as active. If the master console has not been initialized, the routing and authorization codes and the UCM master pointers are set, and initial operator communications are established (see Diagram 4.1).</p>	<p>NP1INIT</p>
<p>5. If more than one console is online or if the single console is graphic, HARDCPY is required (referred to by IEAVNP07).</p>	<p>NP1CMNT</p>

Diagram 4.1: NP1INIT and NP1TCOMM Establish Operator Communications





Diagram 4.1: NP1INIT & NP1TCOMM (IEAVNP01)

Notes on Processing	Label
<p>Establishing communications with the console operator is a two-part process in which the operator is requested to specify system parameters (NP1INIT) and the reply is moved into a message buffer for later processing by IEAVNP03.</p>	NP1INIT
<p>1. Both halves of a composite console are initialized before proceeding with Step 2.</p> <p>3. If the active master console is not the console specified during system generation, the routing and authorization codes are moved to the UCM for the new active master console, and the UCM prefix is updated.</p>	NP1ACT
<p>4. A 2K reply buffer is obtained from subpool 255 of the SQA. This buffer is deleted by IEECMWTL after NIP execution.</p>	NP1TCOMM NP1COMM
<p>7. Additional parameters are indicated by the characters 'CONT' followed by a quotation mark at the end of the parameter string. A quotation mark following anything but 'CONT' indicates the end of the parameter string.</p>	NP1SCAN
<p>8. The reply to this message is processed in the same way as the reply to IEA101A.</p>	

Diagram 5.0: IEAVNP02 Control Routine



<u>Direct Access Device Class</u>					
<u>Unit Type</u>	<u>SIO/TIO cc=3</u>	<u>Unit Check (Intervention Required)</u>	<u>Unit Check (Other)</u>	<u>I/O Error (Other)</u>	<u>Normal I/O Status</u>
2301	Offline	Offline	Offline <sup>1</sup>	Offline <sup>1</sup>	Online/Ready
2305	Offline	Offline	Offline <sup>1</sup>	Offline <sup>1</sup>	Online/Ready
2314	Offline	Not Ready*	Offline <sup>1</sup>	Offline <sup>1</sup>	Online/Ready
2319	Offline	Not Ready*	Offline <sup>1</sup>	Offline <sup>1</sup>	Online/Ready
3330	Offline	Not Ready*	Offline <sup>1</sup>	Offline <sup>1</sup>	Online/Ready
(Other)	Offline	Not Ready	Offline <sup>1</sup>	Offline <sup>1</sup>	Online/Ready
*Offline status is set if the DEVSTAT option was selected during system generation.					
<sup>1</sup> An interpretive error message identifies the device status.					
<u>Magnetic Tape Device Class</u>					
<u>Unit Type</u>	<u>SIO/TIO cc=3</u>	<u>Unit Check (Intervention Required) With Status "A" and "B" off</u>	<u>Unit Check (Intervention Required) With Status "A" and/or "B" on</u>	<u>Other</u>	
2400					
3400					
2420	Offline	Offline	NotReady	Online/Ready	
(Other)	Offline	Offline	NotReady	Online/Ready	
<u>Unit Record, Communications, and Graphics Device Classes</u>					
<u>Unit Type</u>	<u>SIO/TIO cc=3</u>	<u>Other</u>			
All	Offline	Online/Ready			

Diagram 5.0: IEAVNP02

<u>Notes on Processing</u>	<u>Label</u>
1. IEAVNP02 contains the DEB used for testing devices. It is defined to reflect a maximum data set size of X'7FFF' tracks extending from CCHH 0 to X'FFFFFFFF.'	IEAVNP02
2. Each UCB in the UCB address table that has not been examined by IEAVNP01 is tested to determine the status of the associated device. For direct access devices, the subroutine NP2RRCD3 builds a channel program to read the volume label. For nondirect access devices, a NOP CCW is specified. The subroutine NP2EXCPU executes the channel program. The subroutine NP2TERR is entered following all non-DASD I/O operations and from NP2RRCD3 for failing DASD I/C. For a failing I/O operation, the UCB is set to indicate that the device is offline. A UCB for a DASD is set to indicate that the device is not ready. This processing occurs in a loop for each untested ECB in the UCB address table. Device availability testing is described in the adjoining table.	NP2SEARC NP2NDASD
3. IEAVNP02 passes the address of the system residence UCB (CVTSYSAD) and the address of the SYS1.LOGREC DCB (CVTDCBA) to NIPOPEN.	NP2DDEFS
4. The address of the SYS1.SVCLIB DCB (CVTSVDCE) is passed to NIPOPEN.	
5. The address of the SYS1.LINKLIB DCB (CVTLINK) is passed to NIPOPEN.	

Diagram 5.1: NIPMOUNT  
Mount Specified Volume on Specified Device






Diagram 5.1: IEAVNPA2 (IEAVNP02)

Notes on Processing	Label
1.	IEAVNPA2
2. The NP2VSCAN usbroutine compares the volume serial passed with each entry in the UCB address table. If a duplicate volume serial specification is found, NP2VSCAN returns the address of the duplicate UCB address table entry. If no device type is specified in the parameter list or if the UCB found by NP2VSCAN is for the specified device type, the volume is considered mounted.	NPA2VOL
3. The operator may be allowed, if so specified by the parameter list, to cancel the mount request. If the request is canceled, NIPMOUNT sets register 1 to 0 and returns control to the caller. If an invalid reply is received, the operator is requested to respecify the unit address.	NPA2SPEC NPA2EOB NPA2INV

Notes on Processing	Label
4. If the unit is invalid, the operator is requested to respecify the unit address. If a UCB was found for the specified volume but an unacceptable device type is found by NP2VSCAN in Step 2, and the volume is permanently resident, and the request cannot be canceled, the system is put in a disabled wait state by NIPSWAIT in IEAVNIPM (X'39'). If the volume is not permanently resident, the UCB found by NP2VSCAN is marked unavailable by NP2TERR, the UCB found by NIPUCBFN is marked online and not ready, and the operator is requested to mount the volume on the operator-specified device.	NPA2UNAC NPA2MNT
6. The subroutine NP2RRCD3 builds a channel program to read the volume label. If the channel program executed by NP2EXCPU fails but the record was found, the NIPSENSE subroutine in IEAVNIPM is entered to write an interpretive error message.	
A flowchart of this subroutine is included in Section 3.	

Diagram 5.2: NIOPEN  
Open Specified Data Set






Diagram 6.0: IEAVNP03  
Initialize Page Data Sets

From Diagram 3.0,  
Step 4

**Processing**



**Output**



IEAVNIPM  
Diagram 3.0,  
Step 4

Diagram 6.1: NP3OPSP  
Check Validity of Operator Parameters  
and Build OPERTAB




Diagram 6.1: NP3OPSP (IEAVNP03)

Notes on Processing	Label
<p>1. If the first operator-specified parameter is "U" or "U,L" the system parameter list IEASYS00 is selected as the source for all parameter input.</p>	NP3OPSP
<p>2. IEAVNP03 uses two tables within IEAVNP03 to verify the parameters. TRANSTAB contains an index value for each character which may validly begin a parameter specification. This index value is used as a displacement into SYMBSTRT. SYMBSTRT contains all of the valid parameters that may be specified by the operator. Each parameter entry is in character format and is followed by a hexadecimal constant indicating the number of valid characters (including the equal sign where necessary) in the parameter. The value from TRANSTAB indicates the position within SYMBSTRT where the comparison of the operator-specified parameter with valid parameters begins.</p>	NP3SCAN
<p>The operator is notified of errors, and is allowed to respecify invalid parameters.</p>	NP3SCINV NP3OPRES
<p>3. The TRANSTAB index value is used as the displacement into OPERTAB at which the address of the parameter is stored.</p>	NP3ENTER
<p>4. An eight-byte SPE is added to the chain of SPEs that contain operator-specified parameters. The address of the operator reply (to respecify or cancel) is moved into the new SPE.</p>	NP3GETMN

Diagram 6.2: NP3PBASE  
Allocate and Initialize PARMAREA




Diagram 6.2: NP3PBASE (IEAVNP03)

Notes on Processing	Label
1. The PARMAREA will contain the operator-specified parameters pointed to by OPERTAB and the parameters specified via SYSP and pointed to by PLIBTAB. These parameters will be merged by NP3PLMRG.	NP3PBASE

Diagram 6.3: NP3PMLIB  
Open SYS1.PARMLIB Data Set






Diagram 6.3: NP3PMLIB (IEAVNP03)

Notes on Processing	Label
1.	NP3PMLIB
4.	NP3PMDEF

Diagram 6.4: NP3SYSP  
Build the PLIBTAB

From Diagram 6.0,  
Step 4

### Processing




Diagram 6.4: NP3SYSP (IEAVNP03)

Notes On Processing	Label
1. The secondary PARMAREA is used as a buffer to contain all of the input parameters from IEASYSxx members of SYS1.PARMLIB.	NP3SYSP
2. IEASYS00 is always read first. Steps 2 through 6 are executed in a loop for the specified input strings.	NP3MOVNM
3. The text of the input string is read into an 80-byte buffer by a channel program within the initial PARMAREA.	NP3SYTXT
4. The text is moved, one character at a time, into the secondary buffer. An additional secondary buffer is obtained if the present buffer becomes filled.	NP3MOVST
5. The subroutine NP3SCAN moves the addresses of the valid parameters into the PLIBTAB within IEAVNP03. If duplicate specifications are encountered, the PLIBTAB entry for the duplicate parameter contains the address of the last-examined specification for that entry.	NP3SYSFT

Diagram 6.5: NP4PTAB  
Move Parameters into PARMAREA;  
Set PARMTAB Address




Diagram 6.5: NP3PTAB (IEAVNP03)

Notes on Processing	Label
<p>1. The secondary PARMAREAS are removed so that the initial PARMAREA can be expanded as necessary. The PARMAREAS are chained so that any additional PARMAREAS obtained are queued to the last PARMAREA obtained. Removing the secondary PARMAREAS leaves the initial PARMAREA as the last one obtained.</p>	NP3PTAB
<p>2.</p>	NP3NULL
<p>3.</p>	NP3TINT
<p>4.</p>	NP3PAFM

Diagram 6.6: NP3LCAT  
Concatenate Members with SYS1.LINKLIB

From Diagram 6.0,  
Step 8

### Processing




Diagram 6.6: NP3LCAT (IEAVNP03)

Notes on Processing	Label
<p>2. The 2K buffer is assumed to be large enough to contain all of the member names found in LNKIST00. If it is too small, the member name list is truncated following the last name entered in the 2K buffer.</p>	NP3LCAT
<p>3. The first byte of the name in the work area is a flag byte, the next 44 bytes are the name of the member, padded to the right with blanks if necessary, and the last 6 bytes contain the VOL ID.</p>	SCANRCD NP3LCNAM
<p>4. Steps 4 through 6 are executed in a loop for each member name placed in the work area, or until 15 members are successfully concatenated.</p>	NP3LCLOC
<p>6.</p>	NP3LCVOL
<p>7.</p>	NP3LCEND
<p>8.</p>	NP3LCMFL

Diagram 7.0: IEAVNP04  
Open and Format Page Data Sets






Diagram 7.0: IEAVNP04

Notes on Processing	Label
1. All entries from the IEASYSxx list of SYS1.PARMLIB are scanned first. Operator-specified entries are entered next, overlaying (if permissible) previous duplicate entries. If no entries are found in either list, the operator is requested to enter PAGE parameters via NIPWTOR. If a format error is encountered, the PAGE parameters are truncated with the last valid parameter specification, and the operator is requested to respecify the remainder of the PAGE parameters or accept the truncated PAGE definition.	IEAVNP04 NP4PSCAN NP4PINV
2. If any parameters are displayed, the operator is allowed to respecify any of the PAGE parameters.	NP4PDOPT
3. The quickstart buffer is used for reading and writing the quickstart records (NIPQSR1, NIPQSR2, and NIPQSR3). A NIPQSR1 will be created for each data set formatted by NP4PDSEL (Step 4).	NP4PDEV
4. NP4PDSEL formats only the page data sets that have not been formatted during a previous entry to NIP, or that have been respecified.	NP4PDSEL

Notes on Processing	Label
5. The channel program queue is built in the high end of the nucleus buffer and contains ten or more skeleton channel programs. The number of channel programs (entries) is determined as follows: 1 paging device = 10 CPQEs; more than one paging device = 15 CPQEs; plus the number of operator-specified CPQEs.	NP4BCFQ
6. The area for the page frame table is allocated above the channel program queue.	NP4APFT
7. If the NVTFLQS flag has been set by NP4PDSEL, the quickstart buffer is refreshed with NIPQSR1 and NIPQSR2 for the LPA page data set. NIPQSR2 is required by NP4BSQA (Step 8).	NP4RQSR2
8. NP4BSQA processes the SQA parameter. If the redefined SQA size would overlap the high LPA address, and a quickstart is in process, the operator is given the choice of canceling the SQA specification or terminating the quickstart process (in which case the NVTFLQS flag is set to 0).	NP4BSQA

Diagram 7.1: NP4PDSEL Initialize Paging Devices




Diagram 7.1: NP4PDSEL (IEAVNP04)

Notes on Processing	Label
<p>The first six steps are executed in a loop, processing each page data set specified in the PAGE parameter matrix created by IEAVNP04 (Step 1).</p>	NP4PDSEL
<p>1. NP4PDSEL verifies the parameter specifications; the operator is allowed to respecify invalid devices. The PDIT and PDTE for the data set are created at the upper end of the nucleus because the permanent PDIT will contain only active entries, and the number of these will not be known until all data sets have been processed.</p>	NP4PDTI
<p>2. If the data set cannot be found by NIPOPEN, the NP4ALLOC subroutine attempts to allocate the page data set. If the data set cannot be allocated, the operator is requested to respecify the parameter or cancel the specification.</p>	NP4POPEN
<p>3. An NIPQSR1 record exists for each data set that has been formatted during a previous entry to IPL/NIP.</p>	NP4RQSR1
<p>4.</p>	NP4BPBAL
<p>5. The NVTFLOS flag is set if coldstart processing was not specified (CLPA parameter) or if the "F" parameter was not specified in the PAGE parameter.</p>	NP4RQSR1
<p>8.</p>	NP4BBQS1
<p>10.</p>	NP4PDEND

Diagram 8.0: IEAVNPA4 Control Routine






Diagram 8.1: NPA4READ and NPA4WRIT Read and Write Quickstart Records




Diagram 8.1: NPA4READ/NPA4WRIT (IEAVNPA4)

Notes on Processing	Label
1.	NPA4RDWR
3. The lower buffer (buffer 1) is pointed to by NVTQSBUF and the upper buffer (buffer 2) is equal to buffer 1 plus 4096. NIPQSR2 is read into and written from buffer 1; NIPQSR1 and NIPQSR3 are read into and written from buffer 2. because NIPQSR1 contains the TTR of NIPQSR2 and NIPQSR2 contains the TTR of NIPQSR3, a read or write request for NIPQSR2 or NIPQSR3 requires that the record (NIPQSR1 or NIPQSR2, respectively) that contains the TTR be in the other buffer.	NPA4QSR1 NPA4QSR2 NPA4QSR3
4.	NPA4QSIO
7.	NPA4EXIT
8.	NPA4FAIL
9. Error return codes are:  X'00' No error X'04' Insufficient space X'08' I/O error X'0C' Insufficient DASD	

Diagram 8.2: NPA4GBUF  
Obtain Quickstart Buffer






Diagram 8.2: NPA4GBUF (IEAVNPA4)

Notes on Processing	Label
1.	NPA4GBUF
2.	NPA4PXIT
3.	NPA4NXIT
4.	NPA4NCOR

Diagram 8.3: NPA4FREE  
Free Quickstart Buffer




Diagram 8.3: NPA4FREE

Notes on Processing	Label
1.	NPA4FREE
2.	NPA4NXIT
3.	NPA4PXIT

Diagram 8.4: NPA4INTF and NPA4RSTD  
Initiate or Restart Processing




Diagram 8.4: NPA4INTF/NPA4RSTF (IEAVNPA4)

Notes on Processing	Label
<p>This subroutine formats page data sets for which IEAVNP04 did not find a NIPQSR1 record or for which reformatting is necessary.</p>	
<p>1.</p>	NPA4INTF
<p>3. The channel program build table is within IEAVNPA4 and contains device-dependent information concerning the format of the CCW string required to write the count, key and data to the paging devices.</p>	
<p>4. The channel program formats one cylinder of the paging device.</p>	NPA4EXCP
<p>5. The return code X'04' indicates that the channel program was too long to fit in the nucleus buffer. A return code X'00' indicates that the I/O operation was initiated successfully.</p>	NPA4AXIT NPA4NXIT

Diagram 8.5: NPA4BCCV  
Determine Number of Available Pages




Diagram 8.5: NPA4BCCV (IEAVNPA4)

Notes on Processing	Label
2. IEAVNPA4 uses loops to examine slots and page groups within the cylinder to determine from the auxiliary bit map the number of available pages.	NPA4BC01
	NPA4MXIT






Diagram 8.6: NPA4INTC (IEAVNPA4)

Notes on Processing	Label
1. The field PVTNPDTE is set to one to force all page-outs to go to the paged set for the link pack area. The PVTFLAG1 field is set to prevent migration during the coldstart process.	NPA4INTC

Diagram 8.7: NPA4LOAD  
Load Specified Module




Diagram 8.7: NPA4LOAD (IEAVNPA4)

Notes on Processing	Label
1.	NPA4LOAD
3.	NPA4LM01
5. A return code of X'0C' indicates insufficient space for the module.	NPA4AXIT NPA4NXIT

Diagram 8.8: NPA4CCST Complete LPA Coldstart Process




Diagram 8.8: NPA4CCST (IEAVNPA4)

Notes on Processing	Label
<p>2. The paging low threshold is set to the number of page frames available.</p> <p>The paging supervisor is entered by referring to a page that is not in real storage. Discovering that the low threshold has been reached (forced in Step 2), the paging supervisor initiates page replacement.</p>	<p>NPA4CC01</p>
<p>3. The PVT fields are restored to their original condition upon entry to the Initiate Coldstart subroutine (NPA4INTC).</p>	<p>NPA4CC02 NPA4CC03</p>
<p>5. A return code of X'08' indicates I/O error while reading or writing of a quickstart record by the NPA4READ or NPA4WRIT subroutine. A return code of X'0C' indicates that no slot was found by the subroutine NPA4FSLT.</p>	<p>NPA4CCRS NPA4FSLT</p>

Diagram 9.0: IEAVNP05  
Initialize Link Pack Area and BLDL Table




Diagram 9.0: IEAVNP05

Notes on Processing	Label
<p>1. The NVTFLQS flag was set by IEAVNP04 (label NP4RQSR1) if the LPA page data was previously formatted and the CLPA parameter was not specified. NP5CSLPA builds the LPA page data set.</p>	IEAVNP05
<p>2. NIPQSR2 contains the start and end virtual addresses of the LPA. NIPQSR3 contains the slot and group numbers for the records within the LPA page data set.</p>	NP5QSTRT
<p>10. IEAVNP05 uses the IEAPMNIP macro instruction to gain access to the NPA4FREE subroutine in IEAVNPA4. Upon return, IEAVNP05 issues an SVC 9 (DELETE) instruction to remove IEAVNPA4.</p>	NP5RLBUF

Diagram 9.1: NP5QSLPA Initialize Table Entries






Diagram 9.1: NP5QSLPA (IEAVNP05)

Notes on Processing	Label
<p>1. Space is obtained for page tables and external page tables with a GETMAIN macro instruction specifying subpool 255 of the SQA. All page table entries from the beginning of the page table up to the entry for the first page for the LPA are set invalid.</p>	<p>NP5QSLPA NP5PGTE</p>
<p>2. The quickstart 3 records are read and processed in a loop. Each record is processed by the subroutine NP5LPAPT.</p> <p>If the quickstart process cannot continue because an error occurred while reading a quickstart record 3 (in Step 2), execution resumes at Step 4 (9.0) for coldstart.</p>	<p>NP5RDQSR</p>
<p>3. Auxiliary page records that contain LPA pages are indicated as unavailable. The virtual addresses of LPA page tables are converted to real addresses and the segment table entries are set to indicate maximum size.</p>	<p>NP5LPDTE NP5LPAST</p>

Diagram 9.2: NP5CSLPA Attach IEAVNPAS




Diagram 9.2: NP5CSLPA (IEAVNP05)

Notes on Processing	Label
<p>1. Because module IEAVNPA5 performs certain coldstart functions (and other functions common to coldstart and quickstart), IEAVNP05 attaches IEAVNPA5 as a subtask. The interaction between IEAVNP05 and IEAVNPA5 is governed by event control blocks, one for each module. When IEAVNP05 needs processing by IEAVNPA5, it posts the pageable ECB (for IEAVNPA5) and issues a WAIT macro instruction specifying its own ECB (non-pageable). When the required processing is complete, IEAVNPA5 posts the nonpageable ECB and issues a WAIT macro instruction specifying its pageable ECB.</p> <p>The initial interface with IEAVNPA5 is provided by the subroutine NP5VTCB; subsequent interfaces are provided by the subroutine NP5POST.</p>	NP5CSLPA
<p>2. The SYS1.LPALIB is the source of the modules to be loaded into the link pack area.</p>	NP5LPLIB

Notes on Processing	Label
<p>3. See Diagram 10.3 for a description of the coldstart processing. IEAVNP05 is executed asynchronously from IEAVNPA5 until Step 5; IEAVNPA5 performs part of the coldstart process and indicates that IEAVNP05 can continue its processing asynchronously. However, IEAVNPA5 must complete its coldstart processing before subroutine NP5CSLPA returns control to mainline coding.</p> <p>NP5POST calls NP5BLMQ which returns control to NP5POST which calls NP5BLMQ again. This loop continues until NP5BLMQ indicates the end of the list to NP5POST.</p>	
<p>4. The NP5FIX subroutine and its subroutine NP5MLPRM loads the specified modules into subpool 251 in the nonpageable region. Both subroutine functions are optional (user requested).</p> <p>The NP5BLDLF subroutine and its subroutine NP5BLPRM create the fixed BLDL table in the nucleus buffer.</p>	NP5FIX  NP5BLDLF

Diagram 9.3: NP5VTCB Load, Attach, and Delete IEAVNPA5





Diagram 9.3: NP5VTCB (IEAVNP05)

Notes on Processing	Label
2. For a description of the interface provided by NP5VTCB between IEAVNP05 and IEAVNPA5, see 9.2, Notes on Processing, Step 1. Once IEAVNPA5 is activated, subsequent requests to activate IEAVNPA5 are ignored.	
6.	NP5VTDET

Diagram 9.4: NP5LPLIB Initialize SYS1.LPALIB

From Diagram 9.0,  
Step 2

### Processing



### Output




Diagram 9.4: NP5LPLIB (IEAVNP05)

Notes on Processing	Label
1.	NP5LPLOC
4. The DCB address for SVC1.LPALIB is put in NVTCSLIB.	

Diagram 9.5: NP5MLPA  
Load Specified Modules into LPA






Diagram 9.5 NP5MLPA (IEAVNP05)

Notes on Processing	Label
1. If IEAVNPA5 has previously been activated, this request is ignored.	NP5MLPA

Diagram 9.6: NP5BLDLP Include Modules in BLDL Table






Diagram 10.0: IEAVNPA5 Control Routine




Diagram 10.0: IEAVNPA5

Notes on Processing	Label
<p>1. All of the region is allocated from subpool 252. Sixty-four bytes are allocated from subpool 255 for the BLDL save area.</p>	<p>NPA5INIT</p>
<p>3. The nonpageable ECB is posted to indicate completion of the initialization process in IEAVNPA5. The POSTCD field is set by the subroutine that performed the processing.</p>	<p>NPA5SYNC</p>
<p>4. The pageable ECB is specified in the WAIT macro instruction. IEAVNP05 posts this ECB when additional work is required.</p>	
<p>5. The type of request is indicated by a bit pattern in the pageable ECB. Steps 1 through 4 are executed only on the first entry to IEAVNPA5. Subsequent entries are to Step 5.</p>	

Diagram 10.1: NPASMLPA  
Load Specified Modules into LPA




Diagram 10.1: NPA5MLPA (IEAVNPA5)

Notes on Processing	Label
1. NPA5MLPA is entered from the NP5MLPRM subroutine in IEAVNP05.	NPA5MLPA
4. Return is via the WAIT/POST interface.	NPA5MSER
	NPA5MXIT

Diagram 10.2: NPA5BLDL  
Allocate Storage for,  
and Move, BLDL Table






Diagram 10.2: NPA5BLDI (IEAVNPA5)

Notes on Processing	Label
1. NPA5BLDL is entered from the NP5BLDLP suborutine in IEAVNP05.	NPA5BLDL
4. The return code X'04' indicates storage was unavailable. X'0C' indicates end of normal processing.	NPA5BSER NPA5BXIT

Diagram 10.3: NPA5CLPA Coldstart Process; Build LPA




Diagram 10.3: NPA5CLPA (IEAVNPA5)

Notes on Processing	Label
1. NPA5CLPA is entered at the request of the NP5CSLPA subroutine in IEAVNP05.	NPA5CLPA
2. The IOB is within IEAVNPA5 and is used for the I/O operations that read the SYS1.LPALIB directory records.	

Diagram 10.4: NPA5TERM  
Release BLDL Save Area




Diagram 10.4: NPA5TERM (IEAVNPA5)

Notes on Processing	Label
1. The V=V space allocated by Step 1 in IEAVNPA5-0 will be released by IEAVNP05.	NPA5TERM
2. NPA5TERM relinquishes control by setting the return code to IEAVNP05 as X'0C' and by posting the V=R ECB.	

Diagram 10.5: NPA5LGRP  
Load Groups of Modules Specified  
by LPA Packing List

From Diagram 10.3,  
Step 4

### Processing





Diagram 10.5: NPA5LGRP (IEAVNPA5)

Notes on Processing	Label
1. NPA5LGRP issues a Wait while awaiting return from NPA5POST.	
2. Determined by return code issued by NPA5POST.	

Diagram 11.0: IEAVNP06 Initialize Reliability and Serviceability Features







.  
.



.  
.



Diagram 11.1: NP6DSS Initialize DSS (Dynamic Support System)




Diagram 11.1: NP6DSS (IEAVNP06)

Notes on Processing	Label
<p>1. If the data set is not found, the beginning and ending CCHH fields in the DSS vector table (IQADSV) are set to all F's. NP6DSS calls NIPWTO to write the messages LOCATE FAILED FOR SYS1.DSSVM and DSS INOPERATIVE to the operator. CVTDSSV is the CVT pointer used to locate the DSS vector table.</p>	NP6DSER1
<p>2. If NP6DSS cannot open the data set, the beginning and ending CCHH fields in the DSS vector table (IQADSV) are set to all F's. NP6DSS calls NIPWTO to write the message DSS INOPERATIVE to the operator.</p>	NP6DSER2
<p>3. NP6LPAFN calls IEAQCDJR to search the LPA active queue for IQAINI00. If IQAINI00 is not found, it then calls IEAVVMSR to search the LPA directory for IQAINI00. If IQAINI00 is found, NP6LPAFN sets register 1 to the address of IQAINI00 from the CDE or LPDE.</p>	
<p>If the module is not found, NP6DSS calls NIPWTO to write the message IQAINI00 NOT FOUND IN LPA to the operator. NP6DSS puts the address of the DSS Mask Out routine (IQAPFXRT) in the restart new PSW.</p>	NP6DSER3
<p>4. Register 1 contains the address of IQAINI00. DSVSTCB is a pointer to the DSS TCB.</p>	




Diagram 11.2: NP6DMP (IEAVNP06)

Notes on Processing	Label
<p>1. NP6DMP locates and verifies the DUMP parameter.</p> <p>If the parameter is not specified or is not valid, NP6DMP checks whether there is enough space in the nucleus buffer for a DCB for SYS1.DUMP. If there is enough space, the operator is prompted to specify the DUMP parameter or cancel the specification. If he cancels, SYS1.DUMP is disabled by setting the pointer to the DCB (CVTDAR) to 0 and NVTNUCND to its value on entry to NP6DMP. Control goes to Diagram 11.1, Step 4.</p> <p>If there is not enough space for the DCB, the operator is notified, and SYS1.DUMP is disabled as above.</p> <p>If DUMP=NO is specified, SYS1.DUMP is disabled as above. If DUMP=NO is not specified, NP6DMP checks whether there is enough space for the SYS1.DUMP DCB. If there is not, the operator is notified, and SYS1.DUMP is disabled as above.</p> <p>NP6DMP also checks the validity of the unit address parameter. If it is invalid, NP6DMP notifies the operator via NIPWTOR and prompts him to respecify the parameter.</p>	<p>NP6DMP</p> <p>NP6DMP2</p> <p>NP6DUMP2</p> <p>NP6DMP1</p> <p>NP6INVLD</p>

Notes on Processing	Label
<p>2. On return of control from NIPUCBFN, the UCB is checked to ensure that the device specified is a 2400-compatible tape drive and is online.</p>	NP6DMPTA
<p>3. If the device is not 2400-compatible and online, or if NIP-MOUNT was unable to have the required tape mounted, the operator is notified that this device is unacceptable and is prompted to respecify or cancel the parameter.</p>	NP6UNACC
<p>4. If the OPEN operation is unsuccessful, SYS1.DUMP is disabled as in Step 1.</p>	NP6NODMF
<p>5. If the data set is not found, the operator is notified with the LOCATE FAILED message and is prompted to respecify the DUMP parameter.</p>	NP6IOCNG
<p>6. If the volume containing the data set cannot be mounted, the operator is prompted to respecify the DUMP parameter.</p>	NP6RESPE

### Processing




Diagram 11.2: NP6DMP (IEAVNP06) (Cont'd)

Notes on Processing	Label
7. If OPEN processing fails because the data set is not found, an attempt is made to allocate and open a new data set. If OPEN processing fails because of insufficient storage, SYS1.DUMP is disabled as in Step 1. If OPEN processing fails for any other reason, the operator is prompted to respecify the parameter.	NP6OPNNG
8. If there is an I/O error, NP6DMP informs the operator and prompts him to respecify or cancel the DUMP parameter.	NP6IOEOF
9. If the data set contains a dump, the operator is prompted with the message SYS1.DUMP CONTAINS DATA.  If the data set is empty and the size is not specified or is adequate, control returns to Step 4.	NP6LOCAT  NP6EMPTY
10. If the size specified in the parameter is greater than the size of the data set, the operator is notified with the message SYS1.DUMP TOO SMALL and prompted to respecify or cancel the parameter.	NP6SMAL

Notes on Processing	Label
11. The operator is notified with the message SYS1.DUMP SCRATCHED or UNABLE TO SCRATCH SYS1.DUMP and prompted to respecify the DUMP parameter.	NP6EMPTY NP6NOSCR
12. If allocation fails, the operator is notified and prompted to respecify the DUMP parameter.	NP6FAIL
13. If OPEN processing fails because of insufficient space, SYS1.DUMP is disabled as in Step 1. If it fails for any other reason, the operator is prompted to respecify the DUMP parameter.	NP6OPNBD
14. If there is an I/O error, NIPSENSE is called, and the operator is prompted to respecify the DUMP parameter.	NP6BADIC

Diagram 11.3: NP6RMS  
Initialize RMS (Recovery Management Support)






Diagram 11.3: NP6RMS (IEAVNP06)

Notes on Processing	Label
2. Using BLDL, IGFVNIP loads, calls, and deletes IGFVCCIN. If an error occurs, a message is written to the operator via NIPWTOR.	NP6RMS
3. Using BLDL, IGFVNIP loads, calls, and deletes IGFVMCF0. If an error occurs, a message is written to the operator via NIPWTOR.	NP6RMS

Diagram 11.4: NP6TRA  
Initialize the Trace Function




Diagram 11.4: NP6TRA (IEAVNP06)

Notes on Processing	Label
<p>1. If the TRACE parameter is not specified or is equal to 0, the trace function is disabled by putting a BR 11 in the CVT field CVTRACE and putting 0's in FLCTRACE and SCVTRPTR.</p>	NP6NOTRA
<p>If the parameter is invalid, the operator is prompted with the message INVALID TRACE PARAMETER and given the option to respecify or cancel the parameter. If he cancels, NVTNUCND is rounded to a 4K boundary and CVTNUCB is set equal to NVTNUCND. The trace function is then disabled as above.</p>	NP6INVAL
<p>If space is not available in the nucleus buffer, NVTNUCND is set equal to CVTNUCB, and the trace function is disabled as above. The operator is notified with the message INSUFFICIENT SPACE, and control is returned to the caller.</p>	NP6NOSPA
<p>If there is not enough space in the nucleus buffer, the last entry pointer is set to CVTNUCB-32, and NVTNUCND is set to CVTNUCB. The operator is notified that the trace table size has been decreased.</p>	NP6SMALL
<p>2. If the two tables are equal in size or the PTT (permanent trace table) is larger, the TTT (temporary trace table) is moved to the PTT beginning with the lowest address in each table (first entry pointer). Any remaining area is set to 0's.</p>	NP6COPY
<p>If the PTT is smaller than the TTT, as much of the TTT (starting with the most recent entry) as will fit is moved to the PTT.</p>	NP6COPY

Diagram 12.0: IEAVNP07  
Call Routines Sequentially

From Diagram 3.0,  
Step 4

### Processing




Diagram 12.0: IEAVNP07

Notes on Processing	Label
2 and 4. NP7PDCM and NP7OTEST call NP7LPAFN to search the LPA. See Diagram 12.3 for a description of NP7LPAFN.	

Diagram 12.1: NP7HDCPY  
Define the Console or System Log Data Set  
to be Used for Message Hardcopy




Diagram 12.1: NP7HDCPY (IEAVNP07)

Notes on Processing	Label
<p>1. NP7HDCPY locates and verifies the HARDCPY parameter input.</p>	<p>NP7HDCPY</p>
<p>IEAVNP01 determined whether a hardcopy console was required.</p>	<p>NP7HCINV</p>
<p>If SYSLOG is specified, NP7HDCPY identifies the system log as the hardcopy device.</p>	<p>NP7HCSLG</p>
<p>If HARDCPY is not specified and it is required, or if the specification is in error, or if the console is unavailable, NIPWTOR is called to prompt the operator to respecify the parameter.</p>	<p>NP7HCREQ</p>
<p>If HARDCPY is not specified and is not required, control goes to Diagram 12.0, Step 2.</p>	<p>NP7HCXIT</p>

Diagram 12.2: NP7PDCM  
Relate Each Graphic Device  
to its LPA-resident DCM






Diagram 12.2: NP7PCDM (IEAVNP07)

Notes on Processing	Label
<p>1. NP7PCDM examines UCM entries in the nucleus-resident UCM and constructs the name of the associated DCM for each graphic console by adding the EBCDIC unit name from the UCB to the DCM.</p>	<p>NP7PDLST</p>
<p>If NP7LPAFN cannot find the DCM in the LPA, it sets the active console flag in the UCB to 0 and writes an error message to the operator, using NIPWTOR, identifying the missing DCM name and the unit address of the associated console. NP7PCDM returns control to Diagram 12.0, Step 3.</p>	<p>NP7PDNFN</p>
<p>If the DCM is not found for the master console (a graphic console), NIPSWAIT is called to put the system in a wait state (code X'3B').</p>	

Diagram 12.3: NP7LPAFN  
Find a Module in the LPA




Diagram 12.3: NP7LPAFN (IEAVNP07)

Notes on Processing	Label
1. If the module is found, control goes to Step 3. 2. The IEAQCDJR Search routine is called before the IEAVVMSR routine to give preference to a module found in the fixed LPA or the LPA update area.	NP7LPAFN

Diagram 12.4: NP7PAL  
Define Page Algorithm Limit Values




Diagram 12.4: NP7PAL (IEAVNP07)

Notes on Processing	Label
<p>1. NP7PAL uses the system parameter table, PARMTAB, to locate the PAL parameter input. The first input source that is analyzed is the one from the IEASYSxx list of SYS1. PARMLIB. When the specifications from this source have been analyzed and put in a table, NP7PAL analyzes the operator-supplied PAL input. The subparameters are merged with duplicate specification of a subparameter, resulting in a parameter override; the last-supplied definition (in the normal case, the operator overriding an IEASYSxx definition) for such a value will be the only effective specification. NP7PAL optionally displays the PAL subparameter values that result from its analysis and allows the operator to respecify the PAL parameter.</p> <p>NP7PAL verifies that the PAL parameter input is in the correct format by examining each of the subparameter definitions in an EBCDIC matrix. If an error is encountered, analysis of the PAL input from the operator or PARMLIB is terminated; any subparameters that are correctly and completely defined up to the point of the error are accepted. In the case of an error, the operator is informed via the INVALID PAL PARM message written by the IEAVNIPM NIPWTOR routine. The message identifies the input source as being either the PARMLIB or the operator, and the operator is permitted either to respecify the remainder of the PAL parameter or to cancel his option and thereby accept the truncated PAL definition, together with any system-assigned values.</p>	<p>NP7PALA</p>

Notes on Processing	Label
<p>2. Paging supervisor fields to be set, together with their limit/assumed values are:</p> <p>PVTTBASE = (CVTEORM - CVTNUCB)/4096  PVTLTH (LTH=) = 1 - 99;      assumed value = 5  PVTRPCT (REPCT=) = 1 - 99;      assumed value = 3  PVTBFXTF (NFX=) = 8 - 9999;      assumed value = .25 PVTTBASE  PVTSFXTF = 1.25 PVTBFXTF  PVTLFXTF = 1.5 PVTBFXTF  PVTLFXL = (PVTTBASE - PVTLFXTF);      maximum = 255  PVTSFXL = (PVTTBASE - PVTSFXTF);      maximum = 255  PVTBFXL = (PVTTBASE - PVTBFXTF);      maximum = 255  PVTLRILIM (LRC=) = 0 - 9999;      assumed value = 5  PVTHRLIM (HRC=) = 0 - 9999;      assumed value = 20  PVTLALIM (LRD=) = 0 - 9999;      assumed value = 9999  PVTHALIM (HRD=) = 0 - 9999;      assumed value = 0  PVTIMEAD (MTIM=) = 1 - 9;      assumed value = 1</p> <p>Assumed values are assembled into the respective NVT fields. The assumed value for NFX= is expressed as a fractional value, in hundredths, to be multiplied times PVTTBASE.</p>	<p>NP7PTBLD</p>

Diagram 12.5: NP7EFPF  
Test for the Presence of the  
Extended-precision Floating-point Feature

From Diagram 12.0,  
Step 5




Diagram 12.5: NP7EPFP (IEAVNP07)

Notes on Processing	Label
1. NP7EPFP must enter problem-program state, since a program check cannot be tolerated in supervisor state.	
3. If no program interruption occurs, EPFP hardware is present.	NP7EPFP
<p>If a program interruption occurs, the SPIE Exit routine, NP7SPIEX, receives control via the control program. The register contents upon receiving control are:</p> <p>Register 0      Unpredictable                      Register 1      Address of PIE                      Register 2-13   Same as at time of program check                      Register 14     Return address (to control program)                      Register 15     Address of NP7SPIEX</p> <p>The registers 0, 1, 2, 14, and 15 have been saved in the PIE and will be restored from that location when the SPIE Exit routine is completed. Registers 3-13 will reflect any alterations made by NP7SPIEX.</p> <p>The PSW in the PIE (PIEPSW) is examined to determine what type of interruption occurred. The resume address in PIEPSW is then set accordingly (note that this is a BC (basic control) mode PSW). For an interruption code other than X'01' (operation), the extended-precision floating-point feature is assumed to exist and PIEPSW is set to Step 4. Otherwise, the feature is assumed to be absent and PIEPSW is set to Step 5.</p>	

Notes on Processing	Label
4. The divide-only switch (bit CVTXPFP in byte CVTOPTA) is set to 1.	NP7FPYES
5. This restores the program mask to its original value.	NP7FPNO
6. Since the PIE is not automatically freed, TCBPIE is set to 0 to avoid leaving a useless and possibly misleading pointer in the master scheduler TCB. Actual freeing of the PIE is done at the time the final master scheduler region is established.	NP7FPNO

From Diagram 3.0,  
Step 5



### Processing






Diagram 13.0: IEAVNIPX

Notes on Processing	Label
1. There is no diagram for NPXREAL.	
5. NPXMPA calls NPXMPA1 to limit background and TSO use of auxiliary storage (see Diagram 13.5).	
6. There is no diagram for NPXBUF.	

### Processing




Diagram 13.0: IEAVNIPX (Cont'd)

Notes on Processing	Label
8. There is no diagram for NPXFAREA.	
12. There is no diagram for NPXRTRAP.	

Diagram 13.1: NPXAPG  
Define the Task Dispatcher's APG




Diagram 13.1: NPXAPG (IEAVNIPX)

Notes on Processing	Label
<p>1. NPXAPG locates and examines the APG parameter.</p> <p>If the APG parameter is not defined or is invalid, NPXAPG does not modify the IPL values of CVTAPG and the nucleus-resident APGCE.</p>	<p>NPXAPRTY</p> <p>NPXAPNXT</p>
<p>2. If there is an error in the definition of the parameter, NPXAPG issues the INVALID APG PARM message to the master console via the NIPWTOR routine (in IEAVNIPM) and allows the operator to respecify or cancel APG. If the operator cancels APG, NPXAPG examines the next input source or exits (if the operator's input was in error).</p>	<p>NPXAPIOP</p>
<p>3. NPXAPG sets the APG active flag (CVTAPG) to 1. NPXAPG moves the dummy APGCE after the scheduling priority (S.P.) is converted to a dispatching priority (D.P.) by the formula:</p> <p>APG D.P. = 251 - ((15 - S.P.) x 16).</p>	<p>NPXAPEND</p>




Diagram 13.2: NPXTMSL (IEAVNIPX)

Notes on Processing	Label
<p>1. NPXTMSL builds the required number of TSCES (time slice control elements) in the SQA and defines the time-slice intervals in units of 16 microseconds.</p> <p>If the TMSL parameter is invalid, NPXTMSL terminates its scan at that point and allows the operator to cancel or respecify the TMSL definition. If he cancels it, NPXTMSL returns to the caller. If he respecifies, he need not respecify the time-slice groups defined previous to that in error since NPXTMSL retains the previous definitions in the IEAVNIPX TSCE build area and reuses this area for further TMSL definitions.</p> <p>NPXTMSL moves each into the build area relative to its priority -- priority 0 in the first slot, priority 1 in the second, etc.</p> <p>The priority value placed in the TSCE is the dispatching priority (D.P.). This is derived from the scheduling priority (S.P.), 0-13, by the formula:</p> <p>Time-Slicing D.P. = 251 - ((15 - S.P.) x 16)</p> <p>When the last valid time-slice group has been defined, the TSCES are packed together in the build area to eliminate zero-value time-slice TSCES.</p>	<p>NPXTMSL</p> <p>NPXTMRTY</p> <p>NPXTMLPN</p>

Notes on Processing	Label
<p>2. NPXTMSI requests an area equal in size to the packed TSCES in the IEAVNIPX build area.</p> <p>NPXTMSL sets a flag in the last TSCE to identify to the dispatcher the end of the chain. NPXTMSI also places the low address of the SQA-resident TSCE chain in the CVT at CVTTSCE.</p>	<p>NPXTMEND</p>



•  
•



•  
•





Diagram 13.3: NPXQCELL (IEAVNIPX)

Notes on Processing	Label
<p>1. If the quickcell definition is too big for the work area, NPXQCELL terminates the scan at the point of error and allows the operator to cancel or respecify the SQACEL or LSQACEL.</p> <p>If the operator cancels SQACEL, NPXQCELL sets up to process LSQACEL. If he cancels LSQACEL, it returns to the caller.</p> <p>If the operator respecifies the parameter, he need not respecify quickcell definitions previous to the one in error since previous definitions are retained and the area is reused for further quickcell definitions.</p>	<p>NPXQCNXT</p>
<p>When the last valid quickcell has been defined, the definitions are packed together in the work area to eliminate zero-value quickcells. Any respecification of a given quickcell size results in the last such specification being effective. NPXQCELL calculates the total required area for quickcells while packing the work area. The first unused halfword after the packed data is set to 0. NPXQCELL also calculates the size of the QCDBLK (quickcell description block). QCDBLK contains the requirements for each quickcell.</p>	<p>NPXQCEND</p>
<p>2. NPXQCELL requests an area big enough to contain both the QCDBLK and the quickcells.</p>	<p>NPQCLND</p>
<p>4. NPXQCELL requests an area equal in size to the packed data work area (including the extra halfword of 0's).</p>	<p>NPQCLND</p>

Diagram 13.4: NPXMPA Define Virtual Address Space Dedicated to Master Scheduler Region






Diagram 13.5: NPXMPA1  
Establish Limits on Background and  
TSO use of Auxiliary Storage




Diagram 13.5: NPXMPA1 (IEAVNIPX)

Notes on Processing	Label
<p>1. PVTTOTAX and PVTSUCM must be decreased using the formula:</p> $PVTTOTAX = PVTSUCM = PVTTOTAX - (\text{Beginning address of SQA} - \text{Beginning address of Master Scheduler Region}) / 4096$ <p>Also must subtract pages between the beginning address of the LPA directory and the beginning address of the SQA.</p> <p>2. Computed in 4K pages; should be a multiple of 64K. It is decreased by 16 pages (64K) to reflect the master LSQA. PVTDYNA represents the maximum address space available for region allocation.</p> <p>3. If PVTSUCM is not greater than 500 pages, no auxiliary storage is available for TSO use. The operator is notified that the TSOAUX parameter has been ignored due to auxiliary storage restraints. The TSOAUX pointer in PARMTAB is set to 0 to show that the parameter is inoperative (processing for AUXLIST will need to refer to this value).</p> <p>The maximum value for batch allocation (PVTMAXB) is set to PVTTOTAX or PVTDYNA (whichever is smaller), and control goes to Diagram 13.5, Step 5.</p> <p>A null pointer for TSOAUX in PARMTAB causes the upper boundary for background allocation (PVTMAXB) to be set to the smaller of PVTDYNA or PVTTOTAX. Control goes to Diagram 13.5, Step 5.</p>	<p>NPXMPA1</p>

Notes on Processing	Label
<p>The value specified must be 0-99. If improper, the TSOAUX entry is set to 0, and the operator is notified of the invalid specification. The operator may enter EOB, canceling the parameter, or he may respecify the parameter. If he cancels it, PVTMAXB is set to the lesser of PVTDYNA or PVTTOTAX. Control goes to Diagram 13.5, Step 5.</p> <p>5. This is necessary, since the coding may be entered from multiple paths, and TSOAUX may be present due to operator specification, PARMLIB specification, respecification of an invalid value, or respecification following AUXLIST. AUXLIST always uses PARMTAB to extract the current TSOAUX value.</p> <p>PVTTOTAX and PVTDYNA are compared, and the smaller is multiplied by TSOAUX to find TSO reserved space. The space reservation for TSO must include at least 500 pages for potential batch use. If not, the operator is notified, and PVTMAXB is set to 500 pages.</p> <p>NPXMPA1 tries to locate the AUXLIST parameter. If the parameter is 0, its control is returned to the caller.</p> <p>The operator can accept the auxiliary storage limits as displayed (EOB), or he may respecify TSOAUX. When PVTTOTAX is equal to or less than 500 pages, an operator response is bypassed. (A respecification of TSOAUX automatically implies an AUXLIST). If TSOAUX is respecified, and the operator response is in error and canceled; the auxiliary storage limits are left as previously computed and displayed.</p>	

Diagram 13.6: NPXFJPQ Release Control Blocks for NIP-loaded Modules




Diagram 13.6: NPXFJPQ (IEAVNIPX)

Notes on Processing	Label
<p>1. Each LLE is dequeued starting at the TCBLLE queue origin in the master scheduler TCB. Before the storage containing each LLE is released, the TCBLLE pointer is updated with the chain pointer to the next LLE. The processing is completed when all LLEs on the queue have been released, and the TCBLLE pointer has a value of 0.</p>	<p>NPXFJLLE</p>
<p>2. Before dequeuing each CDE, NPXFJPQ determines whether an extent list is associated with the CDE by testing the extent-list-created flag in the CDE. If an extent list exists, its size is extracted from the extent list, and the storage containing the extent list is released. The routine updates the TCBJPQ pointer with the chain pointer to the next CDE and releases storage containing the dequeued CDE. This process continues until TCBJPQ has a value of 0.</p>	<p>NPXFJCDE</p>
<p>3. Storage occupied by released programs is not released until available storage is redefined by the NPXFAREA routine.</p>	<p>NPXFJXIT</p>

Diagram 13.7: NPXMLSQA  
Allocate the Single-segment LSQA  
Related to Master Scheduler Region






Diagram 13.7: NPXMLSQA (IEAVNIPX)

Notes on Processing	Label
<p>1. The CVT NIP-in-process flag (CVTNIP) is set, indicating to the GETLSQA routine that the special NIP interface for creating an LSQA without a TCB is in effect. NPXMLSQA invokes the GETLSQA routine via an SVC request.</p>	<p>NPXMLSQA</p>
<p>Before the wait state, NIPWTO sends a message stating that storage was unavailable for initialization of MPA.</p>	<p>NPXSW38</p>
<p>2. The master scheduler's TCB will have been initialized by GETMAIN with the LSQA definition parameters. The NPXMLSQA routine propagates the values to permit region sharing.</p>	<p>NPXMLSQA</p>




Diagram 13.8: NPXPFTAQ Define Available Page Frames

Diagram 13.8: NPXPFTAQ (IEAVNIPX)

Notes on Processing	Label
1. NPXPFTAQ locates the PFT and examines all entries in reverse order (beginning with the last).	NPXPFTAQ
NPXPFTAQ initializes these PFTEs with PFTE indexes for the previously found available PFTE (PFTBQPTR) and the next such PFTE to be found (PFTFQPTR).	NPXPFCUR
2. NPXPFTAQ sets the PFTE index of the first available PFTE (PVTAVFST) to the index of the first PFTE placed on the available queue, if this queue is empty, and sets the backward queue pointer (PFTBQPTR) to 0.	NPXQPSTE
NPXPFTAQ sets the PFTE index of the last available PFTE (PVTAVLOW) to the index of the last PFTE placed on the available queue and sets the forward queue pointer (PFTFQPTR) to 0.	NPXPFCUR
NPXPFTAQ sets the PFTE fields not initialized by the NPXPFTAQ routine to an initial value of 0 and increases the available page frame count (PVTAPC) by the number of PFTEs added to the available queue.	NPXQPSTE

Diagram 13.9: NPXMCSP0  
Define Shared Subpool 0 for Master  
Scheduler and Communication Task




Diagram 13.9: NPXMCSP0 (IEAVNIPX)

Notes on Processing	Label
<p>1. The first SPQE area is defined for an owned SPQE for subpool 0 and is added at the head of the SPQE queue for the master scheduler TCB (NVTMSTCB). The second SPQE area is defined for a shared SPQE for subpool 0 and is added at the head of the SPQE queue for the communication task TCB (NVTCMTCB). This SPQE points to the owning, or master scheduler, SPQE (DQEPTR).</p>	<p>NPXMCSP0</p>
<p>2. If the TCBMSS field is 0, the SPQE is flagged as the last SPQE on the SPQE queue.</p>	<p>NPXMCSP0</p>

Diagram 13.10: NPXRDAT  
Reset DAT Tables and Exit to Master  
Scheduler Initialization Routine




Diagram 13.10: NPXRDAT (IEAVNIPX)

Notes on Processing	Label
1. This is the single parameter passed to the IEEVIPL program.	NPXRDAT
2. The DAT tables were created by IEAVNIPO for all real storage addresses.	NPXRDAT
The pages between the top of the nucleus (CVTNUCB) and the end of NIP's nonpageable region (NVTVVPG1) are invalidated. Page table entries that are below the nonpageable line and are on the available PFTE queue are set to page-unassigned and not GETMAINED status (PGTPAM, PFTPVM). Page table entries that are above the nonpageable line and were previously assigned for NIP's use are set to the same status; however, the page table itself will be released for any complete segment of available storage above the nonpageable line. Whenever an entire page table is released, the corresponding segment table entry is set to a page-table-unassigned status (SGTPAM). With those pages required for NPXRDAT, the associated page tables may not be released during this process, and both the segment table entries and the page table entries remain valid and assigned.	

Notes on Processing	Label
3. This process operates with the DAT feature disabled. Only real addresses are used for the remainder of NPXRDAT storage references including segment and page table invalidation. NPXRDAT locates the PTEs (page table entries) via the real address of the system segment table (CVTSEGD) by simulating the address translation process to isolate the affected PTEs. The PTEs are set to a page-unassigned-by-GETMAIN status. If this process results in an entire segment invalid condition, the associated segment table entry is set to a page-table-unassigned status.	DATOFF
4. NPXRDAT purges the pre-invalidation values in the translation look-aside buffer by issuing the PTIB instruction. The buffer is used by the hardware to optimize the DAT process.	NPXRDXRS
7. IEAVMODE exits to the LINK SVC in the CVT, which causes NIP to pass control to the master scheduler's IEEVIPL routine. The normal LINK SVC processing ensures that the IEEVIPL routine receives control in key-0 supervisor state.	CVTINKSC

SECTION 3: PROGRAM ORGANIZATION

This section shows modules and subroutines that compose IPL/NIP. It also contains flowcharts for the NIPMOUNT subrou-

tine of IEAVNP02. These flowcharts are included to help explain the levels of subroutines used in NIPMOUNT.

Initial Program Loader

IEAIPL00
----------

Nucleus Initialization Program

IEAVNIP0								
IEAVNIPM	NIPABEND NIPWTOR	NIPSQEND NIPWTOR2	NIPLOAD NPMHDCPY	NIPSWAIT NPMEXCPC	NIPSENSE NIPSVC	NIPUCBFN NIPSVCX	NIPTIME	NIPWTO
IEAVNP01	NP1INIT	NP1TESTC	NP1TCOMM					
IEAVNP02	IEAVNPA2	IEAVNPB2						
IEAVNP03	NP3OPSP	NP3PBASE	NP3PMLIB	NP3SYSP	NP3FLMRG	NP3PTAB	NP3LKLIB	NP3LCAT
IEAVNP04	NP4PSCAN NP4BCPQ	NP4PDEV NP4BPFT	NP4PDSEL NP4APFT	NP4IPDT NP4RQBR2	NP4RQSR1 NP4BSQA	NP4ALLOC NP4IPVT	NP4BPDIT	NP4TLPA
IEAVNPA4	NPA4GBUF NPA4LOAD	NPA4FREE NPA4CCST	NPA4READ	NPA4WRIT	NPA4INTF	NPA4RSTF	NPA4BCCV	NPA4INTC
IEAVNP05	NP5QSLPA NP5MLPA	NP5CSLPA NP5BLDLP	NP5LPAPT NP5LPDIR	NP5LPLIB NP5SVC	NP5POST	NP5VTCB	NP5FIX	NP5BLDLF
IEAVNPA5	NPA5INIT NPA5DIR	NPA5CLPA NPA5SDIR	NPA5MLPA NPA5ALPD	NPA5BLCL NPA5LGRP	NPA5TERM NPA5CLIN	NPA5ADDR NPA5LIND	NPA5POST NPA5ALIS	NPA5LOAD NPA5BDIR
IEAVNP06	NP6DSS	NP6RMS	NP6DMP	NP6EXCP	NP6TRA	NP6MOVE		
IEAVNP07	NP7HDCPY	NP7PDCM	NP7PAL	NP7OTEST	NP7EFPF	NP7LPAFN		
IEAVNIPX	NPXAPG NPXMLSQA	NPXTMSL NPXPFTAQ	NPXQCELL NPXMCSP0	NPXMPA NPXRTRAP	NPXMPA1 NPXRDAT	NPXBUF	NPXFJPQ	NPXFAREA

Figure 15. Organization of IPL/NIP modules and subroutines



Chart AA. NIPMOUNT Processing (Page 1 of 3)




Chart AA. NIPMOUNT Processing (Page 2 of 3)





Chart AA. NIPMOUNT Processing (Page 3 of 3)



SECTION 4: DIRECTORY

This section contains a directory of IPL/NIP modules, arranged by entry-point name.

Entry Point	Function of Routine	Module	Diagram No.	Library
IEAIPL00	Unused entry point	IEAIPL00	1.0	Nuc
IEAANIPO	Unused entry point	IEAVNIP0	2.0	Nuc
IEAVNIPM	Normal entry to control routines	IEAVNIPM	3.0	Nuc
IEAVNIPX	Finishes nucleus initialization	IEAVNIPX	13.0	Nuc
IEAVNIP0	Begins nucleus initialization	IEAVNIP0	2.0	Nuc
IEAVNPA2	Mounting a specific DASD or tape	IEAVNP02	5.1	Nuc
IEAVNPA4	I/O requests to SYS1.PAGE data sets	IEAVNPA4	8.0	Nuc
IEAVNPA5	Defines LPA modules for quickstart	IEAVNPA5	10.0	Nuc
IEAVNPB2	Opens a specific data set	IEAVNP02	5.2	Nuc
IEAVNP01	Initializes system consoles	IEAVNP01	4.0	Nuc
IEAVNP02	System library initialization	IEAVNP02	5.0	Nuc
IEAVNP03	Analyzes system parameters	IEAVNP03	6.0	Nuc
IEAVNP04	Initializes paging control blocks	IEAVNP04	7.0	Nuc
IEAVNP05	Initializes shared storage	IEAVNP05	9.0	Nuc
IEAVNP06	Initializes reliability and serviceability features	IEAVNP06	11.0	Nuc
IEAVNP07	Processes HARDCPY and PAL parameters	IEAVNP07	12.0	Nuc
NIPABEND	From SVC SLIH for ABEND	IEAVNIPM	3.0	Nuc
NIPLOAD	Loads NIP processor modules	IEAVNIPM	3.1	Nuc
NIPSENSE	Interprets sense data after I/O failure	IEAVNIPM	3.0	Nuc
NIPSQEND	Abnormal entry from GETMAIN	IEAVNIPM	3.0	Nuc
NIPSVC	Loads requested type 3 or 4 SVC routine into real storage	IEAVNIPM	3.2	Nuc
NIPSWAIT	Stores system completion code, places system in disabled wait state	IEAVNIPM	3.0	Nuc
NIPTIME	Determines correct time from TOD clock	IEAVNIPM	3.4	Nuc
NIPUCBFN	Locates UCB associated with device	IEAVNIPM	3.3	Nuc
NIPWTO	Writes messages to operator	IEAVNIPM	3.0	Nuc

Entry Point	Function of Routine	Module	Diagram No.	Library
NIPWTOR	Writes messages to operator and receives reply	IEAVNIPM	3.0	Nuc
NIPWTOR2	Moves operator reply to specified buffer	IEAVNIPM	3.0	Nuc
NPA4FCEA	Channel end appendage for formatting SYS1. PAGE data sets	IEAVNPA4	8.0	Nuc
NPA4FXCA	Abnormal end appendage for formatting SYS1. PAGE data sets	IEAVNPA4	8.0	Nuc
NPA4NOAP	Dummy I/O appendage used as SIO, PCI, and end of extent appendage	IEAVNPA4	8.0	Nuc
START	Begin initial program load	IEAIPLOO	1.0	Nuc

## SECTION 5: DATA AREAS

This section contains information about, and descriptions of, the following Data Areas:

IPLDATA  
NIPMOUNT Parameter List  
NIPOPEN Parameter List  
NIPWTO Message Header  
NVT (NIP Vector Table)  
PDIT (Page Device Information Table)  
Page Device Table  
NIP PARMAREA  
PARMTAB (Parameter Address Table)  
Parameter Table Entry  
Quickstart Record 1 (NIPQSR1)  
Quickstart Record 2 (NIPQSR2)  
Quickstart Record 3 (NIPQSR3)  
Slot Queue  
SPE (NIP System Parameter Entry)

### IPLDATA

Pointed to by: Register 3 on entry to IEAVNIP0  
Size: 20 bytes  
Initialized by: IEAIPL00

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	6		IPL unit volume serial
6(6)	5		IPL unit VTOC CCHHR
11(B)	1		Nucleus member ID
12(C)	4		SYS1.NUCLEUS data set start CCHH
16(10)	4		SYS1.NUCLEUS data set end CCHH

### NIPMOUNT PARAMETER LIST

Pointed to by: Register 1 (RPARM)  
Size: 21 bytes  
Initialized by: Module calling NIPMOUNT (IEAVNPA2)

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	12	NMNTDS	The left-justified data set name in EBCDIC
0(0)	4	NMNTDSA	When NMNTFLI flag is set, the address of a 44-byte data set name
12(C)	6	NMNTVS	The volume serial (EBCDIC) of the direct access device
18(12)	2	NMNTDT	The device type of the volume to be mounted or 0 if any device type is acceptable
20(14)	1	NMNTFL	NIPMOUNT flags:
	.... .1..	NMNTFLI	The parameter list contains the address of a 44-byte data set name
	.... ..1.	NMNTFLC	Operator may cancel the mount request via an EOB reply
	.... ...1	NMNTFLB	UCB address given

### NIPOPEN PARAMETER LIST

Pointed to by: Register 1 (RPARM)  
Size: 24 bytes  
Initialized by: Module calling NIPOPEN

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	12	NOPNDS	The left-justified data set name in EBCDIC, or
0(0)	4	NOPNDSA	Address of a 44-byte data set name if NOPNFLI flag is set
12(C)	4	NOPNDCB	Address of the related DCB
16(10)	4	NOPNUCB	Address of the UCB for the device on which the volume is to be mounted
20(14)	1	NOPNFL	NIPOPEN flags:
	..1. ....	NOPNFLM	Data set not found message is to be suppressed (valid only for conditional requests)
	...1 ....	NOPNFLI	The parameter list contains a 44-byte data set name
	.... 1...	NOPNFLNB	Construct entire DEB (DCB must point to build area or DEB will be built at end of nucleus)
	.... .1..	NOPNFLB	DEB to be added to end of nucleus
	.... ..1.	NOPNFLC	Conditional request; if NIPOPEN fails, register 1 (RPARM) will be set to two's complement
	.... ...1	NOPnFLSX	Data set description to be limited to first extent
21(15)	1	NOPNRC	NIPOPEN return code:
	0000 0000		Successful
	0000 0100		Data set not found
	0000 1000		I/O error

### NIPWTO MESSAGE HEADER

Pointed to by: Register 1 (RPARM) or, if NIPWTCR request, by NIPWTOR parameter list  
Size: 4 bytes  
Initialized by: Module calling NIPWTO

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	2	NWTOLNG	Message length including header
2(2)	1	NWTOFL	Message flag:
	1... ....	NWTOFLNH	Message is not to be hardcopied
3(3)	1		Reserved
4(4)	Variable	NWTOMSG	Message text

### NIPWTOR PARAMETER LIST

Pointed to by: Register 1 (RPARM)  
Size: 12 bytes  
Initialized by: Module calling NIPWTOR

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	4	NWTORRPA	Address of the area to contain the reply
4(4)	4	NWTOR ECB	Address of the reply ECB
8(8)	2	NWTORRDL	The length in bytes of the reply area
10(A)	1	NWTORFL	NIPWTOR flags:
	1... ....	NWTORFLA	NIPWTOR is not to wait for reply completion (asynchronous request)
	.... 1...	NWTORFLB	NIPWTOR2 is to provide an SQA reply buffer
11(B)	1		Reserved

NIP VECTOR TABLE (NVT)

Pointed to by: Register 2 (RNVT)  
 Size: 310 bytes (approx.)  
 Initialized by: IEAVNIP0

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	8	NVTNPSUF	List of suffixes to be appended to the base IEAVNP to form the name of the NIP modules to be used next
8(8)	1	NVTNPSFX	Index to be used in determining which suffix in NVTNPSUF is to be appended next
9(9)	1	NVTPXIT	Suffix to be appended to form the name of the exit module IEAVNIPX
10(A)	1	NVTNPATR	Attributes of executing module:
	.1.. ....	NVTNPREN	Reenterable
	..1. ....	NVTNPREU	Reusable
11(B)	1	NVTFLLB	Library status indicator:
	1... ....	NVTFLSLB	SVCLIB and LOGREC defined
12(C)	4	NVTMSTCB	Address of master scheduler TCB
16(10)	4	NVTCMTCB	Address of communications task TCB
20(14)	4	NVTAPGCE	Address of APG table
24(18)	4	NVTBBLDL	Address of BLDL table
28(1C)	4	NVTIGCER	Address of SVC error routine
32(20)	4	NVTPTCD	Address of Create/Destroy Page Table routine
36(24)	4	NVTVMDI	Address of LPA hash value
40(28)	4	NVTMSLNK	Address of link parameter List
44(2C)	4	NVT PQCI	Address of Quickcell Initialization routine
48(30)	4	NVT DSSNG	Address of DSS Mask-Out routine
52(34)	12		Reserved
64(40)	1	NVTSQANO	Number of initial SQA pages
65(41)	1	NVTNRANO	Number of available NIP pages
66(42)	2	NVTIPGNO	Number of initial buffer pages
68(44)	4	NVTABSAV	Save area for original SVC 13 entry in SVC table
72(48)	4	NVT PQSAV	Save area for original get-SQA-page entry in page vector table
76(4C)	16		Reserved
92(5C)	4	NVTNUCND	Address of next available byte in nucleus buffer
96(60)	4	NVTNBFND	Address of end of nucleus buffer
100(64)	4	NVT VVPG1	Address of first pageable page
104(68)	16		Reserved
120(78)	2	NVTTRACE	Number of trace table entries
122(7A)	1	NVTFLSG	Reserved
123(7B)	1	NVTFLCN	Message handling indicators:
	1... ....	NVTFLAC	Active master console
	.1.. ....	NVTFLIOC	Composite master console
	.... 1...	NVTFLNHC	Hardcopy discontinued
	.... .1..	NVTFLNCK	TOD clock inoperative
	.... ..1.	NVTFLRAC	WTOR reply outstanding
124(7C)	4		Reserved
128(80)	8	NVTWTPSW	System wait state PSW NIP modifies the following 4 bytes of the PSW
132(84)	2	NVTIDPSW	PSW ID (NIP module identifier)
134(86)	2	NVTFLWS1	System wait state code
136(88)	4	NVTLOAD	Address of NIPICAD in IEAVNIPM
140(8C)	4	NVTSENSE	Address of NIPSENSE in IEAVNIPM
144(90)	4	NVTWAIT	Address of NIPSWAIT in IEAVNIPM
148(94)	4	NVTTIME	Address of NIPTIME in IEAVNIPM
152(98)	4	NVTUCBFN	Address of NIPUCBFN in IEAVNIPM
156(9C)	4	NVTWTO	Address of NIPWTO in IEAVNIPM
160(A0)	4	NVTWTOR	Address of NIPWTOR in IEAVNIPM
164(A4)	4	NVTWTOR2	Address of NIPWTOR2 in IEAVNIPM
168(A8)	4	NVT PADIO	Address of IEAVNPA4
172(AC)	8	NVTNIPM	Save area for IEAVNIPM base register
180(B4)	4	NVTNMBLD	NIPM BLEL entry
184(B8)	16		Reserved
200(C8)	4	NVTDCBIC	Address of input console DCB



204(CC)	4	NVTDCBOC	Address of output console DCB
208(D0)	4	NVTDCBSN	Address of SYS1.NUCLEUS DCB
212(D4)	4	NVTMBUF	Address of next available byte in message buffer
216(D8)	4	NVTMBEND	Address of end of NIP message buffer
220(DC)	4	NVTSPE	Address of first SPE in queue
224(E0)	4		Reserved
228(E4)	4	NVTOD	Save area for TCD clock readings
232(E8)	2	NVTABCD1	Save area for first ABEND code processed
234(EA)	1	NVTABWS1	Save area for wait state code upon entry to NIPA- BEND in IEAVNIPM
235(EB)	1		Reserved
236(EC)	4	NVTIPDT	Address of initial page device table
240(F0)	4	NVTIPAREA	Address of first PARMAREA obtained (by IEAVNP03)
244(F4)	4	NVTPTAB	Address of PARMTAB
248(F8)	4	NVTQSBUF	Address of quickstart buffer
252(FC)	2		Reserved
254(FE)	2	NVTSPUCB	Address of SYS1.PARMLIB UCB
256(100)	4	NVTVVTCB	Address of IEAVNPA5 TCB (pageable TCB)
260(104)	4	NVTVVECB	Address of ECB for IEAVNPA5
264(108)	4	NVTVRECB	Address of ECB for IEAVNP05
268(10C)	4	NVTVRBLD	Address of LPA BLDL entry
272(110)	4	NVTBLDL	Address of BLDL table build area
276(114)	4	NVTCSLIB	Address of SYS1.LPALIB DCB
280(118)	4	NVTCSLNM	Address of current LPA name
284(11C)	4	NVTCSIOB	Address of IOB for failing coldstart I/O requests
288(120)	16		Reserved
304(130)	1	NVTFLPO	Parameter option indicators:
	1... ..	NVTFLST	Display PARMLIB lists
	.... 1...	NVTFLQS	LPA may be quickstarted

PAGE DEVICE INFORMATION TABLE

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	40	PDITIOB	IOB for this device
40(28)	1	PDITFLG1	Flags:
	1... ..	PDITSSDV	This is a set sector device
	.1.. ....	PDITMHDV	Moveable head device
	..1. ....	PDITXCP	Device needs to be restarted via EXCP
	...1 ....	PDITPON	Slot queues are being searched for a primary slot
	.... 1...	PDITOAPF	Channel program appended
	.... .1..	PDITMIOB	Multiple-exposure device
	.... ..1.	PDITNOPS	No primary or secondary slot found on slot queue
41(29)	1	PDITINDX	Displacement used to determine base IOB for this device; base IOB = address of IOB for this expo- sure - (4 X PDITINDX)
42(2A)	2	PDITIOBP	Displacement to find IOB for next exposure (cur- rent IOB + PDITIOBP)
44(2C)	1	PDITCPCT	Number of channel programs chained to this IOB after a PCI had been set
45(2D)	3	PDITLACP	Address of the last channel program on chain for IOB
48(30)	4	PDITECB	ECB for this device
52(34)	48	PDITDEB	DEB for this device
100(64)	4	PDITDCB	DCB for this device
104(68)	1	PDITSCNT	Number of slot queues for this device
105(69)	3	PDIT1SQA	Address of slot queue for first slot for this device
108(6C)	1	PDITSQCT	Number of channel programs on slot queue contain- ing the most channel programs
109(6D)	3	PDITHSQA	Address of slot queue containing the most channel programs

PAGE DEVICE TABLE

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	1	PDTNO	Device number used to index into the PDT
1(1)	1	PDTLSN	Last assigned slot number
2(2)	2	PDTAPC	Number of available pages on this device
4(4)	2	PDTLGN	Last assigned group number
6(6)	2	PDTSEL	Slot entry length
8(8)	1	PDTALI	Alternate slot increment
9(9)	1	PDTTG	Number of tracks per group
10(A)	1	PDTFL1	Flags:
	1... ..	PDTDEVT1	Primary device
	.1... ..	PDTDEVT2	Fixed-head device
	..1. ....	PDTLAST	Last PCTE
11(B)	5	PDTBA	Beginning CCHHR of paging data set on this device
16(10)	2	PDTR1	Reserved
18(12)	2	PDTGC	Number of groups per cylinder
20(14)	1	PDTSG	Number of slots per group
21(15)	3	PDTCCVA	Address of cylinder count vector
24(18)	1	PDTR2	Reserved
25(19)	3	PDTBMA	Address of bit map for this device
28(1C)	1	PDTDT	Device type field from UCB
29(1D)	3	PDTIOB	Address of IOB for this device

NIP PARMAREA

Pointed to by: NVTAREA  
 Size: Variable  
 Initialized by: IEAVNP03

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	4	NIPPAQ	Address of next 4K block in parameter area
4(4)	4	NIPPABYT	Address of next available byte in PARMTAB
*****PARMLIB BLDL Entry*****			
8(8)	4	NIPPABDH	BLDL header
12(C)	8	NIPPANAM	PARMLIB member name
20(14)	3	NIPPATTR	Member TTR entry
23(17)	3		Reserved for BLDL entry
26(1A)	6		Reserved
*****I/O Data Area*****			
32(20)	32	NIPPATXT	CCWs for reading text record
64(40)	5	NIPPASID	Search ID for next text record
69(45)	3		Reserved
72(4C)	40	NIPPAIOB	PARMLIB IOB
112(70)	4	NIPPAIOB	PARMLIB DCB
116(74)	4	NIPPAECB	PARMLIB ECB
120(78)	48	NIPPADEB	PARMLIB DEB
168(A8)	80	NIPPARCD	Read area for PARMLIB records
248(F8)	232	NIPPAPT	Parameter address table
480(1E0)	1568	NIPPABUF	Initial PARMAREA buffer

PARAMETER ADDRESS TABLE (PARMTAB)

Pointed to by: Within PARMAREA  
 Size: 232 bytes  
 Initialized by: IEAVNP03

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
248(F8)	8	PTABSTRT	Dummy entry
256(100)	4	APGP	Address of automatic priority group parameters specified via SYSP (PLIBTAB)
260(104)	2		APGP flags
262(106)	2		Source identification:
	0000 0000		Operator (CPERTAB)
	.... ....		IEASYSxx via SYSP
264(108)	4	APGO	Address of automatic priority group parameters specified by operator
268(10C)	2		APGO flags
270(10E)	2		Source ID
272(110)	4	AUXLIST	Not applicable
276(114)	2		AUXLIST flags
278(116)	2		Source ID
280(118)	4	BLDL	Address of PARMLIB member for BLDL
284(11C)	2		BIDL flags
286(11E)	2		Source ID
288(120)	4	BLDLF	Fixed BIDL list
292(124)	2		BLDLF flags
294(126)	2		Source ID
296(128)	4	CLPA	Address of create link pack area parameter string
300(12C)	2		CLPA flags
302(12E)	2		Source ID
304(130)	4	CONT	Line continuation
308(134)	4		Reserved
312(138)	4	CPQE	Address of channel program queue extension parameters
316(13C)	2		CPQE flags
318(13E)	2		Source ID
320(140)	4	DUMP	Address of tape for SYS1.DUMP
324(144)	2		DUMP flags
326(146)	2		Source ID
328(148)	4	FIX	Address of list of routines in fixed LPA
332(14C)	2		FIX flags
334(14E)	2		Source ID
336(150)	4	HARDCPY	Address of hardcopy log parameters
340(154)	2		HARDCPY flags
342(156)	2		Source ID
344(158)	4		Reserved
348(15C)	2		
350(15E)	2		
352(160)	4	LSQACEL	LSQA quickcell parameters
356(164)	2		LSQACEL flags
358(166)	2		Source ID
360(168)	4	MLPA	Address of list of routines in LPA extension
364(16C)	2		MLPA flags
366(16E)	2		Source ID
368(170)	4	MPA	Master scheduler region virtual space
372(174)	2		MPA flags
374(176)	2		Source ID
376(178)	4	OPI	Operator intervention
380(17C)	2		OPI flags
382(17E)	2		Source ID
384(180)	4	PAGEP	Address of page data set parameters from IEASYSxx via SYSP (PIIBTAB)
388(184)	2		PAGEP flags
390(186)	2		Source ID
392(188)	4	PAGEO	Address of page data set parameters from OPERTAB
396(18C)	2		PAGEO flags
398(18E)	2		Source ID

400(190)	4	PALP	Address of paging algorithm limits from IEASYSxx via SYSP (PLIBTAB)
404(194)	2		PALP flags
406(196)	2		Source ID
408(198)	4	PALO	Address of paging algorithm limits from operator (OPERTAE)
412(19C)	2		PALO flags
414(19E)	2		Source ID
416(1A0)	4	REAL	Nonpageable address limit
420(1A4)	2		REAL flags
422(1A6)	2		Source ID
424(1A8)	4	SQA	Address of SQA virtual space
428(1AC)	2		SQA flags
430(1AE)	2		Source ID
432(1B0)	4	SQACEL	SQA quickcell
436(1B4)	2		SQACEL flags
438(1B6)	2		Source ID
440(1B8)	4	SYSP	Address of list of IEASYSxx member names
444(1BC)	2		SYSP flags
446(1BE)	2		Source ID
448(1C0)	4	TMSL	Address of time-slice group parameters
452(1C4)	2		TMSL flags
454(1C6)	2		Source ID
456(1C8)	4	TRACE	Address of trace table entry parameters
460(1CC)	2		TRACE flags
462(1CE)	2		Source ID
464(1D0)	4	TSOAX	TSOAX parameter list
468(1D4)	2		TSOAX flags
470(1D6)	2		Source ID
472(1D8)	4	PTABEND	Dummy entry for end

#### PARAMETER TABLE ENTRY

Each Parameter Table Entry is eight bytes long and has the following format:

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	4	NIPPTADR	Address of parameter specifications
4(4)	1	NIPPTOPF	Entry flags:
	1... ..	NIPPTOPI	OPI option
	.1.. ..	NIPPTLST	List option
5(5)	1	NIPPTATF	Attribute flags:
	1... ..	NIPPTMRG	Merge
6(6)	2	NIPPTSID	Source ID:
	X'0000'		Operator
	C'xx'		PLIB member suffix

### QUICKSTART RECORD 1 (NIPQSR1)

Pointed to by: None  
Size: 4096 bytes  
Initialized by: IEAVNP04

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	8	NIPQSR1N	"PAG1" EBCDIC record identifier
8(8)	1	NIPQSR1F	Device identification indicators:
	1... ..		Primary page device
	.1... ..		Page device with LPA quickstart records NIPQSR2 and NIPQSR3
9(9)	1		Reserved
10(A)	2	NIPQSR1T	Number of formatted tracks
12(C)	2	NIPQSR1A	Number of available pages (APC)
14(E)	2	NIPQSR1L	Number of halfwords in bit map beginning at NIPQSR1M
16(10)	4		Reserved
20(14)	3	NIPQSR1P	TTR of NIPQSR2
23(17)	1		Reserved
24(18)	Variable	NIPQSR1M	Bit map of page availability
	0	NIPQSR1A	Page record available
	1	NIPQSR1U	Page record unavailable due to I/O error on ini- tial page write

### QUICKSTART RECORD 2 (NIPQSR2)

Pointed to by: NIPQSR1P  
Size: 4096 bytes  
Initialized by: IEAVNP04

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	8	NIPQSR2N	"PAG2" EBCDIC record identifier
8(8)	4	NIPQSR2L	Virtual address assigned to the start of the LPA directory
12(C)	4	NIPQSR2H	Highest virtual address assigned to the LPA
16(10)	4	NIPQSR2D	Hash value for LPA directory
20(14)	3	NIPQSR2P	TTR of first NIPQSR3 record
23(17)	1		Reserved
24(18)	Variable	NIPQSR2M	Bit map of pages
	0	NIPQSR2A	Page record available
	1	NIPQSR2U	Page record unavailable (assigned to quickstart LPA)

### QUICKSTART RECORD 3 (NIPQSR3)

Pointed to by: NIPQSR2P or NIPQSR3P  
Size: 4096 bytes (There will be 1 to 3 NIPQSR3 Records depending on the size  
of the LPA to be described.)  
Initialized by: IEAVNP04

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	8	NIPQSR3N	"PAG3" EBCDIC record identifier
8(8)	1	NIPQSR3D	EBCDIC last record identifier:
	0		Not last record
	X		Last NIPQSR3 record
9(9)	3	NIPQSR3P	TTR of next NIPQSR3 record (if any)
12(C)	Variable	NIPQSR3M	Slot/Group map of the sequential LPA address space; each entry is three bytes long; the first entry is for the lowest address LPA page

SLOT QUEUE

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	1	SQCHPGNO	Number of channel programs for this queue
1(1)	3	SQSEQSQA	Address of the slot queue for the next sequential slot on device
4(4)	1	SQSECNO	For a slot sector device, sector number for this slot
5(5)	3	SQSECSQA	Address of the slot queue for the next secondary slot on device
8(8)	1	SQHHDEL	HH Delta
	xxxx ....	SQRECNO	Record number within a track for this slot
	.... xxxx	SQ1CHPGA	Address of first channel program on slot queue
9(9)	3	SQ1CHPGA	Address of first channel program on slot queue
12(C)	1	SQINDX	Index used to calculate the address of this slot queue
13(D)	3	SQLCHPGA	Address of last channel program on slot queue

NIP SYSTEM PARAMETER ENTRY (SPE)

Pointed to by: NVTSPPE field in NVT or NIPSPEQ  
 Size: 8 bytes  
 Initialized by: Operator reply processing routines in IEAVNP01 and IEAVNP03

<u>Displacement</u>	<u>Bytes and Bit Pattern</u>	<u>Field Name</u>	<u>Description</u>
0(0)	4	NIPSPEQ	Address of the next NIPSPE on the queue (0 in last SPE)
4(4)	4	NIPSPEA	Address of the operator's reply (the reply prefix, REPLY 00 or R 00, is not included in the reply text; end of reply test is indicated by a quotation mark character)

This section contains a listing of the messages and wait state codes, a register usage table, and a module/control block cross-reference table.

Wait State Code

<u>Code</u>	<u>Issued by</u>	<u>Description</u>
X'01'	IEAIPL00	I/O not operational.
X'02'	IEAIPL00	I/O could not be started.
X'03'	IEAIPL00	I/O could not be started.
X'04'	IEAIPL00	CSW not stored.
X'05'	IEAIPL00	Unit check.
X'06'	IEAIPL00	Program, channel data, channel control, channel chaining, or interface control check.
X'07'	IEAVNP01	No active master console found.
X'0A'	IEAVNP03	Catalog entry for the SYS1.LINKLIB could not be found or successfully retrieved.
X'0C'	IEAIPL00	IEANUCOX not edited in scatter format.
X'0E'	IEAIPL00	SYS1.NUCLEUS or IEANUCOX not found.
X'17'	IEAIPL0C	Unit check.
X'18'	IEAIPL00	Insufficient space to load IEANUCOX.
X'19'	IEAIPL00	Unexpected program check.
X'21'	IEAVNIPM	I/O error to system console.
X'30'	IEAVNIPO	Unexpected ABEND.
X'31'	IEAVNIPO	IPL device has no UCB.
X'32'	IEAVNIPO	IEAVNIPM not found.
	IEAVNIPM	A required NIP module is not found in SYS1.NUCLEUS.
X'33'	IEAVNIPO }	I/O error during BIDL.
	IEAVNIPM }	
X'34'	IEAVNIPO	DAT feature required but not included.
X'35'	IEAVNIPM	Time-of-day clock is inoperative.
X'36'	IEAVNIPM	Attempted SQA expansion prior to initialization of paging subsystem.
X'37'	IEAVNP02	DSCB for SYS1.LOGREC, SYS1.SVCLIB, SYS1.PARMLIB, or SYS1.LINKLIB could not be read because the data set does not exist; or an I/O error occurred.
X'38'	IEAVNIPO }	
	IEAVNP03 }	Insufficient real storage for initialization.
	IEAVNP04 }	
	IEAVNPA4 }	
X'39'	IEAVNP02	A required DASD volume cannot be successfully mounted.
X'3A'	IEAVNP05	Coldstart process failed: CPEN failed for SYS1.LPALIB, I/O error, LPALIB empty, DASD pages unavailable, or storage unavailable.
X'3F'	IEAVNIPM	System error (indicated by bits 36-48 in wait state PSW).
	IEAVNPA5	Invalid request code specified via POST.
X'40'	IEAVNIPM	Unexpected ABEND.

Message ID	Issuing Module, IEAVxxxx										
	NIPM	NP01	NP02	NP03	NP04	NPA4	NP05	NPA5	NP06	NP07	NIPX
IEA101A		X									
IEA107I				X			X				
IEA108I							X				
IEA109I							X				
IEA116A		X		X							
IEA118I											X
IEA120A			X								
IEA152I										X	
IEA153I										X	
IEA154I	X										
IEA205I					X				X		
IEA206I					X				X		
IEA207I					X						
IEA208I				X					X		
IEA209I					X				X		
IEA210I					X				X		
IEA211I			X								
IEA212A			X								
IEA216I				X		X					
IEA300I	X			X			X				
IEA301I	X			X			X				
IEA302I	X										
IEA303I	X										
IEA304W	X										
IEA305A	X										
IEA306I	X										
IEA310I			X		X						
IEA311I			X								
IEA312I			X								
IEA313I			X								
IEA314I			X								



Message ID	Issuing Module, IEAVxxxx										
	NIPM	NP01	NP02	NP03	NP04	NPA4	NP05	NPA5	NP06	NP07	NIPX
IEA315A			X								
IEA316A			X								
IEA317A			X								
IEA318I			X								
IEA319I			X								
IEA320A				X							
IEA321I				X							
IEA322A				X	X		X		X	X	X
IEA323I				X							
IEA324I				X							
IEA325I				X							
IEA326I				X			X		X		
IEA327I				X							
IEA328I				X							
IEA330A					X					X	X
IEA331A					X						X
IEA332A					X				X	X	
IEA333A					X						
IEA334A					X						
IEA335A					X						
IEA336A					X						
IEA337I					X						
IEA338A					X					X	X
IEA340I					X		X		X		X
IEA342I					X						
IEA343A					X						
IEA344I					X						
IEA345I					X						
IEA350I							X				
IEA351I							X				
IEA352I							X				

Message ID	Issuing Module, IEAVxxxx										
	NIPM	NP01	NP02	NP03	NP04	NPA4	NP05	NPA5	NP06	NP07	NIPX
IEA353I							X				
IEA354I							X				
IEA355A							X		X	X	
IEA356I								X			
IEA357I							X				
IEA360I									X		
IEA361I									X		
IEA362I									X		
IEA363I							X		X	X	
IEA370I										X	
IEA371I										X	
IEA380I											X
IEA381I											X
IEA382I											X
IEA383I											X
IEA384I											X
IEA385I											X
IEA386I											X

REGISTER USAGE TABLE

This table lists the entry points for each module, the name of the routine to which each module normally exits, and the register contents upon entry and exit. Beginning with the exit from IEAVNIP0, the following registers are part of standard linkage conventions and have the same contents upon entry to each module. The contents of these registers are noted in the table only where significant. The contents of other omitted registers are irrelevant.

- 1 (RPARM)      Address of parameter list
- 2 (RNVT)      Address of NIP vector table
- 3 (RCVT)      Address of CVT
- 14 (REXIT)    Address of next entry point to receive control
- 15 (REENTRY)  Address of entry point within this module.

<u>Entry</u>	<u>Exit</u>	<u>Registers</u>	<u>Contents</u>
IEAIPL00 (not used)		0-15	Irrelevant
	to X'16C'	1 3 4 6 7 8 9 10	Address of the IEANUC0x translation table Address of the nucleus data set/volume data area Address of the nucleus CSECT size table (SIZTABLE) Size of real storage Address of the end of the resident nucleus Address of the nucleus CSECT address table (ADRTABLE) Number of nucleus CSECTs (SIZTABLE entries + ADRTABLE entries) Device address of the IPL volume
IEAVNIP0		3 6 7 10	Address of the IPLDATA parameter area Real storage size Address of the end of the resident nucleus Device address of the IPL volume
	IEAVNIPM	1 (RPARM) 2 (RNVT) 3 (RCVT) 15 (REENTRY)	Address of the SYS1.NUCLEUS DCB Address of the NVT Address of the CVT Address of IEAVNIPM entry
IEAVNIPM		1 (RPARM)	Address of the SYS1.NUCLEUS DCB
	IEAVNIPX	15 (REENTRY)	Address of IEAVNIPX entry
NIPLOAD		1 (RPARM)	Address of the 8-character module name to be loaded from SYS1.NUCLEUS
	Caller via REXIT	1 (RPARM)	Address of entry point of loaded module
NIPSENSE		1 (RPARM)	Address of the IOB for the failing I/O operation
	Caller via REXIT		
NIPSQEND	No exit; disabled wait		
NIPSWAIT	No exit; disabled wait		

<u>Entry</u>	<u>Exit</u>	<u>Registers</u>	<u>Contents</u>
NIPSVC (NIPSVCX)	Type-3, Type-4, or XCTL routine	0, 1, 13, 15 4 5 14 15 0, 1, 4, 5, 13, 14, 15	SVC parameter registers Address of TCB Address of RB Address of SVC 3 instruction XCTL entry - address of parameter list Unchanged
NIPTIME	Caller via REXIT	1 (RPARM)  1 (RPARM)	Request indication: X'00' - TCD clock value X'04' - relative time since IEAVNIPM first entered Current value of TOD clock or relative time
NIPUCBFN	Caller via REXIT	1 (RPARM) 1 (RPARM)	EBCDIC unit name or device address Address of UCB if found or 0 if not found
NIPWTO	Caller via REXIT	1 (RPARM) 1	Address of message to be written to console Unchanged
NIPWTOR	NIPWTOR2 Caller via REXIT	1 (RPARM) 15 (RENTY) 1	Address of WTOR parameter list Address of NIPWTOR2 entry Unchanged
NIPWTOR2	Caller of NIPWTOR or NIPWTOR2	1 (RPARM)  14 (REXIT)  1 (RPARM)	Positive - address of NIPWTOR parameter list Negative (two's complement) address of SQA- buffered reply to be released Return address of caller of NIPWTOR if wait specified or address of caller of NIPWTOR2  Address of the operator's reply (irrelevant if called to release SQA reply buffer)
IEAVNP01	IEAVNIPM	Standard Standard	Unchanged
IEAVNP02	IEAVNIPM	Standard Standard	Unchanged
IEAVNPA2	Caller via REXIT	1 (RPARM) 1	Address of the NIPMOUNT parameter list Address of the UCB for the mounted volume, or 0 if request canceled
IEAVNPB2	Caller	1 (RPARM)  1	Address of the parameter list of the data set to be opened Unchanged if open is successful, or two's complement of address if open failed
IEAVNP03	IEAVNIPM	Standard Standard	Unchanged
IEAVNP04	IEAVNIPM	Standard Standard	Unchanged
IEAVNPA4	Caller via REXIT	1 (RPARM)  1	Address of parameter list indicating func- tion to be performed Read requests - address of quickstart record Other successful requests - unchanged Unsuccessful request - two's complement of address

<u>Entry</u>	<u>Exit</u>	<u>Registers</u>	<u>Contents</u>
IEAVNP05	IEAVNIPM	Standard Standard	Unchanged
IEAVNPA5	IEAVNP05	1(RPARM) Standard	Address of parameter list containing RCVT and RNVT values Unchanged
IEAVNP06	IEAVNIPM	Standard Standard	
IEAVNP07	IEAVNIPM	Standard Standard	
IEAVNIPX	IEEVIPL	Standard 4	Address of SYS1.PARMLIB UCB

#### Module/Control Block Cross Reference

The following table is a module/control block cross-reference table. The letter M means the module modifies the control block (the module may also refer to the control block). The letter R means the module refers to the control block (the module does not modify the control block).

Control Block	NIP0	NIPM	NP01	NP02	NP03	NP04	NPA4	NP05	NPA5	NP06	NP07	NIPX
CVT	M	R	R	R	R	M	R	M	M	M	M	M
DEB	M	M	M	M			M			R		
NVT	M	M	M	M	M	M	M	M	M	M	M	R
PVT	M	M				M	M	M			M	M
SCVT	M	R				R		R		M		R
Master Scheduler TCB	M							M				M
Communications Task TCB										R		M

## GLOSSARY

active page: A page in real storage that can be addressed.

active page queue: A queue of pages in real storage that are currently assigned to tasks. Pages on this queue are eligible for placement on the available page queue.

address translation: The process of changing the address of an item of data or an instruction from its virtual address to its real storage address. See also dynamic address translation.

automatic priority group: In VS2, a group of tasks at a single priority level that are dispatched according to a special algorithm that attempts to provide optimum use of CPU and I/O resources by these tasks. See also dynamic dispatching.

available page frame count: In VS2, a count of page frames that are ready for reassignment.

available page queue: A queue of the pages whose real storage is currently available for allocation to any task. See also active page queue, hold page queue.

basic control (BC) mode: A mode in which the features of a System/360 computing system and additional System/370 features, such as new machine instructions, are operational on a System/370 computing system. See also extended control (EC) mode.

DAT: Dynamic address translation.

demand paging: Transfer of a page from external page storage to real storage at the time it is needed for execution.

device number: In VS2, a part of an external page address that refers to a particular paging device; together with a group number and a slot number, it identifies the location of a page in external page storage.

disabled page fault: A page fault that occurs when I/O and external interruptions are disallowed by the CPU.

dynamic address translation (DAT): (1) The change of a virtual storage address to a real storage address during execution of an instruction. See also address translation. (2) A hardware feature that performs the translation.

dynamic area: The portion of virtual storage that is divided into regions or partitions that are assigned to job steps and system tasks. See also pageable dynamic area, nonpageable dynamic area. Contrast with nondynamic area.

dynamic dispatching: In VS2, a facility that assigns priorities to tasks within an automatic priority group to provide optimum use of CPU and I/O resources.

EC mode: Extended control mode.

enabled page fault: A page fault that occurs when I/O and external interruptions are allowed by the CPU.

extended control (EC) mode: A mode in which all the features of a System/370 computing system, including dynamic address translation, are operational. See also basic control (BC) mode.

external page address: An address that identifies the location of a page in a page data set. In VS2, the address consists of a relative device number, a relative group number, and a relative slot number.

external page storage: The portion of auxiliary storage that is used to contain pages.

external page storage management: A set of routines in the paging supervisor that control external page storage.

external page table (XPT): In VS2, an extension of a page table that identifies the location on external page storage of each page in that page table.

fixed: In OS/VS, not capable of being paged out.

fixed BLDL table: A BLDL table that the user has specified to be fixed in the lower portion of real storage.

fixed link pack area: In VS2, an extension of the link pack area that occupies fixed pages in the lower portion of real storage.

fixed page: A page in real storage that is not to be paged out.

group number: In VS2, a part of an external page address that refers to a slot group; together with a device number and a slot number, it identifies the location of a page in external page storage.

invalid page: A page that cannot be directly addressed by the dynamic address translation feature of the central processing unit.

link pack area (LPA): In VS2, an area of virtual storage containing selected reentrant and serially reusable routines that are loaded at IPL time and can be used concurrently by all tasks in the system.

link pack area directory: In VS2, a directory that contains an entry for each entry point in link pack area modules.

link pack area library: In VS2, a partitioned data set that contains the modules specified to be in the link pack area.

link pack area queue: In VS2, a queue that contains a contents directory entry for each link pack area module currently in use, for each module in the link pack update area, and for each module in the fixed link pack area.

link pack update area: In VS2, an area in virtual storage containing modules that are additions to or replacements for link pack area modules for the current IPL.

local system queue area (LSQA): In VS2, one or more segments associated with each virtual storage region that contains job-related system control blocks.

LPA: Link pack area.

LSQA: Local system queue area.

memory: See real storage, virtual storage.

nondynamic area: The area of virtual storage occupied by the resident portion of the control program (the nucleus and the link pack area). Contrast with dynamic area.

nonpageable dynamic area: An area of virtual storage whose virtual addresses are identical to real addresses; it is used for programs or parts of programs that are not to be paged during execution. Synonymous with V=R dynamic area.

nonpageable region: In VS2, a subdivision of the nonpageable dynamic area that is allocated to a job step or system task that is not to be paged during execution. In a nonpageable region, each virtual address is identical to its real address. Synonymous with V=R region.

OS/VS: A compatible extension of the System/360 Operating System that supports relocation hardware and the extended control facilities of System/370.

page: (1) A fixed-length block of instructions, data, or both, that can be transferred between real storage and external page storage. (2) To transfer instructions, data, or both between real storage and external page storage.

pageable dynamic area: An area of virtual storage whose addresses are not identical to real addresses; it is used for programs that can be paged during execution. Synonymous with V=V dynamic area.

pageable region: In VS2, a subdivision of the pageable dynamic area that is allocated to a job step or system task that can be paged during execution. Synonymous with V=V region.

page control block (PCB): A control block that indicates the status of a paging request.

page data set: A data set in external page storage, in which pages are stored.

page fault: A program interruption that occurs when a page that is marked "not in real storage" is referred to by an active page. Synonymous with page translation exception.

page fixing: Marking a page as nonpageable so that it remains in real storage.

page frame: A block of real storage that can contain a page. Synonymous with frame. See also storage block.

page frame table: In VS2, a table that contains an entry for each frame. Each frame table entry describes how the frame is being used.

page migration: In VS2, the transfer of pages from a primary paging device to a secondary paging device to make more space available on the primary paging device.

page-in: The process of transferring a page from external page storage to real storage.

page number: The part of a virtual storage address needed to refer to a page. See also frame number.

page-out: The process of transferring a page from real storage to external page storage.

page reclamation: The process of making addressable the contents of a page in real storage that has been marked invalid. Page reclamation can occur after a page fault or after a request to fix or load a page.

page table (PGT): A table that indicates whether a page is in real storage and correlates virtual addresses with real storage addresses.

page translation exception: A program interruption that occurs when a virtual address cannot be translated by the hardware because the invalid bit in the page table entry for that address is set. Synonymous with page fault, program interruption code 17.

page wait: A condition in which the active request block for a task is placed in a wait state while a requested page is located in real storage or is brought into real storage.

paging: The process of transferring pages between real storage and external page storage.

paging device: A direct access storage device on which pages (and possibly other data) are stored.

paging supervisor: A part of the supervisor that allocates and releases real storage space (page frames) for pages, and initiates page-in and page-out operations.

PFT: Page frame table.

PGT: Page table.

primary paging device: In VS2, an auxiliary storage device that is used in preference to secondary paging devices for paging operations. Portions of a primary paging device can be used for purposes other than paging operations.

quick cell: In VS2, a reserved space in the system queue area or a local system queue area that can be used to reduce the time required to allocate space for a control block.

quickstart pages: Pages in a single page data set that contain the link pack area modules and link pack area directory that are to be made available to the system during a quickstart.

quickstart records: One or more records, located at the beginning of a formatted page data set, that contain information that makes it possible to use the data set over successive IPLs. The quickstart records identify all usable pages in the data set and, for a page data set containing quickstart pages, identify the location of those pages in the data set.

real address: The address of a location in real storage.

real storage: The storage of a System/370 computing system from which the central processing unit can directly obtain instructions and data, and to which it can directly return results.

reference bit: A bit associated with a page in real storage; the reference bit is turned "ON" by hardware whenever the associated page in real storage is referred to (read or stored into). In VS2, there is a reference bit in each of two storage keys associated with each page frame.

relocate hardware: See dynamic address translation.

secondary paging device: In VS2, an auxiliary storage device that is not used for paging operations until the available space on primary paging devices falls below a specified minimum. Portions of a secondary paging device can be used for purposes other than paging operations.

segment: A continuous 64K area of virtual storage, which is allocated to a job or system task.

segment table (SGT): A table used in dynamic address translation to control user access to virtual storage segments. Each entry indicates the length, location, and availability of a corresponding page table.

segment table entry (STE): An entry in the segment table that indicates the length, location, and availability of a corresponding page table.

slot: In VS2, a continuous area on a paging device in which a page can be stored.

slot group: In VS2, a set of slots on one or more tracks within a cylinder on a paging device.

slot number: In VS2, a part of an external page address that refers to a slot; together with a device number and a group number, it identifies the location of a page in external page storage.

SQA: System queue area.

swapping: In VS2 with TSO, a paging technique that writes the active pages of a job to external page storage and reads pages of another job from external page storage into real storage.

system queue area (SQA): An area of virtual storage reserved for system-related control blocks.



thrashing: A condition in which the system can do little useful work because of excessive paging.

virtual address: An address that refers to virtual storage and must, therefore, be translated into a real storage address when it is used.

virtual equals real (V=R) storage: An area of virtual storage that has the same range of addresses as real storage and is used for a program or part of a program that cannot be paged during execution.

V=R dynamic area: Same as nonpageable dynamic area.

V=R partition: Same as nonpageable partition.

V=R region: Same as nonpageable region.

virtual storage: Addressable space that appears to the user as real storage, from which instructions and data are mapped into real storage locations. The size of virtual storage is limited by the addressing scheme of the computing system and by the amount of auxiliary storage available, rather than by the actual number of real storage locations.

virtual storage region: In VS2, a subdivision of the dynamic area that is allocated (in segment-size blocks) to a job step or a system task.

V=V dynamic area: Same as pageable dynamic area.

V=V region: Same as pageable region.

XPT: External page table.

XPTE: External page table entry.

## INDEX

- APG parameter 29
- Arrows used in diagrams 9
- AUXLIST parameter 29
  
- Bringing IPL into real storage 1
  
- CCH 27
- Clearing real storage: IPL 1
- CLPA parameter processing 22
- Coldstart/Quickstart process 6
- Common functions for NIP modules 6
- Control blocks used by NIP 7
- Control block/module cross reference table 191
- CPQE parameter processing 22
- CVT initialization 14
  
- Data area relocation by IEAIPL00 13
- Data areas used by NIP 7
- Data sets used by IPL/NIP 7
- DAT feature 15
- DAT feature (EC mode) initiation 15
- Device availability testing: IEAVNP02 20
- Diagramming conventions explained 9
- Directory, by entry point name 174
- DSS 27
- DUMP system parameter 27
- Dynamic Address Translation feature 15
- Dynamic Address Translation (figure) 18
- Dynamic area, NIP's 7
  
- EC mode initialization 15,17
- Entry point name directory 174
  
- Formatting page data sets 6
  
- HARDCPY system parameter 28
  
- IEAIPL00, description 12
- IEAIPL00, diagram 32
- IEAVNIPM, description 17
- IEAVNIPM, diagram 42
- IEAVNIPX, description 28
- IEAVNIPX, diagram 146
- IEAVNIP0, description 14
- IEAVNIP0, diagram 36
- IEAVNPA4, description 23
- IEAVNPA4, diagram 78
- IEAVNPA5, description 26
- IEAVNPA5, diagram 110
- IEAVNP01, description 19
- IEAVNP01, diagram 52
- IEAVNP02, description 19
- IEAVNP02, diagram 56
- IEAVNP03, description 20
- IEAVNP03, diagram 61
- IEAVNP04, description 22
- IEAVNP04, diagram 74
- IEAVNP05, description 25
- IEAVNP05, diagram 96
- IEAVNP06, description 27
- IEAVNP06, diagram 122
- IEAVNP07, description 28
- IEAVNP07, diagram 134
- IEAPMNIP, NIP macro instruction 6
- Initialize page data sets 6
- Initializing for Quickstart records 22
- Initial paging area 7
- Initial Program Loader, location 9
- Initial system queue area definition 16
- Introduction to IPL/NIP processing 1
- IPLDATA 176
- IPL/NIP processing (high level diagram) 2
  
- Linkage to service subroutines 6
- Link Pack area in quickstart/coldstart 6
- LOAD button 12,1
- Loading of NIP modules 9
- LOAD light 12
- Load unit address switches 12
- Location of IPL records in real storage 13
- IPA in quickstart/coldstart 6
- LPA page data set information 6
- ISQACEL parameter 29
  
- Main functions of IPL and NIP 1
- MANUAL light 12
- Maximum virtual address 15
- MCH 27
- Messages 186
- Method of operation diagrams, introduction 9
- Module/control block cross reference table 191
- MPA parameter 29
- Multiple control registers initialized by IEAVNIP0 17
  
- NIPABEND, description 19
- NIPLoad, description 17
- NIPLCAD, diagram 44
- NIP macro instruction, IEAPMNIP 6
- NIP module functions 1
- NIP module loading 9
- NIPMOUNT, description 20
- NIPMCUNT, diagram 58
- NIPMOUNT, flowchart 171
- NIPMOUNT parameter list 176
- NIPOpen, description 20
- NIPOpen, diagram 60
- NIP PARMAREA 180
- NIPQSR1, quickstart record 6,183
- NIPQSR2, quickstart record 6,183

NIPQSR3, quickstart record 6,183  
 NIPSENSE, description 17  
 NIPSQEND, description 19  
 NIP SVC and NIP SVCX, description 17  
 NIP SVC and NIP SVCX, diagram 46  
 NIPTIME, description 18  
 NIPTIME, diagram 50  
 NIPUCBFN, description 18  
 NIPUCBFN, diagram 48  
 NIP vector table (NVT) 8,178  
 NIPSWAIT, description 19  
 NIPWTO message header 177  
 NIPWTO and NIPWTOR, description 18  
 NIPWTOR2, description 19  
 NPA4BCCV, description 24  
 NPA4BCCV, diagram 88  
 NPA4BDIR, description 26  
 NPA4CCST, description 25  
 NPA4CCST, diagram 94  
 NPA4FREE, description 24  
 NPA4FREE, diagram 84  
 NPA4GBUF, description 24  
 NPA4GBUF, diagram 82  
 NPA4INTC, description 24  
 NPA4INTC, diagram 90  
 NPA4INTF, description 24  
 NPA4INTF, diagram 86  
 NPA4LOAD, description 24  
 NPA4LOAD, diagram 92  
 NPA4READ, description 24  
 NPA4READ, diagram 80  
 NPA4RSTB, description 24  
 NPA4RSTB, diagram 86  
 NPA4WRIT, description 24  
 NPA4WRIT, diagram 80  
 NPA5ALIS, description 26  
 NPA5BLDL, description 26  
 NPA5BLDL, diagram 114  
 NPA5CLIN, description 26  
 NPA5CLPA, description 26  
 NPA5CLPA, diagram 116  
 NPA5LGRP, description 27  
 NPA5LGRP, diagram 120  
 NPA5LIND, description 26  
 NPA5MLPA, description 26  
 NPA5MLPA, diagram 112  
 NPA5TERM, description 26  
 NPA5TERM, diagram 118  
 NPXAPG, description 29  
 NPXAPG, diagram 150  
 NPXFAREA, description 29  
 NPXFBUF, description 29  
 NPXFJPO, description 29  
 NPXFJPO, diagram 160  
 NPXMCSPO, description 30  
 NPXMCSPO, diagram 166  
 NPXMLSQA, description 30  
 NPXMLSQA, diagram 162  
 NPXMPA, description 29  
 NPXMPA, diagram 156  
 NPXMPA1, description 29  
 NPXMPA1, diagram 158  
 NPXQCELL, description 29  
 NPXQCELL, diagram 154  
 NPXPFTAQ, description 30  
 NPXPFTAQ, diagram 164  
 NPXRDAT, description 30  
 NPXRDAT, diagram 168  
 NPXREAL, description 29  
 NPXRTRAP, description 30  
 NPXTMSL, description 29  
 NPXTMSL, diagram 152  
 NP1INIT and NP1TCOMM, diagram 54  
 NP1TCOMM and NP1INIT, diagram 54  
 NP3LCAT, description 22  
 NP3LCAT, diagram 72  
 NP3IKLIB, description 22  
 NP3OPSP, description 20  
 NP3OFSP, diagram 62  
 NP3PBASE, description 20  
 NP3PBASE, diagram 64  
 NP3PMLIB, description 21  
 NP3PLMRG, description 21  
 NP3PTAB, description 21  
 NP3PTAB, diagram 70  
 NP3SYSP, description 21  
 NP3SYSP, diagram 68  
 NP4APFT and NP4BPFT, description 23  
 NP4BCPQ, description 23  
 NP4BSQA, description 23  
 NP4IPVT, description 23  
 NP4PDSEL, description 22  
 NP4PDSEL, diagram 76  
 NP4RQSR2, description 23  
 NP5BLDLP, description 25  
 NP5BLDLP, diagram 108  
 NP5CSLPA, description 25  
 NP5CSLPA, diagram 100  
 NP5LPLIB, description 25  
 NP5LPLIB, diagram 104  
 NP5MLPA, description 25  
 NP5MIPA, diagram 106  
 NP5QSLPA, description 25  
 NP5QSLPA, diagram 98  
 NP5VTCB, description 25  
 NP5VTCB, diagram 102  
 NP6DMP, description 27  
 NP6DMP, diagram 126  
 NP6DSS, description 27  
 NP6DSS, diagram 124  
 NP6EXCP, description 27  
 NP6MOVE, description 27  
 NP6RMS, description 27  
 NP6RMS, diagram 130  
 NP6TRA, description 27  
 NP6TRA, diagram 132  
 NP7EPFP, description 28  
 NP7EPFP, diagram 144  
 NP7HDCPY, description 28  
 NP7HDCPY, diagram 136  
 NP7LPAFN, description 28  
 NP7LPAFN, diagram 140  
 NP7OTEST, description 28  
 NP7PAL, description 28  
 NP7PAL, diagram 142  
 NP7PDCM, description 28  
 NP7PDCM, diagram 138  
 Nucleus 7  
 Nucleus buffer 7  
 Nucleus Initialization Program modules 14  
 Nucleus loading by IEAIPL00 13  
 Nucleus specification by operator 13  
 NVT initialization 14  
 NVT (NIP vector table) 8

Operator communication initiation 19  
 Operator interface during IPL 13  
 Operator limitation of real storage size 13  
 Operator specification of nucleus 13  
 OPERTAB building 21  
 OPERTAB into PLIBTAB merging 21

Page data set formatting 6  
 Page device information table 179  
 Page device table 180  
 PAGE parameter processing 22  
 Page table initialization 15  
 Paging device 6  
 Paging initialization 15  
 Paging supervision control block initialization 22  
 Paging table initialization 1  
 PAL system parameter 28  
 Parameter table entry 182  
 Parameter address table 181  
 PARMAREA 8  
 PARMAREA building 21  
 PFT definition 14  
 PLIBTAB building 21  
 Processing expected program checks 13  
 Program checks, processing expected 13  
 PVT definition 14

Quickstart/coldstart process 6  
 Quickstart Record, NIPQSR1 6  
 Quickstart records 8

RAS initialization 27  
 REAL parameter 29  
 Real storage after page device initialization 23  
 Real storage areas during NIP processing 7  
 Real storage at completion of IEAVNIP0 17  
 Real storage before and after IPL relocation 13  
 Real storage, clearing by IEAIPL00 13  
 Real storage definition 15  
 Real storage initialization 1  
 Real storage size 1  
 Real storage size, limitation by operator 13  
 Real storage, storage keys 14  
 Reformatting page data sets for restart 6  
 Registers, clearing by IEAIPL00 12  
 Re-IPL, quickstart records in 6

Reliability and serviceability initialization 27  
 Residency characteristics of NIP modules 14  
 Resident nucleus, creation and loading 1  
 RMS 27

Sample diagram 10  
 Segment table initialization 15  
 Service subroutines, linkage to 6  
 Slot/group map of LPA address space 6  
 Slot queue 184  
 SQACEL parameter 29  
 SQA parameter processing 22  
 Storage keys, real storage 14  
 Storage keys, setting by IEAIPL00 13  
 Subroutines in method of operation diagrams 12  
 SVCDUMP 27  
 System console initialization 19  
 System data set access 1  
 System parameter area creation 21  
 System parameter entry 184  
 System parameter table initialization 20  
 System queue area 7  
 System restart, quickstart/coldstart 6  
 System segment and page tables 16  
 System trace table definition 14  
 SYS1.DSSVM 7  
 SYS1.DUMP 7  
 SYS1.LINKLIB 7  
 SYS1.LOGREC 7  
 SYS1.LPALIB 6,7  
 SYS1.NUCIEUS 7  
 SYS1.PAGE 7  
 SYS1.PARMLIB 7  
 SYS1.SVCLIB 7

TMSL parameter 29  
 TRACE system parameter 27  
 TSOAUX parameter 29

Using method of operation diagrams 9

Virtual addressing 15  
 Virtual storage access 1  
 Virtual storage segment and block size 15

Wait state codes 185



**IBM**

**International Business Machines Corporation  
Data Processing Division  
1133 Westchester Avenue, White Plains, New York 10604  
(U.S.A. only)**

**IBM World Trade Corporation  
821 United Nations Plaza, New York, New York 10017  
(International)**

OS/VS IPL/NIP Printed in U.S.A. SY27-7243-1