HP 13255 PROCESSOR (8080A-2) MODULE Manual Part No. 13255-91093 PRINTED AUG-01-76

# DATA TERMINAL TECHNICAL INFORMATION





Printed in U.S.A.

1.0 INTRODUCTION.

The Processor (8080A-2) Module functions as the main controlling unit for the terminal. The processor fetches instructions from memory and performs I/O operations on other modules attached to the terminal data bus (Backplane Assembly). The Processor (8080A-2) Module has the capability of accessing either the standard backplane bus or a special top plane bus defined later.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor (8080A-2) Module is contained in tables 1.0 through 5.1.

#### Table 1.0 Physical Parameters

Part   Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	Weight   (Pounds)
02640-60093	Processor (8080A-2) PCA	12.5 x 4.0 x 0.5	0.63
	Number of Backplane Slots Rec	guired: 1	:========       

HP 13255

PROCESSOR (8080A-2) MODULE

Manual Part No. 13255-91093

PRINTED

AUG-01-76

T W	he information contained in this document is subject to change ithout notice.
H M S C	EWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS ATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF ERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard hall not be liable for errors contained herein or for incidental or onsequential damages in connection with the furnishing, performance, r use of this material.
T C P	his document contains proprietary information which is protected by opyright. All rights are reserved. No part of this document may be hotocopied or reproduced without the prior written consent of Hewlett- ackard Company.

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

13255-91093/02 Rev AUG-01-76

1.0 INTRODUCTION.

The Processor (8080A-2) Module functions as the main controlling unit for the terminal. The processor fetches instructions from memory and performs I/O operations on other modules attached to the terminal data bus (Backplane Assembly). The Processor (8080A-2) Module has the capability of accessing either the standard backplane bus or a special top plane bus defined later.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor (8080A-2) Module is contained in tables 1.0 through 5.1.

#### Table 1.0 Physical Parameters

Part     Number	Nomenclature	Size (L x W x D)   +/-0.100 Inches	Weight     (Pounds)
02640-60093	Processor (8080A-2) PCA	12.5 x 4.0 x 0.5	0.63
	Number of Backplane Slots Red	guired: 1	

 Table 2.0 Reliability and Environmental Information

 Environmental:
 (X) HP Class B
 () Other:

 Restrictions:
 Type tested at product level
 ()

 Failure Rate:
 1.267 (percent per 1000 hours)
 ()

# Table 3.0Power Supply and Clock Requirements - Measured<br/>(At +/-5% Unless Otherwise Specified)

+5 Volt Supply	+12 Volt Supply	-12 Volt Supply	+42 Volt Supply
			NOT APPLICABLE
115 vo]	lts ac	220 vol	tsac I
@	Α	e 1	A I
NOT APPI	JICABLE	I NOT APPL	ICABLE
c1	lock Frequency: 4.9	15 MHZ (+0.01% -0.01	\$)     

# Table 4.0 Jumper Definitions

	Function				
Designation	In	Out			
====================================	Do Not Invert ADDR14 and ADDR15	Invert ADDR14 and ADDR15			
I CTUI	   Enable CTU Interrupts 	   Disable CTU Interrupts   			
DCI	Enable Data Comm Interrupts	   Disable Data Comm Interrupts   			
I PAE	Enable PROC ACTIVE Driver	Disable PROC ACTIVE Driver			
   HLTE 	Allow RUN/Halt From RUN Line	   RUN Always, No Halt   			
POLL	Allow Assertion of POLL	Do Not Allow Assertion of PULL			

# 13255/91093/05 Rev AUG-01-76

5.0 Connector Information			
Connector	Signal Name	Signal   Description	
P1, Pin 1	+5V	+5 Volt Power Supply	
-2	GND	Ground Common Return (Power and Signal)	
-3	SYS CLK	4.915 MHz System Clock	
-4	-12V	-12 Volt Power Supply	
-5	ADDRO	Negative True, Address Bit 0	
-6	ADDR1	Negative True, Address Bit 1	
-7	ADDR2	Negative True, Address Bit 2	
-8	ADDK3	Negative True, Address Bit 3	
-9	ADDR4	Negative True, Address Bit 4	
-10	ADDR5	Negative True, Address Bit 5	
-11	ADDR6	Negative True, Address Bit 6	
-12	ADDR7	Negative True, Address Bit 7	
-13	ADDR8	Negative True, Address Bit 8	
-14	ADDR9	Negative True, Address Bit 9	
-15	ADDR10	Negative True, Address Bit 10	
-16	ADDR11	Negative True, Address Bit 11	
-17	ADDR12	Negative True, Address Bit 12	
-18	ADDR13	Negative True, Address Bit 13	
-19	ADDR14	Negative True, Address Bit 14	
-20	ADDR15	Negative True, Address Bit 15	
-21	1/0	Negative True, Input Output/Memory	
-22	GND	   Ground Common Return (Power and Signal)   	

•

Table 5.0 Connector Information (Cont'd.)			
	Signal		
	Name	Description	
P1, Pin A	GND	Ground Common Return (Power and Signal)	
-B	PULL	Negative True, Polled Interrupt I Identification Request	
-c	+12V	+12 Volt Power Supply	
-D	PWR ON	System Power On	
-E	BUSO	Negative True, Data Bus Bit 0	
-F	BUS1	Negative True, Data Bus Bit 1	
-н	BUS2	Negative True, Data Bus Bit 2	
-J	BUS3	Negative True, Data Bus Bit 3	
-к	BUS4	Negative True, Data Bus Bit 4	
-L	BUS5	Negative True, Data Bus Bit 5	
-м	BUS6	Negative True, Data Bus Bit 6	
-N	BUS7	Negative True, Data Bus Bit 7	
-P	WRITE	Negative True, Write/Read Type Cycle	
-R	ATN2	Negative True, CTU and Polled Interrupt Request	
-S	WAIT	Negative True, Wait Control Line	
-т	PRIOR IN	Bus Controller Priority In	
-U	PRIOR OUT	Bus Controller Priority Out	
-v	PROC ACTIVE	Negative True, Processor Active (Controlling Bus)	
-w	BUSY	Negative True, Bus Currently Busy (Not Available)	
-x	RUN	Allow Processor to Access Bus	
-Y	REQ	Negative True, Request (Bus Data Currently Valid)	
	ATN I	Negative True, Data Comm Interrupt Request	

	Table 5.	1 Connector Information
Connector	Signal	Signal
and Pin No.	Name	Description
P3, Pin 1	GND	Ground I
- 2	ADDRO	Address Bit 0
- 3	ADDR1	Address Bit 1
- 4	ADDR2	Address Bit 2
- 5	ADDR3	Address Bit 3
- 6	ADDR4	Address Bit 4
- 7	ADDR5	Address Bit 5
- 8	ADDR6	Address Bit 6
- 9	ADDR7	Address Bit 7 I
-10	ADDR8	Address Bit 8
-11	ADDR9	Address Bit 9
-12	ADDR10	Address Bit 10
-13	ADDR11	Address Bit 11
-14	ADDR12	Address Bit 12   
-15 	I ADDR13	Address Bit 13
-16	I ADDR14	I Address Bit 14 I I I
-17	ADDR15	Address Bit 15   
-18   	I TOP ACTIVE	Negative True, (Low) Indicates Top Plane       I         Module Address Recognition.       (High         Causes a Bottom Plane Bus Cycle)       I
-19	READ	High Indicates Top Plane Bus Data Should   Be Gated On   
-20	WRITE	High Indicates Top Plane Bus Data is Valid
-21	SYNC.PHASE1	Positive Pulse of 100 nSec at Beginning of Processor Major Cycle
-22		, I Ground I

	Table 5.1 C	onnector Information (Cont'd.)
Connector and Pin No.	Signal Name	Signal   Description
P3, Pin A	GND	Ground
-B	<b>DBITO</b>	Data Bit 0
-C	DBIT1	Data Bit 1
-D	DBIT2	Data Bit 2
-Е	DBIT3	Data Bit 3
I -F	DBIT4	Data Bit 4
-н	DBIT5	Data Bit 5
-J	DBIT6	Data Bit 6
-К	DBIT7	Data Bit 7
-L	INT60	Negative True, (Low) Causes Processor Interrupt Request to Address 60 (octal)
- M	INT20	Negative True, (Low) Causes Processor Interrupt Request to Address 20 (octal) (Maskable by Firmware)
-N	TOP WAIT	Negative True, (Low) Causes Processor Wait States to Synchronize Processor With Slow Memories
-P	1/0	Negative True, (Low) Indicates ( (A15 A14 A13 A12) = (1000)
,		, 128352833683283283282828283283282828888888888

	Table 5.1 Co	onnector Information (Cont'd.)
Connector	Signal Name	Signal   Description
-R	SYNC	High Indicates Processor Status is Valid on Top Plane Data Bus
-s	HLTA	High Indicates Processor is Halted
-т	ŴŌ	High Indicates Write or Output Cycle
-U	DISABLE ROM	High Indicates Future Read Cycles Snould Be Acknowledged by RAM, not ROM
-v	POLL	High Indicates That Devices With Inter- rupts Pending Should Assert Their ID
		Code on Data Bus During Next I/O . READ
1		(Same as Bottom Plane PULL)
	STACK	High Indicates Current Processor Cycle is i a Stack Access, Either Read or Write
-x	MEMR	High Indicates Current Cycle is a Memory Read
-Y	TOP GO SLOW	Negative True, (Low) Causes Current Processor Clock Cycle to be 500 nSec Instead of Usual 400 nSec Cycle
-Z	GND	Ground

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), the timing diagrams (figures 3, 4, and 5), the component location diagram (figure 6), and the parts list (02640-60093) located in the appendix.

The Processor (8080A-2) PCA is the main controller in the terminal. It consists of a clock generator, bus controller, data driver/receiver latch, priority interrupt, address drivers, ready latch, and status/ mode latch functional blocks.

### 3.1 CLOCK GENERATOR.

3.1.1 The clock generator runs from the 4.915 MHz bus System Clock which is first doubled, then divided by either 4 or 5 (U211) to produce the 2-phase non-overlapping clock required by the 8080A-2. The clock generator divides by 4 to give a 400-nanosecond clock cycle, and by 5 to give a 500-nanosecond cycle. The decision to generate a long cycle is

made at the beginning of PHASE2 by monitoring the TOP GO SLOW signal (P3, Pin Y). Top plane memories or devices with long access time may pull this line low when an access time of more than 400 but less than 500 nanoseconds is needed. If a module wants more than 500 nanoseconds

it must resort to use of the TOP WAIT line, which will cause access time to be stretched out by increments of 400 nanoseconds until the line is released.

The clock generator will generate only 500 nanosecond cycles if test point 4 (labeled SLOW) is grounded. This is a convenience when the INTEL ICE-80 test chip is to be used with the processor since the ICE-80 is specified at 500 nanoseconds minimum clock period.

3.1.2 The bus System Clock (4.915 MHz) on P1, Pin 3 is buffered by U38, Pin 6 and goes to the clock doubler (U111, Pins 11, 12, and 13) and (U411, Pins 3, 4, 5, and 6). U411, Pin 4 drives discrete delay line L1-C6 which is buffered by U411, Pins 5 and 6. U411, Pin 6 drives exclusive OR U111, Pin 13 which compares the clock with the delayed (by 50 nanoseconds) clock to produce a 50 nanosecond pulse for every clock edge, either positive going or negative going.

> This doubled clock drives the clock divider U211, Pin 2 which is connected as a synchronous divider selectable between divide-by-4 and divide-by-5. The counter cycles up to state 9, then CARRY (U211, Pin 15) enables a synchronous load (U211, Pin 9) on the next clock. The

parallel data inputs are set to either 5 or 6 depending upon the long/ short select signal at U511, Pin 3. This in turn is the negative OR of

either test point SLOW (TP4) or SYNC and TOP GO SLOW (generated by U49, Pins 12 and 13).

The CARRY output U211, Pin 15 during state 9 is the TTL PHASE1 clock, and the complemented QD during all states expect 8 or 9 forms the TTL PHASE2 clock, both of which are stepped up to 12 volts by U31, the 3245 clock driver.

- 3.2 BUS CONTROLLER.
- 3.2.1 The bus controller request latch stretches the bus cycle request out of the 8080A-2, and is cleared when the cycle has been initiated. Since the keyboard does not pull WAIT and cannot withstand minimum REQ cycles, the shortest REQ cycle generated by the processor board is 400 nanoseconds giving a minimum bus cycle of 800 nanoseconds.

The RUN and PROC ACTIVE signals can be disabled by jumpers to allow multiple processors on the same bus, where only one can be the main system processor.

3.2.2 Memory or I/O accesses are ANDed with PHASE1 and TOP ACTIVE to request a backplane bus cycle. This request is latched by U49, Pins 4, 5, and 6 and U59, Pins 1, 2, and 8 through 13. The latch is cleared by PWR ON (U34, Pin 11) or Bus Request Acknowledge (U59, Pin 9 from U410, Pin 9). If RUN is enabled either by being high on P1, Pin X or if W1 is open, then the latch output is allowed to set U510, Pin 6 at the next negative bus clock edge. This pulls down on PRIOR OUT (U511, Pin 11 and P1, Pin U). As soon as PRIOR IN goes high, at the next clock U510, Pin

> 8 is set. This pulls BUSY on P1, Pin W and pulls on PROC ACTIVE (P1, Pin V) if W2 is installed. In addition, address is driven onto the bus and data if it is a write cycle. One clock later REQ is pulled low when U410, Pin 8 sets. This state is held as long as WAIT is held low. The input request latch has now been cleared (U59, Pin 12). When WAIT goes high U510, Pin 8 will go off at the next clock, ending request and latching read data (U49, Pin 11) to U11, Pin 11. One clock later the

address and data are removed from the bus, PROC ACTIVE goes high, and the cycle has been completed.

# 3.3 DATA DRIVER/RECEIVER LATCH.

- 3.3.1 The bottom bus data is latched at the end of REQ to hold it until the 8080A-2 is ready for it. This allows holding the bottom bus the minimum time and also provides the 200 nanoseconds address hold time required by the bottom bus protocol. All bottom plane outputs are driven by 74LS38's (U12, U23, U45, U46, U58, U61, and U62).
- 3.3.2 The top plane address and data lines are driven by 3-state drivers (U32, U33, U44, and U51) which are capable of driving 10 regular TTL loads (16 mA). The top plane control lines (and the most significant four address bits) are low power Schottky totem pole drivers. The latter are sufficient to drive two LS loads per board (assuming a maximum of eight top plane boards connected to a single processor).
- 3.3.3 The backplane bus read data is latched at the end of REQ by U49, Pin 11 which generates a REQ signal in parallel with that put onto the bus by U58, Pin 11. This insures that the data has been latched up before the responding module can remove the data from the bus. During DBIN of a bottom bus read or input operation, the U11 data is driven onto the 8080A-2 data bus by U22 and U24. This also accomplishes the inversion required between the negative logic backplane bus and the positive logic 8080A-2 data bus.
- 3.3.4 Since the standard 8080A-2 has an input voltage threshold of about 3.3 volts, the standard TTL high output voltage of about 3 volts does not provide any noise immunity. Therefore, all 8080A-2 pins which are used as driven inputs have been provided with pullup resistors (4.7K) to insure that the signals rise to a full 5.0 volts, thus providing about 1.5 volts of noise immunity. (The data I/O pins of the 8080A-2 have internal pullups.) The driving gate is in some cases a TTL totem pole and the active pullup functions to rapidly drive the signal up to 3 volts, and the pullup resistor then pulls the signal more slowly up to 5 volts.

# **3.4 PRIORITY INTERRUPT.**

3.4.1 The 8080A-2 supports hardware vectored priority interrupt on seven levels. This has been allocated as follows:

PRIORITY	INTERRUPT	ADDR	SOURCE	CAN	FIRMWARE	DISABLE?
Lowest	10		Firmware		No	
	20		Top Plane		Yes	
	30		10 mSec Timer		Yes	
	40		Data Comm PCA's		Yes	
	50		CTU I/F PCA		No	
	60		Top Plane		No	
Highest	70		Test Point		No	

Jumpers on the Processor (8080A-2) Module can be set to disable the data comm and CTU interrupts for multiprocessor applications. The

INT20, timer, and data comm interrupts may be firmware disabled by an output instruction. The disables provide a method of masking undesired interrupts so that interrupts may be re-enabled during processing of interrupts of intermediate priority. Lower priority interrupts are masked off at entry to the interrupt processing routine, then interrupts are enabled, thus providing that higher priority (i.e., unmasked) interrupts may be acknowledged. Subsequent interrupts from the device currently being processed may be considered either higher or lower than the interrupt currently being processed, according to whether it itself is masked.

The POLL line can be driven by firmware and indicates to pollable interrupting devices with pending interrupts that they should identify themselves during the next bus input operation. They do this by ANDing  $\overline{POLL}$ ,  $\overline{I/U}$ ,  $\overline{REQ}$ , and  $\overline{WRITE}$  and use this signal to pull one bus data line low.

3.4.2 Interrupt requests are passed through the priority request holding latches (U310 and U311) to the priority encoder (U39) and then through U27, Pins 6, 3, and 8 drivers onto the 8080A-2 data bus bits 3, 4, and 5. The purpose of the request latches is to insure that the priority encoder output is stable during the INTA cycle when the request is interpreted as an address. The INTA (U25, Pin 2) signal disables the latch inputs, thus holding whatever requests were pending just previous to INTA. Whatever interrupts are pending at INTA time, the priority encoder puts out the code for the highest priority pending request, which is then gated by DBIN onto the 8080A-2 data bus.

- 3.4.3 Three of the interrupt sources may be disabled (masked) by a firmware output instruction. Data bits 3, 4, and 5 mask certain interrupts as shown in the output instruction bit coding table. The disable signals from the output data mode latch U26 go to U210 to prevent the interrupt requests from reaching the request latches U311, U310.
- 3.4.4 U110, U19, and U18 form a divide-by-49152 circuit which divides the 4.9152 MHz SYS CLK down to 100 Hz (10 millisecond period).

At PWR ON, U26, Pin 2 will be set low holding the timer reset by driving U110, Pin 4 and 10 and then through U28, Pin 3 and 4 to U18, Pin 2 and 12 and U19, Pin 2 and 12.

When U26, Pin 2 is set high the timer begins counting CLK pulses. After 10 milliseconds have gone by U18, Pin 10 will go low, U28, Pin 6 will go high and U29, Pin 6 will set (go low) if U26, Pin 5 has been set high. The signal goes through interrupt disable gate U210, Pin 5 to U311, Pin 7 thus entering an interrupt request to the processor.

After the interrupt is acknowledged it is necessary to set U26, Pin 5 low and then high to enable U29, Pin 6 to respond to the next period.

If a precise single interval is desired, U26, Pin 2 must be driven low and then high. The interrupt will occur 10 milliseconds after U26, Pin 2 goes high.

- 3.5 ADDRESS DRIVERS.
- 3.5.1 To provide strobes required by existing modules, I/O is mapped out of memory address space. Memory references between 32K and 36K (A15 through A12 = 1000) are interpreted by the hardware as I/O operations

and cause the 1/0 bus line to be pulled during the bus cycle. For

firmware writing simplicity, address bits 8 and 4 are interchanged during an I/O operation. This results in module address being mapped as follows:

FIRMWARE	I/O MODULE	P1 REFERENCE
ADDRESS	SELECT BIT	DESIGNATOR
22223322	********	2222222222222
A11	M2	ADDR11
A10	M1	ADDR10
A9	мо	ADDR9
8 A	MB	ADDR4
A 4	STROBE	ADDR8

3.5.2 I/O input involves a memory read with a logical address of

 A15
 A14
 A13
 A12
 A11
 A10
 A9
 A8
 A7
 A6
 A5
 A4
 A3
 A2
 A1
 A0

 1
 0
 0
 M2
 M1
 M0
 M3
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X
 X<

where M is module address and X is strobe pattern. I/O output involves a memory write analogous to the read. The 8080A-2 Input instruction is never used and the 8080A-2 Output instruction is used to set processor conditions. The 8080A-2 OUT <X> instruction puts the contents of the accumulator into the mode latch. These bits are interpreted as follows:

MODE	BIT	ME	A N	ING
0		1	2	Timer running
1		0 1	=	Timer interrupt acknowledged Timer re-enable
2		1	2	Firmware interrupt request
3		1	2	INT20 interrupt held off
4		1	=	Data comm interrupt held off
5		1	=	Timer interrupt held off
6		1	=	Poll interrupts (read with next input operation)
7		1	=	Disable top plane ROM

13255-91093/16 Rev AUG-01-76

3.5.3 The portion of memory space between 32K and 36K (decimal) is defined as I/O space. Memory operations referencing addresses within this range are translated into I/O operations by the hardware. The detection is done by U36, Pins 8, 9, and 10, U28, Pins 12 and 13, and U48, Pins 1, 2, 12, and 13. This signal (U48, Pin 12) is high for addresses talling

within the I/O space and is used to drive the I/O line on both the backplane and the top plane.

Additionally, the I/O signal causes exchanging of address bits ADDR4

and ADDR8 on the backplane only (no exchange on the top plane). This exchange is done by U41, controlled by U48, Pin 12 and is done to make firmware source code easier to read. This has the effect of putting I/O module addresses into logical address bits A11 A10 A9 A8.

3.5.4 Address Bit Invert. To maintain firmware compatibility with the 02640-60009 DMA PCA through the 8080A-2, the two most significant address bits (A15 and A14) may be inverted (if W6 is removed). This allows the top word of display memory to be addressed as though it were at 16K (which is the location where the 02640-60009 DMA PCA expects to find the first link of the display). This results in the following mapping:

LOGICAL MEMORY	PHYSICAL MEMORY
(PROGRAM ADDR)	(JUMPER ADDR)
0 <b>-1</b> 6K	<b>48K-64</b> K
16K-32K	32K-48K
32K-36K (1/0)	16K-20K
36K-48K	20K-32K
48K-64K (DISPLAY)	0 <b>-16</b> K

W6 controls whether A15 and A14 are inverted. The actual inversion is done by U111, Pins 1, 2, and 3, and U111, Pins 10, 9, and 8 if W6 is out. If W6 is installed, then no inversion takes place. This assumes that the 16-bit DMA PCA (02640-60124) is installed. Note that the inverted bits are also sent to the top plane.

#### 3.6 READY LATCH.

- 3.6.1 The READY signal is sampled at the beginning of PHASE2 to provide a suitable set-up interval. When a bus cycle is requested READY goes low at PHASE1 rise, and when the waiting condition is over, READY will go high at the next rise of PHASE2. With a minimum bottom bus cycle of 800 nanoseconds this will cause two 8080A-2 wait states (1 microsec-ond). Top plane cycles may result in 0, 1, or more wait states. Top plane accesses which cause 0 Wait states require memory access times of approximately 500 nanoseconds or less.
- 3.6.2 The ready latch U29, Pin 9 is used to hold off the 8080A-2 while slow responding devices catch up. The latch is set during PHASE1 either if the cycle is a bottom bus cycle (U48, Pins 10 and 11) or a slow top

plane bus cycle (U48, Pin 9). Once the latch has been set, the TUP

WAIT signal must go away during a PHASE2 so that the latch can clear, since it is sampled continuously while the 8080A-2 is in a Wait state (U43, Pin 24). The latch is cleared at the beginning of PHASE2 of the next cycle after the wait condition is removed. The READY signal is pulled up by 4.7K (R1, Pin 5).

- 3.7 STATUS/MODE LATCH.
- 3.7.1 This block consists of two 8-bit latches, status and mode.
- 3.7.2 U25 holds the 8080A-2 status byte which is sent out during SYNC of each processor execution cycle (multiple clock cycles). These bits identify the type of cycle which is about to be done, whether memory, output, input, stack, interrupt, or halt. This information determines whether a bus cycle will be requested, or whether an opcode (RST) should be jammed, or whether the data output mode latch should be loaded.
- 3.7.3 U26 is the data output mode latch. It holds 1 byte which is settable from the firmware, to determine various operating modes of the processor board/top plane combination, to disable certain interrupts, to request the firmware interrupt, and to acknowledge timer interrupts.

It is loaded during WR time of an Out instruction. Byte 2 of the Out instruction is not examined and can be considered a don't care condition.

13255-91093/18 Rev AUG-01-76

4.0 TOP PLANE BUS.

4.0.1 To allow use of fast memory, provision is made for accessing memory through P3, over a top plane bus. The 8080A-2 puts valid addresses on the top plane at least 120 nanoseconds before the beginning of

PHASE1. If no response has been received on TOP ACTIVE (P3, Pin 18) by the beginning of PHASE1, a bottom bus cycle is initiated. Thus top

plane memories must recognize their addresses and pull on TOP ACTIVE within 120 nanoseconds to indicate their presence.

The TOP WAIT signal functions analogously to the bottom bus WAIT. This control line may be used during refresh of dynamic RAM on the top

plane. The TOP GO SIOW signal (P3, Pin Y) provides for slow ROM by allowing an addressed top plane module to ask for a 500-nanosecond processor clock cycle instead of a 400-nanosecond cycle. This means that 100 nanoseconds is added to the processor clock cycle in the cycle following the assertion of SYNC by the 8080A-2. Cycles following the first slow one will be 400-nanosecond cycles. Thus a slow top plane module has the choice of asking for a 100-nanosecond slowdown via

TOP GO SLOw, or a 400-nanosecond slowdown via TOP WAIT.

The top plane bus accessed through P3 of the Processor (8080A-2) PCA is intended as a high speed path to program memory, bypassing the 800nanosecond minimum wait of the backplane bus.

4.0.2 To minimize the need for jumpers and fixed memory allocations, a handshake method is used allowing the processor to determine without loss of time, whether a given word of memory is accessible over the top plane bus. During processor cycle T1, PHASE1, the processor puts valid addresses onto the top plane. A memory module which recognizes

its addresses must pull down the TOP ACTIVE line (P3, Pin 18) within

120 nanoseconds of address recognition. If TOP ACTIVE is still high by T2, PHASE1, the processor assumes the addressed memory is not accessible on the top plane and initiates a request for a backplane bus cycle at the same memory address.

4.0.2.1 Although the primary application of the top plane is program ROM

access, it has provisions for I/O and RAM as well. The TOP WAIT line (P3, Pin N) can be used to cause an 8080A-2 Wait state (or more than 1) if it is pulled low at the same time the address is recognized. This line is also sampled at I2, PHASE1 and uses the same ready latch as the

backplane bus. Thereafter, TOP WAIT is sampled continuously as long as the 8080A-2 is in the Wait state. This permits processor holdoff dur-

ing a refresh or slow I/O operation. The TOP GO SLOw line can be used by slow memory modules to force a longer than normal clock cycle during access. This gives a 500 nanosecond access time requirement instead of the usual 400 nanoseconds. The timing is the same as for

TOP ACTIVE.

4.0.2.2 If refreshing is done immediately following memory access during Mi (processor Fetch cycle), no conflict will occur since a minimum of 1 microsecond is available. To enable refresh during Halt the HLTA status bit is available to switch refresh modes (P3, Pin S). For RAM, WO is brought to P3, Pin T indicating that a write is to be done. The wRITE signal on P3, Pin 20 is completely overlapped by address data and WO, and should be used to do the actual writing. The READ line on P3, Pin 19 indicates when data should be gated onto the data bus (P3, Pin B to P3, Pin K). In cases where a ROM loader is to load RAM in the same memory space, a DISABLE ROM line (P3, Pin U) is provided which can be set by firmware. When this line is high it is intended that read operations should be directed at RAM rather than ROM.

There is one more programmable line, POLL on P3, Pin L. Two top plane

interrupt lines, INT20 (P3, Pin M) and INT60 (P3, Pin L) are provided to allow future capability enhancements.

4.0.2.3 The I/O line (P3, Pin P) is the decoded high order address (A15 A14 A13 A12 = 1000) portion of memory space allocated to I/O operations and is provided to simplify decoding of I/O device addresses in the future. The end pins (P3, Pin 1, 22, A, and Pin 2) are grounded on the 8080A-2 Processor PCA. Top plane modules may monitor any of these pins to determine if the top plane is installed. If the top plane is removed, such modules should respond to accesses from the backplane instead. This allows a mode where all transfers take place over the backplane, for diagnostic purposes.



Figure 1 Processor (8080A-2) Block Diagram AUG-01-76 13255-91093



Figure 2 Processor (8080A-2) PCA Schematic Diagram AUG-01-76 13255-91093



Processor (8080A-2) PCA Component Location Diagram 13255-91093



Figure 3 Clock Generator Timing Diagram AUG-01-76 13255-91093



Figure 4 Bottom Bus Timing Diagram AUG-01-76 13255-91093



Figure 5 Top Bus Timing Diagram AUG-01-76 13255-91093

# Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02 ( 40-60093	1	PROCESSOR (8080A-2) ASSEMBLY Date code: B-1641-42 Revision date: 11-19-76	28480	02640-60093
C1 C2 C3 C3 C6 C7 C8 C9 C10 C11	$01 \ \ell0-0228$ $01 \ \ell0-0174$ $01 \ \ell0-0228$ $01 \ \ell0-0174$ $01 \ \ell0-2055$ $01 \ \ell0-2055$ $01 \ \ell0-2055$ $01 \ \ell0-2055$	2 2 1 1 9	CAPACITOR-FXD 22UF $\leftarrow$ 10% 15VDC TA CAPACITOR-FXD 24UF $\leftarrow$ 10% 15VDC TA CAPACITOR-FXD 24UF $\leftarrow$ 10% 15VDC TA CAPACITOR-FXD 24UF $\leftarrow$ 10% 15VDC TA CAPACITOR-FXD 0.1UF CAPACITOR-FXD 0.1UF CAPACITOR-FXD 100PF 5% CAPACITOR-FXD 100PF $\leftarrow$ 5% 300WVDC MICA CAPACITOR-FXD 0.01UF $+$ 80-20% 100WVDC CER CAPACITOR-FXD 0.01UF $+$ 80-20% 100WVDC CER CAPACITOR-FXD 0.01UF $+$ 80-20% 100WVDC CER CAPACITOR-FXD 0.01UF $+$ 80-20% 100WVDC CER	56289 26480 56289 28480 28480 28480 28480 28480 28480 28480 28480	1500226X901582 0160-0174 1500226X901582 0160-0174 0160-0121 0160-038 0160-2204 0160-2055 0160-2055 0160-2055 0160-2055
C12 C13 C14 C15 C16	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF #80-20% 100WVDC CER GAPACITOR-FXD .01UF #80-20% 100WVDC CER CAPACITOR-FXD .01UF #80-20% 100WVDC CER CAPACITOR-FXD .01UF #80-20% 100WVDC CER CAPACITOR-FXD .01UF #80-20% 100WVDC CER	28480 28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
CR1 E2 E3 E4 E5	1962-3090 0360-0124 0360-0124 0360-0124 0360-0124 0360-0124	6	DIDDE-ZNR 4.99V 108 DO-7 PD=.4W TERMINAL-STUD SGL-PIN PRESS-NTG TERMINAL-STUD SGL-PIN PRESS-NTG TERMINAL-STUD SGL-PIN PRESS-NTG TERMINAL-STUD SGL-PIN PRESS-NTG TERMINAL-STUD SGL-PIN PRESS-NTG	04713 28480 28480 28480 28480 28480	SZ 10939-94 0360-0124 0360-0124 0360-0124 0360-0124 0360-0124
ËĞ	0360-0124 9140-0114	1	TERMINAL-STUD SGL-PIN PRESS-MTG COIL-MLD 10UN 10% Q=55 .1550x.375LG	28480 99800	0360-0124 1537-36
RI R2 R3 R4 R5 R9 R6 R7 R3 R10 J11 J12	1810-0125 1810-0125 1810-0125 0663-1025 0663-1025 0663-1025 0663-1025 0663-1025 0663-4725 0663-1015 1820-461 1820-1209	2 1 3 2 2 2 3 10	NET MORK-RES 8-PIN-SIP .125-PIN-SPCG NET MORK-RES 8 X 500 NET WORK-RES 8 X 500 RESISTOR 1K 53 .25M FC TC=-400/+600 RESISTOR 1K 53 .25M FC TC=-400/+600 RESISTOR 1K 53 .25M FC TC=-400/+600 RESISTOR 1K 53 .25M FC TC=-400/+700 RESISTOR 4.7K 53 .25M TC LC=-400/+700 RESISTOR 100 5% .25 IC-DIGITAL SN74273N TTL CTLYPE IC-DIGITAL SN74LS38M TTL LS QUAD 2 NAND	11236 11236 01121 01121 01121 01121 01121 01225 01295	750 750 CB1025 CB1025 CB1025 CB4725 CB4725 CB4725 SN74LS3 BN
U18 U19	1820-1464 1820-1464	2	IC-DIGITAL SN74393N TTL DUAL BIN IC-DIGITAL SN74393N TTL DUAL BIN	01295 01295	SN74393N SN74393N
U21 U22 U23 U24 U25	1820-1199 1820-1209 1820-1209 1820-1209 1820-1209 1820-1461	2	IC-DIGITAL SN74LSO4N TTL LS HEX1 IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74273N TTL OCTL D-TYPE	01295 01295 01295 01295 01295 01295	SN74LS04N SN74LS38N SN74LS38N SN74LS38N SN74273
U26 U27 U28 U29 U31	1820-1461 1820-1209 1820-1199 1820-1112 1820-1758	1	IC-DIGITAL SN74273N TTL OCTL D-TYPE IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS04N TTL LS HEX 1 IC-DIGITAL SN74LS74N TTL LS DUAL IC	01295 01295 01295 01295 01295	SN74273 SN74LS38N SN74LS04N SN74LS74N
U43 U34 U35 U35 U36	1820-1701 1820-1201 1820-1197 1820-1144 1820-1201	1 4 1 2	IC-DIGITAL C0080A-2 NMOS IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND IC-DIGITAL SN74LSOON TTL LS QUAD 2 NAND IC-DIGITAL SN74LSORN TTL LS QUAD 2 NOR IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND	34649 01295 01295 01295 01295 01295	C8080A-2 SN74L S08N SN74L S00N SN74L S02N SN74L S08N
u38 U51 u41 u44 U45 U41 u45 u45 u45 u48 u48	1820-1201 $1820-0987$ $1820-1049$ $1820-1049$ $1820-1209$ $1820-1209$ $1820-1209$ $1820-1209$ $1820-1244$ $1820-1203$ $1820-0054$	1 2 1 1 1	IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND IC-DIGITAL 93L18PC TTL L 8 IC-DIGITAL DA8097N TTL HEX 1 NGN-INV IC-DIGITAL DA8097N TTL HEX 1 NON-INV IC-DIGITAL SM8097N TTL HEX 1 NON-INV IC-DIGITAL SM74LS38N TTL LS QUAD 2 NAND IC-SN74LS157N IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS31N TTL LS TPL 3 AND IC-DIGITAL SN74LS30N TTL QUAD 2 NAND IC-DIGITAL SN74LS30N TTL QUAD 2 NAND IC-DIGITAL SN74LS30N TTL QUAD 2 NAND	01295 07263 27014 27014 01295 01295 01295 01295 01295 01295	SN74L SOBN 93L 18PC DH8097N SN74L S38N SN74L S38N SN74L S02N SN74L S02N SN74L S01N SN74L S01N SN74L S00N
058 059 061 062	1820-1209 1820-1202 1820-1209 1820-1209 1820-1209	1	IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS10N TTL LS TPL 3 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND	<b>01295</b> 01295 01295 01295	<b>SN74L S3 BN</b> <b>SN74L S1 ON</b> SN74LS38N SN74LS38N

# Replaceable Parts

UILD         140-1213         3         PROCESSO (2000-2) A SEGREY (2007), COOLTAL ATALEMAN TIL 15 OUL 0.023         0.225         STAL SLIM 0.225           0310         1400-1201         1         C-0017LA STALSON TIL 15 OUL 0.023         0.225         STAL SLIM 0.225         STAL SLIM 0.255         STA	Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
U211         1820-101 1820-0025         1-0101741. 974-97397 TL, 15 UC-1 1001741. 3105 TL, 15 UC-1 1001741. 3105 TL, 15 UC-1 1001741. 3105 UL 15 ULA         01295 3074 SEBIN         3974 SEBIN           U211         1820-0025         1         1-0101741. 974 SEBIN TL, 15 UCA 1220-0025         1         10-0101741. 974 SEBIN TL, 15 UCA 1220-0025         913         3974 SEBIN 1200-0026         1         10-0101741. 974 SEBIN TL, 15 UCA 1220-0025         913         3974 SEBIN 1200-0026         1         10-0101741. 974 SEB SEBIN 1200-0026         913         314         3120-0101         913         314-02110         1         10-0101741. 974 SEB 1200-0026         1	U110 U111 U210 U211 U310	1820-1213 1820-1211 1820-1208 1820-1429 1820-1411	3 1 1 2	PROCESSOR (8080A-2) ASSEMBLY CONT'D. IC-DIGITAL SN74LS113N TTL LS DUAL IC-DIGITAL SN74LS86N TTL LS QUAD 2 IC-DIGITAL SN74LS86N TTL LS QUAD 2 OR IC-DIGITAL SN74LS16N TTL LS DECD IC-DIGITAL SN74LS75N TTL LS D-TYPE	01295 01295 01295 01295 01295 01295	SN74L SI 13N SN74L S86N SN74L S32N SN74L S360N SN74L S160N SN74L S75N
UP11 UP11 UP11 UP111820-0825 UP11 UP12-10111OFETAL STRSSMENTLA STRUCT UP12-05077 UP12-100 UP12-05077 UP12-100 UP12-05070 UP12-100 UP12-0507001299 UP12-07077 UP12-100 UP12-07077 UP12-000777 UP12-100 UP12-07077 UP12-000777 UP12-000777 UP12-07077 UP12-000777 UP12-000777 UP12-07077 UP12-000777 UP12-000777 UP12-07077 UP12-000777 UP12-000777 UP12-07077 UP12-000777 UP12-000777 UP12-07077 UP12-0007777 UP12-0007777 UP12-00077777 UP12-0007777777777777777777777777777777777	U311 U410	1820-1411 1820-1213		IC-DIGITAL SN74LS75N TTL LS D-TYPE IC-DIGITAL SN74LS113N TTL LS DUAL	01295 01295	SN74L S75N SN74L S113N
US11         1820-1201         UTC-DIGITAL SPALSON TILLS QUAD 2 AND         91295         3374L 50AN           14         1250-0432         1         SCCCEF-CL 1-CONT ONE-SLOB UISTAL SEG 1280         3150         3154-461 D           U33         1860-1828         1         SCCCEF-CL 1-CONT ONE CUITACT         3150         3154-471 D           U33         1860-1828         1         ST 40 DP LO BS         ICCONTAL SE 0728         ICCONTAL SE 0728           1200-0552         1         ST 40 DP LO BS         ICCONTAL SE 0728         ICCONTAL SE 0728	U411 U510	1820-0683 1820-1213	1	IC-DIGITAL SM74504N TTL S HEX 1 IC-DIGITAL SN74LS113N TTL LS DUAL	01295 01295	SN74504N SN74L SI 13N
u1         1260-0432 1280-0128         1         SUCCEFIC 14-CONT DIPSUDE CONTACT         91506         313-461 D           U23         1880-1828         2         TC-DETAL STG 8728         2         TC-DETAL STG 8728         2         TC-DETAL STG 8728         2         TC-DETAL STG 8728         2         1         STG 9728         2         TC-DETAL STG 8728         2         TC-DETAL STG 8728         2         1         STG 9728         2         1         STG 9728         2         1         3         2         1         STG 9728         2         1         3         2         3         2         3 </td <td>0511</td> <td>1820-1201</td> <td></td> <td>IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND</td> <td>01295</td> <td>SN74L SOBN</td>	0511	1820-1201		IC-DIGITAL SN74LSOBN TTL LS QUAD 2 AND	01295	SN74L SOBN
1023       1820-1288       2       1000714, St6 8728         1200-0552       1       SKT 40 DIP 10 05	W1	1200-0483 1258-0124	1 6	SUCKET+IC 14-CONT DIP-SLDR Pin-Pr <b>ogramming Jumper:</b> .30 contact	91506 91506	514-AG11D 8136-475G1
	U32 U33	1820-1828 1 <b>820-</b> 1828	2	IC-DIGITAL SIG 8T28 IC-DIGITAL SIG 8T28		
		1200-0552	l I	SKT 40 DIP LO DS		