

Engineering Diagrams Set

HP 3000 Series 33



NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

LIST OF EFFECTIVE PAGES

The List of Effective Pages gives the date of the current edition and of any pages changed in updates to that edition. Within the manual, any page changed since the last edition is indicated by printing the date the changes were made on the bottom of the page. Changes are marked with a vertical bar in the margin. If an update is incorporated when an edition is reprinted, these bars are removed but the dates remain. No information is incorporated into a reprinting unless it appears as a prior update.

First Edition Jan 1979

PRINTING HISTORY

New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The date on the title page and back cover of the manual changes only when a new edition is published. When an edition is reprinted, all the prior updates to the edition are incorporated. No information is incorporated into a reprinting unless it appears as a prior update. The edition does not change.

First Edition Jan 1979

CONTENTS

SECTION I GENERAL INFORMATION

| | |
|--------------------|-----|
| Introduction | 1-1 |
| Scope | 1-1 |

SECTION II LOGIC SYMBOLOLOGY

| | |
|----------------------------------|-----|
| Introduction | 2-1 |
| Logic States | 2-1 |
| Inversion | 2-1 |
| Logic Symbology | 2-1 |
| Gates | 2-1 |
| "AND" gate | 2-1 |
| "OR" gate | 2-1 |
| "NAND" gate | 2-1 |
| "NOR" gate | 2-1 |
| "XOR" gate | 2-1 |
| "EXPANDED" gate | 2-1 |
| "STROBE" gate | 2-2 |
| "ENCODING" gate | 2-2 |
| Multivibrator | 2-2 |
| Flip-Flop | 2-2 |
| R-S Flip-Flop | 2-2 |
| Clocked R-S Flip-Flop | 2-2 |
| Toggle Flip-Flop | 2-3 |
| Clocked J-K Flip-Flop | 2-3 |
| Latch Flip-Flop | 2-3 |
| Gate Flip-Flop | 2-3 |
| Schmitt Trigger | 2-4 |
| One shot | 2-4 |
| Free-Running Multivibrator | 2-4 |
| Amplifier | 2-4 |
| Multipurpose Logic Symbol | 2-4 |

SECTION III DIAGRAMS

| | |
|------------------------------------|------|
| Introduction | 3-1 |
| Part Location Diagrams | 3-1 |
| Schematics | 3-1 |
| Power Control Module (60 Hz) | 3-4 |
| Power Control Module (50 Hz) | 3-9 |
| Power Supply Unit | 3-12 |
| System Front Panel | 3-32 |
| CPU Processor | 3-37 |
| Maintenance Interface | 3-40 |

| | |
|--|------|
| Remote Maintenance Switch | 3-45 |
| Bus Interface Controller | 3-48 |
| Memory Controller | 3-51 |
| Memory Array | 3-55 |
| General I/O Channel | 3-57 |
| Asynchronous Data Communication Channel (Main) ... | 3-63 |
| Asynchronous Data Communication Channel (ext) | 3-70 |

SECTION IV WIRING INFORMATION

| | |
|-----------------------------------|------|
| Introduction | 4-1 |
| Inter-Module Connection | 4-1 |
| System Flat Cables | 4-1 |
| ADCC Test Hood | 4-3 |
| ADCC/RS 232 Test Hood | 4-4 |
| HP-IB GIC Cable | 4-5 |
| HP-IB MI Cable | 4-6 |
| HP-IB Test Cable | 4-7 |
| Card Cage One | 4-9 |
| Isolation Transformer | 4-15 |
| DC Power Cable (brown) | 4-16 |
| DC Power Cable (orange) | 4-17 |
| DC Power Cable (blue) | 4-18 |
| System Front Panel Cable | 4-19 |
| 7902 DC power Cable | 4-20 |
| 7902 Status Led Cable | 4-21 |
| 7902 Data Cable | 4-22 |
| Card Cage Two | 4-23 |
| RS 232 Test connector | 4-29 |
| Electronic Mainframe Wiring | 4-30 |
| DC Wiring | 4-31 |
| RS 232 Jumper Cable | 4-32 |

SECTION V HARDWARE ASSEMBLIES

| | |
|-------------------------------------|------|
| Introduction | 5-1 |
| Hardware Nomenclature | 5-1 |
| Air Plenum | 5-3 |
| 7902 Enclosure | 5-4 |
| Assembly Electronic Mainframe | 5-5 |
| Mainframe Partition Panel | 5-7 |
| Assembly Card Cage Mainframe | 5-8 |
| GIC, ADCC, MI Cabling | 5-9 |
| GIC, ADCC, MI Cable Routing | 5-10 |
| Front Door Bezel | 5-11 |
| Mainframe Assembly | 5-12 |
| Card CAGE Assembly | 5-13 |

ILLUSTRATIONS

| | | |
|------|--|-----|
| 2-1 | Gate Symbols | 2-1 |
| 2-2 | Three-Input "AND" Gate Logic Symbol and Truth Table | 2-1 |
| 2-3 | Three-Input "OR" Gate Logic Symbol and Truth Table | 2-1 |
| 2-4 | Three-Input "NAND" Gate Logic Symbol and Truth Table | 2-1 |
| 2-5 | Three-Input "NOR" Gate Logic Symbol and Truth Table | 2-1 |
| 2-6 | Three-Input "EXCLUSIVE OR" Gate Logic Symbol and Truth Table | 2-1 |
| 2-7 | Expanded Gate Logic Symbol | 2-2 |
| 2-8 | Strobe Controlled Gate and Amplifier Symbols .. | 2-2 |
| 2-9 | Three-Input Encoding Gate, Logic Symbol | 2-2 |
| 2-10 | Typical Encoding Gate Circuit | 2-2 |
| 2-11 | Basic Logic Symbol Multivibrator | 2-2 |
| 2-12 | General Flip-Flop Logic Symbol | 2-2 |
| 2-13 | R-S Flip-Flop, Logic Symbol and Truth Table | 2-2 |
| 2-14 | Clocked R-S Flip-Flop, Logic Symbol and Switching Waveforms | 2-2 |
| 2-15 | R-S Flip-Flop with Inverted Clock Input, Logic Symbol, and Switching Waveforms | 2-3 |
| 2-16 | Logic Symbol for Clocked R-S Flip-Flop with Direct Set and Direct Clear | 2-3 |
| 2-17 | Toggle Flip-Flop Logic Symbol and Switching Waveforms | 2-3 |
| 2-18 | Toggle Flip-Flop Logic with Inverted Input, Logic Symbol and Switching Waveform | 2-3 |
| 2-19 | J-K Flip-Flop Logic Symbol | 2-3 |
| 2-20 | Clocked J-K Flip-Flop Logic Symbol and Truth Table | 2-3 |
| 2-21 | Latch Flip-Flop Logic Symbol and Truth Table | 2-3 |
| 2-22 | Delay Flip-Flop Logic Symbol and Switching Waveform | 2-3 |
| 2-23 | "NAND" Gate Flip-Flop, Logic Symbol | 2-3 |
| 2-24 | "NOR" Gate Flip-Flop, Logic Symbol | 2-4 |
| 2-25 | Schmitt Trigger Circuit Logic Symbol | 2-4 |
| 2-26 | One-Shot Multivibrator Logic Symbol | 2-4 |
| 2-27 | Free-Running Multivibrator Logic Symbol | 2-4 |
| 2-28 | Input and Output Waveforms of Controlled Free Running Multivibrator | 2-4 |
| 2-29 | Amplifier Logic Symbol | 2-4 |
| 2-30 | Differential Amplifier Logic Symbol | 2-4 |
| 2-31 | Multipurpose Logic Symbols | 2-4 |
| 2-32 | Nonstandard Logic Symbols | 2-4 |

TABLES

| | | |
|-----|-------------------------------|-----|
| 3-1 | Diagrams Index | 3-2 |
| 4-1 | Wiring Information | 4-2 |
| 5-1 | Hardware Assembly Index | 5-2 |

GENERAL INFORMATION

SECTION

I

1-1. INTRODUCTION

The Engineering Diagrams set provides component location and schematic diagrams for the HP 3000 series 33 computer system. Also included is a brief explanation of some logic symbology used to document the system, signal, and power distribution information.

1-2. SCOPE

This manual is intended for use by the Customer Engineers who are familiar with the system theory and maintenance procedures.

1-3. SECTIONS

- 0 Section II, Logic Symbology. Section II describes the logic symbology used in the system. It also provides integrated circuit diagrams and describes their operation.
- 0 Section III, Diagrams. Section III contains schematic, part location, and part number information for printed circuit assemblies (PCA's) used in the system.
- 0 Section IV, Wiring Information. Section IV contains information on connections between PCA's and functional areas.
- 0 Section V, Hardware Assemblies. Section V provides information to orient the reader to the system hardware and assembly procedures.

LOGIC SYMBOLY

SECTION

II

2-1. INTRODUCTION

2-2. This section covers basic logic information and symbology as used in this and related manuals. Following the description of symbology is a table of integrated circuits containing diagram symbols for most circuits and descriptions of operation for complex logic functions.

2-3. LOGIC STATES.

2-4. The logic signals are always in one of two possible states, a "1" or a "0." These two states are also referred to as high (H) or low (L). The high and low states reflect the relative voltage levels of the signals; the high state is always relatively more positive than the low state. Note that both states may have actual voltage values that are positive, or both may be absolutely negative; the significance is in the relative levels of the two states. In the text of the manuals, logic states are normally described as "high" or "low."

2-5. The "not" bar associated with signal names is used to indicate whether the "active" state of the signal is high or low. For example, if the presence of data on a signal line is represented by a low signal, the signal name for the line might be "not" Data 1; if a signal clears the output register when the signal is low, the signal might be described as "not" Clear Output Register (\overline{COR}). The "not" bar must be considered an integral part of the signal name; this means that there are high states for "not" signals and low states for "not" signals, just as there are high and low states for signals without the "not" bar.

2-6. INVERSION.

2-7. Logic inversion is indicated by an inversion dot at the input or output of a logic symbol. When this dot appears at the input of a logic symbol, the input will be effective when the input signal is low. When the dot appears at the output of a logic symbol the output will be of the opposite state to what would be delivered if the dot were not present.

2-8. LOGIC SYMBOLY.

2-9. Three basic symbol shapes distinguish the major classes of logic circuits depicted in this manual. These are gates, regenerative switching elements, and amplifiers. Each symbol and a brief explanation of its operation is given in the following paragraphs.

2-10. In addition to the basic symbols, a general multipurpose symbol is used wherever a standardized logic symbol does not exist. A brief explanation of this multipurpose symbol is included.

2-11. GATES.

2-12. A gate is a circuit that produces a binary output when certain input conditions are met. The gate symbol has input lines connecting to one side of the symbol, and output lines connecting to the other side, as shown in figure 2-1. Since the inputs and outputs are easily identifiable, the symbol can be shown left-facing, right-facing, or facing up or down.

2-13. There are four basic types of gates: "and," "or," "nand," and "nor," each named for the logic function that it performs. Each of these gates is described in the following paragraphs. In addition, a brief explanation of an "expander" gate is given following the descriptions of the basic logic gates.




Figure 2-1. Gate Symbols

2-14. "AND" GATE.

2-15. The "and" gate shown in figure 2-2 performs a logical "and" function. It will produce a high output only when all of the input lines are high. Input A and input B and input C must be high for a high output to be generated.




Figure 2-2. Three-Input "And" Gate Logic Symbol and Truth Table

2-16. "OR" GATE.

2-17. The "or" gate performs a logical "or" function. It produces a high output when one or more inputs are high. The truth table in figure 2-3 shows the various states of a three-input "or" gate.




Figure 2-3. Three-Input "Or" Gate Logic Symbol and Truth Table

2-18. "NAND" GATE.

2-19. The "nand" gate is similar to the "and" gate described previously, except that its output is inverted. The gate generates a low output when all inputs are high. The various states of a three-input "nand" gate are shown in the truth table in figure 2-4.




Figure 2-4. Three-Input "Nand" Gate Logic Symbol and Truth Table

2-20. "NOR" GATE.

2-21. The "nor" gate is identical to the "or" gate described previously, except that its output is inverted. The gate generates a low output when one or more inputs are high. The various states of a three-input "nor" gate are shown in the truth table in figure 2-5.




Figure 2-5. Three-Input "Nor" Gate Logic Symbol and Truth Table

2-22. "EXCLUSIVE OR" GATE.

2-23. The "exclusive or" gate is a variation of the basic "or" gate. It has two or more input signals. The output is high when only one input is high. The truth table in figure 2-6 shows the functioning of a three-input exclusive "or" gate.




Figure 2-6. Three-Input "Exclusive Or" Gate Logic Symbol and Truth Table

2-24. EXPANDER GATE

2-25. Some logic gates have additional input lines which may be used to increase or "expand" the number of input signals. These expanding input lines use different signal levels than the normal gate input. The expander gate provides these special signal levels. The expander gate may provide one or two output lines to drive the expanded gate.

2-26. An expanded input will normally be indicated by the letter "E". Figure 2-7 shows both single and double line expanded inputs. When more than one expander gate is used the expanded inputs are connected together.




Figure 2-7. Expander Gate Logic Symbol

2-27. STROBE LINES.

2-28. Strobe lines may be used to enable the output lines of tri-state logic elements. The strobe inputs are shown connected at right angles to the normal signal flow. Examples of a strobe controlled gate and amplifier are shown in figure 2-8.




Figure 2-8. Strobe Controlled Gate and Amplifier Symbols

2-29. ENCODING GATE.

2-30. The encoding gate (figure 2-9) has one input and multiple outputs. When the input is high, all outputs (B, C, and D) are high. When the input is low, the outputs are all low.




Figure 2-9. Three-Input Encoding Gate, Logic Symbol

2-31. A typical circuit for an encoding gate is shown in figure 2-10. With A high, all diodes conduct and all outputs are clamped high. With A low, each diode is practically an open circuit, and points B, C, and D assume the voltage level of the circuit to which each is connected.




Figure 2-10. Typical Encoding Gate Circuit

2-32. MULTIVIBRATORS.

2-33. The multivibrators described here are of four main types: flip-flops, Schmitt trigger circuits, one-shot multivibrators, and free-running multivibrators. All furnish a binary output. However, unlike gate circuits, the duration of a multivibrator output signal is not dependent on the duration of an input signal.

2-34. The basic logic symbol for a multivibrator is a rectangle as shown in figure 2-11. Letters in the symbol indicate the type of multivibrator. The rectangle is divided horizontally, with the upper portion representing the "set side" and the lower portion representing the "clear side." The multivibrator is considered set when the output from the set side is high. It is considered cleared when the output from the clear side is high. To avoid confusion, the symbol is always oriented as shown in figure 2-11 inputs on the left, outputs on the right.




Figure 2-11. Basic Logic Symbol Multivibrator

2-35. FLIP-FLOP.

2-36. The symbol for a flip-flop is shown in figure A-12. The letters "FF" preceded by the name of the flip-flop distinguish this symbol from other types of multivibrators. Additional identification, described later, identifies the particular type of flip-flop.

2-37. A flip-flop is a bistable switching device; an external signal is required to set the flip-flop and another to clear it. The flip-flop remains in its current state until switched to the opposite state by the appropriate external signal. Various forms of flip-flops exist, of which seven are described here: the R-S (reset-set), clocked R-S, J-K, clocked J-K, toggle, latch, and delay flip-flops.




Figure 2-12. General Flip-Flop Logic Symbol

2-38. R-S FLIP-FLOP. The symbol for the R-S flip-flop as shown in figure 2-13 can be recognized by the fact that there is no information in the symbol identifying it as one of the other six types. The R-S flip-flop has a minimum of two input terminals (A and B in figure 2-13) and one or two output terminals Q and \bar{Q} . One or two additional input terminals, C and D, may be used.

2-39. The R-S flip-flop is set by a high input at A (assuming no inverting dot at this point). It can also be set by a high input at C, if this input terminal is present. The flip-flop is cleared by a high input at B or D. Figure 2-13 includes a truth table, showing the flip-flop outputs resulting from various input conditions.




Figure 2-13. R-S Flip-Flop, Logic Symbol, and Truth Table

2-40. After being set or cleared, the R-S flip-flop remains in that condition after termination of the set or clear pulse. If the flip-flop is either set or clear and it receives an input to place it in the existing state no change takes place in the state of the flip-flop.

2-41. Simultaneously high set and clear input signals normally are not permitted, and circuit design usually prevents occurrence of this condition at a time when the flip-flop outputs are used. If simultaneous set and clear inputs are received, both outputs of the flip-flop are high for the duration of the simultaneous inputs. The eventual state of the flip-flop is determined by the input that remains high longest.

2-42. CLOCKED R-S FLIP-FLOP. The clocked R-S flip-flop is similar to the R-S flip-flop, but it has a clock pulse input as shown in figure 2-14. The logic symbol can be recognized by the letter "C" at this input terminal. At the positive-going transition of the clock pulse, the flip-flop becomes set if input A is high, or it becomes clear if input B is high (assuming no inverting dot at the clock pulse input terminal). If inputs A and B are both low during the clock pulse, the flip-flop does not change state. It is not permissible that A and B both be high when the positive-going clock pulse transition takes place.




Figure 2-14. Clocked R-S Flip-Flop, Logic Symbol, and Switching Waveforms

2-43. When the clocked R-S flip-flop has an inverting dot at the clock pulse input (figure 2-15), the negative-going transition of the clock pulse is the transition that is effective in setting or clearing the flip-flop.




Figure 2-15. R-S Flip-Flop with Inverted Clock Input, Logic Symbol, and Switching Waveforms

2-44. In some cases the clocked R-S flip-flop has a set and clear input at the top and bottom of the logic symbol (inputs D and E, figure 2-16). These inputs are independent of the clock pulse, and are referred to as the direct set and direct clear inputs. They function as a result of a high or low level, rather than a positive- or negative-going transition. An inverting dot at the direct set or clear input indicates that a low level is required to set or clear the flip-flop. No dot indicates that a high level is required. The direct set and clear inputs are also used on other types of flip-flops.




Figure 2-16. Logic Symbol for Clocked R-S Flip-Flop with Direct Set and Direct Clear Inputs

2-45. TOGGLE FLIP-FLOP. The symbol for the toggle flip-flop as shown in figure 2-17 can be recognized by the letter "T" in the symbol. This flip-flop has a single input. If there is no inverting dot at this input, each time the input signal becomes high, outputs Q and \bar{Q} change state. Since two inputs are required to produce one complete cycle of the output, the toggle flip-flop functions as a divide-by-two element, and is commonly used in groups in counting circuits, with the output of one flip-flop driving the next. Figure 2-17 shows the switching waveforms for one flip-flop.




Figure 2-17. Toggle Flip-Flop Logic Symbol and Switching Waveforms

2-46. If a toggle flip-flop symbol has an inverting dot at the input connection, the flip-flop changes state at the negative-going transition of the input. The symbol and waveforms for this type of flip-flop are shown in figure 2-18.




Figure 2-18. Toggle Flip-Flop with Inverted Input, Logic Symbol, and Switching Waveforms

2-47. J-K FLIP-FLOP. In the J-K flip-flop, simultaneous high inputs for both set and clear will reverse the existing state of the flip-flop. This requires some method of storing two conditions, the previous output state and the new output state, until the clock pulse time. The set and clear inputs are labeled J and K respectively. In order to provide the necessary output storage the flip-flops are combined in a dual-rank configuration, together with the necessary gates to form a single logic element. For simplicity the internal dual-rank arrangement of the flip-flop is not usually shown. (See figure 2-19.)




Figure 2-19. J-K Flip-Flop Logic Symbol

2-48. CLOCKED J-K FLIP-FLOP. The clocked J-K flip-flop as shown in figure 2-20 is similar to the clocked R-S flip-flop. However, simultaneous set and clear inputs to the J-K flip-flop are permissible. Under these conditions, the J-K flip-flop changes its state at the occurrence of each positive-going clock pulse transition. With an inverting dot at the clock pulse input, the flip-flop changes state at the negative-going clock pulse transition. If both J and K inputs are high, the flip-flop will toggle when a clock pulse is received.

2-49. The J-K flip-flop can also be operated with one high input and one low input. It then functions in the same manner as the clocked R-S flip-flop.

2-50. Figure 2-20 includes a truth table showing operation of the J-K flip-flop. Note that with both inputs high at the time of clock pulse transition, the final state of the flip-flop (after clock pulse transition) depends on the state before the transition. With only one input high, the initial state of the flip-flop is immaterial.

2-51. In some cases the J-K flip-flop consists of two separate flip-flops, with the output of one applied to the input of the other. Usually, a single flip-flop logic symbol is used to illustrate this circuit. The clock-pulse inverting dot, or the lack of it, indicates the clock pulse transition that affects the output flip-flop of the pair.




Figure 2-20. Clocked J-K Flip-Flop Logic Symbol and Truth Table

2-52. LATCH FLIP-FLOP. The latch flip-flop shown in figure 2-21 can be recognized by the letter "L" in the symbol. The flip-flop has a clock input and a data input. Although the logic symbol shows one input-signal connection to the flip-flop, this separates inside the integrated circuit package to form two inputs to the pack. After separation, one input is inverted (indicated by the inverting dot) before application to the flip-flop.




Figure 2-21. Latch Flip-Flop Logic Symbol and Switching Waveforms

2-53. The set-side input is responsive to high signal levels at A in figure 2-22, and the clear input is responsive to low signal levels at A. If there is no inverting dot at the clock input, this response takes place when the clock pulse is high. While the clock pulse remains high, the outputs follow any changes in the logic level at A as these changes take place. When the clock pulse becomes low, the flip-flop retains its current state, and no longer responds to changes of the input signal.

2-54. If the clock input connection of a latch flip-flop has an inverting dot, the flip-flop responds to the input signal while the clock pulse is low.

2-55. DELAY FLIP-FLOP. The delay flip-flop shown in figure 2-22 is identified by a letter "D" inside the flip-flop symbol. This type of flip-flop is similar to the latching flip-flop, except that it responds to the input signal only at the transition of the clock pulse. The delay flip-flop thus does not follow changes in the input signal as these changes take place.




Figure 2-22. Delay Flip-Flop Logic Symbol and Switching Waveforms

2-56. GATE FLIP-FLOP. The gate flip-flop is made up of two logic gates, connected as shown in figure 2-23. The number of inputs to each gate can vary from that shown. The flip-flop can also be made up of two "nor" gates. The circuit may have a set output, a clear output, or both.

2-57. The gate flip-flop functions like an R-S flip-flop, but it has the advantage that it can "or" inputs without the addition of a separate "or" gate. Another reason for use of the gate flip-flop is that if two spare gates are available in integrated circuits on a circuit card, they can be employed as an R-S flip-flop without the need to add another integrated circuit to the card.

2-58. If the flip-flop is made up of two "nand" gates, as in figure 2-23, it is set by a low input at either A or B. Similarly, it is cleared by a low input at C or D. When the flip-flop is in the quiescent state (not undergoing transition), the inputs at A, B, C, and D are all high.




Figure 2-23. "Nand" Gate Flip-Flop, Logic Symbol

2-59. A "nor" gate flip-flop is shown in figure A-24. In this type of flip-flop all inputs are low when the device is in the quiescent state. A high input at A sets the flip-flop, and a high input at B clears it. The outputs cross in the illustration in order to align the set and clear inputs with the set and clear outputs, respectively.

2-60. In most circuits using the "nand" or "nor" gate flip-flop, input signals are such that the flip-flop does not receive high set and clear input signals simultaneously. If circuit design does permit this to occur, both the set- and the clear-side outputs are high for the duration of the condition. The eventual state of the flip-flop is determined by the input that remains longest in the activating condition.




Figure 2-24. "Nor" Gate Flip-Flop Logic Symbol

2-61. SCHMITT TRIGGER.

2-62. The Schmitt trigger circuit shown in figure 2-25 can be identified by the letters "ST" appearing in the logic-diagram symbol. Like the various types of flip-flops this circuit is a two-state device which does not perform a Boolean function. It serves for level sensing or signal squaring. It may have a set-side output, a clear-side output, or both.

2-63. When the input voltage at A is below a certain level, the Schmitt trigger is in the clear state. When the input voltage rises above the reference level, the trigger assumes the set state. Circuit constants establish the reference level.




Figure 2-25. Schmitt Trigger Circuit Logic Symbol

2-64. Switching between states takes place rapidly, and the Schmitt trigger is therefore useful for squaring signals that have poor rise and fall times. It can produce a square-wave from a sine wave. Other uses of the Schmitt trigger are voltage level restoration, and detection of the rise of the input signal above a given level.

2-65. ONE-SHOT

2-66. The one-shot multivibrator (figure 2-26) is a monostable switching element, used to produce a pulse of predetermined duration. The device is triggered into its unstable state by an external signal. It returns to the stable state after a time interval determined by circuit constants.




Figure 2-26. One-Shot Multivibrator Logic Symbol

2-67. If there is no inverting dot at the input, triggering is accomplished when input A undergoes a positive-going transition. If there is an inverting dot, a negative-going transition is required. The one-shot multivibrator may have a set-side output, a clear-side output, or both.

2-68. The symbol for the one-shot multivibrator is always drawn with the orientation shown in figure 2-26, with the input at the left and the output or outputs at the right.

2-69. FREE-RUNNING MULTIVIBRATOR.

2-70. The free-running multivibrator shown in figure 2-27 can be distinguished by the letters "MV" appearing in the symbol. This device produces trains of complementary pulses at Q and \bar{Q} . Pulse width is determined by circuit constants.




Figure 2-27. Free-Running Multivibrator Logic Symbol

2-71. In some instances a control signal is applied to the free-running multivibrator. If there is no inverting dot at the signal input to the symbol, the multivibrator runs when the control signal is high, and stops when the signal is low. When it is stopped, the multivibrator is in the clear condition. If there is an inverting dot at the control signal input, a low input is required to bring the multivibrator into operation. This type of multivibrator is in the set condition when it is not running.

2-72. Figure 2-28 shows typical waveforms for a controlled free-running multivibrator that runs when the control signal is high. The high and low portions of the output waveforms need not be of equal duration.

2-73. The symbol for the free-running multivibrator is always drawn with the orientation shown in figure 2-28, with the input (if any) at the left, and the output or outputs at the right.




Figure 2-28. Input and Output Waveforms of Controlled Free-Running Multivibrator

2-74. AMPLIFIER.

2-75. The symbol for an amplifier is shown in figure 2-29. A differential amplifier is illustrated in figure 2-30. Like gates, these symbols may be oriented in any of four positions.




Figure 2-29. Amplifier Logic Symbol




Figure 2-30. Differential Amplifier Logic Symbol

2-76. In most instances, the amplifier symbol has a non-binary input. A circuit which restores the voltage level of a binary input, or which furnishes a low-impedance output from a binary input, is indicated by a one-input "and" gate symbol. An inverting dot at the output of an amplifier symbol indicates that the amplifier inverts the input signal.

2-77. MULTIPURPOSE LOGIC SYMBOL.

2-78. The multipurpose logic symbol is used to indicate a logic function that has not received a standardized logic symbol. The multipurpose symbol is also used to depict multiple logic elements that act together to perform a single overall logic function such as decoding, data storage, or counting. The symbol shown in figure 2-31 may be of varying proportions (mostly commonly 2:1 or 1:2), but rectangular in shape. The symbol includes a descriptive name indicating the overall logic function performed. All active inputs should be labeled to indicate the effect on the overall function. Other descriptive information may be included as needed.




Figure 2-31. Multipurpose Logic Symbol

2-79. Examples of nonstandard symbols are given in figure 2-32. Figure 2-32a shows a binary-to-octal decoder. Figure 2-32b shows a four-bit up/down counter.







Figure 2-32. Nonstandard Logic Symbols

1816-0914
1024 BIT RAM




The 1024-bit RAM is organized in 1024 words by 1-bit. Full address decoding is included in the chip. Read and write operations are controlled by the state of the active low Write Enable \overline{WE} . With \overline{WE} held low and the chip selected, the data at $\overline{D_{IN}}$ is written into the addressed location. To read, \overline{WE} is held high and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$ and is non-inverted.



1820-0054
QUAD 2-INPUT NAND GATE



1820-0055
DECADE COUNTER




1820-0056
DIVIDE BY 12 COUNTER




| COUNT | OUTPUT | | | |
|-------|----------------|----------------|----------------|----------------|
| | Q _D | Q _C | Q _B | Q _A |
| 0 | L | L | L | L |
| 1 | L | L | L | H |
| 2 | L | L | H | L |
| 3 | L | L | H | H |
| 4 | L | H | L | L |
| 5 | L | H | L | H |
| 6 | H | L | L | L |
| 7 | H | L | L | H |
| 8 | H | L | H | L |
| 9 | H | L | H | H |
| 10 | H | H | L | L |
| 11 | H | H | L | H |


1820-0063
DUAL 2-WIDE 2-INPUT AND-NOR GATE




1820-0070
8-INPUT NAND GATE




1820-0076
DUAL JK FLIP-FLOP




1820-0068
TRIPLE 3-INPUT NAND GATE




1820-0071
DUAL 4-INPUT NAND GATE




1820-0077
DUAL D FLIP-FLOP




1820-0069
DUAL 4-INPUT NAND GATE




1820-0072
DUAL 2-WIDE 2-INPUT AND-NOR GATE



1820-0084
4-WIDE AND-NOR GATE




**1820-0099
4-BIT BINARY COUNTER**




High input signals on the clock 1 line cause the output at Q_0 to toggle. High input signals on the CLOCK 2 line cause outputs $Q_1 - Q_3$ to count. If the Q_0 output is used as the CLOCK 2 input, then the circuit will act as a simple 4-bit ($\div 16$) counter. Simultaneous high signals at pins 2 and 3 will clear the counter.

**1820-0111
BINARY-TO DECIMAL DECODER**




Data on the input lines is interpreted as a binary number. The output line representing the decimal equivalent of the binary input will go low and remain low until the input data is changed. Input data for decimal numbers greater than 9 result in all outputs being high.



**1820-0140
DUAL 4-INPUT AND GATE**



**1820-0141
QUAD 2-INPUT AND GATE**




**1820-0106
VOLTAGE REGULATOR**




This integrated circuit is a $15 + 0.6$ Vdc three terminal positive voltage regulator with current limiting. If internal power dissipation becomes to high thermal shutdown circuit takes over thus preventing the IC from overheating.


**1820-0127
QUAD 2-INPUT NAND GATE**




**1820-0142
DUAL 4-INPUT OR-NOR GATE**




**1820-0174
HEX INVERTER**




**1820-0175
HEX INVERTER**



**1820-0205
QUAD 2-INPUT OR GATE**




**1820-0207
ONE-SHOT**




The one-shot is triggered by the input signal. This produces a pulse with duration determined by the external RC elements.

**1820-0196
PRECISION VOLTAGE REGULATOR**




This integrated circuit provides a regulated output voltage and a low-current reference voltage. Provisions are included for voltage shut-down in the event of excessive current in an external circuit. The integrated circuit can be used with external components in a variety of configurations.

**1820-0214
BCD-TO-DECIMAL DECODER**



The binary code on the input lines (2^0 - 2^3) is decoded and the appropriate output line (0-9) will go low. Codes greater than 9 result in all output lines remaining high.


**1820-0231
4-BIT COUNTER**



The counter is set from the parallel input lines. When the clock input line goes high and a negative input is applied to the PARALLEL ENABLE line, the counter is loaded. When the clock goes high and both the COUNT and CARRY IN lines go high, the counter will be incremented. The new count will be present on the output lines following the low-to-high transition of the clock.

The CARRY OUT line will be high if the CARRY IN line is high and the counter lines are all high.


**1820-0233
4-BIT UP/DOWN COUNTER**




A negative pulse at the LOAD input will set the counter with the data on the input lines. A positive pulse on the CLEAR line will clear the counter. The counter is decremented for each positive-going pulse on the CLOCK DOWN line and incremented for each positive-going pulse on the CLOCK UP line.

A negative pulse occurs on the CARRY line when the outputs of the counter are all high and a negative pulse on the CLOCK UP line occurs. A negative pulse on the BORROW line occurs when the counter outputs are all low and a negative pulse on the CLOCK DOWN line occurs. When a BORROW pulse is generated the counter is set to all "ones".

**1820-0239
QUAD 2-INPUT NOR GATE**




**1820-0250
6-BIT COMPARATOR**




A- Z output is generated when each X input is equal to the respective Y input.

$$Z = (X_1 \otimes Y_1) \cdot (X_2 \otimes Y_2) \cdot (X_3 \otimes Y_3) \cdot (X_4 \otimes Y_4) \cdot (X_5 \otimes Y_5) \cdot (X_6 \otimes Y_6)$$

**1820-0256
QUAD 2-INPUT NAND GATE**




**1820-0261
ONE-SHOT MULTIVIBRATOR**




When input conditions are present an output pulse is generated. The pulse width may be determined by external timing circuits.

**1820-0294
8-BIT SHIFT REGISTER**




A positive clock pulse shifts the register contents one bit position and loads serial data into position Q_0 . A low CLEAR signal clears the register.


**1820-0269
QUAD 2-INPUT POSITIVE NAND GATE**




**1820-0282
QUAD 2-INPUT EXCLUSIVE OR GATE**



**1820-0301
4-BIT LATCH**



1820-0305
4-BIT BINARY FULL ADDER




The full adder performs the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry ($C4$) is obtained from the fourth bit.

| INPUT | | OUTPUT | | | | | | | |
|-------|----|-------------|----|----|----|-------------|----|----|----|
| | | WHEN C0 = L | | | | WHEN C0 = H | | | |
| A1 | B1 | A2 | B2 | Σ1 | Σ2 | C2 | Σ3 | Σ4 | C4 |
| L | L | L | L | L | L | L | H | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |
| L | L | L | L | L | L | L | L | L | L |


H = high level
L = low level

NOTE: Input conditions at A3, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.


1820-0327
QUAD 2-INPUT NAND GATE



1820-0328
QUAD 2-INPUT NOR GATE




1820-0367
4-BIT SHIFT REGISTER




When the PARALLEL ENABLE line is high and a clock pulse occurs on the PARALLEL CLOCK line, data on parallel input lines (D_0 - D_3) will be stored in the register. Data is transferred to the output lines when the clock signal goes low. A clock pulse on the SERIAL SHIFT CLOCK line and a low on the PARALLEL ENABLE line will cause the contents of the register to be shifted one bit position. Data on the SERIAL IN line will be stored in the Bit 0 position. Data is transferred to the output lines when the clock goes low.

1820-0307
HEX INVERTER




1820-0368
5-BIT SHIFT REGISTER




A high input signal on the PRESET line causes the register bits to be set if the corresponding P input line is high.

A clock signal loads the data present on the SERIAL IN line into the first register position and shifts the contents of the register.


1820-0372
TRIPLE 3-INPUT AND GATE




1820-0375
8-INPUT NAND GATE




1820-0370
QUAD 2-INPUT NAND GATE




1820-0373
DUAL 4-INPUT NAND GATE




1820-0376
DUAL 4-BIT NAND GATE




1820-0371
TRIPLE 3-INPUT NAND GATE




1820-0374
DUAL 4-INPUT AND GATE




1820-0377
DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE




1820-0378
DUAL 2-WIDE 2-INPUT AND-NOR GATE



1820-0382
2-WIDE 4-INPUT AND-NOR GATE




1820-0429
VOLTAGE REGULATOR




The regulator is a self-contained 5V regulator. Current limiting is included to limit the peak output current to a safe value. Thermal shutdown is also included to prevent overheating. Refer to the applicable equipment manual for specific use of the device.


1820-0379
4-WIDE AND-OR GATE



1820-0384
TRIPLE 3-INPUT AND GATE




1820-0435
9-BIT ODD/EVEN PARITY GENERATOR/CHECKER




This circuit features odd/even outputs and control inputs to facilitate operation in either odd or even-parity applications. Depending on whether even or odd parity is being generated or checked, the even or odd inputs can be utilized as the parity or 9th-bit input.

1820-0380
EXPANDABLE 4-WIDE AND-NOR GATE



1820-0424
HEX INVERTER




FUNCTION TABLE

| INPUTS | | | OUTPUTS | |
|-------------------------|---------|--------|---------|-------|
| Σ OF INPUTS AT 0 THRU 7 | EVEN IN | ODD IN | Σ EVEN | Σ ODD |
| EVEN | H | L | H | L |
| ODD | H | L | L | H |
| EVEN | L | H | L | H |
| ODD | L | H | H | L |
| X | H | H | L | L |
| X | L | L | H | H |


H = High Level, L = Low Level, X = Irrelevant

**1820-0437
QUAD D FLIP-FLOP**




A low signal on any of the preset inputs (P_0 - P_3) will cause the corresponding register bit to be set. A high on the clock line will cause the data on the D_0 - D_3 lines to be stored. Data is stored on the positive going edge of the clock. A low on the CLEAR line clears the register.

**1820-0491
BINARY-TO-DECIMAL DECODER**




The binary input lines 2^0 through 2^3 appear directly as a decimal equivalent on the output lines 0 through 9 the selected output will be low. For binary inputs equivalent to decimal numbers greater than 9, all output lines will be high.


**1820-0469
JK FLIP-FLOP WITH AND INPUTS**



**1820-0471
HEX INVERTER**




**1820-0495
BINARY TO HEXADECIMAL DECODER**




When both ENABLE inputs are low the binary coded input lines (2^0 - 2^3) are decoded and the equivalent output line (0-15) goes low.

**1820-0506
2-INPUT 4-BIT MULTIPLEXER**



**1820-0511
QUAD 2-INPUT AND GATE**




This integrated circuit performs any of the following functions:


- Passes (A0:A3) in 1's complement form.
- Passes (B0:B3) unchanged.
- When like-numbered A and B inputs are connected, and with pin 7 low, the inputs are passed unchanged when pin 9 is low, or in 1's complement form when pin 9 is high.
- Provides 1's at the outputs.

| SELECT LINES | | OUTPUTS | | | |
|--------------|-------|---------|-------|--------|--------|
| PIN 7 | PIN 9 | PIN 3 | PIN 4 | PIN 12 | PIN 13 |
| L | H | A0 | A1 | A2 | A3 |
| X | L | B0 | B1 | B2 | B3 |
| H | H | 1 | 1 | 1 | 1 |

**1820-0512
DUAL D FLIP-FLOP**




**1820-0509
TRIPLE 2-INPUT NAND-INVERT GATE**




FUNCTION TABLE

| | INPUTS | | OUTPUTS | | |
|------|-------------------------|---------|---------|--------|-------|
| | Σ OF INPUTS AT 0 THRU 7 | EVEN IN | ODD IN | Σ EVEN | Σ ODD |
| EVEN | | H | L | H | L |
| ODD | | H | L | L | H |
| EVEN | | L | H | L | H |
| ODD | | L | H | H | L |
| X | | H | H | L | L |
| X | | L | L | H | H |

**1820-0513
QUADRUPLE 2-INPUT POSITIVE-AND GATES**




**1820-0515
DUAL ONE-SHOT**




When either input condition is met the one shot will generate an output pulse. The pulse width is determined by an external RC network. The circuit may be initialized by a low clear input.


**1820-0539
QUAD 2-INPUT POSITIVE NAND GATE**



**1820-0535
DUAL 2-INPUT AND GATE**




**1820-0538
EXPANDABLE DUAL 4-INPUT POSITIVE NOR GATE**




If any of the input lines are high or conditions for the expander input is present when the strobe input goes high, the output will go low.

**1820-0545
4-BIT BINARY UP/DOWN COUNTER**




The counter is clocked by a low to high transition of the CLOCK line. The clock is effective only if the CLOCK ENABLE line is low. The CLOCK ENABLE line may only be changed while the CLOCK line is high. The direction of count is determined by the DN/UP line. If the DN/UP line is low the count is up. If the line is high the count is down. The counter may be preset with a low signal on the LOAD line. This will cause the data present on the input lines (D₀-D₃) to be stored. A low output signal is generated on the CARRY line if either a carry or borrow condition occurs. The MAX/MIN line outputs a high signal when the above conditions occur, but for a full clock cycle. This signal is used in "look-ahead carry" applications.

**1820-0574
4-BIT REGISTER**





When INPUT ENABLE is true (both signal lines false) a true clock signal will cause data on the input lines to be stored. A true signal on the CLEAR line will clear the register. When OUTPUT ENABLE is true (both signal lines false) the contents of the register are gated to output lines Q₀ through Q₃.

**1820-0605
QUAD 2-INPUT NAND GATE**



**1820-0606
ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR**



The MODE line determines whether an arithmetic or logic operation will be performed (A "1" for logic function and a "0" for arithmetic function). The S lines select the function to be performed according to the table given above. If the function code LHHL is used and the A inputs are the same as the B inputs the A=B output line will be true.

The CP (Carry Propagate) and CG (Carry Generate) lines are used for fast addition operations using a "look ahead" carry function. The CP line will go false when the following conditions are met: $CP = F_0 \cdot F_1 \cdot F_2 \cdot F_3$.


If the CARRY IN line is false and the CP condition is met, then the CARRY OUT line will also go false.

The CG line will go false if the pack addition results in a true CARRY OUT independent of the CARRY IN. The CG signal is defined as follows:

$$CG = A_3 \cdot B_3 + (A_2 \cdot B_2)(A_3 + B_3) + (A_1 \cdot B_1)(A_2 + B_2)(A_3 + B_3) + (A_0 \cdot B_0)(A_1 + B_1)(A_2 + B_2)(A_3 + B_3)$$


| FUNCTION SELECT | | | | OUTPUT FUNCTION | |
|-----------------|----|----|----|----------------------|--------------------------------|
| S3 | S2 | S1 | S0 | LOGIC FUNCTIONS | ARITHMETIC OPERATIONS |
| L | L | L | L | $F = \overline{A}$ | F = A |
| L | L | L | H | $F = \overline{A+B}$ | F = A+B |
| L | L | H | L | $F = \overline{AB}$ | F = A+B |
| L | L | H | H | F = Logical 0 | F = minus 1 (2's complement) |
| L | H | L | L | $F = \overline{AB}$ | F = A plus \overline{AB} |
| L | H | L | H | $F = \overline{B}$ | F = [A+B] plus \overline{AB} |
| L | H | H | L | $F = A \oplus B$ | F = A minus B minus 1 |
| L | H | H | H | $F = \overline{AB}$ | F = \overline{AB} minus 1 |
| H | L | L | L | $F = \overline{A+B}$ | F = A plus AB |
| H | L | L | H | $F = A \oplus B$ | F = A plus B |
| H | L | H | L | $F = \overline{B}$ | F = [A+B] plus AB |
| H | L | H | H | $F = \overline{AB}$ | F = AB minus 1 |
| H | H | L | L | F = Logical 1 | F = A plus A 1 |
| H | H | L | H | $F = \overline{A+B}$ | F = [A+B] plus A |
| H | H | H | L | $F = \overline{A+B}$ | F = [A+B] plus A |
| H | H | H | H | F = A | F = A minus 1 |

**1820-0608
BINARY-TO-OCTAL DECODER**



Binary data is decoded to octal when the ENABLE input is low. For a given input only one output line will be low.

**1820-0610
DUAL 4-INPUT MULTIPLEXER**




A two bit code selects one out of four bits to be propagated through the multiplexer. The dual output allows both states of the output bit to be used. A truth table of input codes and the resulting bit transfer is given.

TRUTH TABLE

| SELECT LINES | | INPUTS | | | | OUTPUTS | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 2 ¹ | 2 ⁰ | A ₀ | A ₁ | A ₂ | A ₃ | Q _A | Q _B |
| 0 | 0 | 0 | X | X | X | 0 | 1 |
| 0 | 0 | 1 | X | X | X | 1 | 0 |
| 0 | 1 | X | 0 | X | X | 0 | 1 |
| 0 | 1 | X | 1 | X | X | 1 | 0 |
| 1 | 0 | X | X | 0 | X | 0 | 1 |
| 1 | 0 | X | X | 1 | X | 1 | 0 |
| 1 | 1 | X | X | X | 0 | 0 | 1 |
| 1 | 1 | X | X | X | 1 | 1 | 0 |

X = irrelevant

**1820-0611
LOOK AHEAD CARRY GENERATOR**



This circuit is used together with 1820-0606 to provide fast addition. The Carry Generator uses CP (Carry Propagate) and CG (Carry Generate) signals from the adder circuits (P₀-P₃ and G₀-G₃) as well as the Carry In signal to the first adder circuit to provide carry in signals to succeeding adder circuits (C_{N+X}, C_{N+Y}, and C_{N+Z}). This is done without waiting for the "ripple carry" to propagate from adder to adder.

The G and P signals provide inputs to additional look ahead circuits if they are used. The output signals are defined as follows:

$$C_{N+X} = G_0 + P_0 C_N$$


$$C_{N+Y} = G_1 + P_1 G_0 + P_1 P_0 C_N$$

$$C_{N+Z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_N$$


$$G = \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0}$$

$$P = \overline{P_3 P_2 P_1 P_0}$$

**1820-0613
HEX INVERTER**



**1820-0614
DUAL FOUR-BIT LATCH**




LATCH OPERATION — Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input.

The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the master reset input.

- X = Irrelevant
- L = LOW Logic Level
- H = HIGH Logic Level
- Q_{n-1} = Previous Output State
- Q_n = Present Output State


| \overline{MR} | $\overline{E_0}$ | $\overline{E_1}$ | D | Q ₀ | OPERATION |
|-----------------|------------------|------------------|---|------------------|------------|
| H | L | L | L | L | Data Entry |
| H | L | L | H | H | Data Entry |
| H | L | H | X | Q _{n-1} | Hold |
| H | H | L | X | Q _{n-1} | Hold |
| H | H | H | X | Q _{n-1} | Hold |
| L | X | X | X | L | Reset |

1820-0615
8-INPUT MULTIPLEXER




Data on one of the 8 input lines is transferred to the output line when the ENABLE line goes false. The specific input line to be transferred is determined by the three select lines.

1820-0616
QUAD 2-BIT MULTIPLEXER




The circuit is used to select one of two four bit data words. The ENABLE must be low to allow the selection. The SELECT line is used to determine which data word will be transmitted. A "0" on the select line will transmit data word 1. A "1" on the select line will transmit data word 2.


1820-0617
QUAD 2-INPUT EXCLUSIVE NOR GATE



1820-0619
DUAL 4-INPUT NAND GATE




1820-0620
DUAL 4-BIT MULTIPLEXER




Each part of the multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the QA terminal etc.).

| SELECT INPUTS | DATA INPUTS | | | | STROBE | OUTPUT |
|---------------|----------------|----------------|----|----|--------|--------|
| | 2 ² | 2 ¹ | A0 | A1 | | |
| X | X | X | X | X | 1 | 1 |
| 0 | 0 | X | X | X | 0 | 0 |
| 0 | 1 | X | X | X | 1 | 1 |
| 1 | 0 | X | X | X | 0 | 0 |
| 1 | 1 | X | X | X | 1 | 1 |
| 1 | 0 | X | X | X | 0 | 0 |
| 1 | 1 | X | X | X | 1 | 1 |

1820-0621
QUAD 2-INPUT EXCLUSIVE NOR GATE




**1820-0622
8-INPUT MULTIPLEXER**



When the ENABLE line is false, the binary select lines 2^0 through 2^2 are used to select one of the eight inputs, lines D_0 through D_7 , and apply it to the output lines Q and \bar{Q} .


**1820-0623
8-BIT COMPARATOR**



When the STROBE line goes low the A bits are compared with the B bits. The result of the comparison is present on the output lines for the duration of the strobe. The output is decoded according to the truth table shown.

| RELATION | X | Y |
|----------|---|---|
| $A > B$ | 1 | 0 |
| $A < B$ | 0 | 1 |
| $A = B$ | 1 | 1 |

**1820-0626
4-BIT REGISTER**




A low input on the ENABLE line allows data on the input lines to set the register. There are two modes of operation, one using the D input lines (most common) and the other using the P input lines.

If the D inputs are used the P inputs are held false. When the ENABLE line is low the register output lines will "follow" the D inputs. When the ENABLE line goes high the register will retain the last set of data inputs.

If the S inputs are used the D inputs are held true. When the ENABLE line is low, a false input on the S line will set the register bit. The register is then cleared by a low signal on the CLEAR line. The CLEAR line serves as a "master" register clear for both the D and S modes of operation.

**1820-0628
READ/WRITE MEMORY**



This 64-bit read/write memory, consisting of 64 flip-flops, provides 15 words of four bits each. The data outputs can be wire-"anded" to other integrated circuits of the same type to provide a memory of up to 4704 words. With output buffering, additional memory capacity is possible. Access time is typically 33 nanoseconds.


WRITE OPERATION. Information at the data inputs is written into the memory by addressing the desired location and maintaining pins 2 and 3 low. During this operation, the 1's complement of the input data is available at the output.

READ OPERATION (NON-DESTRUCTIVE). The 1's complement of the information written is obtained by addressing the desired location while holding pin 2 low.


PASS-THROUGH OPERATION. With pin 3 low and pin 2 high, the 1's complement of the information at the data inputs is passed to the data outputs. No change is made to memory contents.

| OPERATION | PIN 2 | PIN 3 | DATA OUTPUTS |
|--------------|-------|-------|-------------------------------|
| Write | L | L | Complement of data inputs. |
| Read | L | H | Complement of addressed word. |
| Pass through | H | L | Complement of data inputs. |
| None | H | H | All high. |


**1820-0629
DUAL J-K FLIP FLOP**



**1820-0637
TRIPLE 3-INPUT NOR GATE**




**1820-0640
16-TO-1 MULTIPLEXER**




One of the 16 input data lines is selected by the select lines 2^0 - 2^3 . A low signal on the STROBE line causes the selected data line to be inverted and made available on the Q output.

**1820-0655
DUAL 4-INPUT GATED NOR GATE**




When the gate enable (strobe) is high and any gate input is high the gate output will go low.

**1820-0657
OCTAL TO BINARY ENCODER**




When the ENABLE INPUT line is low and one or more of the input lines 0-7 are low then the output lines making up the binary equivalent of the highest input lines will go low. When this occurs the GROUP SELECT output signals also goes low. If the INPUT ENABLE line is low and none of the input lines are selected (go low) then the NO INPUT line goes low. This allows the next stage of a decoder to be enabled.


**1820-0661
QUAD 2-INPUT OR GATE**




**1820-0668
HEX DRIVER**




**1820-0681
QUAD 2-INPUT NAND GATE**




**1820-0682
QUAD 2-INPUT NAND GATE**




**1820-0683
HEX INVERTER**




**1820-0686
TRIPLE 3-INPUT AND GATE**




**1820-0690
DUAL 4-INPUT NAND GATE**




**1820-0684
HEX INVERTER**




**1820-0688
DUAL 4-INPUT NAND GATE**




**1820-0691
4-2-3-2 INPUT AND-NOR GATE**




**1820-0685
TRIPLE 3-INPUT NAND GATE**




**1820-0689
DUAL 4-INPUT NAND GATE**




**1820-0693
DUAL D FLIP-FLOP**




1820-0694
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE



1820-0697
DUAL 4-INPUT NAND GATE




1820-0705
DECADE COUNTER



When the CLOCK input goes high and the LOAD line is low, data on the parallel input lines (P_0 - P_3) is stored in the counter. When the CLOCK input goes high and both the COUNT and CARRY IN lines are high, the counter will be incremented. The new count will be present on the output lines (Q_0 - Q_3) following the high-to-low transition of the clock.


The CARRY OUT line will be high if the output lines Q_0 - Q_3 equal nine (1001) and the CARRY IN line is high. The counter will be set to 0000 when the CLOCK line goes low.

1820-0706
5-BIT COMPARATOR



When the ENABLE line is low, input lines A_0 through A_4 are compared with B_0 through B_4 . The appropriate output $A > B$, $A = B$, or $A < B$ becomes true. The output remains unchanged until the ENABLE signal is removed or the input line signals changed.

1820-0713
4-BIT BINARY COUNTER




Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable inputs and internal gating. Clock inputs trigger the four flip-flops on the rising (positive-going) edge of the clock input.


The counter is fully programmable. The outputs may be pre-set to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. The clear function is synchronous and a low level at the clear input sets all four flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs.

Both count-enable inputs (P and T) must be high to count, and the T input is fed forward to enable the carry output. The carry output, being enabled, will produce a positive output pulse with a duration approximately equal to the positive portion of the Q_A output.

1820-0715
DUAL JK FLIP-FLOP




1820-0716
4-BIT BINARY COUNTER



When the CLOCK input goes high and the LOAD line is low, data on the parallel input lines (P_0 - P_3) is stored in the counter. When the CLOCK input goes high and both the COUNT and CARRY IN lines are high, the counter will be incremented. The new count will be present on the output lines (Q_0 - Q_3) following the high-to-low transition of the clock.


The CARRY OUT line will be high if the output lines Q_0 - Q_3 are all high and the CARRY IN line is high.

**1820-0719
4-BIT COMPARATOR**



Four sets of two bits each are compared. If a set contains equal bits, the respective $A_i = B_i$ output line becomes true. The output line remains true until the input bit pattern is changed.


**1820-0721
DUAL DIFFERENTIAL LINE RECEIVER**



The dual differential line receiver receives inputs from twisted pair lines. The differential input rejects large common mode signals while responding to small differential signals.


Response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic 1 for both inputs open.

**1820-0722
DUAL LINE DRIVER**




This integrated circuit consists of two line drivers, each driving a line (such as twisted pair) and maintaining a nominal line current of 6 ma when the two wires in the line are at opposite logic levels. Output voltage levels are < 0.8 volts (low) and > 2.0 volts (high). When the line is isolated from ground the voltage across the line is at least 2.8 volts for the high-low or low-high state, and common-mode voltage (line to ground) can range from -3 volts to $+10$ volts. A low input to pin 3 or 4 allows either channel to be inhibited. A low input to pin 10 inhibits both channels.

**1820-0720
DUAL DIFFERENTIAL LINE DRIVER**



The dual differential line driver also performs the dual four-input NAND or dual four-input AND function.

The differential outputs are balanced to drive long lengths of coax with characteristic impedances of 50 to 500 ohms.




| SIGNAL INPUTS | | INHIBIT INPUTS | | SIGNAL OUTPUTS | |
|---------------|-------|----------------|--------|----------------|--------|
| PIN 1 | PIN 2 | PIN 3 | PIN 10 | PIN 13 | PIN 12 |
| X | X | L | X | H | H |
| X | X | X | L | H | H |
| L | Z | H | H | L | H |
| X | L | H | H | L | H |
| H | H | H | H | H | L |


| SIGNAL INPUTS | | INHIBIT INPUTS | | SIGNAL OUTPUTS | |
|---------------|-------|----------------|--------|----------------|-------|
| PIN 5 | PIN 6 | PIN 4 | PIN 10 | PIN 9 | PIN 8 |
| X | X | L | X | H | H |
| X | X | X | L | H | H |
| L | X | H | H | L | H |
| X | L | H | H | L | H |
| H | H | H | H | H | L |

X = irrelevant

**1820-0723
DUAL LINE RECEIVER**




**1820-0726
8-BIT SHIFT REGISTER**




When the LOAD line is low data on the parallel input lines D_0 - D_7 is loaded into the register. A low on the CLEAR line clears the register. The contents of the register are shifted one bit position (from D_0 to D_1 , etc.) when the CLOCK INHIBIT line is low and a positive clock transition occurs. At this time the J and K inputs will be used to determine the next state of the D_0 bit position.

**1820-0724
DUAL 2-BIT DECODER**




When the ENABLE line is low the input lines 2^0 - 2^1 select one of four output lines 0-4. The select line goes low.

**1820-0733
QUAD 256-BIT SHIFT REGISTER**



Data on input lines D_0 - D_3 is loaded into the register by a high to low transition of either the CLOCK1 or CLOCK2 line. The same clock signal shifts the contents of the register one position and presents the next output bits on the Q_0 - Q_3 lines. The register is circular containing 256 4-bit words.

1820-0738
DUAL 2-TO-4 LINE DECODER/DEMULTIPLEXER



| INPUT PINS | OUTPUT PINS |
|------------|-------------|
| 3 13 2 1 | 7 6 5 4 |
| X X X H | X H H H |
| L L L H | L L H H |
| H L L L | H L H H |
| X X L L | X H L H |
| H H L L | H H L H |
| L L L L | L L L H |
| X X X L | X H H H |
| H H X L | H H H H |

| INPUT PINS | OUTPUT PINS |
|------------|-------------|
| 3 13 14 15 | 9 10 11 12 |
| X X H X | X H H H |
| L L L L | L L H H |
| H L L L | H L H H |
| X X L L | X H L H |
| H H L L | H H L H |
| L L L L | L L L H |
| X X X L | X H H H |
| H H X L | H H H H |

USED AS DUAL 1 TO 4 MULTIPLEXER OR DUAL 2 BIT DECODER

| INPUT PINS | OUTPUT PINS |
|----------------|--------------------|
| 1,15 3 13 2,14 | 9 10 11 12 7 6 5 4 |
| X X X H | X H H H |
| L L L L | L L H H |
| H L L L | H L H H |
| X X L L | X H L H |
| H H L L | H H L H |
| L L L L | L L L H |
| X X X L | X H H H |
| H H X L | H H H H |


USED AS 1 TO 8 MULTIPLEXER OR 3 BIT DECODER

This integrated circuit can be used as a dual 1-to-4 multiplexer or dual 2-bit decoder. When used as a multiplexer, data supplied to pin 1 is inverted; data supplied to pin 15 is not inverted. The data and strobe inputs to pins 1 and 2 can be interchanged with a reversal of signal sense. The inputs to pins 15 and 14 also can be interchanged, with no change in signal sense. In decoder use, the output of gate A or gate G must be in the high state to enable the decoder.

By connecting pin 1 to pin 15, and pin 2 to 14, the integrated circuit may be used as a 1-to-8 multiplexer or 3-bit decoder.


With the exception of the diagram showing physical position of pins, the diagrams above are simplified to show functional operation. An X in the tables indicates that the level is irrelevant.

1820-0742
DUAL 4-BIT LATCH




High inputs on both enable lines will cause the input data (L₀-L₃) to be stored in the register. The data is stored on the leading edge of the ENABLE signal. A low signal on the CLEAR line clears the register.

1820-0751
DECADE COUNTER




A low signal on the CLOCK1 line toggles the first bit of the counter. A low signal on the CLOCK2 line causes the remainder of the counter to be incremented (counting to 5). If the Q₀ output is used to provide the CLOCK2 input, the counter will act as a decade counter.


**1820-0755
8-BIT DRIVER**




**1820-0760
8-BIT RECEIVER**




**1820-0756
8-BIT DRIVER**



**1820-0759
8-BIT RECEIVER**




**1820-0761
HEX INVERTER**




High signals on both enable lines gate the input data. The output data is inverted for 1820-0756 and 1820-0760.

**1820-0765
4-BIT COUNTER**



A low signal on the LOAD line presets the counter with the data on the input lines D₀ through D₃. A low signal on the CLEAR line clears the counter. A low signal on the CLOCK1 line toggles the first bit of the counter. A low signal on the CLOCK2 line causes the remainder of the register to be incremented by one (counting to 7). If the Q₀ output is used to provide the CLOCK2 signal, the counter will act as a 4-bit binary counter.

**1820-0780
QUAD TRI-LEVEL LINE DRIVER**




The quad tri-level line driver can be used as either a quad single-ended line driver or as a dual differential line driver.


To operate as a quad single-ended line driver, a logic 0 is applied to the Output Enable pins to keep the outputs in the normal low impedance mode, and a logic 0 is applied to both Differential/Single-Ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.

To operate as a dual differential line driver, logic 0 is applied to the Output Enable pins, and at least one logic 1 is applied to the Differential/Single-Ended Mode Control inputs. The inputs to the A channel are connected together and the inputs to the B channel are connected together. In this mode, signals applied to the resulting inputs will pass non-inverted on the A₂ and B₂ outputs, and inverted on the A₁ and B₁ outputs.

**1820-0782
TRIPLE 3-INPUT NOR GATE**




**1820-0788
6-BIT REGISTER**




Data on the input lines is entered into the register by a positive going transition of the CLOCK line. The register is cleared by a low input on the CLEAR line.

**1820-0832
TTL-TO-MOS TRANSLATOR/CLOCK DRIVER**



Voltage references V2 and V3 determine the output signal level.


**1820-0833
8-BIT REGISTER**



When the LOAD line is low the information on the DATA IN line will be stored in the register position selected by the address lines (2⁰-2²). A low CLEAR signal together with a high LOAD signal will cause the register to be cleared.



If both LOAD and CLEAR lines are low the register will act as a multiplexer, routing information on the DATA IN line to the output selected by the address lines.

**1820-0834
BINARY TO OCTAL DECODER**



When both enable inputs are high the binary code inputs (2⁰-2²) are decoded. The equivalent octal output (0-7) will go high or low if the INVERT input is high or low respectively.


1820-0835
2-INPUT 4-BIT MULTIPLEXER



Input data (A_0 - A_3 or B_0 - B_3) is routed to the output lines (Q_0 - Q_3) according to the table given below.


| SELECT LINES | | OUTPUT |
|--------------|-------|--------------------|
| S_0 | S_1 | Q_N (1,2,3,4) |
| 0 | 0 | B_N |
| 0 | 1 | $\overline{B_N}$ |
| 1 | 0 | $\overline{A_N}$ |
| 1 | 1 | 1 |

1820-0836
DUAL 2-BIT COMPARATOR




If the input bits A_0 and A_1 compare with the input bits B_0 and B_1 , then the output line $A=B$ will go high. Similarly for C and D bits.

1820-0837
DUAL 4-INPUT NOR GATE




1820-0839
4-BIT REGISTER




Data on the input lines (D_0 - D_3) is stored at the low-to-high transition of the CLOCK line. A low signal on the CLEAR line will clear the register.

1820-0842
PARITY GENERATOR/CHECKER



Pin 8 will be high as long as the high state is present on an even number of D inputs.


**1820-0843
DUAL DATA DISTRIBUTOR**



Element A multiplexes data on the DATA line to one of four output lines Q_0 - Q_3 . The output line is selected by the select lines 2^0 and 2^1 .

Element B multiplexes the data on the input line to one of the two output lines Q_0 - Q_1 . The output line is selected by the 2^0 select line.


**1820-0845
QUAD 2-BIT MEMORY**



The memory is loaded by selecting the desired address with the W_0 and W_1 lines. Data present on the input lines D_0 and D_1 is then stored in the addressed word.


A word is read from memory by addressing the word with the A_0 and A_1 lines. The word content is then output to the Q_0 and Q_1 lines.

**1820-0844
DUAL 3-INPUT PULSE SHIFT/DELAY AND GATE**




The outputs of the gates are delayed by an amount determined by an external RC network.

**1820-0846
QUAD BUFFER**



**1820-0899
DECADE COUNTER**




Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable inputs and internal gating. Clock inputs trigger the four flip-flops on the rising (positive-going) edge of the clock input.

The counter is fully programmable. The outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock


pulse regardless of the levels of the enable inputs. The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the enable inputs.

Both count-enable inputs (P and T) must be high to count, and the T input is fed forward to enable the carry output. The carry output, being enabled, will produce a positive output pulse with a duration approximately equal to the positive portion of the Q_A output.


**1820-0900
TRIPLE 3-INPUT NOR GATE**



**1820-0902
DUAL 2-INPUT DRIVER**



**1820-0906
DUAL 4-INPUT MULTIPLEXER**




The multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the Q_A terminal etc.).


| SELECT INPUTS | | DATA INPUTS | | | | STROBE | OUTPUT |
|---------------|-------|-------------|----|----|----|--------|--------|
| 2^1 | 2^0 | A0 | A1 | A2 | A3 | A | Q_A |
| X | X | X | X | X | X | 1 | 0 |
| 0 | 0 | 0 | X | X | X | 0 | 0 |
| 0 | 0 | 1 | X | X | X | 0 | 1 |
| 0 | 1 | X | 0 | X | X | 0 | 0 |
| 0 | 1 | X | 1 | X | X | 0 | 1 |
| 1 | 0 | X | X | 0 | X | 0 | 0 |
| 1 | 0 | X | X | 1 | X | 0 | 1 |
| 1 | 1 | X | X | X | 0 | 0 | 0 |
| 1 | 1 | X | X | X | 1 | 0 | 1 |

Select inputs S_0 and S_1 are common to both sections.
X = irrelevant


1820-0907
TRIPLE 3-INPUT POSITIVE-NAND GATE



1820-0921
HEX INVERTER




1820-0990
QUAD NAND LINE RECEIVER



Each receiver section has an external response control input that permits the connection of an external resistor to control the threshold voltage level.

1820-0998
DUAL 4-TO-1 MULTIPLEXER




Each part of the 1820-0998 multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the Q_A terminal etc.).

| SELECT INPUTS | | DATA INPUTS | | | | STROBE | OUTPUT |
|---------------|-------|-------------|----|----|----|--------|--------|
| 2^1 | 2^0 | A0 | A1 | A2 | A3 | A | Q_A |
| X | X | X | X | X | X | 1 | 0 |
| 0 | 0 | 0 | X | X | X | 0 | 0 |
| 0 | 0 | 1 | X | X | X | 0 | 1 |
| 0 | 1 | X | 0 | X | X | 0 | 0 |
| 0 | 1 | X | 1 | X | X | 0 | 1 |
| 1 | 0 | X | X | 0 | X | 0 | 0 |
| 1 | 0 | X | X | 1 | X | 0 | 1 |
| 1 | 1 | X | X | X | 0 | 0 | 0 |
| 1 | 1 | X | X | X | 1 | 0 | 1 |

Select inputs S_0 and S_1 are common to both sections.
 X = irrelevant

**1820-0999
FUNCTION GENERATOR**



The MODE line determines whether an arithmetic or logic operation will be performed (A "1" for logic function and a "0" for arithmetic function). The S lines select the function to be performed according to the table given above. If the function code LHHL is used and the A inputs are the same as the B inputs the A = B output line will be true.

The CP (Carry Propagate) and CG (Carry Generate) lines are used for the fast addition operations using a "look ahead" carry function. The CP line will go false when the following conditions are met:

$$CP = F_0 \cdot F_1 \cdot F_2 \cdot F_3$$


If the CARRY IN line is false and the CP condition is met, then the CARRY OUT line will also go false.

The CG line will go false if the pack addition results in a true CARRY OUT independent of the CARRY IN. The CG signal is defined as follows:

$$CG = A_3 \cdot B_3 + (A_2 \cdot B_2) \cdot (A_3 + B_3) + (A_1 \cdot B_1) \cdot (A_2 + B_2) \cdot (A_3 + B_3) + (A_0 \cdot B_0) \cdot (A_1 + B_1) \cdot (A_2 + B_2) \cdot (A_3 + B_3)$$

| FUNCTION SELECT | | | | OUTPUT FUNCTION | |
|-----------------|----|----|----|---------------------------------------|---|
| S3 | S2 | S1 | S0 | LOGIC FUNCTIONS | ARITHMETIC OPERATIONS |
| L | L | L | L | $F = \overline{A}$ | $F = A$ |
| L | L | L | H | $F = A + \overline{B}$ | $F = A + B$ |
| L | L | H | L | $F = \overline{A} \cdot B$ | $F = A + B$ |
| L | L | H | H | $F = \text{Logical 0}$ | $F = \text{minus 1 (2's complement)}$ |
| L | H | L | L | $F = \overline{A} \cdot \overline{B}$ | $F = A \text{ plus } \overline{A} \cdot \overline{B}$ |
| L | H | L | H | $F = \overline{B}$ | $F = [A+B] \text{ plus } \overline{A} \cdot \overline{B}$ |
| L | H | H | L | $F = A \oplus B$ | $F = A \text{ minus } B \text{ minus } 1$ |
| L | H | H | H | $F = \overline{A} \cdot B$ | $F = \overline{A} \cdot B \text{ minus } 1$ |
| H | L | L | L | $F = \overline{A+B}$ | $F = A \text{ plus } AB$ |
| H | L | L | H | $F = A \oplus B$ | $F = A \text{ plus } B$ |
| H | L | H | L | $F = B$ | $F = [A+\overline{B}] \text{ plus } AB$ |
| H | L | H | H | $F = AB$ | $F = AB \text{ minus } 1$ |
| H | H | L | L | $F = \text{Logical 1}$ | $F = A \text{ plus } A \cdot 1$ |
| H | H | L | H | $F = A + \overline{B}$ | $F = [A+B] \text{ plus } A$ |
| H | H | H | L | $F = A+B$ | $F = [A+\overline{B}] \text{ plus } A$ |
| H | H | H | H | $F = A$ | $F = A \text{ minus } 1$ |

**1820-1015
QUADRUPLE 2-LINE-TO-1-LINE DATA
SELECTORS/MULTIPLEXERS**




positive logic:
Low level at S selects A inputs
High level at S selects B inputs



| STROBE | INPUTS | | OUTPUT Y |
|--------|--------|-----|----------|
| | SELECT | A B | |
| H | X | X X | L |
| L | L | L X | L |
| L | L | H X | H |
| L | H | X L | L |
| L | H | X H | H |

H = high level, L = low level, X = irrelevant

**1820-1016
DUAL 2-INPUT OR GATE**



1820-1027
4-BIT SHIFT REGISTER




The 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation:

- Parallel load
- Serial shift

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. Serial data flow is inhibited during loading.

Shifting is accomplished when the shift/load control input is high. Serial data is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

1820-1027
4 BIT SHIFT REGISTER (CONTINUED)





FUNCTION TABLE

| CLEAR | | SHIFT/LOAD | | INPUTS | | | | OUTPUTS | | | | | | |
|-------|---|------------|---|--------|--------|---|----------|---------|----|-----|-----|-----|-----|-----|
| | | | | CLOCK | SERIAL | | PARALLEL | | QA | QB | QC | QD | QD | |
| | | | J | | K | A | B | C | D | | | | | |
| L | X | X | X | X | X | X | X | X | X | L | L | L | L | H |
| H | L | ↑ | X | X | a | b | c | d | | a | b | c | d | d |
| H | H | L | X | X | X | X | X | X | | QA0 | QB0 | QC0 | QD0 | QD0 |
| H | H | ↑ | L | H | X | X | X | X | | QA0 | QA0 | QBn | QCn | QCn |
| H | H | ↑ | L | L | X | X | X | X | | L | QAn | QBn | QCn | QCn |
| H | H | ↑ | H | H | X | X | X | X | | H | QAn | QBn | QCn | QCn |
| H | H | ↑ | H | L | X | X | X | X | | QAn | QAn | QBn | QCn | QCn |

- H = High level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- ↑ = transition from low to high level
- a, b, c, d = the level of steady-state input at A, B, C, or D, respectively
- QA0, QB0, QC0, QD0 = the level of QA, QB, QC or QD, respectively, before the indicated steady-state input conditions were established
- QAn, QBn, QCn = the level of QA, QB, or QC, respectively, before the most-recent transition of the clock

1820-1042
PARALLEL-LOAD 8-BIT SHIFT REGISTER
WITH COMPLEMENTARY OUTPUT




| SHIFT/LOAD | CLOCK INHIBIT | CLOCK | SERIAL | INPUTS | | | | INTERNAL OUTPUTS | | OUTPUT Q _H |
|------------|---------------|-------|--------|----------------|---|-----------------|-----------------|------------------|----------------|-----------------------|
| | | | | PARALLEL A...H | | | | Q _A | Q _B | |
| L | X | X | X | a | h | a | b | | h | |
| H | L | L | X | X | | Q _{AO} | Q _{BO} | Q _{HO} | | |
| H | L | ↑ | H | X | | H | Q _{AN} | Q _{GN} | | |
| H | L | ↑ | L | X | | L | Q _{AN} | Q _{GN} | | |
| H | H | ↑ | X | X | | Q _{AO} | Q _{BO} | Q _{HO} | | |

The 8-bit serial shift registers which shift the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs which are enabled by a low level at the shift-load input. The register has gated clock inputs and complementary outputs from the eighth bit.



Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift-load input independently of the levels of the clock, clock inhibit, or serial inputs.

- H = high level (steady state), L = low level (steady state)
- X = irrelevant (any input, including transitions)
- ↑ = transition from low to high level
- a . . . h = the level of steady-state input at inputs A thru H, respectively.
- Q_{AO}, Q_{BO}, Q_{HO} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- Q_{AN}, Q_{GN} = the level of Q_A or Q_G, respectively, before the most-recent ↑ transition of the clock.

1820-1053
HEX SCHMITT-TRIGGER INVERTERS
(PULSE SHAPING)



1820-1064
8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER




| CLEAR | CLOCK | INPUTS | | OUTPUTS | | |
|-------|-------|--------|---|-----------------|-----------------|-----------------|
| | | A | B | Q _A | Q _B | Q _H |
| L | X | X | X | L | L | L |
| H | L | X | X | Q _{AO} | Q _{BO} | Q _{HO} |
| H | ↑ | H | H | H | Q _{AN} | Q _{GN} |
| H | ↑ | L | X | L | Q _{AN} | Q _{GN} |
| H | * | X | L | L | Q _{AN} | Q _{GN} |

The 8-bit shift register has gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data. A low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input.

- H = high level (steady state), L = low level (steady state)
- X = irrelevant (any input, including transitions)
- ↑ = transition from low to high level
- Q_{AO}, Q_{BO}, Q_{HO} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- Q_{AN}, Q_{GN} = the level of Q_A or Q_G before the most-recent ↑ transition of the clock; indicates a one-bit shift.

**1820-1072
DECODER/MULTIPLEXER**




The decoder/demultiplexer consists of two individual two-line to four-line decoders in a single package.

| INPUTS | | OUTPUTS | | | |
|--------|--------|---------|----|----|----|
| ENABLE | SELECT | Y0 | Y1 | Y2 | Y3 |
| G | B A | | | | |
| H | X X | H | H | H | H |
| L | L L | L | H | H | H |
| L | L H | H | L | H | H |
| L | H L | H | H | L | H |
| L | H H | H | H | H | L |


H = high level, L = low level, X = irrelevant

**1820-1073
4-BIT QUAD EXCLUSIVE-NOR**



+5V = (14), GND = (7), () = Denotes Pin Numbers


**1820-1076
HEX D-TYPE FLIP-FLOPS WITH CLEAR**



FUNCTION TABLE
(EACH FLIP FLOP)

| INPUTS | | OUTPUTS | |
|--------|-------|---------|----------------|
| CLEAR | CLOCK | D | Q |
| L | X | X | L |
| H | - | H | H |
| H | - | L | L |
| H | L | X | Q ₀ |

1820-1077
QUADRUPLE 2-LINE-TO-1-LINE DATA
SELECTORS/MULTIPLEXERS




| STROBE | INPUTS | | OUTPUT Y |
|--------|--------|-----|----------|
| | SELECT | A B | |
| H | X | X X | H |
| L | L | L X | H |
| L | L | H X | L |
| L | H | X L | H |
| L | H | X H | L |

H = High Level, L = Low Level, X = Irrelevant

positive logic:

Low level at S selects A inputs
 High level at S selects B inputs

1820-1081
TRI-LEVEL QUAD BUS TRANSCEIVER




The Tri-Level Quad Bus Receiver consists of four pairs of tri-level logic elements configured as Quad Bus Drivers/Receivers along with separate buffered receiver enable and driver enable lines.

A logic "1" on the Data Enable (D/E) input allows input data to be transferred to the outputs of the Drivers while a logic "0" will force the outputs to a high impedance state.

The Receiver gates are enabled by a logic "0" on the Receiver Enable (R/E) pin. A logic "1" forces the Receiver outputs to a high impedance state and disables the inputs.

1820-1100
QUAD 2-INPUT MULTIPLEXER




When the word-select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.

FUNCTION TABLE


| INPUTS | | OUTPUTS | | | |
|-------------|-------|-----------------|-----------------|-----------------|-----------------|
| WORD SELECT | CLOCK | Q _A | Q _B | Q _C | Q _D |
| L | ↓ | a1 | b1 | c1 | d1 |
| H | ↓ | a2 | b2 | c2 | d2 |
| X | H | Q _{A0} | Q _{B0} | Q _{C0} | Q _{D0} |

H = high level (steady state)
L = low level (steady state)
X = irrelevant (any input, including transitions)
↓ = transition from high to low level
a1, a2, etc. = the level of steady-state input at A1, A2, etc.
Q_{A0}, Q_{B0}, etc. = the level of Q_A, Q_B, etc. entered on the most-recent ↓ transition of the clock input.

1820-1107
8-BIT SHIFT REGISTER



The parallel or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the register for serial shifting with each clock pulse. When low, the parallel data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high level edge of the clock pulse. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. A direct clear input overrides all other inputs, including the clock, and sets the register to zero.



FUNCTION TABLE



| INPUTS | | | | | PARALLEL A...H | INTERNAL OUTPUTS | | OUTPUT Q _H |
|--------|----------------|------------------|-------|--------|-------------------|---------------------|-----------------|--------------------------|
| CLEAR | SHIFT/ LOAD | CLOCK INHIBIT | CLOCK | SERIAL | | Q _A | Q _B | |
| L | X | X | X | X | X | L | L | L |
| H | X | L | L | X | X | Q _{A0} | Q _{B0} | Q _{H0} |
| H | L | L | ↑ | X | a...h | a | b | h |
| H | H | L | ↑ | H | X | H | Q _{An} | Q _{Gn} |
| H | H | L | ↑ | L | X | L | Q _{An} | Q _{Gn} |
| H | X | H | ↑ | X | X | Q _{A0} | Q _{B0} | Q _{H0} |

H = high level (steady-state)
L = low level (steady-state)
X = Irrelevant (any input, including transitions)
↑ = transition from low to high level
a...h = the level of steady-state input at inputs A through H, respectively.

Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.

Q_{An}, Q_{Gn} = the level of Q_A or Q_G, respectively, before the most-recent ↑ transition of the clock.

1820-1113
TRI-LEVEL 8-BIT LATCH




TRUTH TABLE

| CLEAR | ENABLE | READ | WRITE | I/O STATE |
|-------|--------|------|-------|------------|
| 1 | 0 | 0 | x | Output = 0 |
| x | x | 1 | 1 | Hi-Z |
| 0 | 0 | x | 0 | Write |
| 0 | 0 | 0 | 1 | Read |

Inputs and outputs are accessed on the same leads of the tri-level 8-bit latch. When in the high impedance state, the outputs and inputs are disabled and no information can be entered. When the outputs are active, the gating associated with each latch prevents information from being entered. Outputs are disabled while information is entered.


1820-1116
DUAL J-K POSITIVE EDGE TRIGGERED FLIP-FLOP




FUNCTION TABLE

| INPUTS | | | | | OUTPUTS | |
|--------|-------|-------|---|---|----------------|----------------|
| PRESET | CLEAR | CLOCK | J | K | Q | \bar{Q} |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H* | H* |
| H | H | ↑ | L | L | L | H |
| H | H | ↑ | H | L | TOGGLE | |
| H | H | ↑ | L | H | Q ₀ | Q ₀ |
| H | H | ↑ | H | H | H | L |
| H | H | L | X | X | Q ₀ | Q ₀ |

1820-1130
13-INPUT POSITIVE-NAND GATE




1820-1131
6-BIT COMPARATOR



The comparator determines equality or non-equality between two 6-bit words. A strobe over-ride, when a logic 1, will force the output to a logical 1.

| CONDITION | $\overline{\text{STROBE}}$ S | Z |
|--------------|---------------------------------|---|
| A = B, A ≠ B | 1 | 1 |
| A = B | 0 | 0 |
| A ≠ B | 0 | 0 |

1820-1140
9-BIT PARITY GENERATOR AND CHECKER



LOGIC EQUATIONS:

$$\text{ODD OUTPUT} = P_1 \cdot P_2 \cdot P_3 \cdot P_4 \cdot P_5 \cdot P_6 \cdot P_7 \cdot P_8 \cdot P_9$$


$$\text{EVEN OUTPUT} = \overline{P_1 \cdot P_2 \cdot P_3 \cdot P_4 \cdot P_5 \cdot P_6 \cdot P_7 \cdot P_8 \cdot P_9}$$

The 9-Input Parity Generator/Parity Checker is used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs. (A logic 1 on the INHIBIT input forces both outputs to a logic 0.)



When used as a Parity Generator, the generator supplies a parity bit which is transmitted together with the data word.

At the receiving end, the device acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

1820-1158
2 WIDE 2-INPUT AND 3-INPUT
AND-OR-INVERT GATES




1820-1191
QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR




| INPUTS | | | OUTPUTS | |
|--------|-------|---|---------|-------------|
| CLEAR | CLOCK | D | Q | \bar{Q} † |
| L | X | X | L | H |
| H | ↑ | H | H | L |
| H | ↑ | L | L | H |
| H | L | X | Q_0 | \bar{Q}_0 |

H = high logic level (steady state)
 L = low logic level (steady state)
 X = irrelevant
 † = transition from low to high level
 Q_0 = The level of Q before the indicated steady-state input conditions were established

1820-1199
HEX INVERTER




1820-1212
DUAL J-K NEGATIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH PRESET AND CLEAR



| INPUTS | | | | | OUTPUTS | |
|--------|-------|-------|---|---|---------|-------------|
| PRESET | CLEAR | CLOCK | J | K | Q | \bar{Q} |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H* | H* |
| H | H | ↓ | L | L | Q_0 | \bar{Q}_0 |
| H | H | ↓ | H | L | H | L |
| H | H | ↓ | L | H | L | H |
| H | H | ↓ | H | H | TOGGLE | TOGGLE |
| H | H | H | X | X | Q_0 | \bar{Q}_0 |

H = high level (steady state), L = low level (steady state),
 X = irrelevant, ↓ = transition from high to low level
 Q_0 = the level of Q before the indicated input conditions were established.
 TOGGLE: Each output changes to the complement of its previous level on each active transition of the clock.
 * This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.



1820-1216
DECODER/DEMULTIPLEXER



| INPUTS | | | OUTPUTS | | | | | | | | | |
|--------|-----|--------|---------|---|----|----|----|----|----|----|----|----|
| ENABLE | | SELECT | | | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| G1 | G2* | C | B | A | | | | | | | | |
| X | H | X | X | X | H | H | H | H | H | H | H | H |
| L | X | X | X | X | H | H | H | H | H | H | H | H |
| H | L | L | L | L | L | H | H | H | H | H | H | H |
| H | L | L | L | H | H | L | H | H | H | H | H | H |
| H | L | L | H | L | H | H | H | L | H | H | H | H |
| H | L | L | H | H | H | H | H | L | H | H | H | H |
| H | L | H | L | L | H | H | H | H | L | H | H | H |
| H | L | H | H | L | H | H | H | H | H | L | H | H |
| H | L | H | H | H | H | H | H | H | H | H | L | L |


*G2 = G2A + G2B
H = high level, L = low level, X = irrelevant

1820-1217
8-INPUT MULTIPLEXER WITH
COMPLEMENTARY OUTPUTS



| INPUTS | | | | OUTPUTS | |
|--------|---|---|--------|---------|-----------------|
| SELECT | | | STROBE | Y | W |
| C | B | A | S | | |
| X | X | X | H | L | H |
| L | L | L | L | D0 | $\overline{D0}$ |
| L | L | H | L | D1 | $\overline{D1}$ |
| L | H | L | L | D2 | $\overline{D2}$ |
| L | H | H | L | D3 | $\overline{D3}$ |
| H | L | L | L | D4 | $\overline{D4}$ |
| H | L | H | L | D5 | $\overline{D5}$ |
| H | H | L | L | D6 | $\overline{D6}$ |
| H | H | H | L | D7 | $\overline{D7}$ |


**1820-1240
DECODER/DEMULTIPLEXER**




| INPUTS | | | OUTPUTS | | | | | | | |
|--------|-----|--------|---------|----|----|----|----|----|----|----|
| ENABLE | | SELECT | | | | | | | | |
| G1 | G2* | C B A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| X | H | X X X | H | H | H | H | H | H | H | H |
| L | X | X X X | H | H | H | H | H | H | H | H |
| H | L | L L L | L | H | H | H | H | H | H | H |
| H | L | L L H | H | L | H | H | H | H | H | H |
| H | L | L H L | H | H | L | H | H | H | H | H |
| H | L | L H H | H | H | H | L | H | H | H | H |
| H | L | H L L | H | H | H | H | L | H | H | H |
| H | L | H L H | H | H | H | H | H | L | H | H |
| H | L | H H L | H | H | H | H | H | H | L | H |
| H | L | H H H | H | H | H | H | H | H | L | L |

*G2 = G2A + G2B
H = high level, L = low level, X = irrelevant

**1820-1250
QUAD 2-INPUT EXCLUSIVE OR GATE**



**1820-1260
DUAL MULTIVIBRATOR**



Each multivibrator features a negative transition triggered input and a positive transition triggered input. Either input can be used as an inhibit input.

Output pulse width is determined by external component values. Approx. pulse width = 0.7 X RC.


**FUNCTION TABLE
(EACH MONOSTABLE)**

| INPUTS | | | OUTPUTS | |
|--------|---|---|---------|---------|
| CLEAR | A | B | Q | Q-bar |
| L | X | X | L | H |
| X | H | X | L | H |
| X | X | L | L | H |
| H | L | ↑ | [Pulse] | [Pulse] |
| H | ↓ | H | [Pulse] | [Pulse] |

Also see description and switching characteristics

H = high level (steady state)
L = low level (steady state)
↑ = transition from low to high level
↓ = transition from high to low level
[Pulse] = one high level pulse
[Pulse] = one low level pulse
X = irrelevant


**1820-1261
4-BIT BINARY FULL ADDER**




| INPUT | | | | OUTPUT | | | | | | | |
|-------|----|----|----|-------------|----|----|----|-------------|----|--|--|
| | | | | WHEN C0 = L | | | | WHEN C0 = H | | | |
| A1 | B1 | A2 | B2 | Σ1 | Σ2 | C2 | Σ1 | Σ2 | C2 | | |
| A3 | B3 | A4 | B4 | Σ3 | Σ4 | C4 | Σ3 | Σ4 | C4 | | |
| L | L | L | L | L | L | L | H | L | L | | |
| H | L | L | L | H | L | L | L | H | L | | |
| L | H | L | L | H | L | L | L | H | L | | |
| H | H | L | L | L | H | L | H | H | L | | |
| L | L | H | L | L | H | L | L | L | H | | |
| L | H | H | L | H | H | L | L | L | H | | |
| H | H | H | L | L | L | H | H | L | H | | |
| L | L | L | H | L | H | L | H | H | L | | |
| H | L | L | H | H | H | L | L | L | H | | |
| L | H | L | H | H | H | L | L | L | H | | |
| H | H | L | H | L | L | H | H | L | H | | |
| L | L | H | H | L | L | H | H | L | H | | |
| H | L | H | H | H | L | H | L | H | H | | |
| L | H | H | H | H | L | H | L | H | H | | |
| H | H | H | H | L | H | H | H | H | H | | |

H = high level, L = low level
NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.



**1820-1275
DUAL 5-INPUT POSITIVE-NOR GATES**





**1820-1288
DUAL CLOCK DRIVER**



**1820-1293
10-BIT COMPARATOR**



**1820-1302
DATA SELECTORS/MULTIPLEXERS
WITH 3-STATE OUTPUTS**




| INPUTS | | | OUTPUTS | | |
|--------|---|---|---------|----|----|
| SELECT | | | STROBE | Y | W |
| C | B | A | S | | |
| X | X | X | H | Z | Z |
| L | L | L | L | D0 | D0 |
| L | L | H | L | D1 | D1 |
| L | H | L | L | D2 | D2 |
| L | H | H | L | D3 | D3 |
| H | L | L | L | D4 | D4 |
| H | L | H | L | D5 | D5 |
| H | H | L | L | D6 | D6 |
| H | H | H | L | D7 | D7 |

The data selector/multiplexer contains full binary decoding to select one-of-eight data sources and feature a strobe-controlled three-state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time.

1820-1304
4-BIT BIDIRECTIONAL UNIVERSAL
SHIFT REGISTER



The register has four distinct modes of operation.

Parallel (broadside) load

- Shift right (in the direction Q_A toward Q_D)
- Shift left (in the direction Q_D toward Q_A)
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.


| CLEAR | MODE | | CLOCK | INPUTS | | | | OUTPUTS | | | | | | |
|-------|------|----|-------|--------|-------|----------|---|---------|-------|----------|----------|----------|----------|----------|
| | S1 | S0 | | SERIAL | | PARALLEL | | Q_A | Q_B | Q_C | Q_D | | | |
| | | | | LEFT | RIGHT | A | B | | | | | C | D | |
| L | X | X | X | X | X | X | X | X | X | X | L | L | L | L |
| H | X | X | L | X | X | X | X | X | X | X | Q_{A0} | Q_{B0} | Q_{C0} | Q_{D0} |
| H | H | H | ↑ | X | X | a | b | c | d | a | b | c | d | |
| H | L | H | ↑ | X | H | X | X | X | X | H | Q_{An} | Q_{Bn} | Q_{Cn} | |
| H | L | H | ↑ | X | L | X | X | X | X | L | Q_{An} | Q_{Bn} | Q_{Cn} | |
| H | H | L | ↑ | H | X | X | X | X | X | Q_{Bn} | Q_{Cn} | Q_{Dn} | H | |
| H | H | L | ↑ | L | X | X | X | X | X | Q_{Bn} | Q_{Cn} | Q_{Dn} | L | |
| H | L | L | X | X | X | X | X | X | X | Q_{A0} | Q_{B0} | Q_{C0} | Q_{D0} | |

- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- ↑ = transition from low to high level
- a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

$Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$ = the level of $Q_A, Q_B, Q_C,$ or $Q_D,$ respectively, before the indicated steady-state input conditions were established.



$Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$ = the level of $Q_A, Q_B, Q_C, Q_D,$ respectively, before the most recent ↑ transition of the clock.

1820-1305
LOOK-AHEAD CARRY GENERATOR





| DESIGNATION | PIN NOS. | FUNCTION |
|-----------------------------|----------|--------------------------------------|
| G0,G1,G2,G3 | 3,1,14,5 | ACTIVE LOW CARRY GENERATE INPUTS |
| P0,P1,P2,P3 | 4,2,15,6 | ACTIVE LOW CARRY PROPAGATE INPUTS |
| C_n | 13 | CARRY INPUT |
| $C_{n+x}, C_{n+y}, C_{n+z}$ | 12,11,9 | CARRY OUTPUTS |
| G | 10 | ACTIVE LOW CARRY GENERATE OUTPUT |
| P | 7 | ACTIVE LOW CARRY PROPAGATE OUTPUT |
| +5V | 16 | SUPPLY VOLTAGE |
| GND | 8 | GROUND |

1820-1319
8-INPUT MULTIPLEXER WITH
COMPLEMENTARY OUTPUTS




| INPUTS | | | | OUTPUTS | |
|--------|---|---|-------------|---------|-----------------|
| SELECT | | | STROBE S | Y | W |
| C | B | A | | | |
| X | X | X | H | L | H |
| L | L | L | L | D0 | $\overline{D0}$ |
| L | L | H | L | D1 | $\overline{D1}$ |
| L | H | L | L | D2 | $\overline{D2}$ |
| L | H | H | L | D3 | $\overline{D3}$ |
| H | L | L | L | D4 | $\overline{D4}$ |
| H | L | H | L | D5 | $\overline{D5}$ |
| H | H | L | L | D6 | $\overline{D6}$ |
| H | H | H | L | D7 | $\overline{D7}$ |

1820-1321
4-BIT MAGNITUDE COMPARATOR




| COMPARING UNITS | | | | CASCADING INPUTS | | | OUTPUTS | | |
|-----------------|---------|---------|---------|------------------|-------|-------|---------|-------|-------|
| A3, B3 | A2, B2 | A1, B1 | A0, B0 | A > B | A < B | A = B | A > B | A < B | A = B |
| A3 > B3 | X | X | X | X | X | X | H | L | L |
| A3 < B3 | X | X | X | X | X | X | L | H | L |
| A3 = B3 | A2 > B2 | X | X | X | X | X | H | L | L |
| A3 = B3 | A2 < B2 | X | X | X | X | X | L | H | L |
| A3 = B2 | A2 = B2 | A1 > B1 | X | X | X | X | H | L | L |
| A3 = B3 | A2 = B2 | A1 < B1 | X | X | X | X | L | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 > B0 | X | X | X | H | L | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 < B0 | X | X | X | L | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | L | L | L | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | H | L | L | L | H |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | L | H | L | L | H |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | X | X | H | L | L | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | H | L | L | L | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | L | L | H | H | L |

1820-1322
QUADRUPLE 2-INPUT
POSITIVE-NOR GATES




positive logic
 $Y = A + B$


1820-1323
8-INPUT POSITIVE-NAND GATE



1820-1367
QUAD 2-INPUT AND GATE




1820-1395
6-BIT LATCH




This integrated circuit contains six high speed latches organized as an independent 4 bit and 2 bit latches. The latches act as high speed inverters when the "write" input is "low".

1820-1464
DUAL 4-BIT BINARY COUNTER




COUNT SEQUENCE
(EACH COUNTER)

| COUNT | OUTPUT | | | |
|-------|----------------|----------------|----------------|----------------|
| | Q _D | Q _C | Q _B | Q _A |
| 0 | L | L | L | L |
| 1 | L | L | L | H |
| 2 | L | L | H | L |
| 3 | L | L | H | H |
| 4 | L | H | L | L |
| 5 | L | H | L | H |
| 6 | L | H | H | L |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | L | H |
| 10 | H | L | H | L |
| 11 | H | L | H | H |
| 12 | H | H | L | L |
| 13 | H | H | L | H |
| 14 | H | H | H | L |
| 15 | H | H | H | H |




1820-1633
TRI-LEVEL
OCTAL LINE DRIVERS/
LINE RECEIVERS




logic: 1Y = 1A when 1G is low
2Y = 2A when 2G is low
When 1G is high 1Y outputs are at a high impedance
When 2G is high 2Y outputs are at a high impedance

1820-1624
TRI-LEVEL
OCTAL LINE DRIVERS/
LINE RECEIVERS



logic: 1Y = 1A when 1G is low
2Y = 2A when 2G is high
When 1G is high 1Y outputs are at a high impedance
When 2G is low 2Y outputs are at a high impedance

1820-1638
9-BIT ODD/EVEN PARITY
GENERATOR/CHECKER



TRUTH TABLE

| NUMBER OF INPUTS A THRU I THAT ARE HIGH | OUTPUTS | |
|---|---------|-------|
| | Σ EVEN | Σ ODD |
| 0, 2, 4, 6, 8 | H | L |
| 1, 3, 5, 7, 9 | L | H |


H = high level, L = low level

1820-1639
QUAD EXCLUSIVE OR/NOR GATE

TRUTH TABLE



| INPUTS | | | OUTPUT Y |
|--------|---|---|----------|
| A | B | C | Y |
| L | L | L | L |
| L | H | L | H |
| H | L | L | H |
| H | H | L | L |
| L | L | H | H |
| L | H | H | L |
| H | L | H | L |
| H | H | H | H |

H = high level, L = low level
positive logic. $Y = (A \oplus B) \oplus C = ABC + \bar{A}BC + A\bar{B}C + ABC$





When C input is low, operates as a Exclusive OR gate.
When C input is high, operates as a Exclusive NOR gate.

1826-0049
VOLTAGE REGULATOR



This integrated circuit provides a regulated voltage and a low-current reference voltage. Provisions are included for voltage shut-down in the event of excessive current in an external circuit. The integrated circuit can be used with external components in a variety of configurations. For specific information, refer to the applicable technical manual.


1820-1758
QUAD TTL TO MOS DRIVER




PIN NAMES

| $\bar{I}_1 - \bar{I}_4$ | SELECT INPUTS | $O_1 - O_4$ | DRIVER OUTPUTS |
|-------------------------|-----------------------|-------------|-------------------|
| $\bar{E}_1 - \bar{E}_4$ | ENABLE INPUTS | V_{CC} | +5V POWER SUPPLY |
| \bar{R} | REFRESH SELECT INPUTS | V_{DD} | +12V POWER SUPPLY |
| \bar{C} | CLOCK CONTROL INPUT | | |

1826-0065
VOLTAGE COMPARATOR




**1826-0069
OPERATIONAL AMPLIFIER**




This integrated circuit is an operational amplifier. External components permit its use in a variety of functions, such as a long interval integrator, timer, sample-and-hold circuit square wave generator, or pulse-width modulator. For specific information, refer to the applicable technical manual.

**1826-0070
OPERATIONAL AMPLIFIER**




This integrated circuit is an operational amplifier. External components permit its use in a variety of functions. For specific information, refer to the applicable technical manual.

**1826-0100
DUAL OPERATIONAL AMPLIFIER**




This integrated circuit consists of two separate operational amplifiers. External components permit their use in a variety of separate and combined functions. For specific information, refer to the applicable technical manual.

**1826-0106
VOLTAGE REGULATOR**




The voltage regulator provides a positive 15 volt output with current limiting, thermal shutdown, and safe area compensation internally incorporated in the device. Refer to the applicable equipment manual for specific use of the device.

**1826-0138
QUAD VOLTAGE COMPARATOR**




Refer to the applicable equipment manual for specific use of the device.

**1826-0161
QUAD OPERATIONAL AMPLIFIER**




This Integrated circuit consists of four independent, high gain, internally frequency compensated operational amplifiers. They operate from a single power supply over a wide range of voltages. Input common mode voltage range includes ground. Differential input voltage range is equal to the power supply voltage, 3 to 30 volts.

**1826-0175
DUAL VOLTAGE COMPARATOR**



**1826-0180
TIMER**



The timer is a highly stable controller capable of producing accurate time delays or oscillation by the selected values of external components.

DIAGRAMS

SECTION

III

3-1. INTRODUCTION

This section contains Engineering Diagrams for the printed circuit assemblies (PCA's) used in the HP 3000 series 33 system.

Each Diagram set contains a schematic diagram and part location diagram for each assembly. The Diagram sets are arranged numerically by the major assembly part number, as indicated in table 3-1.

3-2. PART LOCATION DIAGRAMS

Each diagram set contains a part location diagram. The part location diagram is provided as an aid in physically locating integrated circuits on the PCA.

3-3. SCHEMATIC DIAGRAMS

The Schematic diagram contents are exact duplicated of the engineering masters with no alterations to the information contained on each diagram.


TABLE 3-1. DIAGRAM INDEX

| PART NUMBER | TITLE | PAGE | PART NUMBER | TITLE | PAGE |
|----------------|--------------------------------------|------|----------------|-----------------------------|------|
| 30016-60001 | POWER CONTROL MODULE (60Hz) | 3-4 | 30070-60013 | MAINTENANCE INTERFACE | 3-40 |
| 30016-00001-2 | PCM Front Panel | 3-4 | 30070-60013-1 | MI Assy. | 3-40 |
| 30016-60001-1 | PCM Wiring | 3-5 | 30070-60013-51 | MI PCA | 3-41 |
| 30016-60001-51 | PCM Schematic | 3-6 | 30070-60013-52 | MI PCA | 3-42 |
| 30016-90001-1 | PCM Assembly | 3-7 | 30070-60013-53 | MI PCA | 3-43 |
| 30016-90001-2 | PCM Assembly | 3-8 | 30070-60013-54 | MI PCA | 3-44 |
| 30017-60001 | POWER CONTROL MODULE (50HZ) | 3-9 | 30070-60067 | REMOTE MAINTENANCE SWITCH | 3-45 |
| 30017-00001-2 | PCM Front Panel | 3-9 | 30070-60066-1 | Remote Assy. | 3-45 |
| 30017-60001-1 | PCM Wiring | 3-10 | 30070-60066-51 | Remote PCA | 3-46 |
| 30017-60001-51 | PCM Schematic | 3-11 | 30070-60067-1 | Switch Assy. | 3-47 |
| 30070-60007 | POWER SUPPLY UNIT | 3-12 | 31000-60053 | BUS INTERFACE CONTROLLER | 3-48 |
| 30070-60007-51 | P/S Schematic | 3-12 | 31000-60053-11 | BIC Assy. | 3-48 |
| 30070-60007-2 | P/S Wiring (Old version) | 3-13 | 31000-60053-16 | BIC Schematic | 3-49 |
| 30070-60007-3 | P/S Assy. (Old version) | 3-14 | 31000-60053-16 | BIC Schematic | 3-50 |
| 30070-60007-4 | P/S Distribution Assy. (Old version) | 3-15 | | | |
| 30070-60007-5 | P/S Front Panel Wiring (Old version) | 3-16 | | | |
| 30070-60016-51 | Power Distribution PCA | 3-17 | 31202-60001 | MEMORY CONTROLLER | 3-51 |
| 30070-60078-1 | P/S Assy. (New version) | 3-18 | 31202-60001-1 | Memory Controller Assy. | 3-51 |
| 30070-60078-2 | P/S Wiring (New version) | 3-19 | 31202-60001-6 | Memory Controller Schematic | 3-52 |
| 30070-60079-1 | NJD P/S Assy. (New version) | 3-20 | 31202-60001-6 | Memory Controller Schematic | 3-53 |
| 30070-60079-2 | NJD P/S Wiring (New version) | 3-21 | 31202-60001-6 | Memory Controller Schematic | 3-54 |
| 30070-60080-1 | Memory P/S Assy. (New version) | 3-22 | | | |
| 30070-60080-2 | Memory P/S Wiring (New version) | 3-23 | | | |
| 30070-60071-1 | Relay Wiring (Old version) | 3-24 | 31204-60001 | MEMORY ARRAY | 3-55 |
| 30070-60089-1 | Relay Wiring (New version) | 3-25 | 31204-60001-1 | Memory Array Assy. | 3-55 |
| 31000-60028-1 | Memory Regulator Assy. | 3-26 | 31204-60001-6 | Memory Array Schematic | 3-56 |
| 31000-60028-6 | Memory Regulator PCA | 3-27 | | | |
| 31000-60056-1 | Power Control Assy. | 3-28 | | | |
| 31000-60056-6 | Power Control PCA | 3-29 | 31262-60001 | GENERAL I/O CHANNEL | 3-57 |
| 31000-60067-1 | Memory Pre-regulator Assy. | 3-30 | 31262-60001-1 | GIC Assy. | 3-57 |
| 31000-60067-6 | Memory Pre-regulator PCA | 3-31 | 31262-60001-6 | GIC Schematic | 3-58 |
| | | | 31262-60001-6 | GIC Schematic | 3-59 |
| | | | 31262-60001-6 | GIC Schematic | 3-60 |
| | | | 31262-60001-6 | GIC Schematic | 3-61 |
| | | | 31262-60001-6 | GIC Schematic | 3-62 |
| 30070-60008 | SYSTEM FRONT PANEL | 3-32 | | | |
| 30070-60008-1 | SFP Assy. | 3-32 | | | |
| 30070-60009-2 | SFP Logic PCA | 3-33 | | | |
| 30070-60009-51 | SFP Logic Board | 3-34 | | | |
| 30070-60010-4 | SFP Switch PCA | 3-35 | | | |
| 30070-60010-51 | SFP Switch Board | 3-36 | | | |
| 30070-60012 | CPU PROCESSOR | 3-37 | | | |
| 30070-60012-1 | CPU Assy. | 3-37 | | | |
| 30070-60012-51 | Processor PCA | 3-38 | | | |
| 30070-60012-52 | Processor PCA | 3-39 | | | |

TABLE 3-1. DIAGRAM INDEX (Continued)



| PART NUMBER | TITLE | PAGE |
|----------------|---|------|
| 31264-60001 | ASYNCHRONOUR DATA COMMUNICATION CHANNEL - MAIN | 3-63 |
| 31264-60001-21 | ADCC - Main Assy. | 3-63 |
| 31264-60001-26 | ADCC - Main Schematic | 3-64 |
| 31264-60001-26 | ADCC - Main Schematic | 3-65 |
| 31264-60001-26 | ADCC - Main Schematic | 3-66 |
| 31264-60001-26 | ADCC - Main Schematic | 3-67 |
| 31264-60001-26 | ADCC - Main Schematic | 3-68 |
| 31264-60001-26 | ADCC - Main Schematic | 3-69 |
| 31265-60001 | ASYNCHRONOUS DATA COMMUNICATION CHANNEL - EXTENDED | 3-70 |
| 31265-60001-21 | ADCC - Extended Assy. | 3-70 |
| 31265-60001-26 | ADCC - Extended Schematic | 3-71 |
| 31265-60001-26 | ADCC - Extended Schematic | 3-72 |
| 31265-60001-26 | ADCC - Extended Schematic | 3-73 |
| 31265-60001-26 | ADCC - Extended Schematic | 3-74 |
| 31265-60001-26 | ADCC - EXTENDED Schematic | 3-75 |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------------------------------|--|-------------|--|----------------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | REVISIONS | | | | C-30016-0001-2 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BYM | | APPROVED | | DATE | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A AS ISSUED | | [Signature] | | 12/1/77 | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | B REVISE WORKMANSHIP TO 1/16" | | [Signature] | | 6-22-78 | |





| | | | | | |
|---------------------------|-----|----------------------|-------------------------|--------------|------------|
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
| | | COVER P.C.M TYPE | | | |
| NEXT ASSEMBLY 30016-60001 | | | PART NUMBER 30016-00001 | | |
| FINISH 1/21 SCALE NONE | | | C-30016-0001-2 | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|----|-------------|----|----|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | REVISIONS | | | | | | | | | | DATE | | | | | | | | | | | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | DATE | DATE |
| | | | | | | | | | | A AS ISSUED | | | | | | | | | | 2/11/78 | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | B WIRE ASSY | | | | | | | | | | 2-11-78 | | | | | | | | | | | | | | | | | |




| | | | |
|----|---|-------------|-------------|
| 23 | 1 | LABEL L1-L2 | |
| 22 | 1 | WIRE ASSY | 30016-60004 |
| 21 | | DELETED | |
| 20 | | DELETED | |
| 19 | | DELETED | |
| 18 | 4 | WIRE ASSY | 30016-60007 |
| 17 | 1 | CA-GROUND | 30016-60004 |
| 16 | 1 | CA-LINE 2 | 30016-60003 |
| 15 | 1 | CA-LINE 1 | 30016-60002 |
| 14 | 1 | WIRE ASSY | 30016-60013 |
| 13 | | DELETED | |
| 12 | | DELETED | |
| 10 | 3 | WIRE ASSY | 30016-60016 |
| 9 | 1 | WIRE ASSY | 30016-60015 |
| 8 | 1 | WIRE ASSY | 30016-60014 |
| 7 | 1 | WIRE ASSY | 30016-60009 |
| 6 | 1 | WIRE ASSY | 30016-60020 |
| 5 | 1 | WIRE ASSY | 30016-60011 |
| 4 | 1 | WIRE ASSY | 30016-60010 |
| 3 | 1 | WIRE ASSY | 30016-60012 |
| 2 | 1 | WIRE NO 2 | 30016-60005 |
| 1 | 1 | WIRE NO 1 | |

| | |
|---------------------------------|-----------------|
| WIRING - PCB TYPE I - 2.0 HZ | HEWLETT PACKARD |
| 30016A | 30016-60001 |
| SCALE | D 30016-60001-1 |




CONNECTION MATRIX
PRIMARY VOLTAGE STRAPPING FOR
ISOLATION TRANSFORMER
(NUMBERS IN TABLE REPRESENT TAPS ON THE ISOLATION TRANSFORMER.)

| VOLTAGE | A | B | C | D |
|---------|---|---|---|---|
| 200 V. | 1 | 2 | 5 | 6 |
| 210 V. | 1 | 3 | 5 | 6 |
| 220 V. | 1 | 3 | 5 | 7 |
| 230 V. | 1 | 4 | 5 | 7 |
| 240 V. | 1 | 4 | 5 | 8 |



| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|------|-----|--|--------------|---------------|-----------------|
| | | PWR CONTROL MOD TYPE 1 SCHEMATIC DWG | | | HEWLETT PACKARD |
| | | NEXT ASSEMBLY | 30016A | 30016-6001 | |
| | | FINISH | SCALE | DATE | |
| | | | NOTE | 30016-6001-51 | |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | REVISIONS | | APPROVED | | DATE | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|-----------|----|--|----|---------|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 |
| 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | |
| | | | | | | | | | | | | A | | AS ISSUED | | 7/27/78 | |
| | | | | | | | | | | | | B | | ITEM 12 WAS 2360-0165 | | 9-26-78 | |
| | | | | | | | | | | | | C | | ITEM 19 WAS 315-5236; ITEM 25 WAS 2360-0125; ADD ITEMS 28, 29. | | 10-9-78 | |
| | | | | | | | | | | | | D | | DEL. NOTE. ADD ITEM 30 PER DOC. CHG 27 | | 10-9-78 | |




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|-----------------------------|---------------|-----------------|------------|
| 30 | 2 | WASHER LOCK #6 | 2190-0073 | | |
| 29 | 8 | SCREW 8-32 x .375 LG | 2510-0121 | | |
| 28 | 16 | WASHER #8 | 3050-0226 | | |
| 27 | 1 | CONN - CONDUIT | | D-3 | |
| 26 | 1 | CABLE - POWER | | B-30216-00001-S | |
| 25 | 2 | SCR 8-32 x .750 | 2510-0111 | | |
| 24 | 3 | LABEL - GROUND | 7120-7016 | | |
| 23 | 15 | CONTACT - CONN E | 1251-3816 | | |
| 22 | 1 | BLOCK LID | 3105-0155 | | |
| 21 | 1 | BREAKER - CIRCUIT 10AMP | 3105-0092 | | |
| 20 | 1 | BRACKET - CONN. | 30016-00007 | | |
| 19 | 16 | LUT 8-32 W/LK | 2580-0003 | | |
| 18 | 2 | SCREW - GROUND | 2680-0224 | | |
| 17 | 1 | LUG - GROUND | 2162-0571 | | |
| 16 | 3 | CONNECTOR | 1251-5228 | | |
| 15 | 3 | CONNECTOR | 1251-5072 | | |
| 14 | 2 | CONNECTOR | 1251-5106 | | |
| 13 | 1 | BRACKET - CONNECTOR | 30016-00008 | | |
| 12 | 2 | PLATE C.B SWITCH | 30016-00010 | | |
| 11 | 1 | BAR - GND LUG (D) TB-3 | 0360-1900 | | |
| 10 | 3 | SCREW - PH #6 x .312 | 2360-0115 | | |
| 9 | 4 | SCREW - F.H. #6 x .25 x 100 | 2360-0192 | | |
| 8 | 2 | CONN - AC DUPLEX | 1251-5235 | | |
| 7 | 2 | BLOCK - TERMINAL TB-1 | 0360-1094 | | |
| 6 | 1 | BREAKER - CIRCUIT 25AMP | 3105-0100 | | |
| 5 | 2 | BREAKER - CIRCUIT 15AMP | 3105-0101 | | |
| 4 | 1 | SCREW - PH #6 x .437 LG | 2360-0199 | | |
| 3 | 16 | WASHER - FLAT #6 | 3050-0227 | | |
| 2 | 1 | BRACKET - AC OUTLET | 30016-00006 | | |
| 1 | 1 | CHASSIS | 30016-00003 | | |

| | | | |
|----------------------|--|-------------------------|--|
| ASSY - | | NEWLETT PACKARD | |
| 2-VAL CONTROL MODULE | | 30016-00001 | |
| 30016A, 30017A | | PART NUMBER 30017-00001 | |
| SCALE | | D-30016-90001-1 | |

STOCK NO. 3880-0000 PRINTED ON DIEPO NO. 1030 IS CLEARPRINT FABRICATION

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----------|---|------|---------------------------------------|--|---------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | REVISIONS | | APPROVED | | DATE | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | | AS ISSUED | | 7-10-68 | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | B | | ADD 0590-0665 DELETE 3056-0019 PCD:17 | | 7-10-68 | |




| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|------|-----|--------------------------|--------------|-------------|-----------|
| 21 | 1 | LABEL-GROUND | 7120-7016 | | |
| 20 | 1 | LABEL-WARNING | 7120-7038 | | |
| 19 | 3 | CLAMP-CABLE | 30016-00070 | | |
| 18 | 2 | NUT-WING #10-32 | 1590-2465 | | |
| 17 | 2 | NUT-HEX #4 | 2140-0002 | | |
| 16 | 2 | SCREW-PH 10-32X2.00 | 2480-0073 | | |
| 15 | 2 | SCREW-F.H 3/8" 8-32X.375 | 2510-0121 | | |
| 14 | 1 | CLAMP-BRKT | 30070-00069 | | |
| 13 | 1 | COIL ZBL 3/4 3T | 0100-0300 | | |
| 12 | 2 | WASHER-REDUCING | 3080-0927 | | |
| 11 | 2 | LABEL-WARNING | 7120-7039 | | |
| 10 | 1 | COVER-PCM | 30017-00001 | | |
| 9 | 1 | COVER-PCM | 30016-00001 | | |
| 8 | 1 | ASSY-CHASSIS & CONN | | | D-1 |
| 7 | 25 | SCREW-PH #4 X 3/12 | 2360-0115 | | |
| 6 | 1 | BRACKET-DRESS | 30016-00007 | | |
| 5 | 2 | BRACKET-RACK | 30016-00009 | | |
| 4 | 1 | BRACKET-A.C INPUT | 30016-00005 | | |
| 3 | 7 | SCREW-F.H #4 X 3/12 | 2360-0196 | | |
| 2 | 1 | SHIELD | 30016-00004 | | |
| 1 | 1 | COVER-BOTTOM | 30016-00002 | | |

ASSY - POWER CONTROL MODULE
 HEWLETT-PACKARD
 30016A, 30017A
 30016-00001
 30017-00001
 FINISH: _____ SCALE: 1/1
 30016-90001-2

FIGURE NO. 3000-0000 PRINTED ON DRAWING NO. 100-10 CLEARPRINT PAPER



| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | SEPIA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |

| | | | |
|-----------------|-------------------------------|--------------------|---------|
| G-30017-00001-2 | | APPROVED | DATE |
| SYM | REVISIONS | | |
| A | AS ISSUED | <i>[Signature]</i> | 1/31/78 |
| B | CHANGED SLKSCREEN INFO PRCRY" | <i>[Signature]</i> | 1-22-78 |




| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC. |
|------|------|-------------------------------------|--------------------------------|--------------|-------------|
| | | COVER-PCM TYPE 1 | HEWLETT PACKARD | | |
| | | NEXT ASSEMBLY 30017-60001 | PART NUMBER 30017-00001 | | |
| | | FINISH 1 2 SCALE NONE | C-30017-00001-2 | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|----------|----|-----------|----|--------|--|--------------------------------------|--|---------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | REVISED | | APPROVED | | DATE | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | | AS ISSUED | | 2/1/78 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | B | | REWORKED | | 2-11-78 | |
| 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | C | | DEL. NOTE, ADD ITEM 19 PER DOC. CHG. | | 2-14-78 | |




| | | | |
|-----|--------------|-------------|-----------------|
| 24 | DELETED | | |
| 26 | 1 WIRE ASSY | 30016-60021 | C 30016-90002-1 |
| 27 | DELETED | | |
| 27C | DELETED | | |
| 27S | DELETED | | |
| 24 | 4 WIRE ASSY | 30016-60007 | C 30016-90002-1 |
| 23 | 1 CA-GROUND | 30016-60004 | |
| 22 | 1 CA-LINE 2 | 30016-60003 | |
| 21 | 1 CA-LINE 1 | 30016-60002 | |
| 20 | 1 WIRE ASSY | 30016-60015 | C 30016-90002-1 |
| 19 | DELETED | | |
| 18 | 1 LABEL LI N | 712C-7336 | |
| 17 | 3 WIRE ASSY | 30016-60010 | C 30016-90002-1 |
| 16 | WIRE NO 14 | | A-2 |
| 15 | WIRE NO 13 | | A-2 |
| 14 | WIRE NO 12 | | A-2 |
| 13 | WIRE NO 11 | | A-2 |
| 12 | WIRE NO 10 | | A-2 |
| 11 | WIRE NO 9 | | A-2 |
| 10 | WIRE NO 8 | | A-2 |
| 9 | WIRE NO 7 | | A-2 |
| 8 | WIRE NO 6 | | A-2 |
| 7 | WIRE NO 5 | | A-2 |
| 6 | WIRE NO 4 | | A-2 |
| 5 | WIRE NO 3 | | A-2 |
| 4 | 1 WIRE ASSY | 30016-60012 | C 30016-90002-1 |
| 3 | 1 WIRE ASSY | 30016-60005 | C 30016-90002-1 |
| 2 | WIRE NO 2 | | A-2 |
| 1 | WIRE NO 1 | | A-2 |

| | | | |
|----------------|--|-----------------|--|
| WIRING - PCM | | HEWLETT PACKARD | |
| TYPE II - 50Hz | | | |
| TITLE | | 30017A | |
| PART NUMBER | | 30017A-6000 | |
| FORM | | FORM | |




AC INHT:
1-PHASE
W/ GROUND
50/60 HZ



CONNECTION MATRIX
PRIMARY VOLTAGE STRAPPING FOR
ISOLATION TRANSFORMER
(NUMBERS IN TABLE REPRESENT TAPS
ON THE ISOLATION TRANSFORMER)

| VOLTAGE | A | B | C | D |
|---------|---|---|---|---|
| 200 V. | 1 | 2 | 5 | 6 |
| 210 V. | 1 | 3 | 5 | 6 |
| 220 V. | 1 | 3 | 5 | 7 |
| 230 V. | 1 | 4 | 5 | 7 |
| 240 V. | 1 | 4 | 5 | 8 |



NET PART OF THE
AC DISTRIBUTION



THIS CKB/SWITCH IS LOCATED IN FRONT,
TO THE RIGHT OF THE OPERATOR'S KNEE.




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DRWG NO | MAT'L SPEC |
|---------------------------------------|-----|----------------------|---------------|---------------|------------|
| PWR CONTROL MOD. TYPE 2 SCHEMATIC DWG | | | | | |
| HEWLETT PACKARD | | | 30017-60001 | | |
| 30017A | | | PART NUMBER | | |
| NONE | | | SCALE | | |
| D-30017-60001-51 | | | SHEET 1 OF 1 | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|--|--|--|--|--|--|--|--|--|--|----------|---|------|-----------|--|----------|--|---------------------------------|--|----------|--|--------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | REVISIONS | | | | | | | | | | | | | | | APPROVED | | DATE | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | | | | | | | | | | | | | A | | AS ISSUED | | 08/18/67 | | 1/2/68 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | | | | | | | | | | | | | | | | B | | ADDED RELAY CKT. PER POC 47-MZ7 | | 08/18/67 | | 1/2/68 | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L LONG NO | MAT'L SPEC |
|------|-----|----------------------|-----------------|---------------|------------|
| | | POWER SUPPLY | HEWLETT PACKARD | | |
| | | | 30070-6007 | | |
| | | | D-30070-6007-51 | | |


STOCK NO 880 8804 PRINTED ON DESK NO 1036 16 CLEARPRINT FABRIC



| ITEM | QTY | MATERIAL DESCRIPTION | MAT. PART NO. | MAT. DIM. (IN.) | MAT. SPEC. |
|------|-----|----------------------|---------------|-----------------|------------|
| 12 | 1 | RELAY ASSY | REF | 2420-6007 | |
| 11 | 1 | NUT 6-32 W/LK | 2420-500 | | |
| 10 | 2 | WASHER FLT N#10 | 3050-0226 | | |
| 9 | 2 | WASHER-LK N#10 | 2190-0034 | | |
| 8 | 2 | SCREW-10-32 X .38 | 2480-0101 | | |
| 7 | 6 | CABLE TIE | 1420-0249 | | |
| 6 | 2 | LUG CRP22-18PT 10 | 0362-0319 | | |
| 5 | 1 | RES 4.7K 5% EW | 0764-0018 | | |
| 4 | 1 | CABLE PREG OUT | 31000-60024 | | |
| 3 | 1 | CABLE PWR SUP RECT | 30070-60050 | | |
| 2 | 1 | CABLE PWR SUP EC | 30070-60050 | | |
| 1 | 1 | CABLE PWR SUP PMI | 30070-60052 | | |

WIRING - FINAL
 PWR SUPPLY
 30070-6005
 HEWLETT PACKARD
 30670-6007
 30070-6007-2

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------------------------------|--|-----------------------|--|---------------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | REVISED | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BY: AS ISSUED | | APPROVED: [Signature] | | DATE: 1/17/78 | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A ADD DETAIL B, ITEM 23, 22 WAS | | BY: [Signature] | | DATE: 1/17/78 | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | B PREREQ, ADD ITEM 40 | | BY: [Signature] | | DATE: 3/14/78 | |
| | | | | | | | | | | | | | | | | C ADD ITEM 41, 28 WAS 12, 23 WAS 8 | | BY: [Signature] | | DATE: 4/14/78 | |



| QTY | PART NO. | DESCRIPTION | UNIT PRICE | TOTAL PRICE |
|-----|----------|---------------------------|-------------|-------------|
| 1 | 41 | RELAY ASSY | 30070-0007 | |
| 2 | 40 | TERM TAB | 0360-1263 | |
| 1 | 39 | SCR PH. B-32 X 500 Lg | 2510-0049 | |
| 1 | 38 | FUSE ASSY | | 3-4 |
| 4 | 37 | LOCK WSHR 4-40 | 2190-0003 | |
| 4 | 36 | SCR PH 4-40 X 3/2 | 2200-0141 | |
| 2 | 35 | SCR FH 6-32 X 3/2 | 2510-0120 | |
| 4 | 34 | SCR PH 6-32 X 3/80 W/LOCK | 2510-0045 | |
| 3 | 33 | WSHR 8-32 | 3050-0001 | |
| 2 | 32 | SCR FH 6-32 X 7/50 | 2360-0211 | |
| 1 | 31 | NUD HEX W/LOCK 8-32 | 2580-0003 | |
| 7 | 30 | SCR FH 8-32 X 5/60 | 2510-0113 | |
| 1 | 29 | SCR FH 6-32 X 8/75 | 2360-0212 | |
| 14 | 28 | SCR FH 6-32 X 3/2 | 2360-0182 | |
| 3 | 27 | SCR PH 6-32 X 3/2 | 2360-0115 | |
| 5 | 26 | SCR FH 6-32 X 2/75 | 2360-0185 | |
| 11 | 25 | HEX NUT 6-32 W/LOCK | 2420-0001 | |
| 9 | 24 | WSHR #6 | 3050-0227 | |
| 9 | 23 | MT. CABLE TIE | 1400-0186 | |
| 1 | 22 | PCA-MEM REG | 31000-01028 | |
| 1 | 21 | PCA-MEM PRE-REG | 31000-00067 | |
| 1 | 20 | DIO-FWB 100V 35A | 1906-0093 | |
| 1 | 19 | PWE CONTROL BE | 31000-00026 | |
| 1 | 18 | ASSY. BATT. PACK | 31000-00001 | |
| 4 | 17 | WSHR #4 | 3050-0105 | |
| 4 | 16 | LK WSHR #8 HEL | 2190-0013 | |
| 4 | 15 | SCR FH 6-32 X 400 | 2520-0014 | |
| 4 | 14 | CONNECTOR FEM 22-18 AWG | 0262-0389 | |
| 3 | 13 | TERM TAB 250 | 0360-1264 | |
| 1 | 12 | TERM BLOCK | 0360-1870 | |
| 1 | 11 | CAP. 6900UF 75V | 0180-2157 | |
| 1 | 10 | CLAMP-CAPACITOR | 0180-1969 | |
| 1 | 9 | XFMR-PWR | 9100-4066 | |
| 1 | 8 | DECK | 30070-00025 | |
| 1 | 7 | SUP PC ED | 30070-00021 | |
| 1 | 6 | BKT. MTG. P.S. LEFT | 30070-00017 | |
| 1 | 5 | BKT. MTG. P.S. RIGHT | 30070-00016 | |
| 1 | 4 | SUP PC LEFT | 30070-00030 | |
| 1 | 3 | SUP PC RIGHT | 30070-00029 | |
| 1 | 2 | TERMINAL BLOCK 22-18 AWG | 0262-0389 | |
| 1 | 1 | SUPPORT-BATTERY | 30070-00019 | |

HECK ASSY - POWER SUPPLY


30070-00019

HEWLETT-PACKARD

D 30070-00019

SHEET 1 OF 1

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----------|----|----|----|----|----|----|----|----|----|----|----|----------------------|---------|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|-----------|--------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | REVISIONS | | | | | | | | | | | | | | 30070-6007-4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | APPROVED | | | | | | | | | | | | | | DATE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | AS ISSUED | 3-7-78 |
| | | | | | | | | | | | | | | A | | | | | | | | | | | | | | 05/10 | 3-7-78 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | B | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | C | | | | | | | | | | | | | | PRCR#G. ADD ITEM 11. | 3-12-78 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |




| ITEM | QTY | MATERIAL DESCRIPTION | MAT. PART NO. | MAT. FORM. NO. | MAT. SPEC. |
|------|-----|-------------------------|---------------|----------------|------------|
| 11 | 1 | LABEL WARNING | 7120-2337 | | |
| 10 | 2 | SCR PH #10-32x.750 | 266C-0107 | | |
| 9 | 2 | LKWSHE #10 HEL | 290-0009 | | |
| 8 | 2 | WSHE #10 SS | 3150-0002 | | |
| 7 | 4 | SCR PH #10-22 x .500 | 2280-018 | | |
| 6 | 2 | BRKT.MTG | 30070-00032 | | |
| 5 | 1 | SUPPORT- P.D.B | 30070-00032 | | |
| 4 | 11 | SCR #6-32 x .375 W/LOCK | 2360-017 | | |
| 3 | 11 | WSHE #6 SS | 3050-0228 | | |
| 2 | 1 | PCA-PWR DIST BD | 30070-60016 | | |
| 1 | 1 | POWER SUPPLY | 6232E-P02 | | |

| | | | |
|-----------------------------|--|--------------------------|--|
| ASST- PS TO PWR DIST PCA | | HEWLETT PACKARD | |
| NEXT ASSEMBLY: 30070-60065 | | PART NUMBER: 30070-60007 | |
| REV: 1 | | D. J. ... | |

STOCK NO 2480 DIMS PRINTED ON DESK NO 1015 IN CLEARPRINT FABRICATION

| | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|--|--|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | |


| | | | |
|-----------------|---------------------------------|----------|----------|
| C-30070-60007-5 | | APPROVED | DATE |
| SYM | REVISIONS | | |
| A | AS ISSUED | BS/CA | 1/13/78 |
| B | ADD ITEM 14. CHG WIRE LOCATIONS | PRCA | 3/9/78 |
| C | ITEM 2 WAS 3160-0294 PC047-1562 | W/L | 10/29/79 |



| | | | | | |
|------|-----|----------------------|---------------|--------------|------------|
| 14 | 1 | SHIM | 30070-00120 | | |
| 13 | 1 | CABLE TEST POINT | 30070-60023 | | |
| 12 | 4 | NUT-HEX-W/LKWR 6-32 | 2420-0001 | | |
| 11 | 8 | WASHER FLT. | 3030-0227 | | |
| 10 | 4 | SCREW 6-32 X.725 | 2360-0125 | | |
| 9 | 1 | RING-RETAINING | 1700-0540 | | |
| 8 | 1 | CLP/HDWR-CMPNT | 1400-0547 | | |
| 7 | 1 | DIODE LIGHT EMIT | 1790-0325 | | |
| 6 | 1 | TERMINAL FEED THRU | 0340-0095 | | |
| 5 | 8 | CONN. TEST POINT | 1251-0367 | | |
| 4 | 1 | SWITCH-ROCKER | 3101-2281 | | |
| 3 | 1 | FAN GRILLE | 3160-0092 | | |
| 2 | 1 | FAN | 3160-0327 | | |
| 1 | 1 | PANEL FRONT | 30070-00026 | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |

| | | | |
|------------------------------|-------|------------------|--|
| ASSY & WIRING FRONT PANEL | | HEWLETT PACKARD | |
| TITLE | | PART NUMBER | |
| 30070-60065 | | C-30070-60007-5 | |
| FINISH | SCALE | SHEET 1 OF 1 | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|----------------------------|-------|---------|----|----|----|----|----|----|------------------|----|----|----|----|----|-----|-----------|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | #EPIA | | | | | | | | | | | | | | | C-30070-00016-51 | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | SYM | REVISIONS | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | A | AS ISSUED | 63/10 | 1/57 | | | | | | | | | | | | | | | | |
| 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | E | ADD P7-8 16K PCB 4-2-14-57 | 20 | 6-16-78 | | | | | | | | | | | | | | | | |



NOTES

1. R1 IS 1810-0037.

R2-4 ARE 1/4 W, 5%

ALL RESISTORS IN OHMS

+5V


+5R

1,2,3 1,2,3 1,2,3

1,4,15 1,3,14,15 1,11,13

| ITEM | QTY | MATERIAL DESCRIPTION | MAT. PART NO. | MAT. QTY | MAT. SPEC. |
|------|-----|----------------------|---------------|----------|------------|
| | | | | | |
| | | | | | |
| | | | | | |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|---------------|--|---------------|--|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | REPLA | | | | 30070-6007B-1 | | APPROVED | DATE |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BY: AS ISSUED | | DATE | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | |




| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|------|-----|---------------------------|--------------|-------------|-----------|
| 15 | | | | | |
| 14 | | | | | |
| 13 | | | | | |
| 12 | 2 | SCREW - #6-31x 3/4 PH | 2380-005 | | |
| 11 | 17 | SCREW - #6-31x 3/8 FH BLT | 2360-0185 | | |
| 10 | 4 | SCREW - #8-31x 3/8 PH | 2510-0045 | | |
| 9 | 4 | SCREW - #8-31x 3/8 FH BLT | 2680-0111 | | |
| 8 | 1 | PANEL - FRONT | 30070-00127 | | |
| 7 | 1 | PANEL - REAR | 30070-00128 | | |
| 6 | 1 | MTG RAIL - LH | 30070-00131 | | |
| 5 | 1 | MTG RAIL - RW | 30070-00130 | | |
| 4 | 1 | ASSY - BATT BACKUP MODULE | 30070-00380 | | |
| 3 | 1 | ASSY - PDI MODULE | 30070-00079 | | |
| 2 | 1 | TOP COVER | 30195-40001 | | |
| 1 | 1 | CHASSIS | 30070-00000 | | |

| | | | |
|--------------------|------------|-----------------|---------------|
| ASSY. POWER SUPPLY | | HEWLETT PACKARD | |
| TITLE | 30070 A | PART NUMBER | 30070-6007B |
| FINISH | SCALE NONE | DWG NO | 30070-6007B-1 |

SMALL SIZE 1200-0001 PRINTED BY BARDI INC. MADE IN CLEARBROOK PARKWAY

| | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|----------|--|---------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | REVISED | | DATE | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | APPROVED | | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | | 3/24/78 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | |




NOTES:

- 1 INTER-BAY POWER CONNECT CABLES SHOWN AS REF. ONLY.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|--------------------------|---------------|--------------|------------|
| 7 | 1 | POWER CABLE - REAR PANEL | 30070-00081 | | |
| 6 | 1 | INTER-MODULAR CABLE | 30070-00081 | | |
| 5 | 2 | SCR #6-32 X 3/8 PH W/LK | 2360-0117 | | |
| 4 | 3 | NUT #6-32 W/LK | 2420-0001 | | |
| 3 | 2 | WSHR #6 FLAT | 3250-0227 | | |
| 2 | 2 | CABLE TIE | 1400-0249 | | |
| 1 | 2 | MTG - CABLE TIE | 1400-0786 | | |

| | | | |
|---------------------------|--------|-----------------|-----------------|
| ASSY- POWER SUPPLY WIRING | | HEWLETT PACKARD | |
| TITLE | 30070A | PART NUMBER | 30070-00081 |
| FINISH | | | D-30070-0007B-2 |



| | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|---------|----|------|----|----|------------|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | REVISED | | DATE | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BY | REVISIONS | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | 40 JSC 120 | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|-------------------------------|---------------|--------------|------------|
| 21 | 4 | WSHR-FLAT #6 | 3050-022 | | |
| 20 | 4 | MTG-CABLE TIE | 1400-0756 | | |
| 19 | 2 | WASHER-LOCK #10 | 290-0034 | | |
| 18 | 2 | WASHER-FLAT #10 | 3050-0226 | | |
| 17 | 23 | SCREW-#6-32x3/2 PH W/LOCK NUT | 2360-0115 | | |
| 16 | 10 | SCREW-#6-32x3/5 EM (81) | 2360-0183 | | |
| 15 | 4 | SCREW-#10-32x3/8 EM (100) | 2680-0104 | | |
| 14 | 2 | SCREW-#10-32x1/2 PH | 2680-0107 | | |
| 13 | 8 | CONNECTOR-TEST POINT | 1751-0367 | | |
| 12 | 1 | TERMINAL-FEED THRU | 0340-0095 | | |
| 11 | 1 | RETAINING RING | 400-0540 | | |
| 10 | 1 | CLIP/HOLDER | 1400-0547 | | |
| 9 | 1 | DIODE-LIGHT EMITTING | 1990-0315 | | |
| 8 | 1 | PCB-POWER CONT | 31000-60056 | | |
| 7 | 1 | BRACKET-TEST POINT | 30070-0034 | | |
| 6 | 1 | BRACKET-DIST BOARD | 30070-00133 | | |
| 5 | 1 | PCB-POWER DIST | 30070-60016 | | |
| 4 | 1 | POWER SUPPLY | 63312F-902 | | |
| 3 | 1 | BRACKET-CLAMP | 30070-00135 | | |
| 2 | 2 | GUIDE | 30135-40001 | | |
| 1 | 1 | DECK-POL | 30070-00132 | | |


| | | | |
|-----------------|-------------|-----------------|-------------|
| ASSY-202 MODULE | | HEWLETT-PACKARD | |
| TITLE | 30070-0007B | PART NUMBER | 30070-60079 |
| NEXT ASSEMBLY | | SCALE | 1:1 |
| FINISH | | SCALE | 1:1 |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-----|--|--|--|--|--|--|--|--|--|-----------|--|--|--|-----------------|--|--|--|--|--|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | | | | | | | | | | | C-30070-60079-2 | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | SYM | | | | | | | | | | REVISIONS | | | | | | | | | | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | | | | | | | | | | | | | | | | | | | |
| 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | | | | | | | | | | | | | | | | | | | | | | |



TEST POINT WIRING





1 HOOKUP BLU LEAD TO LONG PIN OF LED.



REAR VIEW PO2

| | | | | | |
|---------------------|-----|----------------------|-----------------|--------------|------------|
| 2 | 1 | CABLE - PO2 POWER | 30070-60083 | | |
| 1 | 1 | CABLE - TEST POINT | 30070-60084 | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
| WIRING - PO2 MODULE | | | HEWLETT PACKARD | | |
| TITLE | | | 30070-60079-1 | | |
| NEXT ASSEMBLY | | | 30070-60079 | | |
| FINISH NONE | | | SCALE NONE | | |
| | | | C-30070-60079-2 | | |

| | | | | | | | | | | | | | | |
|----------------------------------|---|---|---|---|---|---|---|---|----|----|----|----|---------|-----------|
| DESIGN RESPONSIBILITY | | | | | | | | | | | | | DATE | APPROVED |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 1/15/60 | W. J. ... |
| REVISIONS | | | | | | | | | | | | | DATE | APPROVED |
| ITEM 21 W/H: 3160-0214 P/C 47 15 | | | | | | | | | | | | | 1/15/60 | W. J. ... |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|------------------------|---------------|--------------|------------|
| 36 | 1 | BRACKET- DECK | 30070-00144 | | |
| 35 | 4 | LOCK WASHER - # 8 | 2190-0073 | | |
| 34 | 2 | STRAIGHT TAB (BARRIER) | 0360-0324 | | |
| 33 | 10 | SCREW 6-32X.312 FH | 2360-0182 | | |
| 32 | 1 | CABLE- PRE REG | 3100-60024 | | |
| 31 | 1 | GROMMET .375 ID | 0400-0056 | | |
| 30 | 1 | CABLE/RELAY ASSY | 30070-60019 | | |
| 29 | 2 | SCREW 6-32X.625 FH | 2360-0210 | | |
| 28 | 4 | POINT-CABLE TIE | 1400-0786 | | |
| 27 | 1 | FUSE 5A NE | 2110-0010 | | |
| 26 | 1 | FUSE HEX NUT | 2110-0509 | | |
| 25 | 1 | FUSE CAP | 2100-0565 | | |
| 24 | 1 | FUSE HOLDER | 2100-0564 | | |
| 23 | 4 | SCREW 6-32X.1875 | 2360-0318 | | |
| 22 | 1 | GRILLE | 3160-0092 | | |
| 21 | 1 | FAN | 3160-0327 | | |
| 20 | 1 | BRKT- FAN MTS | 30070-0037 | | |
| 19 | 4 | SCREW 8-32X4.00 | 2520-0014 | | |
| 18 | 1 | BATTERY PKGS | 3100-6002 | | |
| 17 | 1 | PL BD-MEM PRE REG | 3100-60067 | | |
| 16 | 1 | PL BD-MEM REG | 3100-60028 | | |
| 15 | 7 | HEX NUT 6-32 W/LK | 2420-0001 | | |
| 14 | 9 | FLAT WASHER #6 | 3050-0227 | | |
| 13 | 6 | HEX NUT 8-32 W/LK | 2580-0003 | | |
| 12 | 8 | FLAT WASHER #8 | 3050-0061 | | |
| 11 | 4 | SCREW 8-32X.50 FH | 2520-0173 | | |
| 10 | 1 | SCREW 6-32X.312 W/LK | 2360-0105 | | |
| 9 | 4 | SPLIT WASHER #6 | 2190-0006 | | |
| 8 | 3 | DOUBLE TAB (BARRIER) | 0360-0264 | | |
| 7 | 2 | SINGLE TAB (BARRIER) | 0360-0263 | | |
| 6 | 2 | CLAMP 2.0 IN | 1400-0013 | | |
| 5 | 1 | CAPAC TOR | 0180-2757 | | |
| 4 | 1 | BRIDGE- FW | 946-0093 | | |
| 3 | 1 | XFRMR- PWR | 920-4066 | | |
| 2 | 1 | BARRIER BLOCK | 2360-0170 | | |
| 1 | 1 | DECK- CHASSIS | 30070-0036 | | |

ASSEMBLY-
BATTERY BACK UP
TITLE (MECHANICAL)

30070-60078


HEWLETT-PACKARD

30070-60080


SCALE 1/1

D-30070-60080-1

SHEET 1 OF 7





TRANSFORMER PREPARATION
 LEAD (COLOR) IS TYPE OF CRIMP TERMINATION



RESISTOR PREPARATION

FUSE - FAN CONNECTIONS




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|-------------------------|---------------|--------------|------------|
| 13 | 2 | #10 FLAT WASHER | 3050-0020 | | |
| 7 | 2 | #10 SPLIT LOCK | 2190-0034 | | |
| 11 | 2 | SCREW 10-32 X .438 | 2080-0001 | | |
| 10 | 1 | CABLE - PWR INT. (1.0M) | 3070-0085 | | |
| 9 | 1 | CABLE - RECTIFIER | 3070-0086 | | |
| 8 | 1 | CABLE - FUSE/FAN | 3070-0087 | | |
| 7 | A/R | SHRINK TUBING BLK | 3890-0301 | | |
| 6 | 4 | TIE WRAP SM | 1400-0240 | | |
| 5 | 2 | LUG 22-18AWG RED | 0362-0319 | | |
| 4 | 1 | RES 4.7K 5% 2W | 0764-0018 | | |
| 3 | 2 | LUG 16-14AWG BLU | 0362-0318 | | |
| 2 | 2 | LUG 16-14AWG BLU | 0362-0319 | | |
| 1 | 5 | LUG 22-18AWG RED | 0362-0317 | | |

ASSEMBLY -
 POWER SUPPLY
 TITLE (WIRING)
 3070-0087
 PART NUMBER: 3070-60080
 DATE: 10-1-58
 SCALE: ---
 SHEET 7 OF 7

B-30070-60071-1

| | | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|----|----|----|----|----|----|---|-------------------------|--|--------------------|---------|
| ENGINEERING RESPONSIBILITY <input checked="" type="checkbox"/> | | | | | | | | | | | | SEPIA <input checked="" type="checkbox"/> | | | | |
| 0 | 1 | 2 | 3 | 4 | 6 | 8 | 9 | 11 | 12 | 14 | 15 | SYM | REVISIONS | | APPROVED | DATE |
| 16 | 17 | 19 | 21 | 22 | 23 | 25 | 29 | 30 | 32 | 33 | 38 | A | AS ISSUED | | <i>[Signature]</i> | 5-24-78 |
| 45 | 46 | 61 | 63 | 47 | | | | | | | | B | REVISED PER PCO 47-1463 | | <i>[Signature]</i> | 8-9-78 |



| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |
|------|------|----------------------|----------------|----------------|-------------|
| 5 | 1 | DIODE | 1901-0033 | | |
| 4 | 1 | NUT W/LK #6-32 | 2420-0001 | | |
| 3 | 1 | CABLE ASSY. | 30070-60072 | | |
| 2 | 1 | RELAY | 0490-1188 | | |
| 1 | 1 | MTG BRACKET- RELAY | 30070-00125 | | |

TITLE
POWER SUPPLY RELAY
ASSY

HEWLETT PACKARD

NEXT ASSEMBLY
30070-60007

PART NUMBER
30070-60071




FINISH _____ SCALE _____

B-30070-60071-1

| | | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|----|----|----|----|----|---|----|--|--|--|--|
| ENGINEERING RESPONSIBILITY <input checked="" type="checkbox"/> | | | | | | | | | | | SEPIA <input checked="" type="checkbox"/> | | | | | |
| 0 | 1 | 2 | 3 | 4 | 6 | 8 | 9 | 11 | 12 | 14 | 15 | | | | | |
| 16 | 17 | 19 | 21 | 22 | 23 | 25 | 29 | 30 | 32 | 33 | 38 | 43 | | | | |
| 45 | 46 | 61 | 63 | 47 | | | | | | | | | | | | |

| | | | | | |
|-----|--|-----------|--|--------------------|---------|
| SYM | | REVISIONS | | APPROVED | DATE |
| A | | As Issued | | <i>[Signature]</i> | 8/20/70 |

B-30070-60039-1



NOTES:

1 ATTACH WHT-ORN WIKE TO END OF DIODE WITH STRIPE AS SHOWN

| 4 | A/R | TUBING | 0890-02 E | | |
|------|------|----------------------|----------------|----------------|-------------|
| 3 | 1 | DIODE | 1901-0033 | | |
| 2 | 1 | RELAY | C490-11F8 | | |
| 1 | 1 | CABLE ASSY. | 30070-60088 | | |
| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |

ASSY -
CABLE / RELAY
TITLE

HEWLETT PACKARD

30070-60039
NEXT ASSEMBLY


30070-60039
PART NUMBER

FINISH ——— | NONE
SCALE




B-30070-60039-1
SHEET OF 1

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|------|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | SEPA | | | | | | | | | | | | AP CARD | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |

| | | | |
|-----|---|----------|------|
| REV | REVISIONS | APPROVED | DATE |
| 1 | AS ISSUED | | |
| 2 | CIS: CIG WERE 066 057 1ER | | |
| 3 | PROR 31213A "N" | | |
| 4 | REVISIONS: ADD NOTE 10 AND 11. M. @ 2/27/52 | | |
| 5 | REVISIONS: 477X. THE NEW PANEL | | |
| 6 | REVISIONS: 477X. THE NEW PANEL | | |



NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 ALL RESISTORS 1/8W 1%.
 ALL CAPACITANCE IN MICROFARADS.
 ALL DIODES ARE 1901-1065.




| ITEM | QTY | DESCRIPTION | PART NO. | MATERIAL |
|------|-----|---------------------|------------|----------|
| 16 | 4 | NYLATCH PLUNGER | 370-0265 | |
| 15 | 4 | NYLATCH GROMMET | 370-0366 | |
| 14 | 1 | NUT 1/8 32 | 2740-0002 | |
| 13 | 1 | NUT 1/8 32 1/2 INCH | 2740-0003 | |
| 12 | 2 | THERMAL WASHER | 2340-0375 | |
| 11 | 4 | SCREW 6 32 x 1/8 | 2360-0119 | |
| 10 | 4 | STR SOCKET | 1251-2913 | |
| 9 | 2 | HEAT SINK | 1205-0209 | |
| 8 | 1 | DIODE | 1901-1062 | |
| 7 | 1 | HEAT SINK | 02100-0008 | |
| 6 | 1 | WIRE BANG 1/2 INCH | 0150-2604 | |
| 5 | 1 | XFMR T1 | 2100-3164 | |
| 4 | 1 | XFMR T2 | 400-3163 | |
| 3 | 1 | WIRE BAND 2.0 | 400-0001 | |
| 2 | 4 | SPACER | 280-0342 | |
| 1 | 1 | PC BEADS ETCHED | 4700-8328 | |

| |
|--------------------|
| HEWLETT PACKARD |
|--------------------|

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | APERTURE CD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |

C-31000-60028-16


| | | |
|-----|---------------------|---------|
| SYM | REV | DATE |
| A | AS ISSUED PCAT-2071 | 9.21.78 |



| | | |
|--------------|-------|-----|
| +5M | D1 10 | +5M |
| +12M | O2 50 | GND |
| -12M | D3 60 | GND |
| J1 1251-3819 | | |

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|----------------------------|-----|----------------------|------------------|--------------|------------|
| MEMORY REGULATOR SCHEMATIC | | | | | |
| TITLE | | | HEWLETT PACKARD | | |
| 31000-60002 | | | 31000-60028 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| FINISH | | | SCALE | | |
| | | | C-31000-60028-16 | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----------|----|----|----|----|----|----|----|----|----|---------------|----|----|------|----------|--|--|--|--|--|--|--|--|--|--|--|--|--------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | REVISED | | | | | | | | | | | | | 31000-60056-1 | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | APPROVED | | | | | | | | | | | | | DATE | | | | | | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | A 15 JED | | | | | | | | | | | | | 126 78 |



NOTES UNLESS OTHERWISE SPECIFIED
 1. ALL RESISTANCE VALUES ARE IN OHMS \pm 1%, 1/4W.
 ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 ALL TRANSISTORS ARE 1854-0215
 ALL DIODES ARE 1901-0050


| | | | | | |
|-----------------|-----|----------------------|-----------------|-----------------|-------------|
| 2 | 1 | ASSEMBLY | 7120-6830 | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MATL. PART NO. | MATL. DRWG. NO. | MATL. SPEC. |
| | | PC BOARD, ETCHED | 310006005 | | |
| ASSEMBLY | | | HEWLETT-PACKARD | | |
| - POWER CONTROL | | | 31000-60056 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| 31000-60002 | | | D-31000-60056-1 | | |
| PAGE 2/1 | | | SHEET 01 | | |

| | | | | | | | | | | | | | | | | | | | |
|----------------------------|--|--|--|--|--|--|--|--|--|------------|--|--|--|--|--|--|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | APPROVED | | | | | | | | | |
| DESIGNED BY | | | | | | | | | | CHECKED BY | | | | | | | | | |
| DRAWN BY | | | | | | | | | | DATE | | | | | | | | | |
| ISSUED | | | | | | | | | | REVISED | | | | | | | | | |
| REVISED DATE | | | | | | | | | | DATE | | | | | | | | | |


LOW LINE DETECTOR

VAC OVER VON TURNS MAIN SUPPLY ON AND ALLOWS PFWL AND LATER PGNH TO GO HIGH.
 VAC UNDER VOFF CAUSES PFWL AND 2MS LATER PGNH TO GO LOW.
 VAC UNDER VOFF TURNS OFF MAIN SUPPLY AFTER 37MS.

- ALL RESISTORS 1/4W, 1% UNLESS OTHERWISE SPECIFIED
- ALL CAPACITANCE IN MICROFARADS
- WHEN OPERATING THE HP300 SYSTEM WITH INPUT LINE VOLTAGES AT 100 VOLTS RMS OR LOWER, CERTAIN TIMING COMPONENTS ON THIS BOARD MUST BE CHANGED TO ALLOW PROPER SENSING OF LOW LINE CONDITIONS AND RESULTING POWER FAIL WARNING OPERATION. THE CHANGES REQUIRED ARE AS FOLLOWS:
 - R23 121K 0757-0461
 - R21 909K 0757-0464
 CHECK WITH FACTORY SUPPORT PERSONNEL IF OPERATIONS UNDER THESE CONDITIONS ARE SUSPECTED.
- THERE ARE OVERSIZE SQUARE RESISTOR PADS WITH NO OTHER TRACES UNDER THE RESISTOR LEAD ON THE COMPONENT SIDE. THESE POINTS ARE USED FOR CLIP LEADS DURING TEST ONLY.




NOTES:
 FOR TEST CYCLING OF PFWL & PGNH,
 (1) TIE #5 TO #7 TO DISABLE LOW LINE SHUTDOWN, AND
 (2) TIE #5 TO #7 TO DISABLE DC UNDERVOLTAGE SHUTDOWN, AND
 (3) TIE #5 TO #7 TO DISABLE DC UNDERVOLTAGE SHUTDOWN.
 FOR FASTER CYCLING, TIE #5 TO #9.
 TO ACCURATELY MEASURE ONE-SHOT'S TIMING,
 SEE EXPONENTIAL CHARGE/CURVE ON TA-114 V3
 CAPS C5, C13, & R22. ALL VALUES ARE ± 10%.






| | | | |
|------|----|-----------|------|
| DATE | BY | REVISIONS | DATE |
| | | | |
| | | | |
| | | | |

| | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----------|--------------------------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | APPROVED | DATE |
| 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | A | 23 ISSUED |
| 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | B | U/MAK (PAC-045) IN ERKOK |
| | | | | | | | | | | | | APPROVED | DATE |
| | | | | | | | | | | | | K5/EM | 4.6.78 |



NOTES:
 1 UNLESS OTHERWISE SPECIFIED:
 ALL RESISTANCE IN OHMS
 ALL RESISTORS 1/4W, 1%
 ALL CAPACITANCE IN MICROFARADS
 ALL CAPACITORS .1MICROFARADS




| | | | |
|----|---|---------------------|-----------|
| 16 | 1 | LABEL WARRANTY | 7120-6B30 |
| 15 | 1 | WIRE, 18 AWG 1/4" L | P150 2664 |
| 14 | 1 | NUT, 10-32 w/LOCK | 27400009 |
| 13 | 1 | NUT, C-32 | 27400002 |
| 12 | 1 | DIODE CR2 | 1901-062 |
| 11 | 4 | SWAP IN GRONMET | 1390-C366 |
| 10 | 4 | SWAP IN PLUNGER | 1390-0365 |
| 9 | 2 | FUSE 1/4" F-250 E.A | 2110-0269 |
| 8 | 1 | NUT 1/8" W/LK | 2420 0001 |
| 7 | 2 | SCR #6 30A 375 AS | 2360 0117 |
| 6 | 1 | HEAT SINK | 205-0269 |
| 5 | 1 | TRANSISTOR Q1 | 1854-0762 |
| 4 | 1 | RESISTOR | 0340-0675 |
| 3 | 1 | DIODE CR2 | 1901-062 |
| 2 | 1 | DIODE CR2 | 1901-062 |
| 1 | 1 | DIODE CR2 | 1901-062 |

HEWLETT-PACKARD


HEWLETT-PACKARD

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|--|----|----|----|----|----|----|----|----|----|-------------|----|----|----|----|----|----|----|----|----|-------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | SEPIA | | | | | | | | | | APERTURE CD | | | | | | | | | | C-31000 - 60067-6 | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
| BYM | | | | | | | | | | REVISED | | | | | | | | | | APPROVED | | | | | | | | | | DATE | | | | | | | | | | | | | | | | | | | | |
| A | | | | | | | | | | AS ISSUED | | | | | | | | | | A-1804 | | | | | | | | | | 2-16-78 | | | | | | | | | | | | | | | | | | | | |
| B | | | | | | | | | | REVISED C16 DATE CODE WAS 1804 PLAT-2065 | | | | | | | | | | A-1835 | | | | | | | | | | 0-31-78 | | | | | | | | | | | | | | | | | | | | |



NOTE:
UNLESS OTHERWISE SPECIFIED
ALL RESISTORS 1/8 W ± 1%
ALL CAPACITANCE IN MICRO FARADS

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|--------------------------------|-----|----------------------|------------------|--------------|------------|
| MEMORY PRE-REGULATOR SCHEMATIC | | | | | |
| TITLE | | | HEWLETT PACKARD | | |
| 31000-60002 | | | 31000 60067 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| FINISH | | | SCALE NONE | | |
| | | | C-31000-60067-6 | | |




| ITEM | QTY | MATERIAL DESCRIPTION | MATERIAL PART NO. | MATERIAL DWG. NO. | MATERIAL SPEC. |
|------|-----|-------------------------|-------------------|-------------------|----------------|
| 12 | 4 | SCR FH 4.40 x 3/12 100° | 2200-0142 | | |
| 11 | 4 | SCR 6.32 x 3/12 W/LOCK | 2360-0115 | | |
| 10 | 5 | #4 FLAT WASHER | 3050-0105 | | |
| 9 | 5 | #4 INT LOCK WASHER | 2190-0004 | | |
| 8 | 1 | SCR 4.40 x 3/16 | 2200-0143 | | |
| 7 | 4 | SCR 4.40 x 1.250 | 2200-0123 | | |
| 6 | 1 | CABLE JUMPER | 30070-60029 | | |
| 5 | 1 | PCA-SCP LOGIC | 30070-60009 | | |
| 4 | 1 | PCA-SCP SWITCH | 30070-60010 | | |
| 3 | 1 | CHASSIS | 30070-60053 | | |
| 2 | 1 | PLATE-ADJUSTMENT | 30070-60023 | | |
| 1 | 1 | PANEL-SYSTEM CONTROL | 30070-60024 | | |

| | | | |
|----------------------------------|--|--------------------------------|--|
| SYSTEM CONTROL PANEL-ASSEMBLY | | HEWLETT-PACKARD | |
| TITLE 30070-60024 | | PART NUMBER 30070-60008 | |
| NEXT ASSEMBLY | | PART NUMBER D-30070-60008-1 | |
| FINISH | | SCALE | |

PRINTED ON 100% RECYCLED PAPER


| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | REVISIONS | | APPROVED | | DATE | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|-----|---|----------|---------|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | REV | DESCRIPTION | APPROVED | DATE | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | AS ISSUED | 63/08 | 7/13/78 | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | B | DATE CODE WAS 1810, PCO +7-ND04 | 08 | 7/13/78 | |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | C | 5200-848 WAS 820-1197 REVISED PARTS WAS 5 P. 2 OUT OF 2 | 08 | 7/13/78 | |
| | | | | | | | | | | | | | | | | D | REVISED PER PO 47-1466 | 08 | 8-3-78 | |



NOTES:
1. UNLESS OTHERWISE SPECIFIED
ALL RESISTANCE VALUES ARE IN OHMS
ALL RESISTORS ARE 1/4 W = 5%


| 4 | 1 | CONNECTOR - J3 | 1251-4780 | | |
|----------------|-----|----------------------|-------------------------|--------------|------------|
| 3 | 1 | CONNECTOR - P2 | 1251-3024 | | |
| 2 | 1 | SWITCH ASSY | 3100-3438 | | |
| 1 | 1 | PCB-LOGIC | 30070-80009 | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
| PCA-LOGIC ASSY | | | | | |
| TITLE | | | HEWLETT-PACKARD | | |
| 30070-60009 | | | PART NUMBER 30070-60009 | | |
| NEXT ASSEMBLY | | | DRI-FILM | | |
| SCALE 2:1 | | | D-30070-60009-2 | | |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|---------|---------|--|----------------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | REVIEWS | | | | 30070-60009-51 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | APPROVED | DATE | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | BY | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | REVISIONS | | | | | |
| A 13 ISSUED | | | | | | | | | | | | | | | | PC/PA | 11/17 | | | | |
| B PCO-67-1404 CIRCUIT ENG. | | | | | | | | | | | | | | | | PC/PA | 5/12/72 | | | | |
| C ADDED J2-19 PER DQ2 CHG. | | | | | | | | | | | | | | | | PC/PA | 7/12/72 | | | | |
| D PCO-44-1466 CIRCUIT ENG. | | | | | | | | | | | | | | | | PC/PA | 10/1/72 | | | | |
| DATE CODE 15 1836 | | | | | | | | | | | | | | | | LDY | CS | 10/1/72 | | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|------|-----|----------------------|-----------------|-------------|-----------|
| | | SYSTEM FRONT PANEL | HEWLETT PACKARD | | |
| | | LOGIC BOARD | | | |
| | | 30070-60008 | 30070-60009 | | |
| | | | PART NUMBER | | |
| | | | 30070-60009-51 | | |
| | | | SCALE | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------|----------|------|----|----|--------|---------|--|--|--|--|--|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | | | | | | | | | | | C-30070-60010-4 | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | REVISIONS | | | | | | | | | | | | | | | APPROVED | DATE | | | | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 5/1/80 | 12/1/80 | | | | | | | | |
| | | | | | | | | | | | | | | | PC0471435 | | | | | | | | | | | | | | | 2/2/80 | 2/2/80 | | | | | | | | | | | | | |



NOTES:
UNLESS OTHERWISE SPECIFIED-
1. ALL RESISTANCE IN OHMS
ALL RESISTORS ARE 1/4 W 5% (0683-2215)

| | | | | | |
|---|---|-----------------------|-------------|--|--|
| 8 | 3 | KEY-FULL BLANK | 5041-0311 | | |
| 7 | 1 | KEY-QTR BLANK | 5041-0309 | | |
| 6 | 1 | KEY-RUN | 5041-1607 | | |
| 5 | 1 | KEY-HALT | 5041-1608 | | |
| 4 | 3 | SWITCH-TOG. | 3101-2294 | | |
| 3 | 6 | SWITCH-PUSHBUTTON | 5060-9436 | | |
| 2 | 4 | #4 SPACER .875 LENGTH | 0380-0882 | | |
| 1 | 1 | PC BOARD-SWITCH | 30070-60010 | | |

PCA-SWITCH
ASSY DWG

HP
HEWLETT PACKARD


30070-60008
PART ASSEMBLY

30070-60010
PART NUMBER

2 X

C-30070-60010-4


| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-----------|-----------|----------|---------|------------------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | C-30070-60010-51 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | REVISIONS | | APPROVED | DATE | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | As ISSUED | BST/CS | 3-20-78 | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | |




NOTES:
 1. ALL 1KΩ RESISTORS ARE IN RES-NETWORK (1810-0275)
 2. 220Ω RESISTORS ARE 1/4 W.
 3. J1 15 20-PIN EDGE-CARD CONNECTOR

| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO. | MAT'L DWG NO. | MAT'L SPEC. |
|------|------|----------------------|-----------------|---------------|------------------|
| | | SYSTEM FRONT PANEL | HEWLETT PACKARD | | |
| | | TITLE SWITCH BOARD | | | |
| | | 30070-60008 | 30070-60010 | | |
| | | NEXT ASSEMBLY | PART NUMBER | | |
| | | FINISH | SCALE | | C-30070-60010-51 |

| REV | DATE | BY | DESCRIPTION |
|-----|---------|----|-------------|
| 1 | 10/1/74 | AS | ASSEMBLED |
| 2 | 10/1/74 | AS | REVISED |
| 3 | 10/1/74 | AS | REVISED |
| 4 | 10/1/74 | AS | REVISED |
| 5 | 10/1/74 | AS | REVISED |
| 6 | 10/1/74 | AS | REVISED |
| 7 | 10/1/74 | AS | REVISED |
| 8 | 10/1/74 | AS | REVISED |
| 9 | 10/1/74 | AS | REVISED |
| 10 | 10/1/74 | AS | REVISED |
| 11 | 10/1/74 | AS | REVISED |
| 12 | 10/1/74 | AS | REVISED |
| 13 | 10/1/74 | AS | REVISED |
| 14 | 10/1/74 | AS | REVISED |
| 15 | 10/1/74 | AS | REVISED |
| 16 | 10/1/74 | AS | REVISED |
| 17 | 10/1/74 | AS | REVISED |
| 18 | 10/1/74 | AS | REVISED |
| 19 | 10/1/74 | AS | REVISED |
| 20 | 10/1/74 | AS | REVISED |
| 21 | 10/1/74 | AS | REVISED |
| 22 | 10/1/74 | AS | REVISED |
| 23 | 10/1/74 | AS | REVISED |
| 24 | 10/1/74 | AS | REVISED |
| 25 | 10/1/74 | AS | REVISED |
| 26 | 10/1/74 | AS | REVISED |
| 27 | 10/1/74 | AS | REVISED |
| 28 | 10/1/74 | AS | REVISED |
| 29 | 10/1/74 | AS | REVISED |
| 30 | 10/1/74 | AS | REVISED |
| 31 | 10/1/74 | AS | REVISED |
| 32 | 10/1/74 | AS | REVISED |
| 33 | 10/1/74 | AS | REVISED |
| 34 | 10/1/74 | AS | REVISED |
| 35 | 10/1/74 | AS | REVISED |
| 36 | 10/1/74 | AS | REVISED |
| 37 | 10/1/74 | AS | REVISED |
| 38 | 10/1/74 | AS | REVISED |
| 39 | 10/1/74 | AS | REVISED |
| 40 | 10/1/74 | AS | REVISED |
| 41 | 10/1/74 | AS | REVISED |
| 42 | 10/1/74 | AS | REVISED |
| 43 | 10/1/74 | AS | REVISED |
| 44 | 10/1/74 | AS | REVISED |
| 45 | 10/1/74 | AS | REVISED |
| 46 | 10/1/74 | AS | REVISED |
| 47 | 10/1/74 | AS | REVISED |
| 48 | 10/1/74 | AS | REVISED |
| 49 | 10/1/74 | AS | REVISED |
| 50 | 10/1/74 | AS | REVISED |




NOTES:
 1. ADD .01 (100 PPF) CAP TO +12V AND +5V PINS OF EACH 75357 OR CTR.
 2. ADD .1UF (0160-0576) CAP PPS + TO PAGES.




| REV | DATE | INTERNAL DESCRIPTION | MAT. PART NO. | MAT. QTY | MAT. SPEC. |
|-----|------|-------------------------------------|-----------------|----------|------------|
| | | PROCESSOR (PROC) DECODERS & BUFFERS | | | |
| | | 30070A | | | |
| | | | NEWLETT PACKARD | | |
| | | | 30070-60012 | | |
| | | | 30070-60012-51 | | |

| | | | | | | | | | | | | | | | | | | | |
|----------------------------|--|--|--|--|--|--|--|--|--|----------|--|--|--|--|--|--|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | REVISION | | | | | | | | | |
| DESIGNER | | | | | | | | | | CHECKED | | | | | | | | | |
| DATE | | | | | | | | | | REV | | | | | | | | | |
| BY | | | | | | | | | | DATE | | | | | | | | | |
| DESCRIPTION | | | | | | | | | | REVISION | | | | | | | | | |
| A | | | | | | | | | | B | | | | | | | | | |
| ADDED FAB WDS TO TC'S PER | | | | | | | | | | V.F. | | | | | | | | | |





| ITEM | QTY | MATERIAL DESCRIPTION | DATE | BY |
|------|-----|--|------|----|
| | | PROCESSOR (PROC), READ-ONLY MEMORY (ROM) THE SCHEMATIC | | |
| | | 30070A | | |
| | | 30070-60012 | | |
| | | 30070-60012 | | |




| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL LOWE NO | MATL SPEC |
|--|-----|----------------------|--------------|--------------|-----------|
| MAINTENANCE INTERFACE SCHEMATIC | | | | | |
| HEWLETT PACKARD | | | | | |
| 30000-60013 | | | | | |
| PART NUMBER | | | | | |
| 0-30070-60013 | | | | | |
| SCALE | | | | | |

| | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|------|-------------|------|----------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | DEPT | | DATE | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | BYM | | APPROVED | |
| 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | A AS ISSUED | | 1803 | |
| 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | B | | 8-2-78 | |




- 71-1, 3, 5, 7, 11, 15, 19, 23, 26, 27, 29, 31, 34, 35, 38, 39, 42, 43, 46, 47, 50
- 72-1, 4, 11, 12, 17, 18, 23, 26, 31, 32, 37, 38, 43, 44, 47, 48
- 73-18, 19, 21, 23, 25, 27, 29, 30, 33, 35, 37, 39
- P1-1, 4, 11, 12, 17, 18, 23, 26, 31, 32, 37, 38, 43, 44
- P1-10, 13, 14, 17, 18, 21, 23, 25, 27, 29, 30, 33, 35, 37, 39
- P1-16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40
- P1-14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40
- 73-2, 8

| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|--|-----|----------------------|------------------|-------------|-----------|
| MAINTENANCE INTERFACE SCHEMATIC | | | | | |
| TITLE | | | HEWLETT-PACKARD | | |
| NEXT ASSEMBLY | | | 30070-60013 | | |
| FINISH | | | SCALE | | |
| PART NUMBER | | | D-30070-60013-52 | | |





| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|--|-----|----------------------|------------------|-------------|-----------|
| MAINTENANCE INTERFACE SCHEMATIC | | | | | |
| TITLE | | | HEWLETT PACKARD | | |
| PART NUMBER | | | 30070-00013 | | |
| FINISH | | | SCALE | | |
| | | | D-30070-00013-53 | | |

STOCK NO 180 0004 PRINTED ON DSG NO 1030 10 CLEARPRINT FABRIK




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L ORG. NO | MAT'L SPEC |
|--|-----|----------------------|------------------|---------------|------------|
| MAINTENANCE INTERFACE SCHEMATIC | | | | | |
| TITLE | | | HEWLETT PACKARD | | |
| NEXT ASSEMBLY | | | 30070-60013 | | |
| FINISH | | | SCALE | | |
| | | | D-30070-60013-54 | | |
| SHEET 1 OF 1 | | | | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|--|--|--|--|--|--|--|--|--|--|--|---------------------|--|--|--|--|--|--|--|--|--|--|--|-----------------------|--|--|--|--|--|--|--|--|--|--|--|----------------|--|--|--|--|--|--|--|--|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | REPLA | | | | | | | | | | | | D-30070-60066-1 | | | | | | | | | | | | | | | | | | | | | | | |
| BY: A | | | | | | | | | | | | KEYWORDS: AS ISSUED | | | | | | | | | | | | APPROVED: [Signature] | | | | | | | | | | | | DATE: 02/28/53 | | | | | | | | | | | |



VIEW A-A




VIEW B-B

| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|------|-----|--------------------------|--------------|-------------|-----------|
| 12 | | JUMPER | 815A-0005 | | |
| 11 | 6 | SCREW 4-40 X .500 | 2200-0147 | | |
| 10 | 1 | DETENT SPRING | 5020-3440 | | |
| 9 | 1 | SLIDER SWITCH | 30070-60074 | | |
| 8 | 4 | RIVET | 0361-0028 | | |
| 7 | 2 | GUIDE PLAST C | 5020-7936 | | |
| 6 | 50 | CONNECTOR PIN - FEMALE | 1251-3153 | | |
| 5 | 2 | CONNECTOR PIN - FEMALE | 1251-2416 | | |
| 4 | 25 | CONNECTOR PIN - MALE | 1251-3154 | | |
| 3 | 1 | CONNECTOR PIN - MALE | 1251-2417 | | |
| 2 | 6 | SPACER SWAGE 4-40 X .375 | 0380-0334 | | |
| 1 | 1 | BOARD ETCHED | 30070-80066 | | |


| | | | |
|--------------|--|-----------------|--|
| SCF | | NEWLETT-PACKARD | |
| ASSY DWG | | 30070-60066 | |
| PART NUMBER | | D-30070-60066-1 | |
| DO NOT SCALE | | 2:1 | |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | SEPIA | | |
|----------------------------|----|----|----|----|----|----|---|----|----|----|----|----|----|-------|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | | | 33 | 34 | 38 | | 42 | 43 | | |
| 47 | | 63 | | | 90 | | | 93 | | | | | | | | |


| SYM | REVISIONS | | APPROVED | DATE |
|-----|-----------|-----------|----------|--------|
| | A | AS ISSUED | 1234 | BS/BLN |



NOTE:
SI (16PDT) SHOWN IN "CONSOLE-TO-MODEM"
POSITION.




SWITCH DETAIL
(TYP)




| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |
|------|------|----------------------|------------------|----------------|-------------|
| | | PCA-SFF | HEWLETT PACKARD | | |
| | | SCHEMATIC | | | |
| | | 30070-60067 | 30070-60066 | | |
| | | NEXT ASSEMBLY | PART NUMBER | | |
| | | FINISH | SCALE | | |
| | | B-30070-60066-51 | | | |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-----|-----------|----------|------|------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | C-33 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | SYM | REVISIONS | APPROVED | DATE | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | AS ISSUED | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | |



| | | | | | |
|------|-----|----------------------|---------------|--------------|------------|
| 6 | 3 | LOCK-RP CONN SCR | 1251-1198 | | |
| 5 | 6 | SPLIT LOCK # 4 | 2190-0108 | | |
| 4 | 4 | SCR 4-40x.25 RH/WK | 2200-0109 | | |
| 3 | 1 | COVER- REAR | 30070-00123 | | |
| 2 | 1 | PCA- SCF | 30070-60066 | | |
| 1 | 1 | PANEL- FRONT | 30070-00122 | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |

| | | | |
|--|-----------|------------------|--|
| SATELLITE CONSOLE FACILITY- ASS'Y. | | HEWLETT PACKARD | |
| 30070-60065 | | 30070-60067 | |
| NEXT ASSEMBLY | | PART NUMBER | |
| FINISH | SCALE 1/1 | C-30070-60067-1 | |




NOTES:
 1 UNLESS OTHERWISE SPECIFIED
 ALL RESISTORS IN OHMS
 ALL RESISTORS 1/4 W 1%
 ALL CAPACITANCE IN MICROFARADS
 ALL CAPACITORS 1UF

| | | | | |
|----|---|-------------------|-------------|--|
| 11 | 1 | LABEL WARRANTY | 7120-6030 | |
| 10 | 2 | SWITCH M T M SL 2 | 3101-1675 | |
| 9 | 2 | LED ARRAY CRT CRT | 1500-0422 | |
| 8 | 1 | SOCKET VTL | 1200-0524 | |
| 7 | 1 | LABEL | 310-1568 | |
| 6 | 1 | BRACE | 310-1568 | |
| 5 | 1 | SPACER | 5010-1518 | |
| 4 | 5 | SCREW 4-40 X .31 | 0624-0077 | |
| 3 | 2 | EXTRACTOR | 5040-1005 | |
| 2 | 2 | WAX | 1488-0174 | |
| 1 | 1 | PC BOARD ENDED | 31000-60053 | |


| | | | |
|------------------|--|------------------|--|
| CPU BMC ASSEMBLY | | PARADE | |
| 31213A | | 31000-60053 | |
| REV 2-1 | | F-31000-60053-11 | |

SILKSCREEN
 COMPONENT SIDE



| REV | DESCRIPTION | DATE |
|-----|---|---------|
| A | AS ISSUED | 3/10/78 |
| B | ADD WAS 54 IN ERROR (SHT 2) | 4-17-78 |
| C | ADD 065-RBIVE CAPACITORS; 20UWSEL WAS INWEL DATE LOGE WAS NOT REAT-2037 B-1024 | 6-21-78 |

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|-----------------------------|-----|----------------------|----------------|--------------|------------|
| CPU BUS INTERFACE SCHEMATIC | | | | | |
| HEWLETT PACKARD | | | 31000-60053 | | |
| PART NUMBER | | | 31000-60053-16 | | |
| SCALE | | | 1:1 | | |





| OP | BI | NI | OP | CODES |
|----|----|----|----|------------|
| 1 | 0 | 0 | 0 | MEM READ |
| 2 | 0 | 0 | 1 | MEM RD/SET |
| 3 | 0 | 0 | 0 | MEM WRITE |
| 4 | 0 | 0 | 0 | RESERVED |
| 5 | 0 | 1 | 0 | I/O READ |
| 6 | 0 | 0 | 1 | MEM STATUS |
| 7 | 0 | 0 | 0 | I/O WRITE |
| | 0 | 0 | 0 | RESERVED |

NOTES: UNLESS OTHERWISE SPECIFIED
 1. SOFT +5 = CONNECTION TO A 1K PULLUP RESISTOR THAT MAY BE SHARED.
 2. J3 CONNECTOR FOR DTS TO TEST ONLY.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT. PART NO. | MAT. DWG. NO. | MAT. SPEC. |
|-----------------------------|-----|----------------------|---------------------------|---------------|------------|
| CPU BUS INTERFACE SCHEMATIC | | | | | |
| NEXT ASSEMBLY: 3-23A | | | PART NUMBER: 3-1000-60053 | | |
| FINISH: NONE | | | SCALE: NONE | | |
| HEWLETT-PACKARD | | | | | |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | REVISIONS | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|--|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |
| | | | | | | | | | | | | REVISIONS APPROVED DATE 1. 10/21/77 2. 11/27/77 3. 12/7/77 4. 12/7/77 5. 12/7/77 | | | | | | | | | | | | | | | | | | | | | | | |



NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 ALL RESISTANCE IN OHMS
 ALL RESISTORS 1/4 W ±1%
 ALL CAPACITANCE IN MICROFARADS
 ALL CAPACITORS ARE 0.1 UF NON CER
 ALL IC'S ARE 1820-


MINIMUM
 COPPER THICKNESS
 4 LAYER MULTILAYER BOARD
 1/16" FROM THIS SIDE

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L QTY | MAT'L SPEC |
|------|-----|----------------------|---------------|-----------|------------|
| 15 | 1 | LABEL WARRANTY | 720-6090 | | |
| 12 | 1 | C DELAY LINE | 5090-0701 | | |
| 11 | 1 | SW TGL 2 POS | 3101-7235 | | |
| 10 | 1 | SW TGL DIST M | 120-1675 | | |
| 9 | 1 | LED ARRAY 201-5 | 1990-0622 | | |
| 8 | 1 | SOCKET 16 PIN | 1200-0607 | | |
| 7 | 1 | LEAD | 7120-6607 | | |
| 6 | 1 | HEAD | | | |
| 5 | 1 | EV | | | |
| 4 | 1 | EV | | | |
| 3 | 2 | EXTL | | | |
| 2 | 1 | | | | |
| 1 | 1 | | | | |

MEMBER OF THE
 HEWLETT-PACKARD
 TITLE: 31202A
 PART NO: 31202-6001
 SCALE: 1:1
 SHEET OF: 31202-6001-1

| | | | |
|-----------|---------|----|----------|
| REVISIONS | DATE | BY | APPROVED |
| A | 2/17/78 | EJ | EJ |

31202-60001-16
HEWLETT-PACKARD




IMB OP CODES
 000 MEM READ
 001 READ/WRITE 1
 010 MEM WRITE
 101 MCS

REFRESH OSCILLATOR
 31.6K
 31.6K
 31.6K
 31.6K
 31.6K
 31.6K
 270 pF
 C92
 f = 67 kHz
 (14.9 μsec)

PROVISION TO EXTEND REF RATE (NOT LOADED)

Ⓢ INDICATES DEVICE ON +SM SUPPLY


| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|---|-----|----------------------|--------------|-------------|-----------|
| SCHEMATIC ERROR CORRECTING MEMORY CONTROLLER (TIMING & CONTROL) | | | | | |
| TITLE | | | | | |
| 31202A | | | | | |
| NEXT ASSEMBLY | | | | | |
| 31202-60001 | | | | | |
| PART NUMBER | | | | | |
| D-31202-60001-16 | | | | | |
| FINISH | | | | | |
| SCALE | | | | | |



| | | | | |
|--|-----|--|----------|-----|
| P2-1,2,3,4 | +5V | | P2-25,26 | +5M |
| P3-4,10,16,20,34,37,41 | | | | |
| P4-16,18,20,22,24,26,28,35,45,46 | | | | |
| P1-2,4,6,8,10,12,15,18,21,25,27,33,37,41,45,49 | | P1-2,4,6,8,10,12,15,18,21,25,27,33,37,41,45,49 | | |
| P3-4,10,16,20,34,37,41 | | P3-4,10,16,20,34,37,41 | | |
| P4-16,18,20,22,24,26,28,35,45,46 | | P4-16,18,20,22,24,26,28,35,45,46 | | |

| | | | | | |
|---|-----|----------------------|------------------|-------------|-----------|
| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
| SCHEMATIC ERROR CORRECTING MEMORY CONTROLLER (DATA PATHS) | | | | | |
| TITLE | | | HEWLETT PACKARD | | |
| 31202A | | | 31202-60001 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| FINISH | | | D-31202-60001-16 | | |
| SCALE | | | SHEET 2 OF 3 | | |

| | | | | | | | |
|----------------------------|----|---------|-----|----------|----|------|----|
| ENGINEERING RESPONSIBILITY | | AP CARD | | APPROVED | | DATE | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 |
| 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |
| 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 |
| 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 |
| 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 |
| 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 |
| 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 |
| 97 | 98 | 99 | 100 | | | | |




NOTES:
 1. UNLESS OTHERWISE SPECIFIED.
 ALL RESISTANCE IN OHMS
 ALL RESISTORS ARE 1/4 W 1%
 ALL CAPACITANCE IN MICROSECONDS
 ALL CAPACITORS .1uF 0160-
 ALL IC'S ARE 1018-03-


UNLESS
 SPECIFIED
 4 LAYER MULTILAYER SIDE S
 VIEW FROM THIS SIDE

| | | | | | | | |
|------|-----|----------------------|---------------|---------------|---------------|------------|--|
| 11 | 1 | LABEL-WARRANTY | 1120-6030 | | | | |
| 10 | 88 | MX 4116-3 16K RAM | 1818-0341 | | | | |
| 9 | 1 | SW TH WML 0-7 | 3100-3335 | | | | |
| 8 | 1 | BRACE-PC BOARD | 6040-6058 | | | | |
| 7 | 2 | EXTRACTOR PC | 5040-6009 | | | | |
| 6 | 2 | PIN GRV .062 X .25 | 1180-0116 | | | | |
| 5 | 3 | SCR TAP 4-80 X .31 | 6624-0077 | | | | |
| 4 | 1 | SPACER | 5020-7318 | | | | |
| 3 | 1 | LABEL | 1000-0607 | | | | |
| 2 | 88 | SKT 16 DIP LEADS | 1800-0607 | | | | |
| 1 | 1 | BOARD ETCHED | 3100-6003 | | | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L QTY REQ | MAT'L DISP NO | MAT'L SPEC | |

| | | | |
|--------------------|--------|-----------------|---------------|
| MEMORY ARRAY - 64K | | NEWLETT-PACKARD | |
| ASSY DRAWING | | | |
| TITLE | 31204A | PART NUMBER | 31204-60001-1 |
| DATE | | REV | 1 |
| SCALE | 1:1 | | |
| | | | 31204-60001-1 |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|-------------------------------------|-----|----------------------|-----------------|--------------|------------|
| MEMORY ARRAY 128KB SCHEMATIC | | | | | |
| TITLE | | | HEWLETT-PACKARD | | |
| 31204A | | | 31204-60001 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| 31204-60001-6 | | | D-31204-60001-6 | | |
| FINISH | | | SCALE | | |
| | | | SHEET 1 OF 1 | | |




NOTES:
 UNLESS OTHERWISE SPECIFIED,
 ALL RESISTORS IN OHMS
 ALL RESISTORS 1/4 WATT EXCEPT 50 OHMS ARE 5%
 ALL CAPACITORS IN MICRO FARADS
 ALL CAPACITORS ARE .01 CEP DISC.
 ALL SWITCHES ARE 3101-2233
 ALL IC'S ARE 1820-



SILKSCREEN
 COMPONENT SIDE
 6 LAYER MULTILAYER BOARD
 VIEW FROM THIS SIDE

| | | | | | |
|----|---|-----------------------|-------------|--|--|
| 14 | 1 | LABEL WARRANTY | 7020-0830 | | |
| 13 | 4 | SWITCH, TOLLIE DDDT | 3101-2233 | | |
| 12 | 1 | DELETED | | | |
| 11 | 1 | PN1 | 1A9L-6002 | | |
| 10 | 1 | SOCKET #8 PIN DS | 1200-0650 | | |
| 9 | 1 | SWITCH, TOLLIE 16 POS | 3100-3413 | | |
| 8 | 1 | LABEL | 7120-6600 | | |
| 7 | 1 | BRACE, PC BD | 5040-6058 | | |
| 6 | 1 | SPACER | 5020-7318 | | |
| 5 | 5 | SCREW #4-40 X .31 | 0624-0077 | | |
| 4 | 2 | EXTRACTOR | 5040-6009 | | |
| 3 | 2 | MINI GRY .062 X .250 | 1480-0116 | | |
| 2 | 2 | STUD SOLDER TERMINAL | 0340-1189 | | |
| 1 | 1 | BOARD ETCHED | 31262-60001 | | |


| | | | |
|---------------------|--------|-----------------|-----------------|
| GENERAL I/O CHANNEL | | HEWLETT PACKARD | |
| DATE | 31262A | DATE | 31262-60001 |
| REV | 2-1 | REV | F-31262-60001-1 |



| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|---|-----|----------------------|-----------------|-------------|-----------|
| GENERAL I/O CHANNEL, (IMB HANDSHAKES) SCHEMATIC | | | | | |
| TITLE: EXECUTE LOGIC SCHEMATIC | | | | | |
| 31262A | | | HEWLETT PACKARD | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| 31262-6001-6 | | | 31262-6001-6 | | |
| FORM | | | SCALE | | |
| | | | D-31262-6001-6 | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L QTY NO | MAT'L SPEC |
|---------------------------------|-----|----------------------|-------------------------|--------------|------------|
| GENERAL I/O CHANNEL (DMA LOGIC) | | | | | |
| TITLE SCHEMATIC | | | | | |
| NEXT ASSEMBLY 31262A | | | PART NUMBER 31262-60001 | | |
| FORM - | | | SCALE - | | |
| | | | 31262-60001-6 | | |



P2-1,2,3,4
P3-4,10,16,22,28
P4-16,18,20,22,24
P4-26,28,35,45,46

E2 E3 E10 E11 E14

J1- ALL ODD-NUMBERED PINS

NOTES: (ALSO SEE PAGE 1)

7. ALL II TEST POINTS (—⊖) ARE HP PART # 0360-1682, AND NAMES IN QUOTES CORRESPOND TO NAME PRINTED ON PC BOARD BY TEST PIN.


8. SPARE GATE LIST:

- 1 U22 74LS00
- 2 U21 74LS00
- 3 U23 74LS00
- 4 U24 74LS00

9. RESISTOR AND CAPACITOR DESIGNATORS NOT USED: R6, R7, C3, C41.

10. OFFPAGE SYMBOLS ARE SQUARED TO INDICATE ON WHICH SHEET THE SIGNAL IS SOURCED. SIGNALS SOURCED ON A PAGE HAVE AN ARROW POINTING TOWARD THE OFFPAGE SYMBOL.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|---|-----|----------------------|-----------------|--------------|------------|
| GENERAL I/O CHANNEL (HP-IB INTERFACE) SCHEMATIC | | | | | |
| TITLE | | | HEWLETT PACKARD | | |
| PART NUMBER | | | 31262-60001 | | |
| SCALE | | | 8-31262-60001-6 | | |



LEGEND

STATE NAME (DECIMAL VALUE OF STATE VARIABLES)

STATE VARIABLES (Dmy4-Dmy0)

NOTE: ROMA7 AND ROMA6 APPEAR AS 0000 IN ALL STATES, AS THEY ARE NOT USED BY THE DMA MACHINE.


MNEMONICS OF SIGNALS ASSERTED IN THIS STATE.

- INPUTS**
- CNT0 ≡ BYTE COUNT REGISTER EQUALS ZERO.
 - DMARQ ≡ INPUT: INBOUND FIFO NOT EMPTY. OUTPUT: OUTBOUND FIFO NOT FULL.
 - IOEND ≡ PHI HANDSHAKE COMPLETED.
 - MEMDN ≡ MEMORY OPERATION COMPLETED.
 - OBSI ≡ 1MB "OBSI" COMMAND HAS BEEN DONE.
 - TAG ≡ TAG BITS D0, D1 OF PHI INDICATE END OF TRANSFER.


- OUTPUTS**
- DECCNT ≡ DECREMENT BYTE COUNT AND COMPLEMENT LEFT, RIGHT BIT ONCE IN THIS STATE.
 - DMINT ≡ ASSERT CSRQ, AFTER OBSI; CSRQ IS HELD OFF.
 - DMPHIG01 ≡ START WRITE TO PHI. THIS WILL PROVIDE A "FAST" PHI HANDSHAKE WHICH RELEASES IOB0 AS SOON AS IOEND IS ASSERTED, ASYNCHRONOUS TO DMA MACHINE.
 - DMPHIG02 ≡ START READ FROM PHI. THIS PROVIDES A PHI HANDSHAKE WHICH RELEASES IOB0 AS SOON AS MEMDN IS ASSERTED, ASYNCHRONOUS TO DMA MACHINE.
 - DMOFF ≡ DMA IS IDLE; RE-ENABLE ALL CSRQ'S AND ALLOW SLAVE ACCESS TO PHI.
 - DMRDIO ≡ SELECT PHI TO READ FIFO. IT IS SELECTED TO WRITE TO FIFO OTHERWISE. IN STATE 0, THE SLAVE MAY OVERRIDE DMRDIO.
 - DMRDRQ ≡ REQUEST READ OF MEMORY.
 - DMWRQ ≡ REQUEST WRITE TO MEMORY. THE SLAVE WILL NOT START UNTIL DEND OR LRIN IS ASSERTED.
 - ELOUT ≡ GATE THE LEFT BYTE OUTPUT REGISTER TO THE PHI DATA LINES.
 - EROUT ≡ GATE THE RIGHT BYTE OUTPUT REGISTER TO THE PHI DATA LINES.
 - INCADR ≡ INCREMENT THE DMA ADDRESS REGISTER.
 - LLIN ≡ CLOCK PHI DATA LINES INTO LEFT BYTE INPUT REGISTER EACH STATE TIME AT DMCKAF.
 - LRIN ≡ LATCH PHI DATA LINES INTO RIGHT BYTE INPUT REGISTER.
 - SETEND ≡ SET DMA STATUS TO APPROPRIATE TERMINAL VALUE.

- NOTES**
1. OUTPUTS OCCURRING IN CONSECUTIVE STATES DO NOT GLITCH BETWEEN STATES, EXCEPT LLIN, WHICH IS TAKEN DIRECTLY FROM THE RECUPER ROM.
 2. THESE INPUTS ARE ASYNCHRONOUS: IOEND, MEMDN, DMARQ, OBSI.
 3. THE ONLY PULSED OUTPUTS ARE: DECCNT, SETEND.
 4. BOTH OUTPUT DATA REGISTERS ARE LATCHED AT OCCURRENCE OF MEMDN.
 5. THE HP-IB "END" MESSAGE IS SENT IN STATES 7, 16 UNLESS INHIBITED WITH A DMA CONTROL BIT.
 6. MEMDN REMAINS ASSERTED UNTIL BOTH DMWRQ AND DMARQ ARE NOT ASSERTED.
 7. ONCE DMRDRQ IS ASSERTED, THE MEMORY CYCLE WILL COMPLETE EVEN IF DMRDRQ IS REMOVED BEFORE MEMDN.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT. PART NO. | MAT. DWG NO. | MAT. SPEC. |
|--|-----|----------------------|-----------------|--------------|------------|
| GENERAL I/O CHANNEL (DMA MACHINE FLOWCHART) SCHEMATIC | | | | | |
| TITLE | | | HEWLETT-PACKARD | | |
| PART NUMBER | | | 31262-60001 | | |
| NEXT ASSEMBLY | | | D-31262-60001-6 | | |
| FINISH | | | SCALE | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DRG NO | MAT'L SPEC |
|--|-----|----------------------|-----------------|--------------|------------|
| MAIN AC-DC DATA CHANNEL (TIMO) BUFFERS, IDENTIFY: TITLE: HANDSHAKE SCHEMATIC | | | | | |
| PART NUMBER | | | NEWLETT-PACKARD | | |
| 31264A | | | 31264-60001 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| D-31264-60001-36 | | | SCALE | | |




WRITE MODIFIERS:
 WM0 DATA
 WM1 UART CONTROL
 WM2 INTERFACE CONTROL
 WM3 SERVICE COND MASKS
 WM4 CLEAR SPECIAL CHAR.
 WM5 SET SPECIAL CHAR.
 WM6 BAUD RATES SET
 WM7 STATUS REF/MASK

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|---|-----|----------------------|--|--------------|------------|
| | | 3126A | | | |
| FUNCTIONAL PARTS LIST TITLE: 3126A PART NUMBER: 3126A-60001 | | | HEWLETT-PACKARD PART NUMBER: 3126A-60001-36 | | |
| FINISH: [] SCALE: [] | | | SHEET 2 OF 6 | | |


SERVICE CONDITION MASKS:
 BIT # CONDITION
 0 XMIT BUFF NOT FULL
 1 XMIT BUFF EMPTY
 2 RCV BUFF NOT EMPTY
 3

SERVICE CONDITION MASKS

SERVICE REQUEST LOGIC



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|---|-----|----------------------|-----------------|--------------|------------|
| MAIN ASYNC DATA COMM CHANNEL- POL, DSI, DSK1, INT | | | | | |
| TITLE SCHEMATIC | | | | | |
| PART NUMBER 31264A | | | NEWLETT PACKARD | | |
| PART NUMBER 31264 60001 | | | DATE | | |
| FINISH SCALE | | | | | |
| D-31264-60001-36 | | | | | |



2/8E
 1/7H
 3/3A
 5/56

2/26
 3/86
 5/36

1/4A
 2/1C
 3/1B
 5/1D
 6/16

5/4E
 3/1E

5/4A
 2/6G
 2/3C
 2/4G
 3/1C
 3/1C
 3/6B
 3/1C
 3/7E

1/3A
 4/2A
 3/8F
 5/1D
 6/8D

1/4G
 3/3A
 5/1C
 1/E




1/4G
 3/3A
 5/1D
 4/1E

NOTE: WESTERN ELECTRONIC PARTS REQUIRE -12V ON PINS 2, DO NOT NEED -5 OR +12V.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|--------------------------------|---------------|------------------|------------|
| | | MAN-A-SYNC DATA COMM CHANNEL | | | |
| | | UARTS, MODEM CONTROL SCHEMATIC | | | |
| | | TITLE | 31264A | 31264-60001 | |
| | | NEXT ASSEMBLY | | PART NUMBER | |
| | | FINISH | | D-31264-60001-36 | |
| | | SCALE | | | |


BAUD RATE CODE DEFINITION

| BAUD RATE CODE (BINARY) | BAUD RATE (BPS) | FREQUENCY (kHz) |
|-------------------------|-----------------|-----------------|
| 0000 | (EXTERNAL) | --- |
| 0001 | (EXTERNAL) | --- |
| 0010 | 50 | 0.8 |
| 0011 | 75 | 1.2 |
| 0100 | 134.5 | 2.133 |
| 0101 | 200 | 3.2 |
| 0110 | 600 | 9.6 |
| 0111 | 2400 | 38.4 |
| 1000 | 9600 | 153.6 |
| 1001 | 4800 | 76.8 |
| 1010 | 1800 | 28.8 |
| 1011 | 1200 | 19.2 |
| 1100 | 2400 | 38.4 |
| 1101 | 300 | 4.8 |
| 1110 | 150 | 2.4 |
| 1111 | 110 | 1.744 |



① -R8-13 ARE 1% 01795

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L QTY NO | MAT'L SPEC |
|---|-----|----------------------|----------------|--------------|------------|
| MAIN ASYNC DATA COMM CHANNEL SPEC CHAR, BAUD GEN, W/R, NS SCHEMATIC | | | | | |
| TITLE | | | 31264-60001 | | |
| NEXT ASSY | | | PART NUMBER | | |
| FINISH | | | SCALE | | |
| | | | 31264-60001-36 | | |
| | | | SHEET 5 OF 6 | | |



RS-232 RECEIVERS

MODEM STATUS MONITOR


ALL C1-16 ARE 680PF

3472 (2/26)

1/4
1/2A
1/4
1/4

1/4
1/4

| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC | |
|------|-----|--------------------------------|--------------|-------------|-----------|--|
| | | PAR. REV. TO AIA 31264-0001-36 | | | | |
| | | NEW STATE | | | | |
| | | TITLE | | | | |
| | | 31264A | | | | |
| | | NEW ASSEMBLY | | | | |
| | | 31264-0001 | | | | |
| | | PART NUMBER | | | | |
| | | 31264-0001-36 | | | | |
| | | SCALE | | | | |
| | | 1:1 | | | | |






NOTES
 1. UNLESS OTHERWISE SPECIFIED
 ALL RESISTANCE IN OHMS
 ALL RESISTORS 1/4 W
 ALL CAPACITANCE IN MICROFARADS
 ALL CAPACITORS .01 CER DISC
 ALL DIODES 1901-002B
 ALL IC'S ARE 152C

SILKSCREEN
 COMPONENT SIDE

| | | | | | |
|----|---|----------------------|-----------|--|--|
| 10 | 1 | LABEL WARRANTY | 720-6890 | | |
| 9 | 1 | SOCKET CRYSTAL | 200-498V | | |
| 8 | 1 | CRYSTAL 24576 Y1 | 240-1017 | | |
| 7 | 1 | LABEL | 712-6557 | | |
| 6 | 1 | BRACE, P.C BOARD | 504-6238 | | |
| 5 | 1 | SPACER | 502C-7518 | | |
| 4 | 5 | SCREW, TAP #40 X 1/2 | 2624-0077 | | |
| 3 | 2 | EXTRACTOR, P.C | 504D-5009 | | |
| 2 | 2 | PIN, GROOVED | 148C C116 | | |
| 1 | 1 | BOARD, ETCHED | 31265B001 | | |


| | |
|---------------|------------------|
| ADIC EXTENDER | |
| 4334 | |
| 31265A | 31265B000 |
| 21 | F-31265-60001-21 |

| | | | |
|-----------------------|---------------------------|-----------|----------|
| DESIGN RESPONSIBILITY | | DATE | |
| APPROVED | | DATE | |
| REVISIONS | | DATE | |
| A | AS ISSUED | C-1750 | 11/27/75 |
| B | REMEDIAL QTY WAS PRODUCED | C-1846 | 11/27/75 |
| C | DATE CODE WAS 1046 | PCAT-2046 | C-1846 |




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L QTY NO | MAT'L SPEC |
|------|-----|---|------------------|--------------|------------|
| | | EXTD ASYNC DATA COMM CHANNEL DRIVERS, RECEIVERS, SPEC. CHAR | | | |
| | | TITLE | 31265A | | |
| | | NEW ASSEMBLY | 31265-60001 | | |
| | | PART NO | D-31265-60001 26 | | |


| BIT# | CONDITION |
|------|-------------------|
| 0 | XMIT BUF NOT FULL |
| 1 | XMIT BUF EMPTY |
| 2 | RC BUF NOT EMPTY |



| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL'G W NO | MATL'G SPEC |
|--|-----|----------------------|------------------|-------------|-------------|
| EXTD ASYNC DATA COMM CHANNEL POLL, DSJ, OBS1, HR, NS SCHEMATIC | | | | | |
| TITLE | | | HEWLETT-PACKARD | | |
| 31265A | | | 31265-60001 | | |
| NEXT ASSY | | | PART NUMBER | | |
| - | | | D-31265-60001 26 | | |
| PRINT | | | SCALE | | |




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO. | MAT'L QTY NO. | MAT'L SPEC. |
|------------------------------|-----|----------------------|-----------------|---------------|-------------|
| EXTD ASYNC DATA COMM CHANNEL | | | | | |
| UARTS, MODEM CONTROLS | | | | | |
| TITLE: 31265A | | | | | |
| HEWLETT-PACKARD | | | 31265-6001 | | |
| PART NUMBER | | | D-31265-6001-26 | | |
| SCALE: - | | | | | |



| BAUD RATE CODE (BINARY) | BAUD RATE | FREQ (KHZ) |
|-------------------------|-----------|------------|
| 0000 | EXTERNAL | |
| 0001 | EXTERNAL | |
| 0010 | 50 BAUD | 0.8 KHZ |
| 0011 | 75 | 1.2 KHZ |
| 0100 | 134.5 | 2.133 KHZ |
| 0101 | 200 | 3.2 KHZ |
| 0110 | 600 | 9.6 KHZ |
| 0111 | 2400 | 38.4 KHZ |
| 1000 | 9600 | 153.6 KHZ |
| 1001 | 4800 | 76.8 KHZ |
| 1010 | 1800 | 28.8 KHZ |
| 1011 | 1200 | 19.2 KHZ |
| 1100 | 2400 | 38.4 KHZ |
| 1101 | 300 | 4.8 KHZ |
| 1110 | 150 | 2.4 KHZ |
| 1111 | 110 | 1.744 KHZ |

| ITEM | QTY | MATERIAL DESCRIPTION | MATL PART NO | MATL DWG NO | MATL SPEC |
|--|-----|----------------------|--------------|-------------|-----------|
| END ASCII DATA COMM CHANNEL EUROPEAN MODEMS BAUD GEN SCHEMATIC | | | | | |
| 31265A | | | 31265-60001 | | |
| NEW ASSEMBLY | | | PART NUMBER | | |
| - * - | | | SCALE | | |
| 31265-60001 | | | 26 | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L QTY NO | MAT'L SPEC. |
|--|-----|----------------------|-----------------|--------------|-------------|
| EXID ASYNC DATA COMM CHANNEL MODEM STATUS, READ STATUS SCHEMATIC | | | | | |
| TITLE 31265A | | | HEWLETT-PACKARD | | |
| PART NUMBER 31265-60001 | | | 31265-60001 | | |
| PART NUMBER 31265-60001-26 | | | 31265-60001-26 | | |

WIRING INFORMATION

SECTION

IV

4-1. INTRODUCTION

The signal buses of the system interconnect the functional areas of the computer. The groups of signals making up the buses that interconnect the functional areas are listed in table 4-1. of this section.

4-2. INTER-MODULE CONNECTION

The Inter-module Bus (IMB) backplane is the data, control, and power path which interconnects the Memory, CPU, and I/O channels.

4-3. SYSTEM FLAT CABLES

The System's flat ribbon cables and designator that list pin- by-pin the signals.

TABLE 4-1. WIRING INFORMATION INDEX


| PART NUMBER | TITLE | PAGE | PART NUMBER | TITLE | PAGE |
|----------------|------------------------------|------|---------------|-----------------------------|------|
| 5060-5563-1 | ADCC TEST HOOD | 4-3 | 30070-60064-1 | RS 232 TEST CONNECTOR | 4-29 |
| 5061-2502-1 | ADCC-RS232 TEST HOOD | 4-4 | 30070-60065-6 | ELECTRONIC MAINFRAME WIRING | 4-30 |
| 5061-2503-1 | HP-IB GIC CABLE | 4-5 | 30070-60065-7 | DC WIRING | 4-31 |
| 5061-2504-1 | HP-IB MI CABLE | 4-6 | 30070-60070-1 | RS 232 JUMPER CABLE | 4-32 |
| 8120-9064-1 | HP-IB TEST CABLE | 4-7 | | | |
| 8120-9064-1 | HP-IB TEST CABLE | 4-8 | | | |
| 30070-60003 | CARD CAGE NUMBER ONE | 4-9 | | | |
| 30070-60004-6 | Backplane Assy. | 4-9 | | | |
| 30070-60004-51 | Backplane J1 | 4-10 | | | |
| 30070-60004-52 | Backplane J2 | 4-11 | | | |
| 30070-60004-53 | Backplane J3 | 4-12 | | | |
| 30070-60004-54 | Backplane J4 | 4-13 | | | |
| 30070-60004-55 | Backplane J5-J9 | 4-14 | | | |
| 30070-60020-1 | ISOLATION TRANSFORMER WIRING | 4-15 | | | |
| 30070-60025-1 | DC POWER CABLE (Brown) | 4-16 | | | |
| 30070-60026-1 | DC POWER CABLE (Orange) | 4-17 | | | |
| 30070-60027-1 | DC POWER CALBE (Blue) | 4-18 | | | |
| 30070-60030-1 | SYSTEM FRONT PANEL CABLE | 4-19 | | | |
| 30070-60034-1 | 7902 DC POWER CABLE | 4-20 | | | |
| 30070-60035-1 | 7902 STATUS LED CABLE | 4-21 | | | |
| 30070-60036-1 | 7902 DATA CABLE | 4-22 | | | |
| 30070-60056 | CARD CAGE NUMBER TWO | 4-23 | | | |
| 30070-60056-6 | Backplane Assy. | 4-23 | | | |
| 30070-60056-51 | Backplane J1 | 4-24 | | | |
| 30070-60056-52 | Backplane J2 | 4-25 | | | |
| 30070-60056-53 | Backplane J3 | 4-26 | | | |
| 30070-60056-54 | Backplane J4 | 4-27 | | | |
| 30070-60056-55 | Backplane J5-J7 | 4-28 | | | |

| | | | |
|--------------------------|----|---------|----|
| DESIGNING RESPONSIBILITY | | CHECKED | |
| 1 | 2 | 3 | 4 |
| 5 | 6 | 7 | 8 |
| 9 | 10 | 11 | 12 |
| 13 | 14 | 15 | 16 |
| 17 | 18 | 19 | 20 |
| 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 |
| 29 | 30 | 31 | 32 |


| | | | |
|---------|---------------------------------------|----------|---------|
| REVISED | | APPROVED | DATE |
| A | AS ISSUED | ALAMA | 3.7.77 |
| B | REVISED PER PROC "A" | AWB | 6.24.77 |
| C | ITEM 7 WAS BLD-234A PC-1-2034 | RS/12/77 | 6.24.77 |
| D | ADD 3100-67802 TO NEXT ASSY PC-1-2034 | RS/12/77 | 9.1.78 |

E-5060-5563-1


WIRING DIAGRAM



DETAIL 'B'



DETAIL 'A'



| ITEM | QTY. | NATIONAL DESCRIPTION | NATIONAL NUMBER | REF. DESIG. NO. | REF. SPEC. |
|------|--------|-------------------------|-----------------|-----------------|------------|
| 7 | 20 IN. | WIRE INS. BLK 24 AWG | 8150-0447 | | |
| 6 | 2 | SCREW SELF-TAPPING POZI | 0624-0098 | | |
| 5 | 1 | NUT #4-40 .187D | 2260-0002 | | |
| 4 | 1 | SCREW #4-40 x .562L | 2200-0091 | | |
| 3 | 1 | SUPPORT BL CK | 5040-7256 | | |
| 2 | 1 | HOOD CONNECTOR PC | 5040-6071 | | |
| 1 | 1 | CONN PC 2 x 28 CONTACT | 1251-5902 | | |






ADCC TEST HOOD ASSEMBLY

HP

3100-67802, 3024A, 3129A


5060-5563

E-5060-5563-1





WIRING INSTRUCTIONS
 JUMPER LOCATIONS
 P1 - PIN 4 TO PIN 5
 P2 - PIN 4 TO PIN 5
 P3 - PIN 4 TO PIN 5
 P4 - PIN 4 TO PIN 5
 P1 - PIN 11 TO PIN 19
 P2 - PIN 11 TO PIN 19
 P3 - PIN 11 TO PIN 19
 P4 - PIN 11 TO PIN 19

| FROM P1 THRU P4 | | TO J2 LOCATION | | | |
|-----------------|-------|----------------|-------|-------|--|
| PIN N# | P-1 | P-2 | P-3 | P-4 | |
| 1 | DRAIN | DRAIN | DRAIN | DRAIN | |
| 2 | FF | U | N | 3 | |
| 3 | DD | 17 | 11 | D | |
| 4 | | | | | |
| 5 | 25 | 16 | L | C | |
| 6 | 28 | 18 | P | E | |
| 7 | 21 | T | K | 7 | |
| 8 | 27 | V | 12 | 5 | |
| 9 | | | | | |
| 10 | | | | | |
| 11 | 26 | 19 | M | 4 | |
| 12 | EE | W | 13 | 6 | |
| 13 | | | | | |
| 14 | | | | | |
| 15 | | | | | |
| 16 | | | | | |
| 17 | | | | | |
| 18 | | | | | |
| 19 | | | | | |
| 20 | 24 | 15 | 10 | 2 | |
| 21 | | | | | |
| 22 | 23 | 14 | 9 | B | |
| 23 | 20 | S | 8 | A | |
| 24 | | | | | |
| 25 | X | R | J | I | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO. | MAT'L COM. NO. | MAT'L SPEC. |
|------|-----|--------------------------|----------------|----------------|-------------|
| 17 | 9" | WIRE, 22 AWG | 8150-0005 | | |
| 16 | AIR | HOT MELT ADHESIVE | 0470-0864 | | |
| 15 | AIR | HOT MELT ADHESIVE | 0470-0850 | | |
| 14 | AIR | MOLDING COMPOUND | 4093-0377 | | |
| 13 | 1 | PLATE, QUAD BOX | 5001-1614 | | |
| 12 | 3 | CLAMP | 5040-6035 | | |
| 11 | 2 | SCREW, TAPPING, 1.40x.44 | 0624-0098 | | |
| 10 | 2 | SCREW, #4-48x.375 FL.MD. | 0624-0203 | | |
| 9 | 1 | LABEL | 7120-7283 | | |
| 8 | 1 | HOOD, CONN. | 5040-7265 | | B-1 |
| 7 | 1 | MOUNTING BLOCK | 5040-6061 | | C-1 |
| 6 | 1 | CONN., PC BD., 56 PIN | 1251-4902 | | |
| 5 | 1 | SCREW, SET, 6-32x.50 | 3030-0143 | | |
| 4 | 1 | CABLE | 8120-2603 | | |
| 3 | 4 | CONN., SUB-25 PIN FEM | 1251-0064 | | |
| 2 | 8 | JACKSOCKET, 4-40 | 1251-2294 | | |
| 1 | 8 | INSERT, THRD 4-40 | 3020-8164 | | A-1 |



PI

| | | | |
|-------------|---|----|---------|
| WHT/ORN | A | 1 | BRN |
| WHT/YEL | B | 2 | RED |
| WHT/GRN | C | 3 | ORN |
| WHT/BLU | D | 4 | YEL |
| WHT/VIO | E | 5 | GRN |
| WHT/GRY | F | 6 | BLU |
| WHT/BLK/BRN | G | 7 | VIO |
| WHT/BLK/RED | H | 8 | GRY |
| WHT/BLK/ORN | J | 9 | WHT |
| WHT/BLK/YEL | K | 10 | WHT/BLK |
| WHT/BLK/GRN | L | 11 | WHT/BRN |
| WHT/BLK/BLU | M | 12 | BLK |
| | N | 13 | |
| | P | 14 | |
| | R | 15 | |
| | S | 16 | |

PI CONNECTOR VIEWED FROM WIRING SIDE

FEMALE CONNECTOR

| | | |
|-------------|----|---------|
| WHT/BLK/BLU | 23 | BLK |
| WHT/BLK/GRN | 22 | WHT/BRN |
| WHT/BLK/YEL | 21 | WHT/BLK |
| WHT/BLK/ORN | 20 | WHT |
| WHT/BLK/RED | 19 | GRY |
| WHT/BLK/BRN | 18 | VIO |
| WHT/GRY | 17 | BLU |
| WHT/VIO | 16 | GRN |
| WHT/BLU | 15 | YEL |
| WHT/GRN | 14 | ORN |
| WHT/YEL | 13 | RED |
| WHT/ORN | 12 | BRN |

MALE CONNECTOR

| | | |
|---------|----|-------------|
| BLK | 23 | WHT/BLK/BLU |
| WHT/BRN | 22 | WHT/BLK/GRN |
| WHT/BLK | 21 | WHT/BLK/YEL |
| WHT | 20 | WHT/BLK/ORN |
| GRY | 19 | WHT/BLK/RED |
| VIO | 18 | WHT/BLK/BRN |
| BLU | 17 | WHT/GRY |
| GRN | 16 | WHT/VIO |
| YEL | 15 | WHT/BLU |
| ORN | 14 | WHT/GRN |
| RED | 13 | WHT/YEL |
| BRN | 12 | WHT/ORN |

CABLE ENTRY

| | | |
|----|----------------------------|-----------|
| 17 | AIR WIRE, BLK, 22 AWG | 8150-0005 |
| 16 | 1 LABEL | 7120-7284 |
| 15 | 1 SCREW, #4-40x.25 FL. HD. | 2200-0165 |
| 14 | 1 SCREW, #4-40x.38 PN. HD. | 2200-0145 |
| 13 | 1 SCREW, SET | 3030-0143 |
| 12 | 1 SCREW, TAP | 0624-0098 |
| 11 | 3 CLAMP | 5040-6055 |
| 10 | 1 MOUNTING BLOCK | 5021-0705 |
| 9 | 1 CONNECTOR, 30 PIN | 1251-0159 |
| 8 | 1 HOOD | 5040-7266 |
| 7 | AIR ADHESIVE, HOT MELT | 0470-0850 |
| 6 | 1 CONN., 24 PIN FEMALE | 1251-3283 |
| 5 | 2 SCREW, MTG, METRK | 5021-0703 |
| 4 | 2 SPACER, .500x.180 I.D. | 0390-1031 |
| 3 | 1 CONN., 24 PIN MALE | 1251-3284 |
| 2 | 6 DFT CABLE | 8120-1847 |
| 1 | AIR MOLDING COMPOUND | 4093-0376 |

CABLE ENTRY CONNECTOR VIEWED FROM WIRING SIDE.

CABLE ENTRY CONNECTOR VIEWED FROM WIRING SIDE.

CABLE ASSY.- GIC to HP1B

TITLE: JLTN. PANEL


30070A, 30079A

NEWLETT & PACKARD

5061-2503

SCALE: NONE


1-5061-2503-1



| TO | PI | TO |
|-------|-------------|-------|
| | A ① | |
| | B ① | |
| P2/16 | WHT/BLU | PI/4 |
| P2/15 | WHT/GRN | PI/3 |
| P2/14 | WHT/YEL | PI/2 |
| P2/13 | WHT/ORN | PI/1 |
| P2/17 | WHT/VIO | PI/5 |
| P2/18 | WHT/GRA | PI/6 |
| P2/19 | WHT/BLK/BRN | PI/7 |
| P2/20 | WHT/BLK/RED | PI/8 |
| P2/21 | WHT/BLK/ORN | PI/9 |
| P2/22 | WHT/BLK/YEL | PI/10 |
| P2/23 | WHT/BLK/GRN | PI/11 |
| P2/24 | WHT/BLK/BLU | PI/12 |
| P3/23 | WHT/BLK/GRN | PI/11 |
| P3/22 | WHT/BLK/YEL | PI/10 |
| P3/21 | WHT/BLK/ORN | PI/9 |
| P3/20 | WHT/BLK/RED | PI/8 |
| P3/19 | WHT/BLK/BRN | PI/7 |
| P3/18 | WHT/GRA | PI/6 |
| P3/17 | WHT/VIO | PI/5 |
| P3/16 | WHT/BLU | PI/4 |
| P3/15 | WHT/GRN | PI/3 |
| P3/14 | WHT/YEL | PI/2 |
| P3/13 | WHT/ORN | PI/1 |

ASSEMBLY DETAIL P2 & P3

CABLE ENTRY CONNECTOR VIEWED FROM WIRING SIDE



CABLE ENTRY CONNECTOR VIEWED FROM WIRING SIDE

CABLE ENTRY CONNECTOR VIEWED FROM WIRING SIDE


| ITEM | QTY | MATERIAL DESCRIPTION | MATERIAL PART NO | MATERIAL DRWG NO | MATERIAL SPEC |
|------|-----|-------------------------------|------------------|------------------|---------------|
| 17 | 1 | LABEL | 7120-7285 | | |
| 16 | 2 | SCREW, TAP 4-40 x .375 FL. HD | 0624-0203 | | |
| 15 | AIR | ADHESIVE, HOT MELT | 0470-0850 | | |
| 14 | 2 | SCREW, TAP 6-32 x .44 PH. HD | 0624-0098 | | |
| 13 | 1 | NUT, #4-40 x .187 D | 2260-0002 | | |
| 12 | 1 | SCREW, #4-40 x .562 LG. | 2200-0091 | | |
| 11 | 1 | SET SCREW, #6-32 x .50 | 3030-0143 | | |
| 10 | 2 | CLAMP | 5040-6055 | | |
| 9 | 1 | MOUNTING BLOCK | 5040-6061 | | |
| 8 | 1 | HOOD | 5040-6062 | | |
| 7 | 1 | CONN., PC 2x25 CONT. | 1251-3106 | | |
| 6 | 2 | CONN., 24 PIN MALE | 1251-3284 | | |
| 5 | 2 | SPACER, .500 x .180 I.D. | 0380-1031 | | |
| 4 | 4 | SCREW, MTG - METRIC | 5021-0703 | | |
| 3 | 2 | CONN., 24 PIN FEMALE | 1251-3283 | | |
| 2 | 6 | DEF. CABLE | 8120-1847 | | |
| 1 | AIR | MOLDING COMPOUND | 4093-0376 | | |

CABLE ASSY MI TO HPIB
 TITLE ICIN. PANEL
 30070A
 HEWLETT PACKARD
 5061-2504
 1-5061-2504-1


TO BE SUPPLIED

TO BE SUPPLIED

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | REVISIONS | | APPROVED | DATE | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----------|------|----|------|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BY | DATE | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | |



STAMP
DATE CODE



| ITEM | QTY | MATERIAL DESCRIPTION | MATL. PART NO. | MATL. QTY. REQ. | MATL. SPEC. |
|---------------|-----|----------------------|------------------------|-----------------|-------------|
| | | | HEWLETT PACKARD | | |
| TITLE | | | PART NUMBER | | |
| DATE ASSEMBLY | | | SCALE | | |

| | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | SEPIA | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | | | | |

| | | | | | |
|---------|--|-----------|--|---------|--|
| REVISED | | APPROVED | | DATE | |
| A | | A3 ISSUED | | 02/05 | |
| | | | | 1/13/82 | |

J1

| | A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | A11 | A12 | A13 | |
|----|----|----|----|----|-------|----|----|----|----|-----|-----|-----|-----|-----------|
| 1 | | | | | RAS | | | | | | | | | 5FB1 |
| 2 | | | | | COM | | | | | | | | | RESIT |
| 3 | | | | | R/W | | | | | | | | | RPAR |
| 4 | | | | | COM | | | | | | | | | BIRC |
| 5 | | | | | CAS | | | | | | | | | BWRO |
| 6 | | | | | COM | | | | | | | | | BRFO |
| 7 | | | | | REF | | | | | | | | | BV-85 |
| 8 | | | | | COM | | | | | | | | | BX-81 |
| 9 | | | | | LATCH | | | | | | | | | COM |
| 10 | | | | | COM | | | | | | | | | BWTR |
| 11 | | | | | CS | | | | | | | | | BBUSD |
| 12 | | | | | COM | | | | | | | | | IDEX |
| 13 | | | | | CAB | | | | | | | | | BMEMA |
| 14 | | | | | C-A1 | | | | | | | | | COM |
| 15 | | | | | COM | | | | | | | | | CPULLK |
| 16 | | | | | C-A2 | | | | | | | | | COM |
| 17 | | | | | C-A3 | | | | | | | | | INTCLK |
| 18 | | | | | COM | | | | | | | | | COM |
| 19 | | | | | C-A4 | | | | | | | | | PARST |
| 20 | | | | | C-A5 | | | | | | | | | NIR |
| 21 | | | | | COM | | | | | | | | | DATST |
| 22 | | | | | D0 | | | | | | | | | LOAD |
| 23 | | | | | D1 | | | | | | | | | ISR |
| 24 | | | | | D2 | | | | | | | | | FRB |
| 25 | | | | | COM | | | | | | | | | BUSEN |
| 26 | | | | | D3 | | | | | | | | | CLR |
| 27 | | | | | D4 | | | | | | | | | MICRO |
| 28 | | | | | D5 | | | | | | | | | MACRO |
| 29 | | | | | COM | | | | | | | | | IRPT |
| 30 | | | | | D6 | | | | | | | | | DEH |
| 31 | | | | | D7 | | | | | | | | | CPUBUS 89 |
| 32 | | | | | D8 | | | | | | | | | ES |
| 33 | | | | | COM | | | | | | | | | EZ |
| 34 | | | | | D9 | | | | | | | | | E1 |
| 35 | | | | | D10 | | | | | | | | | 2 |
| 36 | | | | | D11 | | | | | | | | | 3 |
| 37 | | | | | COM | | | | | | | | | 4 |
| 38 | | | | | D12 | | | | | | | | | 5 |
| 39 | | | | | D13 | | | | | | | | | 6 |
| 40 | | | | | D14 | | | | | | | | | 7 |
| 41 | | | | | COM | | | | | | | | | 8 |
| 42 | | | | | D15 | | | | | | | | | 9 |
| 43 | | | | | H0 | | | | | | | | | 10 |
| 44 | | | | | H1 | | | | | | | | | 11 |
| 45 | | | | | COM | | | | | | | | | 12 |
| 46 | | | | | H2 | | | | | | | | | 13 |
| 47 | | | | | H3 | | | | | | | | | 14 |
| 48 | | | | | H4 | | | | | | | | | 15 |
| 49 | | | | | COM | | | | | | | | | 16 |
| 50 | | | | | H5 | | | | | | | | | 17 |

VIEWED FROM COMPONENT SIDE


| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|-------------------------------------|---------------|--------------|------------------|
| | | PCA - BACKPLANE 1 SCHEMATIC (J1) | | | HEWLETT-PACKARD |
| | | TITLE | 30070-60003 | 30070-60004 | |
| | | NEXT ASSEMBLY | | PART NUMBER | |
| | | FINISH | | SCALE | C-30070-60004-51 |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | DEPT | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

C-30070-6004-52

| REV | REVISIONS | APPROVED | DATE |
|-----|---------------------|----------|---------|
| A | As Issued | 98/00 | 1/31/98 |
| B | REVISED PER LCL CHG | 98 | 6/18/98 |

J2





VIEWED FROM THE COMPONENT SIDE

| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO. | MAT'L DWG NO. | MAT'L SPEC. |
|------|------|------------------------|-----------------|---------------|-------------|
| | | PCA-BACKPLANE 1 | | | |
| | | SCHEMATIC (J2) | | | |
| | | TITLE | | | |
| | | 30070-6003 | 30070-6004 | | |
| | | NEXT ASSEMBLY | PART NUMBER | | |
| | | FINISH | SCALE | | |
| | | | C-30070-6004-52 | | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|-----------------------|-------|---------|----|----|----|----|----|----|----|----|------------------|----|----|----|-----|-----------|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | DEPT | | | | | | | | | | | | | | | | 6-30070-60004-53 | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | BYM | REVISIONS | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | A | AS ISSUED | 03/68 | 1/13/78 | | | | | | | | | | | | | | | | |
| 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | B | REVISED TO PCA REV B | L.E. | 5/9/77 | | | | | | | | | | | | | | | | |
| 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | C | REVISED PER DOC. CHG. | JPC | 6/17/78 | | | | | | | | | | | | | | | | |

J3




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|----------------------|---------------|------------------|------------|
| | | PCA - BACKPLANE 1 | | | |
| | | SCHEMATIC (J3) | | | |
| | | HEWLETT PACKARD | | | |
| | | 30070-60003 | | 30070-60004 | |
| | | FINISH | | PART NUMBER | |
| | | SCALE | | 6-30070-60004-53 | |


| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|------|----|----|----|---------|----|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------------|-------|---------|----|----|-----------|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | DEPT | | | | REVISED | | DATE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | BY | REVISIONS | APPROVED | DATE |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A | AS ISSUED | 05/06 | 1/14/78 | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | B | REVISED TO PCA REV B | 1/16 | 5/19/78 | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | C | REVISED PER VOL. CHG. | 1/16 | 6/19/78 | | | | | |

6-30070-60004-54

J4



VIEWED FROM COMPONENT SIDE



| | | | | | |
|-----------------------------------|------|----------------------|------------------|---------------|-------------|
| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO. | MAT'L DWG NO. | MAT'L SPEC. |
| PCA-BACKPLANE 1 SCHEMATIC (J4) | | | HEWLETT PACKARD | | |
| NEXT ASSEMBLY | | 30070-60003 | 30070-60004 | | |
| FINISH | | SCALE | C-30070-60004-54 | | |

J5


| | | |
|----|----------|-------|
| 1 | FPRW | J2-90 |
| 2 | FPHT | J2-89 |
| 3 | FPED | J2-92 |
| 4 | FPRST | J2-12 |
| 5 | FPLD | J2-11 |
| 6 | WARM | J2-37 |
| 7 | FPDMP | J2-38 |
| 8 | CHL 1 | J2-94 |
| 9 | CHL 2 | J2-93 |
| 10 | CHL 3 | J2-48 |
| 11 | DEV 1 | J2-47 |
| 12 | DEV 2 | J2-50 |
| 13 | DEV 3 | J2-49 |
| 14 | OVERTEMP | J3-6 |
| 15 | CPREN | J4-6 |
| 16 | ENHPR | J1-11 |
| 17 | FPED | J2-41 |
| 18 | +5V | |
| 19 | +5V | |
| 20 | +5V | |
| 21 | COM | |
| 22 | COM | |
| 23 | COM | |
| 24 | COM | |
| 25 | COM | |
| 26 | COM | |

J6, J8, J9

| | | | | | | | | | | | | | | | |
|-----|-----|-----|-----|------|-----|-----|-----|-----|-----|------|------|------|-----|-----|-----|
| PIN | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| J6 | +5V | +5V | +5V | -12V | +5V | COM | COM | COM | COM | +12V | +12V | +12V | COM | COM | COM |
| J8 | +5V | +5V | +5V | -12V | +5V | COM | COM | COM | COM | +12V | -12V | +12V | COM | COM | COM |
| J9 | +5V | +5V | +5V | -12V | +5V | COM | COM | COM | COM | +12V | -12V | +12V | COM | COM | COM |


J7

| | | | | | | |
|-----|-----|------|------|-----|-----|-----|
| PIN | 1 | 2 | 3 | 4 | 5 | 6 |
| J7 | COM | +12V | -12V | +5V | COM | COM |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|---------------------------|---------------|------------------|------------|
| | | PCA-BACKPLANE 1 | | HEWLETT-PACKARD | |
| | | SCHEMATIC (J5-J9) | | 30070-60004 | |
| | | NEXT ASSEMBLY 30070 60003 | | PART NUMBER | |
| | | FINISH | | SCALE | |
| | | | | G-30070-60004-55 | |

| | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-------------------|-----------------|---------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | SEPIA | | C-30070-60020-1 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | SYM | REVISIONS | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | | J.S./G.S. | 12/7/72 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | B | TRM 30070-60020-1 | U/K | 9-2-78 |



| VOLTAGE | WIRE BLACK | BLACK JUMPER | WIRE REP |
|---------|------------|--------------|----------|
| 200V | PIN 1 | PIN 2 | PIN 5 |
| 210V | " 1 | " 3 | " 5 |
| 220V | " 1 | " 3 | " 5 |
| 230V | " 1 | " 4 | " 5 |
| 240V | " 1 | " 4 | " 5 |

TABLE I
PRIMARY VOLTAGE TAPPING

(NUMBERS IN TABLE REPRESENT TAPS
ON ISOLATION TRANSFORMER)



| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|------|-------------------------|---------------|--------------|------------|
| 4 | 1 | TRANSFORMER - ISOLATION | 9100-4062 | | |
| 3 | 2 | GRND STRAP | 30070-60062 | | |
| 2 | 1 | CABLE - SECONDARY AC | 30070-60082 | | |
| 1 | 1 | CABLE - PRIMARY AC | 30070-60021 | | |

| | | | |
|------------------------------|--|-------------------------|--|
| ASSY.- ISOLATION TRANSFORMER | | HEWLETT PACKARD | |
| TITLE WIRING | | | |
| NEXT ASSEMBLY 30070-60065 | | PART NUMBER 30070-60020 | |
| FINISH | | SCALE | |
| | | C-30070-60020-1 | |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | SEPIA | | |
|----------------------------|----|----|----|----|----|----|---|----|----|----|----|----|----|-------|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | | | 33 | 34 | 38 | | 42 | 43 | | |
| 47 | | 83 | | | 90 | | | 93 | | | | | | | | |

| | | | | |
|-----|--|-----------|----------|---------|
| SYM | | REVISIONS | APPROVED | DATE |
| A | | AS ISSUED | OS/CS | 1/19/78 |

B-30070-60025-1



| PIN | AWG |
|-----|-----|
| 1 | 14 |
| 2 | 14 |
| 3 | 14 |
| 4 | 14 |
| 5 | 22 |
| 6 | 22 |
| 7 | 14 |
| 8 | 22 |
| 9 | 22 |
| 10 | 14 |
| 11 | 22 |
| 12 | 22 |
| 13 | 14 |
| 14 | 14 |
| 15 | 14 |

| PIN | AWG |
|-----|-----|
| 1 | 14 |
| 2 | 14 |
| 3 | 14 |
| 4 | 14 |
| 5 | 22 |
| 6 | 22 |
| 7 | 14 |
| 8 | 22 |
| 9 | 22 |
| 10 | 14 |
| 11 | 22 |
| 12 | 22 |
| 13 | 14 |
| 14 | 14 |
| 15 | 14 |

POINT TO POINT



| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |
|------|------|----------------------|----------------|----------------|-------------|
| 6 | 1 | LABEL-BLANK | 7120-1232 | | |
| 5 | 1 | MARKER-TIE | 1400-0716 | | |
| 4 | 14 | CABLE TIE | 1400-0493 | | |
| 3 | 12 | CONT CONN F | 1251-5223 | | |
| 2 | 2 | CONN UTIL 15P | 1251-5108 | | |
| 1 | 18 | CONT CONN F | 1251-3818 | | |

| | |
|------------------------------|------------------|
| ASSY-CABLE, DC PWR. BROWN | HEWLETT PACKARD |
| TITLE | |
| 30070-60065, 30416A | 30070-60025 |
| NEXT ASSEMBLY | PART NUMBER |
| | B-30070-60025-1 |
| FINISH | SCALE |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | SEPIA | | |
|----------------------------|----|----|----|----|----|----|---|----|----|----|----|----|----|-------|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | | | 33 | 34 | 35 | | 42 | 43 | | |
| 47 | | 63 | | | 90 | | | 93 | | | | | | | | |

B-30070-60026-1

| SYM | REVISIONS | APPROVED | DATE |
|-----|-----------|----------|---------|
| A | AS ISSUED | CS/CA | 1/19/78 |



| PIN | DRN | AWG |
|-----|-----|-----|
| 1 | DRN | 14 |
| 2 | ↑ | 14 |
| 3 | | 14 |
| 4 | | 14 |
| 5 | | 14 |
| 6 | | 14 |
| 7 | | 14 |
| 8 | | 14 |
| 9 | | 14 |
| 10 | | 14 |
| 11 | | 22 |
| 12 | | 22 |
| 13 | | 14 |
| 14 | ↓ | 14 |
| 15 | DRN | 14 |

← POINT TO POINT →

| PIN | DRN | AWG |
|-----|-----|-----|
| 1 | DRN | 14 |
| 2 | ↑ | 14 |
| 3 | | 14 |
| 4 | | 14 |
| 5 | | 14 |
| 6 | | 14 |
| 7 | | 14 |
| 8 | | 14 |
| 9 | | 14 |
| 10 | | 14 |
| 11 | | 22 |
| 12 | | 22 |
| 13 | | 14 |
| 14 | ↓ | 14 |
| 15 | DRN | 14 |



| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |
|------|------|----------------------|----------------|----------------|-------------|
| 6 | 1 | LABEL-BLANK | 7120-1232 | | |
| 5 | 1 | MARKER-TIE | 1400-0716 | | |
| 4 | 14 | CABLE TIE | 1400-0493 | | |
| 3 | 4 | CONT CONN F | 1251-5223 | | |
| 2 | 2 | CONN UTIL 15P | 1251-5108 | | |
| 1 | 26 | CONT CONN F | 1251-3818 | | |

| | | |
|---------------------|---------|------------------------|
| ASSY-CABLE, DC PWR | | HEWLETT PACKARD |
| ORANGE | | |
| 30070-60065, 30416A | | 30070-60026 |
| NEXT ASSEMBLY | | PART NUMBER |
| FINISH — | SCALE — | B-30070-60026-1 |

| | | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|----|---|----|----|----|----|----|----|---|--|--|
| ENGINEERING RESPONSIBILITY <input checked="" type="checkbox"/> | | | | | | | | | | | | | | SEPIA <input checked="" type="checkbox"/> | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | | | 33 | 34 | 38 | | 42 | 43 | | |
| 47 | | 63 | | | 90 | | | 93 | | | | | | | | |

B-30070 -60027 -1

| | | | |
|-----|-----------|----------|---------|
| SYM | REVISIONS | APPROVED | DATE |
| A | AS ISSUED | OS/CS | 1/19/78 |



| PIN | AWG |
|-----|-----|
| 1 | 14 |
| 2 | 14 |
| 3 | 14 |
| 4 | 14 |
| 5 | 22 |
| 6 | 22 |
| 7 | 14 |
| 8 | 22 |
| 9 | 22 |
| 10 | 14 |
| 11 | 22 |
| 12 | 14 |
| 13 | 14 |
| 14 | 14 |
| 15 | 14 |

| PIN | AWG |
|-----|-----|
| 1 | 14 |
| 2 | 14 |
| 3 | 14 |
| 4 | 14 |
| 5 | 22 |
| 6 | 22 |
| 7 | 14 |
| 8 | 22 |
| 9 | 22 |
| 10 | 14 |
| 11 | 22 |
| 12 | 14 |
| 13 | 14 |
| 14 | 14 |
| 15 | 14 |

POINT TO POINT


| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |
|------|------|----------------------|----------------|----------------|-------------|
| 6 | 1 | LABEL-BLANK | 7120-1232 | | |
| 5 | 1 | MARKER-TIE | 1400-0716 | | |
| 4 | 14 | CABLE TIE | 1400-0493 | | |
| 3 | 10 | CONT CONN F 22 GA | 1251-5223 | | |
| 2 | 2 | CONN UTIL 15P | 1251-5108 | | |
| 1 | 20 | CONT CONN F 14 GA | 1251-3818 | | |

| | |
|----------------------------|-------------------------|
| ASSY-CABLE, DC PWR BLUE | HEWLETT PACKARD |
| TITLE | |
| 30070-60065, 30416A | 30070-60027 |
| NEXT ASSEMBLY | PART NUMBER |
| FINISH — | SCALE — |
| | B -30070-60027-1 |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|----|----|----|----|----|----|----|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ENGINEERING RESPONSIBILITY <input checked="" type="checkbox"/> | | | | | | | | | | | | | SEPIA <input checked="" type="checkbox"/> | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | | | | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | | |
| 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 |

B-30070-60030-1

| | | | | |
|-----|--------------------------------------|-----------|--------------------|----------|
| SYM | REVISIONS | | APPROVED | DATE |
| | A | AS ISSUED | <i>[Signature]</i> | 11/10/77 |
| B | ADD SECOND CLAMP & NOTE 2 FCD47-1462 | | <i>[Signature]</i> | 7-28-78 |






| | | | | | |
|------|-------|-----------------------|----------------|----------------|-------------|
| 3 | 2 | CLAMP | 4040-0509 | | |
| 2 | 2 | CONNECTOR - 26 PIN | 1251-2544 | | |
| 1 | 60.00 | CABLE - FLAT 26 COND. | 8120-1506 | | |
| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |

| | | | |
|---|--|----------------------------|--|
| TITLE ASS'Y-CABLE SCP TO BP PERM. PRINT | | HEWLETT PACKARD | |
| NEXT ASSEMBLY 30070-60028 | | PART NUMBER 30070-60030 | |
| FINISH | | SCALE | |
| B-30070-60030-1 | | | |

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | SEPA | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | | |
| 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | | |

| SYM | REVISIONS | APPROVED | DATE |
|-----|---|----------|---------|
| | | | |
| A | AS ISSUED | | 12/1/78 |
| B | REVISION ITEM 2 WAS 1251-0627, ITEM 4 WAS 1251-3817, ADD. ITEM 6 AND LIST WIRE COLOR. | | 3-2-78 |
| C | REMOVE CONDUCTOR #4, ADD COLOR POSHT-MATE LF/ | | 7-28-78 |




| ITEM | QTY | MATERIAL-DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|-----------------------------|---------------|--------------|------------|
| 6 | 1 | KEY-POST | 1251-0627 | | |
| 5 | 1 | CONNECTOR 6 PIN MATE & LOCK | 1251-3817 | | |
| 4 | 4 | CONTACT PIN- FEMALE | 1251-3911 | | |
| 3 | 1 | CONNECTOR 6 PIN | 1251-3275 | | |
| 2 | 4 | CONTACT | 1251-3411 | | |
| 1 | 56" | CABLE RIBBON-4 COND. 18 AWG | 8120-2647 | | |

| | | | |
|-----------------------|--|-----------------|--|
| CABLE - POWER DISC DC | | HEWLETT PACKARD | |
| TITLE PERM PRINT | | | |
| 30070-60025 | | 30070-60025 | |
| NEXT ASSEMBLY | | PART NUMBER | |
| FINISH | | SCALE | |
| | | C-30070-60025-1 | |

B-30070-60035-1

| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|--|--|--|--|--|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | |


| SYM | REVISIONS | APPROVED | DATE |
|-----|---|--------------------|-----------|
| | | A | AS ISSUED |
| B | PART # 0362-0560 WAS 1251-0560 | <i>[Signature]</i> | 4-24-78 |
| C | ITEM 4 QTY WAS (1), NOW 2 IN. PER DOC. CHG. | <i>[Signature]</i> | 9-25-78 |



| ITEM | QTY. | MATERIAL-DESCRIPTION | MAT'L-PART NO. | MAT'L-DWG. NO. | MAT'L-SPEC. |
|------|-------|----------------------|----------------|----------------|-------------|
| 5 | 2 | LUG-CRIMP F | 0362-0560 | | |
| 4 | 2 IN. | TUBING-HS | 0890-0029 | | |
| 3 | 2 | CABLE TIE | 1400-0249 | | |
| 2 | 6 | CONTACT PIN | 1251-5322 | | |
| 1 | 1 | CONNECTOR HOUSING | 1251-3650 | | |

| | | | |
|--|--|----------------------------|--|
| ASS'Y.-CABLE DISC STATUS LIGHT TITLE | | HEWLETT PACKARD | |
| 30070-60059 NEXT ASSEMBLY | | 30070-60035 PART NUMBER | |
| FINISH — | | SCALE — | |
| | | B-30070-60035-1 | |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|--|--------------------|----------|----------|-----------------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA <input checked="" type="checkbox"/> | | | | | C-30070-60036-1 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | SYM | REVISIONS | APPROVED | DATE | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | AS ISSUED | 05/80 | 11/15/77 | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | B | DISC TO CONTROLLER | 01/80 | 3-29-78 | | |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | PICK UP AND SET POST, TYPING, CHG. FOLDING | | | | | |
| 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | PAPER AND ADDRESS | | | | | |





| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-------|-----------------------------|---------------|--------------|------------|
| 5 | 1 | KEY-POST | 1251-5479 | | |
| 4 | 3 | CLAMP | 4041-0509 | | |
| 3 | 1 | CONNECTOR - SOP | 1251-2159 | | |
| 2 | 1 | CONNECTOR - TOP W/O NIB EMS | 1251-5504 | | |
| 1 | 65.62 | CABLE - FLAT 50 COND | 8120-1595 | | |

| | | |
|---|------------|------------------|
| ASSY - CABLE DISC TO CONTROLLER PERM. PRINT | | HEWLETT PACKARD |
| 30070 - 60028 | | 30070 - 60036 |
| NEXT ASSEMBLY | | PART NUMBER |
| FINISH - | SCALE NONE | C-30070-60036-1 |

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |


| | | | |
|-----------|-----------------------------|----------|---------|
| REVISIONS | | APPROVED | DATE |
| BY | DATE | | |
| A | AS ISSUED | LE/PC | 5-2-78 |
| B | ADDED NOTE 7 PER DOC. CHG. | LE/PC | 6-14-78 |
| C | CHG. NOTES PER PLO. 47-1514 | CDJ/TP | 11-1-78 |



| | | | | | |
|------|-----|----------------------|-------------------------|---------------|------------|
| 1 | 1 | PCB-BACKPLANE 2 | 30070-60056 | | |
| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L CHG. NO | MAT'L SPEC |
| | | BACKPLANE 2 | PRINT | | |
| | | ASSEMBLY DRAWING | HEWLETT-PACKARD | | |
| | | CIRCUIT SIDE | | | |
| | | 30070A | | | |
| | | DO NOT | PART NUMBER 30070-60056 | | |
| | | REMOVE FILM | D-30070-60056-6 | | |

| | | | | | | | | | | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------------|-----|----|-----------|----------|------|---|-----------|-------|---------|
| ENGINEERING RESPONSIBILITY <input checked="" type="checkbox"/> DEPIA <input checked="" type="checkbox"/> | | | | | | | | | | | | | | | C-30070-60056-51 | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BYM | | REVISIONS | APPROVED | DATE | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | A | AS ISSUED | BS/BS | 4-11-78 |
| 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | | | | |

J1





VIEWS FROM THE COMPONENT SIDE

| | | | | | |
|----------------|------|----------------------|------------------|--------------|------------|
| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
| | | | | | |
| TITLE | | | PERM | DRINT | |
| BACK PLANE # 2 | | | | | |
| SCHEMATIC J1 | | | | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| | | | 30070-60056 | | |
| FINISH | | | SCALE | | |
| | | | C-30070-60056-51 | | |

| | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|------------------|------------------|---------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | DEPT | | G-30070-60056-52 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | REVISIONS | | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | AS ISSUED | AS/GE | 5-9-78 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | E | REVISED FEB 1978 | GE | 6-19-78 |

J2




ALL Z location connector - 1251-4737
 ALL other connectors - 1251-4573

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|--------------------|-----|----------------------|------------------|--------------|------------|
| PERM. PRINT | | | | | |
| BACKPLANE # 2 | | | HEWLETT PACKARD | | |
| TITLE SCHEMATIC J2 | | | 30070-60056 | | |
| NEXT ASSEMBLY | | | PART NUMBER | | |
| FINISH | | | SCALE | | |
| | | | G-30070-60056-52 | | |


| | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-----------------------|--|--|--|------------------|----------|---------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | G-30070-60056-53 | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | REVISIONS | | | | | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A AS ISSUED | | | | | 05/10/78 | 5-9-78 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | B REVISED PER JWC/CHK | | | | | 1/9/79 | 6-19-78 |

J3



VIEWED FROM COMPONENT SIDE

* Buffer gate 1820-1424-U1
Pin 1, 2 to com
pin 19 tied to R10-3



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|----------------------|-----------------|--------------|------------|
| | | PACK PLANE # 2 | HEWLETT-PACKARD | | |
| | | TITLE SCHEMATIC | J3 | | |
| | | NEXT ASSEMBLY | 30070-60056 | | |
| | | FINISH | SCALE | | |
| | | G-30070-60056-53 | | | |


| | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|--|--|--|--|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEMA | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | |

C-30070-60056-54

| SYM | REVISIONS | APPROVED | DATE |
|-----|--------------------------|--------------------|---------|
| A | AS ISSUED | <i>[Signature]</i> | 5-9-77 |
| B | R15 WAS R19, R16 WAS R20 | <i>[Signature]</i> | 5-9-78 |
| | REVISION PER 1061 | <i>[Signature]</i> | 6/19/77 |


J3-B1,41-B7,41
PRO-FLY

J4



VIEWED FROM COMPONENT SIDE

* BUFFER 1820-1824 145241
pin 19, 2, ... 8 grounded




| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|----------------------|------------------|--------------|------------|
| | | BACKPLANE # 2 PERM | PRINT | | |
| | | TITLE SCHEMATIC J4 | HEWLETT PACKARD | | |
| | | NEXT ASSEMBLY | 30070-60056 | | |
| | | FINISH | PART NUMBER | | |
| | | SCALE | C-30070-60056-54 | | |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-----|-----------|-----------|--|------------------|--------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | C-30070-60056-55 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BYM | | REVISIONS | | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | AS ISSUED | | | 03/7/72 | 5-9-72 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | |

J6, J8, J9

| | | | | | | | | | | | | | | | |
|-------|-----|-----|-----|------|-----|-----|-----|-----|-----|------|------|------|-----|-----|-----|
| PIN → | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| J6 | +5V | +5V | +5V | -12V | +5S | PFW | COM | COM | PW | +12V | +12S | +12V | COM | COM | COM |
| J8 | +5V | +5V | +5V | -12V | +5M | +5M | COM | COM | COM | +12V | +12S | +12S | COM | COM | COM |
| J9 | +5V | +5V | +5V | -12V | +5V | - | COM | COM | COM | +12V | +12M | +12M | COM | COM | COM |




J5 and J7 not used

| | | | | | |
|------|------|----------------------|-------------------------|------------------|------------|
| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
| | | BACK PLANE #2 | PERM. PRINT | HEWLETT PACKARD | |
| | | TITLE | SCHEMATIC J5, J6, J7 | | |
| | | NEXT ASSEMBLY | PART NUMBER 30070-60056 | | |
| | | FINISH | SCALE | C-30070-60056-55 | |


| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |

C-30070-60064-1

| SYM | REVISIONS | APPROVED | DATE |
|-----|---|----------|---------|
| A | AS ISSUED | CS | 7/26/78 |
| B | ADD ITEM 3-G + NOTE PER P.D. 47-1429 | CS | 7/21/78 |
| C | ADD NOTE 2, ITEM 6 WAS B150-2344 REJECTED CONNECTOR PER D.O.S. 24G. | CS | 7/25/78 |



| PIN | SIGNAL NAME |
|-----|-------------|
| 2 | BB |
| 3 | BA |
| 4 | CF |
| 5 | CF |
| 6 | CD |
| 8 | CA |
| 11 | SCF |
| 12 | SCA |
| 20 | CC |
| 22 | CB |
| 23 | CH |
| 25 | CE |



NOTE:
 1. ASSEMBLE CONNECTOR HOOD PER B-5751-7309-1
 2. STAMP 30070-60064 AS SHOWN.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|------------------------|---------------|--------------|------------|
| 6 | A/R | WIRE BLK-24 AWG | 8150-0447 | | |
| 5 | 2 | SCREW 4-40 X .500 | 2220-0010 | | |
| 4 | 2 | NUT 4-40 | 2260-0001 | | |
| 3 | 25 | CONN R.P. M | 1251-3253 | | |
| 2 | 1 | CONN R.P. M 25PIN | 1251-2417 | | |
| 1 | 2 | HOOD- HALF CLAM SHELLS | 1251-3320 | | |


LOOPBACK CONNECTOR PERM. PRINT

HEWLETT PACKARD

30070-67001

30070-60064-1

| | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|---|------|---------------------|----------|---------|------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | REVISED | | DATE | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | | AS ISSUED | | 7/17/77 | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | B | | REVISED PER PERC 22 | | 4/1/78 | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | | |




NOTE

- 1 THESE ITEMS WILL BE NEEDED ONLY WHEN SYSTEM IS UPGRADED TO 30416A, ALL CABLES AND COMPONENTS WILL BE CALLED OUT ON THE UPGRADE MATERIAL LIST.
- 2 ITEM (2) IS ROUTED ALONG THE BACK OF THE BOTTOM OF THE CARD CAGE CABINET AND IS SECURED IN PLACE BY THE SMALL "U" CLAMPS
- 3 **STEP I**
ROUTE CABLE ITEM (3) UP SIDE OF CABINET TO THE MIDDLE THEN TO THE FRONT SECURE CABLE WITH 2 CABLE TIES ITEM (5)
- 4 **STEP II**
ROUTE THE 3 LEAK OUTS, 2 WITH 2 PIN CONNECTOR 1 WITH 4 PIN CONNECTOR TO THE BOTTOM OF THE CABINET SECURE WITH CABLE TIE ITEM (5) PLUG THE 4 PIN CONNECTOR INTO THE 30070-60028. PLUG ONE OF THE 2 PIN CONNECTORS INTO THE TOP 30070-60007, THE REMAINING 2'S COILED AND SECURED WITH CABLE TIE ITEM (5) UNLESS IT IS AN UPGRADE TO A 30416A WHEN IT IS PLUGGED INTO THE SECOND 30070-60007
- 5 **STEP III**
THE 8 LEAK Wires ARE INSERTED THROUGH THE CIRCUIT BREAKER COVER THEN WIRED ACCORDING TO DIAGRAM "A"
- 6 **STEP IV**
THE FAN WIRES BY THE CONNECTOR GO THROUGH THE GROUND AND ARE TIED IN 2 PLACES WITH ITEM (5) THE GREEN WIRE IS SECURED WITH ITEM (5) THE CONNECTOR IS SECURED TO THE FAN
- 7 **STEP V**
ROUTE CABLE ITEM (7) DOWN LEFT SIDE OF CABINET SECURE WITH ITEM (5) (5) (5) TO CENTER UPRIGHT.

| ITEM | QTY | MATERIAL DESCRIPTION | MATERIAL PART NO. | MATERIAL SPEC. |
|------|-----|----------------------|-------------------|----------------|
| 10 | 4 | SCR PH 6-32 X 3/16 | 2360-0117 | |
| 9 | 4 | WASHER FLT #6 | 3050-0127 | |
| 8 | 4 | MT CABLE TIE | 1890-0786 | |
| 7 | 1 | N.T. 5/32 X 250 | 1800-0501 | |
| 6 | 2 | CABLE TIE | 1800-0269 | |
| 5 | 3 | CABLE TIE | 1800-0433 | |
| 4 | 1 | GAD STRAP | 30070-12061 | |
| 3 | 1 | CA-PWR SUP AC | 30070-60028 | |
| 2 | 1 | CA-PCB TO PLENUM | 30070-60005 | |
| 1 | 1 | CA-AL PWR | 30070-60019 | |




| | | | |
|----------------|----------------|----------------|----------------|
| ENGINEERING | DATE | APPROVED | DATE |
| AL | 7/17/77 | NEWLETT | 7/17/77 |
| 30070-60007-EA | 30070-60007-EA | 30070-60007-EA | 30070-60007-EA |
| SCALE | SCALE | SCALE | SCALE |
| | | | |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------------|--|---------------|--|------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | REVISIONS | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | BY: A. S. [Signature] | | DATE: 1/13/72 | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | BY: B. [Signature] | | DATE: 1/13/72 | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | |



| | | | | |
|---|---|--------------------------|---------|-------------|
| 9 | 1 | CA TEMP SENSE CC1 TO CC2 | REF W-1 | 30070-60028 |
| 8 | 3 | PCA TIME VADNIN | REF A-1 | 30070-60003 |
| 7 | 4 | CABLE DISC TO CONTROLLER | REF C-1 | 30070-60003 |
| 6 | 7 | CABLE DISC TO CONTROLLER | REF C-1 | 30070-60003 |
| 5 | 1 | PCA SFP TO BACKPLANE | REF W-1 | 30070-60003 |
| 4 | 1 | CABLE TEMP SENSE | REF W-1 | 30070-60003 |
| 3 | 1 | CABLE DC POWER (CU) | REF W-1 | 30070-60003 |
| 2 | 1 | CABLE DC POWER (CU) | REF W-1 | 30070-60003 |
| 1 | 1 | CABLE D.C. POWER (CU) | REF W-1 | 30070-60003 |

| | | | | | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------|-----------|--------------------|---------|
| ENGINEERING RESPONSIBILITY <input checked="" type="checkbox"/> DEPIA <input checked="" type="checkbox"/> | | | | | | | | | | | | | | | | 6-30070-60070-1 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | SYM | REVISIONS | APPROVED | DATE |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | A | AS ISSUED | <i>[Signature]</i> | 7/18/88 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|----------------------|---------------|--------------|------------|
| 14 | 4" | SHRINK TUBING | 0890-0706 | | |
| 13 | 4" | WIRE BLK-24 AWG | 8150-0447 | | |
| 12 | 4 | LOCKWSHR | 2190-007B | | |
| 11 | 4 | SCR*4-40x.687 P.H. | 2200-0757 | | |
| 10 | 4 | NUT*4-40x.250 | 2260-0001 | | |
| 9 | 4 | SCR FILISTER .500 | 2220-0010 | | |
| 8 | 4 | CLIP | 1251-332B | | |
| 7 | 27" | CABLE 21 CONN-26AWG | 8120-2777 | | |
| 6 | 4" | SHRINK TUBING | 0890-0291 | | |
| 5 | 4 | HOOD CLAMP .500 | 1251-3320 | | |
| 4 | 22 | PINS (F) | 1251-2451 | | |
| 3 | 1 | CONN. BLOCK FEMALE | 1251-2416 | | |
| 2 | 22 | PINS (M) | 1251-2253 | | |
| 1 | 1 | CONN. BLOCK MALE | 1251-2417 | | |

| | | | |
|-------------------|--|-----------------|--|
| CABLE ASSY. - SCF | | HEWLETT PACKARD | |
| TITLE PERM DRAFT | | PART NUMBER | |
| 30070-60065 | | 30070-60070 | |
| NEXT ASSEMBLY | | SCALE | |
| | | C-30070-60070-1 | |

HARDWARE ASSEMBLIES

SECTION

V

5-1. INTRODUCTION

This section provides information to orient the reader to the HP 3000 series 33 hardware mainframe in order for him to better understand the system nomenclature.

5-2. HARDWARE NOMENCLATURE

The Cabinet sections of the Series 33 computer system derive their names from the respective hardware complement of the section. There are two basic names for the sections as follows:

ELECTRONIC MAINFRAME

The Electronic Mainframe is devoted to the major DC and AC power components of the system, such as the Power Supply Unit, Isolation Transformer, and Power Control Module.


CARD CAGE MAINFRAME

The Card Cage Mainframe contains the inter-module Bus backplane which provides the housing for CPU, Memory, and I/O channels.

TABLE 5-1. HARDWARE ASSEMBLY INDEX

| PART NUMBER | TITLE | PAGE |
|---------------|-------------------------------|------|
| 30070-60005-1 | AIR PLENUM | 5-3 |
| 30070-60028-1 | 7902 ENCLOSURE | 5-4 |
| 30070-60065-2 | ASSEMBLY ELECTRONIC MAINFRAME | 5-5 |
| 30070-60065-3 | ASSEMBLY ELECTORNIC MAINFRAME | 5-6 |
| 30070-60065-4 | MAINFRAME PARTITION PANEL | 5-7 |
| 30070-60065-8 | ASSEMBLY CARD CAGE MAINFRAME | 5-8 |
| 30070-60065-9 | GIC, ADCC, MI CABLING | 5-9 |
| 30070-90012-1 | GIC, ADCC, MI CABLE ROUTING | 5-10 |
| 30070-90012-2 | FRONT DOOR BEZEL | 5-11 |
| 30070-90012-3 | MAINFRAME ASSEMBLY | 5-12 |
| 30070-90012-4 | CARD CAGE ASSEMBLY | 5-13 |

| | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|--|--------|--|----------|--|------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | REVISIONS | | | | | | | | | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | | 1/1/78 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | B | | 1/1/78 | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | C | | 1/1/78 | | | | | |




| | | | |
|----|----|----------------------|---------|
| 26 | 5 | MTG TAB | 00-0025 |
| 25 | 5 | STRAPPING NYLON | 00-0044 |
| 24 | 5 | SPJL BUTTON | 00-0043 |
| 23 | 5 | WSHC #6 EXT | 00-0227 |
| 22 | 6 | RIVET-ROD C-350 | 00-0011 |
| 21 | 1 | WASHER #8 EXT TOOTH | 00-0010 |
| 20 | 1 | NUT #8-32 W/EXT LOCK | 00-0009 |
| 19 | 2 | SCR #8-32 W/LOCK | 00-0008 |
| 18 | 2 | WASHER-CABLE CAP | 00-0007 |
| 17 | 2 | WASHER | 00-0006 |
| 16 | 6 | SCR #8-32 W/EXT LOCK | 00-0005 |
| 15 | 4 | #8 SPJL LOCK | 00-0004 |
| 14 | 2 | SCR #8-32 #30 | 00-0003 |
| 13 | 1 | WARNING LABEL | 00-0002 |
| 12 | 3 | BACKPLATE FAN MTS | 00-0001 |
| 11 | 12 | SCREW #2 X 1/2 | 00-0000 |
| 10 | 2 | FAN HOUSING | 00-0000 |
| 9 | 1 | FILTER-FOAM | 00-0000 |
| 8 | 1 | CA-PLENUM FANS | 00-0000 |
| 7 | 1 | BRILE | 00-0000 |
| 6 | 1 | SCREW #4 X 1/2 | 00-0000 |
| 5 | 1 | PLATE-PLATE | 00-0000 |
| 4 | 1 | AIR FLOW | 00-0000 |
| 3 | 1 | WASHER | 00-0000 |
| 2 | 1 | WASHER | 00-0000 |
| 1 | 1 | WASHER | 00-0000 |

| | | | |
|-----------------|--|-----------------|--|
| TITLE | | HEWLETT-PACKARD | |
| PLENUM ASSEMBLY | | 00-0000 | |
| NEXT ASSY NO. | | PART NUMBER | |
| 00-0000 | | 00-0000 | |
| FINISH | | SCALE | |
| | | D | |

STOCK NO 8200 DRAWN BY 1020-10 CLEARMOUNT FABRI-CUT

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|---|--|------------------------|--|--------|--|--------|--|--|--|--|--|--|--|----------|--|------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | REVISIONS | | | | | | | | | | | | | | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | | AS ISSUED | | 5/2/82 | | 1/8/78 | | | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | B | | ADD GROMMET CHAIN PCCR | | 5/5/78 | | 5-8-78 | | | | | | | | | | | |







| | | | | | |
|----|-----|--------------------|----------|--|--|
| 12 | MIN | GROMMET CHAIN | 44200002 | | |
| 1 | 1 | OUTER SECTION | 44200007 | | |
| 1 | 1 | CENTRAL SECTION | 44200008 | | |
| 1 | 1 | INLET PLATE | 44200009 | | |
| 1 | 1 | BACK PANEL | 44200010 | | |
| 1 | 1 | FRONT PANEL | 44200011 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200012 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200013 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200014 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200015 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200016 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200017 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200018 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200019 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200020 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200021 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200022 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200023 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200024 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200025 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200026 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200027 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200028 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200029 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200030 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200031 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200032 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200033 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200034 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200035 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200036 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200037 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200038 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200039 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200040 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200041 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200042 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200043 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200044 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200045 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200046 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200047 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200048 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200049 | | |
| 1 | 1 | DISC CONTROL PANEL | 44200050 | | |

| | | | |
|--------------------|--|-----------------|--|
| DISC CONTROL PANEL | | HEWLETT PACKARD | |
| TITLE | | PART NUMBER | |
| NEXT ASSEMBLY | | PART NUMBER | |
| FINISH | | DATE | |
| D | | D | |

STYCA NO. 3000 PRINTED BY BUREAU OF THE ARMY AT WASHINGTON, D.C.

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |






| | | | | | | | |
|-----------------------|---------------------------------------|---------|----------|----------|--|------|--|
| DESIGN RESPONSIBILITY | | REVISED | | APPROVED | | DATE | |
| A | AS ISSUED | 5/10 | 4/12/78 | | | | |
| B | REVISED PER PCB 27 | 10 | 6/28/78 | | | | |
| C | 0360-1139 WAS 30070-20003 PCB 47-1449 | 17/18 | 7-24-78 | | | | |
| D | ITEM 4 WAS 3160-0294 PCB 47-1502 | 17/18 | 10-11-78 | | | | |



| QTY | DESCRIPTION | REF | MATERIAL PART NO | MATERIAL SPEC |
|-----|---------------------|-----|------------------|---------------|
| 1 | ASSY - CIRCUIT BKR | REF | 30070-0000 | |
| 1 | PR SLIDE CHASSIS | 1 | 30070-0003 | |
| 1 | SCR #8 | 1 | 2190-3074 | |
| 1 | GROMMET-BASKET | 1 | 30070-0002 | |
| 1 | PANEL-PARTITION | 1 | 30070-0007 | |
| 6 | BU-TTU-GRND | 1 | 30070-0007 | |
| 4 | WSHR SP/LK 74 | 1 | 2190-3074 | |
| 4 | WSHR FLAT 74 | 1 | 2190-3074 | |
| 4 | SCR #6-32 X 1.15 PH | 1 | 2510-0103 | |
| 3 | NUT-HEX #10-32 | 1 | 2450-0001 | |
| 2 | NUT-HEX #10-32 | 1 | 2450-0001 | |
| 2 | WSHR FLAT #10 | 1 | 2050-0009 | |
| 2 | RAIL SUPPORT | 1 | 30070-0008 | |
| 4 | SCR #10-32 X 500 PH | 1 | 2600-0106 | |
| 8 | WSHR #10-32 | 1 | 2190-3074 | |
| 15 | SCR #10-32 X 375 PH | 1 | 2510-0103 | |
| 8 | WSHR #8 SPUT | 1 | 2190-3074 | |
| 2 | WSHR #8 | 1 | 2190-3074 | |
| 4 | CABLE TIE | 1 | 400-2473 | |
| 4 | MOULT-CABLE TIE | 1 | 400-2473 | |
| 1 | SCR #6-32 X 375 PH | 1 | 2510-0103 | |
| 1 | NUT-HEX #6-32 | 1 | 2450-0001 | |
| 4 | WSHR | 1 | 2190-3074 | |
| 7 | SCR #8-32 X 375 PH | 1 | 2510-0103 | |
| 4 | SCR #6-32 X 1.15 PH | 1 | 2510-0103 | |
| 1 | GRILLE-FAN | 1 | 3160-0092 | |
| 5 | WSHR | 1 | 3050-0227 | |
| 1 | FAN | 1 | 3160-0327 | |
| 1 | BRACKET-FAN | 1 | 30070-0019 | |
| 1 | ASSY - TRANS | 1 | 30070-0000 | |
| 1 | ASSY - FRAME | 1 | 30070-0000 | |

| | | | |
|--------------|--------|-----------------|----------------|
| SUB-ASSY MTR | | HEWLETT PACKARD | |
| TITLE | 30070A | PART NUMBER | 30070-0000-2 |
| FINISH | BLK | DATE | 0-30070-0000-2 |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|--|----------|--|---------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | REVISED | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A AS ISSUED | | JF/1/68 | | 4/13/78 | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | B REVISED NOTE 3 PER PRICE "22" | | JF/1/68 | | 4/13/78 | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | C 0340-1939 WAS 30070-20008 30047-1449 | | JF/1/68 | | 4/13/78 | |




| | | | | |
|----|----|----------------------------|-------------|-------------|
| 23 | B | WSHR #10 FLAT | REF | 30070-20008 |
| 22 | A | WSHR # 0 SF - | REF | 30070-20008 |
| 21 | I | GROUND LABEL | 7120-7016 | |
| 20 | U | SCR #0-32 X .375 PH | 3080-0099 | |
| 19 | DE | SLIDE CHASSIS | REF | 1494-0032 |
| 18 | 24 | GROUND BUTTON | 3050-0930 | |
| 17 | 26 | W: HE-FILLER | 3050-0248 | |
| 16 | 23 | WSHR-CLIP | 3050-0067 | |
| 15 | 30 | SCR #0-32 PH .005 | 3050-0067 | |
| 14 | 2 | WSHR #8 | 3050-0067 | |
| 13 | L | SLR #6-32 X .500 | 3050-0067 | |
| 12 | 2 | CABLE TIE | 1400-0792 | |
| 11 | 3 | MTG-CASLE TIE | 1400-0796 | |
| 10 | 3 | CLUT-POP 3/16 DIA. 125-250 | 0321-0679 | |
| 9 | 1 | PANEL-FLIM | 30070-0002 | |
| 8 | 1 | PANEL-BLANK 8.75 IN | 12684-01002 | |
| 7 | 1 | PANEL-BLANK 5.47 IN | 12681-01002 | |
| 6 | 1 | ASSY-SVC CONT PANEL | 30070-6000A | |
| 5 | 1 | PANEL-BLANK 1.72 IN | 12680-01002 | |
| 4 | 1 | ASSY-DISC OF ENCL | 30070-6002B | |
| 3 | 1 | ASSY-WHIP TONG HNL | 30070-6001A | |
| 2 | 1 | ASSY-POWER SUPPLY | 30070-60007 | |
| 1 | | ASSY-FLAME | REF | 7101-0491 |

| | | | |
|-----------------|--|-----------------|--|
| SUB-ASSY MTG | | HEWLETT-PACKARD | |
| 30070A, 30416A | | 30070-00005-2 | |
| PART NUMBER | | PART NUMBER | |
| D-30070-00005-2 | | D-30070-00005-2 | |

STOCK NO 5200 BUILT PRINTED ON SHEET NO 1000-10 CLEARPRINT PAPER

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------|----|-----------|----|-----|----|----------|----|----|----|----|----|----|----|----|----|-----|-----------|----------|------|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPA | | | | | | | | | | | | | | | C-30070-60065-4 | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | SYM | REVISIONS | APPROVED | DATE |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A | | AG:ISSUES | | JSD | | 11-12-73 | | | | | | | | | | | | | |







NOTES.
 1. DO NOT ROUTE ITEMS (5) (6) (SIGNAL CABLES) PARALLEL WITH POWER CABLES.

| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|------|--------------------------|---------------|--------------|------------|
| 10 | A/R | GROMMET-GASKETING | KEF | 0400-0082 | |
| 9 | 1 | PARTITION-PANEL | REF C-1 | 30070-00017 | |
| 8 | 1 | CABLE PCM TO PLENUM | REF B-1 | 30070-60051 | |
| 7 | 1 | CABLE-TEMP SENSE | REF B-1 | 30070-60031 | |
| 6 | 1 | CABLE-DISC TO CONTROLLER | REF C-1 | 30070-60036 | |
| 5 | 1 | FCA-SCP TO BACKPLANE | REF B-1 | 30070-60030 | |
| 4 | 1 | CABLE DISC-D.C. POWER | REF C-1 | 30070-60034 | |
| 3 | 1 | CABLE D.C. POWER (BLU) | REF B-1 | 30070-60027 | |
| 2 | 1 | CABLE D.C. POWER (OKN) | REF B-1 | 30070-60026 | |
| 1 | 1 | CABLE D.C. POWER (ERN) | REF B-1 | 30070-60025 | |

| | | | |
|-------------------------------|--|-----------------|--|
| PANEL-PARTITION-CABLE ROUTING | | HEWLETT PACKARD | |
| TITLE | | PART NUMBER | |
| 30070A | | 30070-60065-4 | |
| NEXT ASSEMBLY | | SCALE | |
| C-30070-60065-4 | | C-30070-60065-4 | |


| | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|--|----------|-------|--|--|--|--|--|--|----------------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | REVISIONS | | | | | | | | | | | | -30070-60065-B | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | DATE | APPROVED | DATE | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | AS ISSUED | 12/10 | 1978 | | | | | | | | |
| 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | REV. 2: 11/10/78 ADD. TRANSIT. TB, TBH | 17 | 12/78 | | | | | | | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MATL. PART NO. | MATL. SPEC. |
|------|-----|------------------------|----------------|-------------|
| 18 | 1 | CABLE TIE (REMOVABLE) | 1400-0977 | |
| 17 | 1 | CABLE TIE MOUNT. | 1400-0978 | |
| 16 | 5 | CABLE CLAMP | 3050-0228 | |
| 15 | 2 | SCREW-#8-32x.75LG, PH | 1510-0025 | |
| 14 | 2 | GROUND STRIP | 30070-0000 | |
| 13 | 3 | WASHER-FLAT #4 | 3050-0217 | |
| 12 | 14 | SCREW-#6-32x.375LG, PH | 1360-0117 | |
| 11 | 3 | STUD BUTTON | 1400-0943 | |
| 10 | 24 | STRAPPING-NYLON | 1400-0944 | |
| 9 | 3 | TAB-MOUNTING | 1400-0945 | |
| 8 | 1 | PANEL-BLANK, CC | 30070-0000B | |
| 7 | 26 | SCREW-#10x.50x.100 | 2425-0006 | |
| 6 | 26 | WASHER-CUP | 3050-0207 | |
| 5 | 26 | WASHER-FILLER | 3050-0248 | |
| 4 | 1 | ASSY-TERM IN PNL | 30070-6006B | |
| 3 | 1 | ASSY-AIR PLENUM | 30070-6006A | |
| 2 | 1 | ASSY-CARD CAGE | 30070-6006C | |
| 1 | 1 | ASSY-RACK C.C.M.F. | 30070-6006D | |

| | | | |
|------------------|--|-----------------|--|
| ASSY-TERM IN PNL | | HEWLETT-PACKARD | |
| CARD CAGE PLENUM | | PART NUMBER | |
| 30070-6006B | | 30070-6006B | |
| FINISH | | D-30070-60065-B | |

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|-----------|----|----|----|----|----|----|----|----|----|----|----|---|---|-----------------|--|----------|--|------|--|--|--|--|--|--|--|--|--|--|--|-------------|--|---------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | | SERIAL | | | | | | | | | | | | | | | | E-3007D-60065-9 | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | SYM | | REVISIONS | | | | | | | | | | | | | | | | APPROVED | | DATE | | | | | | | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | A | ISSUED | | | | | | | | | | | | | | | | | [Signature] | | 4-25-78 | |
| 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | B | REVISED ITEM 1 TO 31 FROM 36 - PER PCB - 47-1518 | | | | | | | | | | | | | | | | | [Signature] | | 11-3-78 | |




REAR VIEW

NOTES
 1. ROUTE CABLES, ITEMS ①②, FROM CARD CAGE MAINFRAME TO ELEC. ENCLOSURE THRU PANEL PARTITION.

| ITEM | QTY. | MATERIAL DESCRIPTION | MAT'L PART NO. | MAT'L DWG NO. | MAT'L SPEC. |
|------|------|--------------------------|----------------|---------------|-------------|
| 4 | 2 | CABLE - ADCC | 5061-2502 | | |
| 3 | 1 | CABLE - HP1B (1/2 METER) | 8120-2237 | | |
| 2 | 1 | CABLE - MI | 5061-2504 | | |
| 1 | 1 | CABLE - GIC | 5061-2503 | | |

| | | | |
|---|-------|----------------------------|--|
| ASSY - MI, GIC, ADCC, CABLES TITLE | | HEWLETT PACKARD | |
| 30070A NEXT ASSEMBLY | | 30070-60065 PART NUMBER | |
| FINISH | SCALE | C -30070-60065-9 | |




NOTES:
 1. ROUTE CABLES (2) FROM CARD CAGE MAINFRAME TO ELECTRONIC ENCLOSURE THRU PARTITION.

| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|------------------------------|---------------|--------------|------------|
| 7 | 3 | LABEL STRIP, HOOD | 7120-7854 | | |
| 6 | - | CARD CAGE 2, 1EA | REF D-1 | 30070-60051 | |
| 5 | - | AIR PLENUM, 1EA | REF D-1 | 30070-60005 | |
| 4 | - | CABLE - 4PIE (1/2 METER) 1EA | REF D-1 | 8170-2237 | |
| 3 | - | CABLE - M.I., 1EA | REF D-1 | 5061-2504 | |
| 2 | - | CABLE - GIC, 1EA | REF D-1 | 5061-2503 | |
| 1 | - | CABLE - ADCC, 2EA | REF D-1 | 5061-2502 | |

| | | | |
|----------------------------------|--|-----------------|--|
| CABLE ROUTING (MI GIC & ADCC) | | HEWLETT PACKARD | |
| TITLE | | PART NUMBER | |
| 30070A, 30416A | | 30070-90012-1 | |
| NEXT ASSEMBLY | | SCALE | |
| | | D-30070-90012-1 | |



| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|---|--|-----------|--|------|--|-----------|--|----------|--|------|--|
| ENGINEERING RESPONSIBILITY | | | | | | | | | | | | | | | SEPIA | | | | | SYM | | REVISIONS | | APPROVED | | DATE | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | | AS ISSUED | | 85/1 | | 3-1-78 | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | | | | | | | | | | | | |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | | | | | | | | | | | | |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | | | | | | | | | | | | |



| ITEM | QTY | MATERIAL DESCRIPTION | MAT'L PART NO | MAT'L DWG NO | MAT'L SPEC |
|------|-----|-----------------------------|---------------|---------------|------------|
| 8 | 1 | LABEL-PRODUCT | 7120-7331 | | |
| 7 | 8 | SCREW-H4-20 x .312, PLASTIC | 0624-0324 | | |
| 6 | 22 | SCREW-H4-20 x .250, PLASTIC | 0624-0333 | | |
| 5 | 1 | FILTER-INTAKE | 4208-0218 | | |
| 4 | 8 | BUTTON-VELCRO | 0510-0589 | | |
| 3 | 1 | BEZEL-FILTER, FD | 5040-9803 | | |
| 2 | 1 | BEZEL-DISC | 5040-9802 | | |
| 1 | - | DOOR-FRONT | 5040-9802 | 30070-90012-2 | |

| | | | |
|-----------------------------------|-------|------------------|--|
| BEZEL INSTALLATION- FRONT LOCK | | HEWLETT PACKARD | |
| TITLE | | PART NUMBER | |
| 30070A | | 30070-90012-2 | |
| FINISH | SCALE | C-30070-90012-2 | |





| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|---|---|-------|---------|--|--|--|--|--|--|--|--|--|
| DESIGN RESPONSIBILITY | | | | | | | | | | | | | | REVISIONS | | | | | | | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | A | AS ISSUED | 12/70 | 1/13/74 | | | | | | | | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | B | ADD 30070-60075, 30070-60076, 30070-60077 | | | | | | | | | | | |
| 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | C | DEL 30070-60075, 30070-60076, 30070-60077 | | | | | | | | | | | |
| 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | D | DEL 30070-60075, 30070-60076, 30070-60077 | | | | | | | | | | | |



- NOTES:
- 1 SEE DETAIL A FOR LABEL PLACEMENT ON TRIM PANEL, (ITEM 12)
 - 2 SEE DETAIL B FOR CHART PLACEMENT ON DOOR PANEL, (ITEM 7)
 - 3 SEE DETAIL C FOR CHART PLACEMENT ON DOOR PANEL, (ITEM 9)

| | | | | | |
|----|---|-------------------------------|-------------|--|--|
| 26 | 1 | PLATE - ELECTRIC RATING | 30070-00143 | | |
| 25 | 1 | PLATE - ELECTRIC RATING | 30070-00142 | | |
| 24 | 1 | CHART IDENTIFICATION | 30070-60075 | | |
| 23 | - | LABEL - VDE, IEA | REF B | | |
| 22 | 1 | LABEL - CSA | 7120-342B | | |
| 21 | 1 | LABEL - UL | 7120-6915 | | |
| 20 | 1 | LABEL - WARRANTY | 7120-1135 | | |
| 19 | 1 | LABEL - INFO | 7120-5524 | | |
| 18 | 1 | PLATE - ELECTRIC RATING | 30070-00141 | | |
| 17 | 2 | LABEL - CAUTION | 7120-352B | | |
| 16 | - | LABEL - ET, IEA | REF A | | |
| 15 | 1 | LABEL - NFPA TYPE II | 7120-256B | | |
| 14 | 6 | SCREW - #10-32 x 3/8 HEX W/HD | 2480-0244 | | |
| 13 | 1 | CHART IDENTIFICATION | 30070-60076 | | |
| 12 | 1 | PANEL - TRIM | 30070-00022 | | |
| 11 | 1 | ASSY - FULL PANEL | 30070-00055 | | |
| 10 | 1 | ASSY - HALF PANEL | 30070-00054 | | |
| 9 | 1 | ASSY - REAR DOOR | 30070-00084 | | |
| 8 | 1 | ASSY - FRONT DOOR | 30070-00083 | | |
| 7 | 1 | ASSY - SIDE DOOR | 30070-00080 | | |
| 6 | 1 | ASSY - REAR DOOR (LH) | 30070-00079 | | |
| 5 | 1 | ASSY - REAR DOOR (RH) | 30070-00078 | | |
| 4 | 1 | ASSY - FRONT DOOR (LH) | 30070-00077 | | |
| 3 | 1 | ASSY - FRONT DOOR (RH) | 30070-00074 | | |
| 2 | 1 | ASSY - MAINFRAME | 30070-60065 | | |
| 1 | 1 | ASSY - MAINFRAME | 30070-60065 | | |

| | | | |
|------------------------|--|-------------------|--|
| MAINFRAME - FINAL ASSY | | HEWLETT PACKARD | |
| 30070A | | PART NUMBER | |
| NEXT ASSEMBLY | | D - 30070-90012.3 | |
| FINISH | | SCALE | |



NOTES:

- 1 INSTALL ITEMS (5), (6) & (7) PER DETAIL A.
- 2 INSTALL ITEMS ONLY WHEN UPGRADING SYSTEM TO A 30416A.
- 3 INSTALL ITEM (11) USING EXISTING HARDWARE ON CARD CAGE 1.

| | | | | |
|----|----|--------------------------|-------------|-------------|
| 11 | 1 | STRAP, GROUND | 30070-00067 | |
| 10 | 1 | ASSY. CARD CAGE 2 | 30070-60057 | |
| 9 | 2 | SCREW 8-32 x .315 LG. PH | 2510-0045 | |
| 8 | 2 | GROUND STRIP | 30070-60060 | |
| 7 | 12 | SCREW 8-32 x .315 LG. PH | 2510-0045 | |
| 6 | 16 | WASHER, PH | 2510-0045 | |
| 5 | 12 | WASHER, PH | 2510-0045 | |
| 4 | 1 | ASSY. ITEM IN ENCL. 1EA | REF D-1 | 30070-60067 |
| 3 | 1 | ASSY. ITEM IN ENCL. 1EA | REF D-1 | 30070-60067 |
| 2 | 1 | ASSY. CARD CAGE 1 | REF D-1 | 30070-60057 |
| 1 | 1 | ASSY. CARD CAGE 1 | REF D-1 | 30070-60057 |

| | |
|--------------------------------|---------------|
| ASSY. SECOND CARD CAGE, PLENUM | |
| 30416A | 30070-90012-4 |
| | 30070-90012-4 |