



HP 1000 A700 Computer

Engineering and Reference Documentation





HP 1000 A700 Computer

Engineering and Reference Documentation



PRINTING HISTORY

The Printing History below identifies the Edition of this Manual and any Updates that are included. Periodically, Update packages are distributed which contain replacement pages to be merged into the manual, including an updated copy of this Printing History page. Also, the update may contain write-in instructions.

Each reprinting of this manual will incorporate all past Updates, however, no new information will be added. Thus, the reprinted copy will be identical in content to prior printings of the same edition with its user-inserted update information. New editions of this manual will contain new information, as well as all Updates.

To determine what software manual edition and update is compatible with your current software revision code, refer to the appropriate Software Numbering Catalog, Software Product Catalog, or Diagnostic Configurator Manual.

First Edition	Mar	198 3	
Update 1	. Jun	1984	
Reprint	. Jun	1984	Update 1 incorporated

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANT-ABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another program language without the prior written consent of Hewlett-Packard Company.

NOTICE

Many of the schematic diagrams and parts lists in this document contain the generic number (manufacturer's number) of the IC packs. These are for your convenience when referring to pack diagrams and general operating conditions in semiconductor manufacturer's catalogs. The generic number, however, should not be used to order replacement parts from Hewlett-Packard. Many parts used in Hewlett-Packard equipment are purchased with special specifications and tolerances, or may undergo special testing and treatment (such as burn-in). Replacement the parts therefore must be ordered using Hewlett-Packard part number to insure that the replacement part will restore the equipment to its proper operating condition.

THIS PAGE IS INTENTIONALLY BLANK

PREFACE

Engineering and Reference information for the Hewlett-Packard HP 1000 A700 computer is contained in this document. The HP 1000 A700 computer is available as the HP 2137 rack-mountable computer, the Model 17 computer system, and as the HP 2107AK board computer.

Information is provided in this manual for the processor cards, memory array cards, memory controller card, error correcting array card, writable control store card, PROM control store card, floating point processor card, frontplane and backplane. Input/output (I/O) interfaces are not covered in this document since the detailed information is provided in other manuals. Refer to the HP 1000 A700 Computer Reference Manual, part no. 02137-90001, for a documentation map of all available HP A700 Computer manuals.

Microprogramming information and a base set listing for the HP A700 Computer are provided in the HP 92045A Microprogramming Package Reference Manual, part no. 92045-90001.

NOTE

The power supplies used with the HP 1000 A700 computer are covered in a separate manual.

This manual contains the following sections:

Section I - HP 1000 A-700 Computer System

Section II - A700 Processor System

Section III - Lower Processor Card

Section IV - Upper Processor Card

Section V - Memory Array System

Section VI - Memory Controller

Section VII - Memory Error Correcting Assembly

Section VIII - Control Store Cards

Section IX - Floating Point Processor

Section X - Backplane (Including I/O Requirements and Signal Timing)

Section XI - Frontplane

Appendix A - VCP, Loaders, and Self-Test Programs

Appendix B - Power Supply

Index

Table of Contents

Section	1 F	HP 100	0 A700 COMPUTER SYSTEM	
1	.1	INTROI	OUCTION	1
1	. 2	PHYSIC	CAL DESCRIPTION	-1
1	3	SYSTEM	1 ENVIRONMENT	1
1	4	DESCRI	PTION OF OPERATION	2
1	5	SYSTEM	1 DOLLOIG 1 DILLOIDD	4
	1	.5.1	VIRTUAL CONTROL PANEL	. – 4
	1	.5.2		5
	1	.5.3	DC POWER REQUIREMENTS	5
1	6	REGULA	ATION PROVIDED BY POWER SUPPLY	6
1	7	COOLIN	NG REQUIREMENTS	6
1	.8	ENVIR	ONMENTAL SPECIFICATIONS	. – C
1	9	AC POV	VER REQUIRED	8
1	10	CARD (CAGE AND BACKPLANE ASSEMBLIES	8
Section	n II	A700 I	PROCESSOR CARDS	
		TATITION	DUCTION) <u>-</u> 1
2	T	DIOCK	DIAGRAM	· - 1
2		PDOCE	VIATIONS AND SIGNALS	2
2	· · · ·	ADDRE	INTERRUPT OPERATION	- 1
2	4 ^	A/00.	GENERAL DESCRIPTION	-1
	2		INTERRUPT FLAGS	1
	2	. 4.2	SYSTEM LEVEL AND I/O INTERRUPT REQUESTS) _ [
	2	0 1	3.1 System Level Interrupt Requests	
		2.4	.3.1 System Level Interrupt Requests	-6
		2.4	.3.3 Interrupt Priority	· - 7
_) E	Z.4	ROCESSING) _ 7
2	2.5	T/O PI	AL CONTROL PANEL (SLAVE MODE) PROCESSING 2-	·
2	2.0	VIRIU	AL CONTROL FAMEL (SLAVE MODE) PROCESSING	
Section	n III	LOW	ER PROCESSOR CARD	
3	3.1	INTRO	DUCTION	}-1
3	3.2	ABBRE	VIATIONS AND SIGNALS	}-1
3	3.3	BLOCK	DIAGRAM DESCRIPTION	{ − }
_		3.3.1	GENERAL ORGANIZATION	3-3
		3.3.2	CLOCK GENERATION	3-7
	-	3.3.3	MICROINSTRUCTION REGISTER AND DECODERS	3-8
	_	3.3.4	SEQUENCER AND CONTROL STORE	-11
	-	3.3.5	SEQUENCER AND CONTROL STORE	-13
		3.3.6	CONDITION REGISTER	-11
		3.3.7	COUNTER	-17
3	3.4	THEOR	Y of OPERATION	-20
•		3.4.1	CLOCK GENERATION	-20
	-	3.4.2	MICROINSTRUCTION REGISTER AND DECODERS 3-	-25

	3.4.3 OF	P-Field	3-25
	3.4.3.	.1 CNDX Field	3-25
	3.4.3.		
	3.4.3.		
	3.4.4 SE	EQUENCER AND CONTROL STORE	3-28
	3.4.4.		
	3.4.4.		
	3.4.5 29)-JU
	3.4.5.		
	3.4.5.		
			3-32
	3.4.5.		
	3.4.5.		
	3.4.5.		
	3.4.5.		
		ONDITION REGISTER	
	3.4.6.	1 Conditions	3-40
	3.4.6.	2 Status	3-42
	3.4.7 CC	DUNTER	
	3.4.7.		
3.5	INTERFAC	E	
J.,		ACKPLANE	
		RONTPLANE	
3.6		PICS	
-		OCATIONS	
3.8			
3.0	REPLACEA	ABLE PARTS LIST	5-45
Section I	/ HDDED	BROCESSOR CARD	
		PROCESSOR CARD	1. a
<u> </u>	INTRODUC	TION	4-1
	INTRODUC BLOCK DE	TION	4-1
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE	TION	4-1 4-1
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX	TION	4-1 4-1 4-2
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE	TION	4-1 4-1 4-2 4-2
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME	CTION	4-1 4-1 4-2
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4.	CTION	4-1 4-1 4-2 4-2
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4.	CTION	4-1 4-1 4-2 4-2 4-2
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.4.	CTION	4-1 4-1 4-2 4-2 4-2 4-5
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.4.	CTION	4-1 4-1 4-2 4-2 4-2 4-5 4-5
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.4. 4.2.5 IN	CTION	4-1 4-1 4-2 4-2 4-2 4-5 4-5 4-6 4-6
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5.	CTION	4-1 4-1 4-2 4-2 4-2 4-5 4-5 4-6 4-6
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5.	CTION	4-1 4-2 4-2 4-2 4-5 4-5 4-6 4-6 4-6
<u> </u>	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5. 4.2.5. 4.2.5.	CTION	4-1 4-1 4-2 4-2 4-5 4-5 4-6 4-6 4-6 4-7
4.1 4.2	INTRODUC BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5. 4.2.5. 4.2.7 ME	CTION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CMORY AND I/O STATE MACHINE 1 Freeze Logic	4-1 4-1 4-2 4-2 4-5 4-6 4-6 4-6 4-7 4-7
<u> </u>	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.4. 4.2.5 IN 4.2.5 IN 4.2.5 L4.2.5 IN 4.2.5 THEORY O	CTION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM. 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION	4-1 4-2 4-2 4-5 4-5 4-6 4-6 4-7 4-7 4-7
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4. ME 4.2.4. 4.2.4. 4.2.5. IN 4.2.5. 4.2.5. 4.2.5. 4.2.6 TI 4.2.7 ME 4.2.7 THEORY O 4.3.1 EX	CTION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM. 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS	4-1 4-2 4-2 4-5 4-5 4-6 4-6 4-7 4-7 4-7 4-7
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5 IN 4.2.5. 4.2.7 ME 4.2.7 ME 4.2.7 ME 4.2.7 ME 4.3.1 EX 4.3.2 RE	CTION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM. 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS CGISTER FILES	4-1 4-1 4-2 4-2 4-5 4-6 4-6 4-7 4-7 4-7 4-7
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5 IN 4.2.5 THEORY OF THEORY OF 4.3.1 EX 4.3.2 RE 4.3.3 TI	CTION CSCRIPTION CSCRIPTION CHERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS CGISTER FILES ME-BASE GENERATOR AND MICROCODE TIME-OUT	4-1 4-2 4-2 4-5 4-6 4-6 4-7 4-7 4-7 4-11
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5. 4.2.7 THEORY OF 4.3.1 EX 4.3.2 RE 4.3.3 TI 4.3.4 IN	CTION CSCRIPTION CSCRIPTION CHERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level ME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS CGISTER FILES ME-BASE GENERATOR AND MICROCODE TIME-OUT TERRUPT SYSTEM	4-1 4-2 4-2 4-5 4-6 4-6 4-7 4-7 4-7 4-11 -13
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5. 4.2.7 THEORY O 4.3.1 EX 4.3.3 TI 4.3.4 IN 4.3.4.	CTION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM. 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level ME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic 0F OPERATION CTERNAL ALU OPERATIONS CGISTER FILES ME-BASE GENERATOR AND MICROCODE TIME-OUT TERRUPT SYSTEM 1 Interrupt Status	4-1 4-2 4-2 4-5 4-6 4-6 4-7 4-7 4-1 13 -14
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5 IN 4.2.7 ME 4.2.7 ME 4.2.7 ME 4.3.1 EX 4.3.2 RE 4.3.3 TI 4.3.4 IN 4.3.4. 4.3.4.	CTION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CHART FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS CGISTER FILES CME-BASE GENERATOR AND MICROCODE TIME-OUT CTERRUPT SYSTEM 1 Interrupt Status 2 Interrupt Sources	4-1 4-2 4-2 4-5 4-6 4-6 4-7 4-7 4-13 -13 -16
4.1 4.2	INTRODUCE BLOCK DE H.2.1 GE H.2.2 EX H.2.3 RE H.2.4. ME H.2.4. H.2.4. H.2.5. IN H.2.5. H.2.6 TI H.2.6 TI H.2.7 ME H.2.7 ME H.2.7 ME H.3.1 EX H.3.2 RE H.3.3 TI H.3.4 IN H.3.4. H.3.4. H.3.5 AD	TION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM. 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS CGISTER FILES CME-BASE GENERATOR AND MICROCODE TIME-OUT CTERRUPT SYSTEM 1 Interrupt Status 2 Interrupt Sources CDERESS GENERATION LOGIC	4-1 4-2 4-2 4-5 4-5 4-6 4-6 4-7 4-7 4-7 4-11 -13 -14 -18
4.1 4.2	INTRODUCE BLOCK DE 4.2.1 GE 4.2.2 EX 4.2.3 RE 4.2.4 ME 4.2.4. 4.2.5 IN 4.2.5. 4.2.5 IN 4.2.7 ME 4.2.7 ME 4.2.7 ME 4.3.1 EX 4.3.2 RE 4.3.3 TI 4.3.4 IN 4.3.4 IN 4.3.4 IN 4.3.5 AD 4.3.5.	TION CSCRIPTION CNERAL ORGANIZATION CTERNAL ALU OPERATIONS CGISTER FILES CMORY ACCESSING 1 Direct Memory Access (DMA) 2 Address Generation Logic CTERRUPT SYSTEM. 1 System Level and I/O Interrupts 2 Micromachine Interrupt Level CME BASE GENERATOR CMORY AND I/O STATE MACHINE 1 Freeze Logic CF OPERATION CTERNAL ALU OPERATIONS CGISTER FILES CME-BASE GENERATOR AND MICROCODE TIME-OUT CTERRUPT SYSTEM 1 Interrupt Status 2 Interrupt Sources CDRESS GENERATION LOGIC	4-1 4-2 4-2 4-5 4-6 4-6 4-7 4-7 4-7 4-13 -14 -18

	4.3.6 MEMORY ADDRESS AND DATA LATCHES 4-1
	4.3.6.1 Address Latches
	4.3.6.2 Data Latch
	4.3.7 MEMORY STATE-MACHINE AND CONTROL LOGIC 4-2
	4.3.7.1 Memory and I/O State Machine
	1. 3. 7. 0 MEMORY and 1/0 State Machine
	4.3.7.2 MEMGO Circuitry
	4.3.7.3 A/B Fetch
	4.3.7.4 T-Register
	4.3.8 FREEZE LOGIC
4.4	PARTS LOCATIONS
4.5	REPLACEABLE PARTS LIST 4-3
Section \	A700 MEMORY CONTROLLER CARD
5.1	INTRODUCTION
5.2	MEMORY SYSTEM DESCRIPTION 5-
5.3	MEMORY SYSTEM FUNCTIONAL CHARACTERISTICS 5-
-	5.3.1 BASIC OPERATION 5-
	5.3.2 DATA CAPACITY
	5.3.3 MEMORY MODULE ADDRESSING 5-
	5.3.4 DATA TRANSFER RATE
	5.3.5 MEMORY ARRAY/CONTROLLER INTERFACE 5-
	5.3.5.1 Interface to Processor 5
	5.3.5.2 Memory Data Transfer to I/O
E),	MEMORY SYSTEM OPERATING CHARACTERISTICS
5.4	5.4.1 HANDSHAKE, DATA AND ADDRESS FORMAT
	5.4.2 REFRESH OPERATIONS
	5.4.3 POWER FAIL CONSIDERATIONS
	5.4.4 TEST FEATURES
	5.4.5 CONTROL SIGNALS
	5.4.6 INTERRUPT CONDITIONS
5.5	CONTROLLER CARD OPERATION
	5.5.1 EXTERNAL REGISTERS 5-
	5.5.2 MAPPING SYSTEM
	5.5.2.1 Map Address Latch 5-1
	5.5.2.2 Read-Write Protect 5-1
	5.5.3 CONTROLLER ROM AND RAM 5-1
	5.5.4 PARITY GENERATION AND DETECTION 5-1
	5.5.5 REFRESH CIRCUITRY
	5.5.6 TIMING AND CONTROL
5.6	
,,,,	5.6.1 MAPPING SYSTEM
	5.6.1.1 Page Address Generation 5-1
	5.6.1.2 Mapped Address Latch 5-1
	5.6.1.3 Read-Write Protect
	5.6.1.4 Selection of Map Zero 5-1
	5.6.2 BOOT RAM AND BOOT ROM ACCESSES 5-1
	5.6.2.1 Selection of Boot Mode 5-1
	5.6.2.2 Boot Address Latch
	5.6.3 CONTROLLER DATA BUS
	5.6.4 PARITY CHECKING

5.6.4.2 Parity Bit Generation	. 5-19
5.6.4.3 Parity Detection	. 5-20
5.6.4.4 Parity Disable	. 5-20
5.6.5 ERROR LOGGING	
5.6.5.1 Syndrome Code Storage	
5.6.5.2 Double-Bit Error Detection	
5.6.6 TIMING AND CONTROL CIRCUIT	
5.6.6.1 Backplane Handshake Signals	
5.6.6.2 Two-Cycle Main Memory Access	
5.6.6.3 Three-Cycle Boot Memory Access	. 5-24
5.6.6.4 Address Latch Signal	
5.6.6.5 Data Latch Signal	
5.6.6.6 RAS Generation	
5.6.6.7 CAS Generation and Memory Access Control	
5.6.6.8 Normal Main Memory Access	
5.6.6.9 Boot Memory Access	
5.6.6.10 Protected Memory Access	
5.6.6.11 Backplane Drive Enable Signals	. 5-30
5.6.6.12 Memory Protect Interrupt	. 5-31
5.6.7 REFRESH CIRCUIT	
5.6.7.1 Operational Mode	
5.6.7.2 Standby Mode	
5.6.7.4 Refresh Cycles with Pending Memory Cycles	
5.6.7.5 Memory Cycles with Pending Refresh Cycles	
5.6.7.6 Power Cycling	
5.6.7.7 Power-Down Sequence	. 5-38
5.6.7.8 Power-Up Sequence	. 5-39
5.6.8 POWER SUPPLY JUMPERS	. 5-39
5.7 PARTS LOCATIONS	
5.8 REPLACEABLE PARTS LIST	
,,, <u> </u>	. ,
Section VI MEMORY ARRAYS	
COCHOIL VI MEMORY ARRIVES	
6.1 INTRODUCTION	6-1
6.2 PHYSICAL CHARACTERISTICS	
6.3 MEMORY ARRAY CARD OPERATION	
6.3.1 MODULE CONFIGURATION CIRCUIT	
6.3.2 ARRAY CARD SELECT	
6.3.3 RAM ARRAY	
6.3.4 ROW DECODER	. 6-6
6.3.5 CLOCK GENERATION	. 6-6
6.3.6 ADDRESS MULTIPLEXER	_
6.3.7 DATA LATCH	
6.3.8 PARITY STATUS LED	•
6.4 THEORY OF OPERATION	
6.4.1 MODULE ADDRESSING CIRCUIT	
6.4.2 RAS GENERATION	
6.4.3 ROW SELECTION	
6.4.4 CARD SELECT CONTROL	. 6-11
6.4.5 CAS GENERATION	
6.4.6 ADDRESS MULTIPLEXER	

6.4.7	ADDRESS LATCH
6.4.8	DATA LATCH
6.4.9	BACKPLANE DATA DRIVERS 6-13
6.4.10	PARITY LED LATCH 6-11
6.4.11	REFRESH COUNTER 6-1
6.4.12	
6 ¼ 13	STAND-BY OPERATION 6-11
6.5 PARTS	LOCATIONS 6-15
6.6 REPLAC	CEABLE PARTS LIST 6-15
O.O IEEE	,
Section VII ERR	OR CORRECTING ARRAY CARD
7 1 TMMDAI	DUCTION
7.1 INITO	CAL CHARACTERISTICS
7.2 PHISIO	THE CHARACTERISTICS
	TION OF ECA CARD
7.3.1	MODULE CONFIGURATION CIRCUIT
7.3.2	ARRAY CARD SELECT
7.3.3	RAM ARRAY
7.3.4	ROW MULTIPLEXER
	CLOCK GENERATION
	ADDRESS MULTIPLEXER
	DATA LATCH
	ERROR LOGGING
7.3.9	
•	ARD TESTING
7.4.1	DATA BIT ERRORS
7.4.2	CHECK BIT ERRORS
7.5 THEOR!	Y OF OPERATION 7-9
7.5.1	MODULE ADDRESSING CIRCUIT 7-10
7.5.2	RAS GENERATION
7.5.3	ROW SELECTION
7.5. ¹ 4	CAS GENERATION
7.5.5	ADDRESS MULTIPLEXER
7.5.6	ADDRESS LATCH
7.5.7	DATA LATCH
7.5.8	BACKPLANE DATA DRIVERS
7.5.9	ERROR SYNDROME LATCH
7.5.10	DOUBLE-BIT ERROR LATCH
7.5.11	REFRESH COUNTER
7.5.12	STANDBY OPERATION
7.5.13	FRONTPLANE HANDSHAKE SIGNALS
7.5.14	ECA CARD DATA PATHS
7.5.15	EDAC CHIP CONTROL
7.5.16	WRITE CYCLE
7.5.17	NORMAL READ CYCLE
7.5.18	SINGLE-BIT ERROR CORRECTION
7 5 10	DOUBLE-BIT ERROR DETECTION
7 6 DADMC	LOCATIONS
LO LWITS	GRADIE DADEC LICE 7-2

Section VIII CONTROL STORE CARDS

8.1	INTRODUCTION	8-1
8.2	PHYSICAL CHARACTERISTICS	8-1
8.3	WCS CARD OPERATION	8-1
8.4	WCS CARD THEORY OF OPERATION	8-4
8	.4.1 ON/OFF LOGIC	8-6
8	.4.2 BACKPLANE INTERFACE	8-6
8	.4.3 BACKPLANE ADDRESS LOGIC	8-6
Ü	8.4.3.1 Address Counter	8-7
	8.4.3.2 Control-Store Word Address	
	8.4.3.3 Counter Controls	8-7
	8.4.3.4 WCS Block Selection	8-8
8	.4.4 BACKPLANE DATA LOGIC	8-8
U	8.4.4.1 Data RAM Input Logic	8-9
	8.4.4.2 Map RAM Input Logic	8-9
Ω	.4.5 BACKPLANE OUTPUT LOGIC	8-10
	.4.6 FRONTPLANE INTERFACE	
0	8.4.6.1 Control-Store Address Logic	8-11
	8.4.6.2 Control Store Data Logic	8-11
0		8_11
0 ~	.4.7 DAISY CHAIN LOGIC	Q_12
8.5	HP 12155A PROM CONTROL STORE CARD OPERATION	0-12
	.5.1 PCS CARD INSTALLATION	0-12
	.5.2 PROM BANKS	
8.6		0-13
	.6.1 PRIORITY CHAIN	
8	.6.2 FRONTPLANE INTERFACE	0-12
8	.6.3 DAISY CHAIN AND OUTPUT DRIVER ENABLE LOGIC	9-10
	.6.4 DIAGNOSTIC INTERFACE	
8.7	PARTS LOCATIONS	8-16
8.8	REPLACEABLE PARTS LIST	8-17
Section IX	FLOATING POINT PROCESSOR	
0.1	INTRODUCTION	0-1
9.1	INTRODUCTION	9-1
2 2	OPERATING CHARACTERISTICS	9-4
2 9	P.2.1 BASIC CAPABILITIES	
		9 J 0-5
9	0.3.1 INTERFACE TO MICROMACHINE	9 J
	9.3.1.1 Control Word of Register SRIN-E	ラ ⁻ 0 0-10
	9.3.1.2 Transfer of Control Word at SRIN-F	9-10
	9.3.1.3 Transfer of Operands to the FPP	9-11
	9.3.1.4 Transfer Of Results	7-12
_	9.3.1.5 Transfer of Error Conditions	9-13
9	9.3.2 FLOATING POINT CHIPS	9-13
	9.3.2.1 Clocking the Floating-Point Chips	9-13
- 1	9.3.2.2 Floating Point Chip Operation	9-14
9.4	DC TO DC CONVERTER	9-20
9.5	INTERFACE	9-20

	FPP FIRMWARE	
	PARTS LOCATIONS	21
9.8	REPLACEABLE PARTS LIST	21
Section X	BACKPLANE	
10.1	INTRODUCTION	-1
10.2	BACKPLANE PHYSICAL DESCRIPTION	-1
10.3	OVERVIEW	-3
1	0.3.1 SYSTEM ENVIRONMENT OVERVIEW	
	0.3.2 INTERNAL SPECIFICATIONS OVERVIEW	
	0.3.3 BACKPLANE INTERFACE HARDWARE	
-	10.3.3.1 Processor Interface	
	10.3.3.2 Memory Interface	_6
	10.3.3.3 I/O Master Interface	
44.1	10.3.3.4 Passive Interfaces	
10.4		
	0.4.1 GENERAL HARDWARE SPECIFICATIONS	
	0.4.2 POWER SUPPLY INTERCONNECT	
	0.4.3 CARD SOCKET INTERCONNECTS	
1	0.4.4 BACKPLANE LOADING RULES	-9
	10.4.4.1 Actual Worst Case Loading 10-3	12
	10.4.4.2 AC Loading	
	10.4.4.3 Data Bus	
	10.4.4.4 All Other Lines 10-1	_
10.5		_
	0.5.1 MEMORY ACCESS PROTOCOL	
	0.5.2 MEMORY HANDSHAKE TIMING	•
	0.5.3 INTERRUPT PROTOCOL	
	0.5.4 INTERRUPT LATENCY	
	0.5.5 REMOTE MEMORY ACCESS	•
	0.5.6 EXPANDED MEMORY ACCESS	
	0.5.7 I/O TRANSFER PROTOCOL 10-1	
	0.5.8 I/O INSTRUCTION EXECUTION	
	0.5.9 SLAVE MODE TRANSFERS	
10.6		
_	0.6.1 INTERACTIVE TIMING EXAMPLES	
10.7	SIGNAL DEFINITIONS	50
10.8	PARTS LOCATIONS	55
	PARTS LIST	
	DIMENSIONS AND ASSEMBLY	
Section XI	FRONTPLANE	
11.1	INTRODUCTION	-1
11.2	FRONTPLANE PHYSICAL DESCRIPTION	
11.2		
11.4	FUNCTIONAL DESCRIPTION	- 4 - 1.
11.5	PARTS LOCATIONS	.4
11.6	PARTS LIST	_4

Appendix A VCP, LOADERS, AND SELF-TEST PROGRAMS

Appendix B POWER SUPPLY

B.1 INTRODUCTION	1
B.2 440-WATT SUPPLY	1
B.2.1 LOGICAL SIGNALS	2
B.2.1.1 PON+	2
B.2.1.2 PFW	3
B.2.1.3 MLOST	
B.2.2 MECHANICAL SPECIFICATIONS (440W Supply) B-	3
B.2.3 ELECTRICAL CONNECTIONS (440W Supply)	
B.2.4 ELECTRICAL SPECIFICATIONS (440W Supply) B-	8
B.2.5 ENVIRONMENTAL SPECIFICATIONS (440W Supply) B-1	1
B.2.6 REPLACEABLE PARTS (440W Supply)	
B.3 300-WATT SUPPLY	
B.3.1 LOGICAL SIGNALS	
B.3.2 MECHANICAL SPECIFICATIONS (300W Supply) B-2	
B.3.3 ELECTRICAL CONNECTIONS (300W Supply)	
B.3.4 ELECTRICAL SPECIFICATIONS (300W Supply) B-3	
B.3.5 ENVIRONMENTAL SPECIFICATION (300W Supply) B-3	
B.3.6 REPLACEABLE PARTS (300W Supply)	ù
B.4 HP 12154A BATTERY BACKUP MODULE	
B.4.1 CONFIGURATION	
B.4.2 PHYSICAL DESCRIPTION	1
B.4.3 ELECTRICAL SPECIFICATION	1
B.4.4 THEORY OF OPERATION	2
B.4.5 REPLACEABLE PARTS	
B.5 HP 12159A 25 kHz POWER MODULE	ß
B.5.1 HP 12159A SPECIFICATIONS	Ω
D. J. I IN 12139A SPECIFICATIONS	n.
B.5.2 HP 12159A THEORY OF OPERATION	n
B.6 25 kHz BACKPLANE POWER APPLICATIONS	<u>ا</u>
B.6.1 NON-ISOLATED POWER SUPPLY	2
B.6.1.1 Purpose and Basic Design	2
B.6.1.2 Preserving Purity of Input Sine Wave B-5	2
B.6.1.3 Rectifier Selection	
B.6.1.4 Input Noise Reduction	· (
B.6.1.5 Input Filtering	1
B.6.1.6 Regulator Dissipation	
B.6.2 ISOLATED OR FLOATING DC POWER	
B 6 3 LOW-VOLTAGE HIGH-CHRRENT POWER SHPPLY B-5	, CJ

ILLUSTRATIONS

HP 1000 A700 Computers				_	. 1-3
Processor Cards in Typical System Environment	•	•	•	•	-
Processor cards in Typical System Environment	•	•	•	•	
					. 2-3
A700 Functional Block Diagram					_
I/O Handshake Timing Diagram	•	•	•	•	. 2-9
Slave Transfer Protocols	•	•	•	•	. 2-11
Lower Processor Card (12152-60002)					. 3-2
A700 Micromachine Block Diagram					
Six Functional Blocks Of The Lower Processor					
Clock Generation Block Diagram and Clock Signals					_
Block Diagram of MIR and Decoders					
					_
Sequencer And Control-Store Block Diagram					
Am2903 Processor Block Diagram					
Am2903 Control Logic Block Diagram	•	•	•	•	. 3-15
Condition Register Block Diagram	•	•	•	•	. 3-18
Counter Block Diagram					. 3-19
Clock-Generator State Machine					. 3-21
Clock-Generation With Error Correction					. 3-23
Timing Diagram of LC Generation					3-21
Lower Processor Parts Locations	٠	•	•	•	3-116
Lower Processor Farts Locations	•	•	•	•	. , , ,,
					. 4-3
Upper Processor Card (12152-60001)					. 7
Upper Processor Card Block Diagram					
Backplane Signals for Memory Read	•		•	•	. 4-8
Backplane Signals for Memory Write					. 4-8
I/O Instruction Broadcast					
FPLA Interrupt System for the Upper Processor					
A700 Processor Memory Timing Diagram					
Memory and I/O State-Machine State Diagram					
▼					
Freeze Logic Timing Diagram					. 4-30
Map RAM Access Timing Diagram					
Upper Processor Parts Locations	•	•	•	•	. 4-32
Memory Controller Card (12152-60003)					
Memory Controller Functional Block Diagram			•	•	
Memory Controller Timing Control					. 5-14
Error Correction Cycle					. 5-22
Two-Cycle Main Memory Access					. 5-25
Three-Cycle Boot Memory Access					5-29
Refresh Circuit Timing (Operational Mode)	•	•	•	•	5-35
Refresh Circuit Timing (Standby Mode)					
Timing Of Refresh Cycles With Pending Memory Cycle					
Timing Of Two-Cycle Access With Pending Refresh Cycle			•		. 5-37
Timing Of The Power-Down Sequence			•		. 5-40
Timing Of The Power-Up Sequence					. 5-40
Memory Controller Parts Locations					
•					
HP 12103B 256kb Memory Array Card					. 6-2
HP 12103D 1Mb Memory Array Card	-				. 6-3
Memory Array Card Block Diagram			•	•	
12103A/B/C Parts Locations			•	•	. 6-1 6
12103A/B/C Parts Locations	•	•	•	•	6-21

HP 12104A Error Correcting Array	•					7-3
Writable Control Store Card (12153-60001) PROM Control Store Card (12155-60001) WCS Card Block Diagram	•	•	•	•	•	8-3 8-5 8-14 8-18
Floating Point Processor Card (12156-60001) Floating Point Processor Block Diagram External View of Floating-Point Chip	•	•			•	9-3 9-14 9-15
HP 1000 A700 Backplanes	•	•	•	•	• •	10-5 10-10 10-18 10-19 10-23 10-25 10-30
Interactive DMA, I/O Instruction and Interrupt Tim Rack Mounted 20-Slot Box Assembly Rack Mounted 16-Slot Box Assembly Micro/1000 Backplane Schematic		•	•	•	• •	10-69 10-71 10-79
Rack Mounted 20-Slot Box Assembly Rack Mounted 16-Slot Box Assembly Micro/1000 Backplane Schematic	•		•	•	•	10-69 10-71 10-79 11-3
Rack Mounted 20-Slot Box Assembly			• • • • • • • • • • • • • • • • • • • •			10-69 10-71 10-79 11-3 . B-2 . B-4 . B-5 . B-13 . B-17 . B-20 . B-24
Rack Mounted 20-Slot Box Assembly Rack Mounted 16-Slot Box Assembly						10-69 10-71 10-79 11-3 . B-2 . B-4 . B-5 . B-13 . B-17 . B-20 . B-24 . B-28 . B-29 . B-30 . B-35 . B-44 . B-45 . B-52 . B-53

TABLES

Power Specifications									
Microinstruction Word-Type Binary Format	: Summarv	, .							. 3-4
Clock Generation State Machine	,	•	•						3-22
Garage & Misses and and Bright	• • • •	•	•	•	•	•	•	•	2.26
Summary of Microorders by Field	• • • •	•	•	•	•	•	•	•	. 3-20
Sequencer Control PAL Coding		•	•	٠	•	•	•	•	. 3-30
I5-I8 Generation Logic Table		•	•	•	•	•	٠	•	. 3-36
Shift Linkage Functions			•						. 3-37
Lower Processor Replaceable Parts List .									. 3-47
Manufacturer's Code List		•							3-49
Transformation from the B-Bus to the Y-B									
Upper Processor Replaceable Parts List.	ous	•	•	•	•	•	•	•	. 4-10
Memory Controller Replaceable Parts		•	•	•	•	•	•	•	. 5-43
12103A Replaceable Parts		•	•		•				. 6-17
12103B Replaceable Parts		•					•		. 6-19
12103C Replaceable Parts									. 6-21
12103D Replaceable Parts		·	·	·	•	•	Ť	•	6-25
12103D Replaceable raits		•	•	•	•	•	•	•	. 0 2)
Syndrome Code versus Error Bits									. 7-8
Forcing Check-Bit Errors									. 7-9
Functions of Error Detection and Control	Chip .								. 7-16
12104A Replaceable Parts	. on p	•	٠	٠	•	•	•	•	7-22
12104A Replaceable Farts		•	•	•	•	•	•	•	. 1-22
PROM Bank Switch Settings									. 8-13
HP 12153A WCS Card Replaceable Parts	• • • •	•	•	•	•	•	•	•	8-10
nP 12153A WCS Card Replaceable Parts		•	•	•	•	•	•	•	0 00
HP 12155A Card Replaceable Parts		•	•	•	•	•	•	•	. 0-22
FPP Control Word FUNCTION Field									. 9-8
FPP Control Word SOURCE Field		-				-			a-8
FPP Control Word Address Fields	• • • •	•	•	•	•	•	•	•	. 9-9
States of the State Machine in U12		•	•	•	•	•	•	•	. 9-19
Replaceable Parts for the 12156A		•	٠	٠	•	•	•	•	. 9-23
Power Supply Connector Pin Assignments .									. 10-8
Pin Assignments for Backplane Sockets .		-		-					10-11
									10-13
Design Rules and Guidelines									
Capacitance Data on 20-Slot System									10-15
Timing Specifications for ABO - 14									10-32
Timing Specifications for BUSY									10-33
Timing Specifications for CCLK									10-33
Timing Specifications for CPUTURN									10-34
									10-34
Timing Specifications for DBO - 15									10-35
Timing Specifications for EC									10-37
Timing Specifications for FCLK		•			•	•	•	•	10-37
Timing Specifications for IAK									10-38
Timing Specifications for ICHID-/ICHOD-									10-38
Timing Specifications for INTRQ									10-39
									10-39
Timing Specifications for IOGO		•	•	•	•	•	•	•	70-39

Timing Specifications for IORQ							10-40
Timing Specifications for MCHID-/MCHOD-, MCHODOC-							10-41
Timing Specifications for MEMDIS-							10-42
Timing Specifications for MEMGO- Timing Specifications for MLOST- Timing Specifications for MP+							10-42
Timing Specifications for MLOST-				Ĭ			10-43
Timing Specifications for MP+	•	•	•	•	•	•	10-43
Timing Specifications for MRQ	• •	•	•	•	•	•	10-44
Timing Specifications for PE		•	•	•	•	•	10-44
Timing Specifications for PE	• •	•	•	•	•	•	
Timing Specifications for PFW		•	•	•	•	٠	10-46
Timing Specifications for PON+		•	•	•	•	٠	10-46
Timing Specifications for PS		•	•	•	•	•	10-46
Timing Specifications for REMEM		•		•	•		10-47
Timing Specifications for RNI- and FETCH							10-47
Timing Specifications for SCO - SC4							10-48
Timing Specifications for SC5							10-48
Timing Specifications for SCHID-/SCHOD							10 49
Timing Specifications for SCLK							10-50
Timing Specifications for SLAVE	•		•	•	•	•	10-50
Timing Specifications for VALID	• •	•	•	•	•	•	10-50
Timing Specifications for UE	• •	•	•	•	•	•	10-50
Timing Specifications for WE	• •	•	•	•	•	•	-
Backplane Signal Definitions		•	•	٠	•	•	10-52
20-Slot Backplane Replaceable Parts		•	•	•	•	•	10-67
16-Slot Backplane Replaceable Parts		•	•	•	•	•	10-67
Manufacturer's Code List							10-68
Connector J1 Terminal List							. 11-5
Connector J2 Terminal List							
Connector J3 Terminal List							
Connector J4 Terminal List							
Connector J5 Terminal List							
Connector J6 Terminal List	•		•	•	•	-	11-12
Frontplane Replaceable Parts							
Tronoplane Replaceable raits	• •	•	•	•	•	•	11 1)
Connector Specifications (440W Supply)							B-3
Electrical Connections (440W Supply)	• •	•	•	•	•	•	. в-6
Transfer Electrical Considerations (1) (1) (1) Considerations	• •	•	•	•	•	•	. D-0
Input Electrical Specifications (440W Supply)	• •	•	•	•	•	•	. B-8
Battery Input Specifications (440W Supply)	• •	•	•	•	•	•	. B-9
Output Electrical Specifications (440W Supply)		•	•	•	•	•	. в-9
Environmental Specifications (440W Supply)							
440W Supply Board 1 Replaceable Parts							
440W Supply Board 2 Replaceable Parts			•				. B-18
Battery Backup Card Option Replaceable Parts							. B-21
25 kHz Card Option Replaceable Parts							
Connector Specifications (300W Supply)							
Electrical Connections (300W Supply)							
Input Electrical Specifications (300W Supply)	- •		•	•	•	•	B-30
Output Electrical Specifications (300W Supply)							
300W Supply Replaceable Parts	• •		•	•	•	•	D 1.0
HP 12154A Replaceable Parts							. B-46
HP 12159A 25 kHz Module Electrical Specifications							
HP 12159A Electrical Connector (P1) Pin Definitions							
HP 12159A Replaceable Parts							. B-54

НР	1000	A700	COMPUTER	SYSTEM	
•••	.000	MIOO	OOM OILK	DIDIEM	

SECTION I

1.1 INTRODUCTION

The HP 1000 A700 (here after referred to as the A700 computer) computer is a user microprogrammable computer that offers the user exceptional operating flexibility. The microinstruction word is 32-bits wide which provides a larger instruction repertoire than available with lesser word widths. The writing of microprograms for this computer by the user is facilitated by a free-format language called the paraphraser. The efficiency of arithmetic operations is increased for higher speed calculations by the Floating Point Processor.

The microprogram memory control store of the A700 computer can be expanded to address up to 16k words using the writable control store card, the PROM control store card, and the floating point processor card.

1.2 PHYSICAL DESCRIPTION

The A700 computer is available in a rack-mounted HP 2137A packaged version, the HP Model 17 system version, and the HP 2107AK Board Computer. The HP 2137A and Model 17 include a 20-slot card cage where the numbered slots run from right to left and the cards are mounted in the slots side-by-side (i.e., the cards are vertical). HP Model 17 is available in two versions: the HP 2197A in a 56-inch cabinet and the HP 2197B in a 23-inch cabinet.

Figure 1-1 illustrates the HP 2107AK, the HP 2137A, the HP 2197A and the HP 2197B.

1.3 SYSTEM ENVIRONMENT

The system environment of the A700 processor is shown in Figure 1-2. The computer cards plug into a backplane which carries the logic signals, clock signals, and dc power. I/O cards also plug into the backplane. The frontplane provides internal bus signal interconnections between the processor cards, the memory controller card, the control store cards, and the optional floating point card.

The memory controller card and memory array cards are located immediately above the two processor cards and that all I/O cards and control store cards are placed below the processor in descending interrupt and DMA priority. The processor cards may go in any continguous card slots as long as these rules are preserved. Empty slots between cards are not permitted in order to guarantee interrupt and DMA priority chains. Refer to Section X, paragraph 10.2, for card slot priorities.

1.4 DESCRIPTION OF OPERATION

The basic A700 processor consists of two processor cards, memory controller card, and memory array card.

The A700 computer is designed for user microprogramming which is easier and more versatile than most other computers. Microprograms are stored in the processor's internal control store that can be expanded using any combination of one or more HP 12153A Writeable Control Store (WCS) cards, HP 12155A PROM Control Store (PCS) cards, and one only 12156A Floating Point Processor (FPP) card.

In operation, the ALU and sequence logic of the processor carries out the commands of the microinstructions of microprograms stored in the control store. These microprograms may be the standard base set of the processor or user microprograms. Most of the HP 1000 Computer Series instruction set are executed by microroutines of the base set. Microprogramming information and the base set listing are provided in the HP 92045A Microprogramming Package Reference Manual, part no. 92045-90001.

The memory controller, other than containing external registers usable by the processor, provides memory mapping. Any main memory reference from the processor or I/O card (except a boot memory access) selects one of 32 maps. Mapping expands the 32k words of logical address space to 16 megawords of physical memory. The microcode has access to the individual map registers over the frontplane. The available memory array cards contain 64k, 128k, 256k, and 512k words, and the physical address space is 16,384k words (the product initially released limits the number of array cards to four). The memory array cards automatically configure themselves in ascending address order as they are installed on the backplane. Optional 256k-word Error Correcting Assembly (ECA) cards are available which correct all single-bit errors and detect all double-bit errors and most multiple-bit errors.

An I/O read or write over the backplane can occur in any cycle. When the backplane is free, an I/O handshake is performed upon a request for a handshake from an I/O card. The I/O instructions are executed by I/O chips on the I/O cards; thus, each I/O card is capable of operating independently of the processor and provides efficient direct memory access (DMA) I/O transfers.





Figure 1-1. HP 1000 A700 Computers



*MEMORY FRONTPLANE (MF) OVERLAPS PROCESSOR FRONTPLANE (PF) IN CUTOUT AREA

8200-80

Figure 1-2. Processor Cards in Typical System Environment

1.5 SYSTEM SUPPORT FEATURES

1.5.1 VIRTUAL CONTROL PANEL

The Virtual Control Panel (VCP) is an interactive program located in a portion of the boot memory ROM located on the Memory Controller card. The VCP takes the place of a conventional control panel. Using the VCP, an operator can access internal and external registers, examine or change memory contents, and control execution of a program or load and initiate execution of the operating system or diagnostics.

The ROM code for the VCP is listed in Appendix A.

1.5.2 SELF-TEST CAPABILITY

The A-700 computer contains firmware microcode for self testing. The self-test is performed each time the power is turned on or the computer is reset.

Sixteen miniature LEDs on the frontplane are used to report operating or error status and 16 switches allow easy selection of boot loaders and auto-restart options. Refer to the HP 1000 A700 Computer Installation and Service Manual, part number 02137-90002 for a description of the LEDs and switches.

Any error during the microcoded self-test processor stops program execution with the status LEDs on the frontplane indicating the section at which the self-test failed. Failures are identified to the card level. The processor freeze is necessary since any failure of the data or address bus will prevent the computer from operating correctly. The individual LEDs will flash on consecutively in between loops of the self-test if looping is selected by the switch register (SR).

In operation the lower processor is tested first and can be the only card in the backplane. If this card passes, then the lower and the upper processors can be tested together; and if they both pass then the two processor cards followed by the memory controller card and floating point card (if installed) can be tested. Refer to the following manuals for a description of the self-test feature:

HP 1000 Models 16 and 17 Computer System Installation and Service Manual, part no. 02196-90001.

HP 1000 A700 Computer Installation and Service Manual, part no. 02137-90002.

A listing of the self-test program contained in the ROMs on the memory controller is given in Appendix A of this manual.

1.5.3 DC POWER REQUIREMENTS

DC power requirements for A700 computer cards are given in Table 1-1.

Backplane information covering items such as connector pinouts, the card cage layout, and the card cage assembly drawing is included in Section X of this document.

NOTE

Power requirements for I/O interface cards are provided in the individual manuals covering these cards.

1.6 REGULATION PROVIDED BY POWER SUPPLY

DC voltages, tolerances, and periodic and random deviation (no load to full load) specifications for the power supplies used with the A700 computer are covered in a separate power supply manual.

1.7 COOLING REQUIREMENTS

There are no external cooling requirements for the computer. Internal fans should be used to provide adequate ventilation to maintain operation within the environmental limitations specified in Table 1-1.

1.8 ENVIRONMENTAL SPECIFICATIONS

Environmental specifications are given in Table 1-2.

Table 1-1. Power Specifications

CARD	VOLTAGE	CURI STANDBY	RENT OPERATE	<u>POWER</u> STANDBY OPERATE
Lower Processor	+5V		6.2A	31W nom.
Upper Processor	+5V		5.0A	25W nom.
Memory Controller	 +5V +5M TOTAL:	0.0 0.36A	4.37A 0.36A	0.0 21.85W 1.8W 1.8W 1.8W nom. 23W nom.
128k-Byte Array*	+5V +5M TOTAL:	0.0 0.45	1.05A 0.99A	0.0 5.25W 2.25W 4.95W 2.25W nom. 10W nom.
256k-Byte Array*	+5V +5M TOTAL:	0.50A	1.05A 1.04A	5.25W 2.50W <u>5.20W</u> 2.50W 10W
512k-Byte Array*	+5V +5M TOTAL:	0.0 0.59A	1.05A 1.13A	0.0W 5.25W 3.01W 5.65W 3W 11W
1M-Byte Array*	+5 +5M	0.0	1.30A 1.41A	0.0 6.5W 4.35W 7.05W 4W nom. 13W nom.
ECA, 12104A* (512k-byte)	+5V +5M TOTAL:	0.0 0.63A	1.46A 1.33A	0.0 7.30W 3.15W 6.65W 3W nom. 14W nom.
12153A WCS	+5V		4.07A	20W nom.
12155A PCS	+ 5V		6.30A	32W nom.
12156A FPP	+5V		4.0A	20W nom.

^{*} The operating power specification is not cumulative when adding additional array cards since power consumption is proportional to access rate and only one card is accessed at any one time (only one card at a time is operating). When a card is being accessed, all other cards dissipate standby power.

1.9 AC POWER REQUIRED

The AC power requirements given below apply to the power supply input.

Line Voltage 86-138 Vac (115 Vac -25%/+20% standard)

178-276 Vac (230 Vac -23%/+20% option 015)

Line Frequency 47.5 to 66 Hz.

Maximum Power

Required 700 Watts

Table 1-2. Environmental Specifications

! AMBIENT TEMPERATURE:

Operating: 0 degrees to 55 degrees C (32 degrees to

131 degrees F) up to 3048 metres (10,000 ft)

0 degrees to 45 degrees C (32 degrees to 113 degrees F) up to 4572 metres (15,000 ft)

Non-operating: -40 degrees to 75 degrees C (-40 degrees

to 167 degrees F)

RELATIVE HUMIDITY:

5% to 95%, without condensation

ALTITUDE:

Operating: to 4.6 km (15,000 ft)

Non-operating: 15.3 km (50,000 ft)

VIBRATION AND SHOCK:

HP 1000 A700-Series products are type tested for normal shipping and handling shock and vibration. (Contact factory for review of any application that requires

operation under continuous vibration.)

1.10 CARD CAGE AND BACKPLANE ASSEMBLIES

Information on assembling the cards into the card cage is provided in Section X of this document.

+	ر چا در بن	+			-+
1		1			- 1
1	A700 PROCESSOR CARDS	1	SECTION	II	1
Ì					1
+		+-			+

2.1 INTRODUCTION

This section describes the overall characteristics of the A700 processor cards. It gives gives a user's description of the processor along with descriptions on the Interrupt System, I/O ARDS System, and the Virtual Control Panel.

2.2 BLOCK DIAGRAM

The lower processor card functions with the upper processor card to form the complete A700 Processor when used with a memory controller and memory array. Figure 2-1 shows a functional block diagram of the A700 Processor indicating which portions are contained on each of the two cards.

The lower processor holds the micromachine which includes the clock generation, the microprogram sequencer (mfg. type AM2911A chips) and control store, the bit-slice ALU chips (mfg. type AM2903), the condition register, and the counter. (These micromachine chips are referred to as the 2911 and 2903 in the remainder of this manual.) The upper processor, lower processor, and memory controller communicate over the frontplane. The frontplane is an extension of the processor's internal Y-bus and B-bus. The frontplane also interconnects the processor with the memory controller.

The lower processor card relies on the upper processor card for the interface to the backplane. The lower processor makes use of the upper processor for additional register files used by the microcode. The lower processor also accesses the external ALU of the upper processor. (Details of the backplane signals are covered in Section X and the frontplane signals in Section XI.)

The circuitry of the processors cards is composed of Schottky and low-power Schottky integrated circuits of the 7400 series TTL type which support the TTL LSI micromachine components. The ICs are referenced by U-numbers and schematic locations. For example, U69 (13-C) means chip U69 on schematic sheet no. 1 is located by schematic grid locators 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc. and on sheet no. 2 it is numbered 20, 21, etc.

2.3 ABBREVIATIONS AND SIGNALS

The following abbreviations are used in this manual.

FPP Floating Point Processor card

MC Memory Controller card PCS PROM Control Store card

PL Lower Processor card

PU Upper Processor card

WCS Writable Control Store card

Some general conventions used in signal names are the following:

PU_[signalname] Indicates that signal is only on PU; this is implied in Section IV on the upper processor for any names that have no other prefix.

PL_[signalname] Indicates that signal is only on PL; this is implied In Section III on the lower processor for any names that have no other prefix.

FP [signalname] Indicates that signal passes over the frontplane.


BP [signalname] Indicates that signal passes over the backplane.

LY[register] Load Y-Bus into register.

E[register]B Enable register onto the B-Bus.

MIR[n] MicroInstruction Register bit n.

[microorder] Decoded microorder.



2.4 A700 INTERRUPT OPERATION

2.4.1 GENERAL DESCRIPTION

Interrupt requests can be classed as two types: system level and I/O. The upper processor card receives all interrupt requests and determines which interrupt will be serviced.

Three basic levels of importance define the relative priority of interrupt requests (refer to paragraph 2.4.3.3). A level one interrupt request has no restrictions in obtaining interrupt service. Level two and level three requests are collectively enabled/disabled by an STC/CLC 4, the interrupt inhibit Level three interrupt requests may be further flag. enabled/disabled by an STF/CLF 0. the interrupt system flag. In addition, interrupt masks are available to mask off any or all of the level three interrupt requests. A hardware signal from the processor called Temporarily Disable Interrupt (PU TDI-) will prevent one of the level two and all level three requests from interrupting following certain instructions and slave mode transfers.

2.4.2 INTERRUPT FLAGS

The interrupt system flag is set/cleared with the STF/CLF 0 instruction, and affects level three interrupt requests. When the flag is set, the Time Base Generator (TBG) and any unmasked I/O interrupt request will receive service. The interrupt system flag allows the programmer to prevent TBG and I/O interrupts from interfering with selected portions of a program. This flag is cleared on power-up and in response to a CLC O instruction.

The PU_TDI— signal is utilized to resolve complications that would arise if an interrupt occurred while executing an indirect jump instruction. For the next instruction cycle following a jump, indirect (JMP,I); a jump to subroutine, indirect (JSB,I); an I/O group instruction; or enabling the bootstrap ROMs in slave mode processing; the processor will hold off the power fail interrupt request and all level three requests. Up to three levels of indirect jumps will keep these requests disabled. The power fail interrupt request is included in this group to simplify the power fail, auto—restart routine because it is not necessary to save the status of an incomplete indirect jump sequence. The TDI— signal is asserted at power—up and de—asserted after the first instruction fetch unless that instruction falls into one of the above classifications.

The interrupt inhibit flag can disable all but the three highest priority interrupt requests: parity error, unimplemented instruction, and memory protect. The flag can be set/cleared by STC/CLC 4 in software. This feature can be used to prevent level two and three interrupt requests from delaying the preservation of system status in the event of power-down or from confusing system status restoration during power-up. The interrupt inhibit flag is automatically cleared on power-up. Typically, the flag should be set upon entering a power-up routine during auto-restart or at the start of a power-down routine at power fail. In addition, the interrupt inhibit flag should be set at the beginning of any interrupt service routine and not cleared until the central interrupt register has been recovered. Entry into the power-down routine via a power fail interrupt causes the interrupt inhibit flag to be set.

2.4.3 SYSTEM LEVEL AND I/O INTERRUPT REQUESTS

2.4.3.1 System Level Interrupt Requests

There are five system level interrupt requests. In order of priority, they are:

- a. Parity error.
- b. Unimplemented instruction.
- c. Memory protect.
- d. Power fail.
- e. Time base generator.

A parity error interrupt request occurs when the memory card signals a parity error during a processor memory access if the parity system had been enabled. The parity system is enabled/disabled by a STC/CLC 5 command in software. The current sense of parity is made even/odd by STF/CLF 5 and the default at power-up is odd parity. Parity error takes precedence over other system level problems because incorrect data reaching the micromachine may be construed erroneously as an unimplemented instruction or a memory protect violation. Therefore, any parity error occurring during a processor access to memory is considered catastrophic and is serviced immediately.

An unimplemented instruction interrupt request is made when the micromachine signals that the last instruction fetched was not recognized by it or by any other system card. This interrupt provides a straightforward entry to software routines for the execution of instruction codes not recognized by the computer hardware. This request must receive immediate service in order to recover the instruction code that caused it. The unimplemented instruction interrupt is never inhibited and concedes priority only to a parity error.

A memory protect interrupt occurs when a user programmed instruction attempts to enter selected pages of memory that are protected, except those involving the A- or B-register. Memory protect also prohibits execution of all I/O instructions except those referencing I/O select code 01 (the processor status register and overflow register). Execution of all HLTs is prohibited. The I/O instruction feature limits control of I/O operations to interrupt control only. Thus, an executive program residing in protected memory can have exclusive control of the I/O system.

The memory protect logic is enabled by an STC 07 instruction. It is disabled automatically by any interrupt. Memory protect can also be enabled with a XJMP instruction.

A power-fail interrupt request is made after the power supply has signalled a power fail warning. This warning indicates that line power has been cut off and that regulated power will soon be lost. The power fail interrupt request may be denied by either the interrupt inhibit flag or a temporary interrupt disable.

A time base generator (TBG) interrupt request is initiated every ten milliseconds to update any real time clocks in software. The TBG signal generated on the upper processor card is accurate to within 2.16 seconds per day. This level three interrupt is maskable and requires the interrupt system to be enabled, that interrupts not be temporarily disabled, and that level two and three interrupts are not inhibited.

2.4.3.2 I/O Interrupt Requests

There can be as many I/O interrupt requests as there are I/O interface cards in the system since each I/O card has interrupt capability. The priority of I/O interrupt requests among the I/O cards is a function of the card's physical placement from the processor; the closest card has the highest priority and cards below it have descending priority independent of the select codes assigned. I/O interrupt requests have lower priority than TBG and both are maskable.

I/O interrupt requests come from the I/O interface cards. Collectively, these requests may be inhibited by the same signals which inhibit TBG interrupt requests. TBG commands higher priority than I/O requests when both request interrupt service. The interrupt mask is used to disable I/O requests by select code groups.

2.4.3.3 Interrupt Priority

The following chart shows pictorially the relative priority and the qualifiers required by each interrupt request. An interrupt service priority line pointing downward encloses the lower priorities it supercedes. The horizontal (***) lines are program instructions and horizontal (---) lines are processor signals.

```
Level 1
parity error during a micromachine memory access
unimplemented instruction
memory protect violation
```

An interrupt is serviced when an interrupt is acknowledged by fetching an instruction from the memory location whose address matches the select code of the interrupt requestor. Service of simultaneous interrupt requests is accomplished on a priority basis. The highest priority system level interrupts are serviced first, before any I/O interrupts, which are serviced according to their location from the processor see Figure 1-2 in Section I for an illustration of slot priority).

An interrupt caused by an I/O interface card begins with an interrupt request. The highest priority I/O request waits until it receives an interrupt acknowledge signal (IAK-) simultaneously with a deasserted ICHOD- on the backplane. ICHOD- is the interrupt chain disable output of the next higher priority interrupting device. The authorized I/O card will put its select code on the address bus as the vector address and begin the memory cycle with a MEMGO-.

2.5 <u>I/O PROCESSING</u>


I/O accessing to the appropriate I/O channel is made by select code. Select codes 20 to 77 octal are the valid codes for the interface cards. All lower select codes, 0 through 17 octal, are reserved for system level I/O processing, which includes the enable/disable interrupt system and output to the status register instructions. These low select code I/O instructions are handled by microcode in the base set.

Interaction between I/O processors (CPU vs. I/O master) and the CPU in the HP 1000 A700 Computer is facilitated by I/O handshakes. I/O Handshake timing is shown in Figure 2-2. This effectively places the micromachine into the slave mode so that its internal registers may be read or altered by the I/O executor to accomplish the execution of the instruction. A single handshake is required for the I/O executor to inform the micromachine to increment the program counter if the conditional skip is true. A double handshake is necessary if any data is passed into or out of the micromachine. The first handshake passes a control word to the micromachine to tell it how to process the data transfer which takes place during the second handshake. This allows the A- or-B registers to be loaded from or merged with an I/O buffer, or to be copied into an I/O buffer.

Suppose that an I/O interface card with select code 27 receives an SFS 27 instruction and that its flag had been previously set. That I/O card asserts IORQ- as soon as it has recognized the instruction and determined that the conditional skip is true. The micromachine will eventually respond with an IOGO- assertion to affirm that it has received the I/O handshake request. The I/O card will de-assert IORQ- to signal that the control word will be available on the data bus on the second rising edge of SCLK-. That control word will contain the command to cause the micromachine to increment the program counter again. The program counter is always incremented at the end of an instruction fetch to point to the next instruction; incrementing it once more during a conditional skip will effectively cause execution to pass over the next instruction.

If an LIA 27 instruction has appeared on the backplane, the affected I/O interface card will assert IORQ- and wait for IOGO- also. Upon releasing IORQ-, it informs the micromachine that the next I/O handshake will require information on the data bus to be loaded into the A-register. IORQ- is asserted again one state after its previous de-assertion to begin the second half of the double handshake. After the re-assertion of IOGO- to the second IORQ-, the interface card puts the data word on the backplane data bus. The micromachine loads the A-register with this data on the second rising edge of SCLK- after the de-assertion of the second IORQ-. Operation of the LIB, MIA/B, or OTA/B instructions is similar, except for the direction or destination of the data flow.

Like processor accesses to memory, the completion of an I/O handshake is subject to DMA action on the backplane. DMA is automatically suspended for an instruction fetch but may be resumed thereafter by I/O cards unaffected by the instruction. The affected I/O card will issue an IORQ— but the processor will be unable to respond with an IOGO— until all pending DMA is completed. At that time, the assertion of IOGO— will suspend DMA until the end of the current I/O access.



NOTES:

- 1. Processor asserts RNI- to inform all system cards that an instruction is being fetched from memory.
- 2. Memory asserts VALID— to inform all system cards that data on backplane will soon be valid. Each interface should now latch the instruction OFF the data bus, and decode it to see if it is an I/O instruction to its select code.
- 3. An interface card pulls on IORQ- to signal that it recognized the I/O instruction and needs the CPU in order to execute it.
- 4. The processor asserts IOGO- to indicate that it is ready to receive a command from the interface card.
- 5. The interface card releases IORQ- to signal the processor that the control word will be available on the data bus on the second rising edge of SCLK-.
- 6. The processor releases IOGO- when it has clocked the command off the backplane.
- 7. The interface card asserts IORQ- if another handshake is needed in order to transfer a data word.
- 8. The processor reasserts IOGO— in order to indicate that it is ready to receive an operand in the case of an input operation, or that data will be valid on next falling edge in the case of an output operation.
- 9. The interface card releases IORQ— to indicate that it has latched the operand off the backplane in the case of an output operation, or that an operand will be valid on the backplane on the second rising edge in the case of an input operation.
- 10. The processor releases IOGO- to indicate that it has clocked data off the backplane in the case of an input operation, or that the handshake is complete in the case of an output operation.

Figure 2-2. I/O Handshake Timing Diagram

2.6 VIRTUAL CONTROL PANEL (SLAVE MODE) PROCESSING

When the processor is in slave mode, its internal registers are accessible to external devices through certain I/O interface cards. The Asynchronous Interface card, the HDLC (DS network) Interface card, and the Parallel Interface card (PIC) are the interface cards which may request slave mode processing. In order to use the PIC as VCP, the user must supply code since HP VCP code does not support the PIC interface.

Because slave mode processing involves direct interaction between the requesting device and the processor, the processor card merely provides buffering, signal timing, and bus arbitration for the handshake signals and data transfers.


Slave mode processing abides by the same protocols used for the execution of I/O instructions that require interaction between the I/O processors and the central processor. Whereas an instruction causes an I/O processor to initiate an I/O handshake, slave mode processing is performed in response to some external event not related to the program flow. The I/O handshake of an I/O instruction occurs during the execution of that instruction but the I/O handshake of slave mode processing occurs between instructions. Thus, slave mode uses IORQ- and IOGO-, but operates independently of the program.

A slave mode request, BP_SLAVE-, is made over the backplane by the interface card configured for slave mode processing. Only one I/O interface card can be selected as the slave mode interface at any given time. As soon as the current instruction has been completed, the processor will acknowledge the slave request and SCHOD- (slave chain output disable) will be deasserted to inform the slave requesting interface card to start the I/O handshake.

Any device with input/output capabilities and connected to an interface card configured to allow slave mode processing becomes the virtual control panel (VCP). This device will provide the means to access the processor registers and memory locations in a manner similar to a hardware front panel. If a terminal is the VCP device, the keyboard replaces the front panel switches for register selection and data entry, while the display replaces the hardware status and data output indicators. Unlike a hardware front panel, the VCP may be located away from the computer at a remote location.

Operator interaction using a terminal is accomplished by a program located in VCP ROMs on the memory controller card. The code for this program is listed in Appendix A of this document.

See Figure 2-3 for a timing diagram of the backplane protocol for slave mode processing.



NOTES: Same handshake protocols as an I/O handshake. Some slave mode transfers require only one set of IORQ-/IOGO- handshakes.

- 1. An interface card asserts SLAVE- to request the processor to enter slave mode.
- 2. When the processor has completed executing the current instruction, it acknowledges the assertion of SLAVE- by de-asserting SCHOD- for one cycle.
- 3. Worse case, the SCHID/SCHOD priority chain has propogated down to the lowest priority interface card by the end of that cycle, so that the last SCHID- will go high for one cycle.
- 4. The interface card received the enabling signal when its SCHID- signal went high and can now pull on IORQ- in order to initiate the I/O handshake. The rest of the I/O handshake can then procede exactly as shown in Figure 2-2.
- 5. The interface card de-asserts SLAVE- once it has asserted IORQ-.

Figure 2-3. Slave Transfer Protocols

+			در این به به به که در که در که که که در به که به که در که که که که که که				-+
1				1			ŀ
1	LOWER	PROCESSOR	CARD	;	SECTION	III	l
i							ļ
+							-+

3.1 INTRODUCTION

This section describes the internal characteristics of the A700 Computer lower processor card. The 92045A Microprogramming Manual, part no. 92045-90001, gives a user's description of the processor along with a complete microcode description. The lower processor card is described here in terms of how it implements the microorders; therefore, a good understanding of the microcode is a prerequisite for reading this material. The lower processor card is shown in Figure 3-1.

The lower processor card functions with the upper processor card to form the complete A700 Processor when used with a memory controller and memory array. (Refer to Section II for an overall description.)

The lower processor holds the micromachine which includes the clock generation, the microprogram sequencer (mfg. type AM2911A chips) and control store, the bit-slice ALU chips (mfg. type AM2903), the condition register, and the counter. The lower processor relies on the upper processor card for most of the interface to the memory controller and backplane. It also accesses the upper processor for additional registers used by the microcode, and an external ALU.

3.2 ABBREVIATIONS AND SIGNALS

The following abbreviations are used in Sections 2 and 3 of this manual.

FPP Floating Point Processor card

MC Memory Controller card

PCS PROM Control Store card

PL Lower Processor card

PU Upper Processor card

WCS Writable Control Store card




Figure 3-1. Lower Processor Card (12152-60002)

Following are some general conventions used in signal names:

PL [netname] : Indicates that net is only on PL; this is implied

on any netnames that have no other prefix

FP [netname] : Indicates that net passes over the frontplane BP [netname] : Indicates that net passes over the backplane

LY[register] : Load Y-bus into register E[register]B : Enable register to B-bus

MIR[n] : MicroInstruction Register bit n

[microorder] : Decoded microorder
[signal name]' : Signal negated

ICs are referenced by U-numbers and schematic locations. For example: (U69, 13-C) means chip U69 on schematic sheet no. 1 is located by schematic grid locators 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc. and on sheet no. 2 it is numbered 20, 21, etc.

3.3 BLOCK DIAGRAM DESCRIPTION

3.3.1 GENERAL ORGANIZATION

A Micromachine Block Diagram of the A700 processor which is mainly contained on the lower processor card is shown in Figure 3-2. The lower card circuitry can be divided into six functional blocks which are shown in Figure 3-3. These blocks are the following:

Clock Generation Circuit
Microinstruction Register and Decoder
Sequencer and Control Store
Arithmetic Unit and Control Logic
Condition Register
Counter

The functional blocks are described first in a general manner and their logical operations (theory of operation) are then described in the paragraphs under 3.4.

The major controlling element of the lower processor card (hereafter referred to as PL) is the microinstruction. The PL function is to determine the Word Type and then implement the microorders. Refer to Table 3-1 for a summary of microinstruction word-type binary formats (a summary of microorders is provided in Table 3-3).

The 32 bits of microinstruction are latched in the microinstruction register (MIR) each cycle. The information in the MIR is used to control the rest of the processor during the cycle. Many of the fields are directly decoded to generate signals corresponding to the microorders (for example, the SPECIAL, B and STOR-Fields).

Table 3-1. Microinstruction Word-Type Binary Format Summary

											·															<u></u>	٦
ВІТ	31 30	29	28 2	27 2	6 2	5 24	23	22	21	20	19 1	8	17 1	16 15	14	13 12	2 1	1 10	9	8	7 6	5	4	3	2	1 (,
WORD TYPE 1	C	DP1		ABUS SP0				SP2 ALU			BBUS				STOR												
WORD TYPE 2	C	DP2			,	ABUS		SP0				CNDX			ALU			BBUS					STOR				
WORD TYPE 3	OP3			ADRS				SP1 CNDX					ALU			BBUS						STO	₹				
WORD TYPE 4				SP1 SP2				ALU			BB	SUS		STOR													
WORD TYPE 5								ALU			ВВ	us			STOR												
WORD TYPE 6	OP6				D	AT (IN	ME	DIAT	E D	ATA)							ALU			вв	US		STOR				
WORD TYPE 1S	C	DP1			ρ	BUS			Α	LUS'	LUS* SP2				S	PEC)		88	SUS		STOR					
WORD TYPE 2S	C	DP2			Α	BUS			Α	LUS	*			CNDX		SPEC				BB	iUS		STOR				
WORD TYPE 3S					S	PEC	>		ВВ	SUS		STOR															
WORD TYPE 4S					S	PEC	·		ВВ	us		STOR															
WORD TYPE 5S	OP5 ADRL (LONG JUMP TABLE ADDRESS)						S	SPEC	2		88	BUS			STOR												

^{*}Special microorder in ALUS field when ALU field is coded SPEC. 8200-4




Figure 3-2. A700 Micromachine Block Diagram




Figure 3-3. Six Functional Blocks of the Lower Processor

The OP and TARGET fields of the MIR are used by the sequencer and control logic block to generate the next Control Store Address (CSA). A lookup table (refer to JTAB microorder) translates a macroinstruction in the counter into a CSA. The CSA is used to address the 2k-words of on-card control store and is received by any WCS, PCS, or FPP cards over the frontplane. The data received from either on- or off-card control store is latched into the MIR at the end of the microcycle.

The usage of the 2903 Bit-Slice Processor does not provide a direct relation between the control inputs of the 2903s and the A700 microorders. Thus, a block of hardware is neccessary to translate these microorders and other processor information into the 2903 control signals. Some of the control signals generated by this block are: ten instruction bits, register file source and destination addresses, carry-in, shift linkage bits and output enables. Some of the MIR information is used directly by the 2903s.

Status information, generated in the ALU and other places on the processor card, is saved in the condition register. The condition register serves two purposes: 1) It saves status information to be used during the next cycle for conditional microorders and 2) It holds status information which may be used during the next or subsequent cycles for other purposes (for example, the double-word bit).

The operation of the counter, which also serves as a macroinstruction register, is controlled mainly by decoded signals from the MIR. The counter is loaded from the Y-bus and also from the backplane data bus during macroinstruction fetches. The counter also serves as a lookup table for the sequencer control logic.

3.3.2 CLOCK GENERATION

The clock generation block diagram and signals are shown in Figure 3-4. The clock generation logic generates the system clocks which are driven onto the backplane. It then receives and qualifies these signals to generate the clocks used on both processor cards. PL generates and drives CCLK-(communications clock), FCLK-(fast clock), and SCLK-(system clock). FCLK-and SCLK- are used to generate the clocks used by both processor cards.

The processor cards use three main internal clocks. SC is a card version of the backplane SCLK (system clock). It has a cycle of 250 nanoseconds and a duty cycle of 40 percent. Processor clock (PC) is equivalent to SC except that it may be frozen under certain conditions. A freeze will be seen only by the processor cards and will not affect the backplane SCLK or any other cards. A freeze will cause the short half-cycle of PC to be stretched for an integral number of cycles until the freezing condition goes away.

A freeze is generated from the PU if a microorder cannot be executed or if certain required interface logic is busy. LC (Latch Clock) is generated from the PC but will be asserted typically for only 75 nanoscends (one and one half FCLK cycles) at the end of the cycle. Since LC is generated from the PC, LC will not be asserted if a freeze condition exists.




Figure 3-4. Clock Generation Block Diagram and Clock Signals

3.3.3 MICROINSTRUCTION REGISTER AND DECODERS

The MIR latches the microinstruction at the beginning of the microcycle and drives the 32 bits of information during the cycle. (The block diagram for the MIR and decoders is shown in Figure 3-5.) Thus, most of the control of PL comes directly from the MIR. The following table shows the physical format of the MIR:

FIELD	LSB> MSB
OP ADDRESS (lower 6 bits) BLOCK ADDRESS (upper 8 bits) CNDX SP2 SP0 SP1 IMMEDIATE A BUS ALU B BUS STOR	MIR27 - MIR31 MIR22 - MIR27 MIR14 - MIR21 MIR14 - MIR17 MIR14 - MIR17 MIR18 - MIR22 MIR18 - MIR21 MIR14 - MIR29 MIR23 - MIR26 MIR10 - MIR13 MIR5 - MIR9 MIR0 - MIR4

The Word Type and OP Decode block serves mainly to identify sets of word types used by other MIR decoders. For example, this block of combinational logic will identify: Word Type 5 or 6 (WT56), or Word Type 2 or 3 (WT23) or OPS SPOT or SPOF, or the JTAB OP.

The condition encoder multiplexer (MUX) receives a total of 16 signals either from the condition register or from the upper processor card. These signals correspond to the conditions available in the CNDX-Field. The condition MUX looks at the 16 condition signals and the four bits of the CNDX-Field to produce CNDSPEC- which is the (negative) sense of the condition specified. In the OP-Field, MIR bit 28 differentiates between the OP microorders conditional on the true or false sense. MIR bit 28 is combined with CNDSPEC- to generate the TEST+ signal to indicate that the condition sense specified in the OP field has been met.

The SP2-Field is decoded in a straightforward manner, generating a signal corresponding to each special microorder. OP-Field information is used to determine if the SP2-Field is present for the currently executing Word Type and to enable the decoders as needed.

The SPO/SP1-Field of the MIR is used by other blocks of the processor, both before and after decoding. The SP1-Field is actually the lower half of the SPO-Field; i.e, in terms of coding (refer to Table 3-3). The upper two bits of this field are qualified by the Word Type and other information for two purposes: 1) If the Word Type contains an SP1, the upper bit is zeroed so that it can be treated as the SPO field; and 2) If the Word Type does not allow an SPO or SP1, the SPO/SP1 decoders will be disabled. The SPO decoders use these qualified signals and the MIR bus to generate a signal corresponding to most of the special microorders in the SPO/SP1-Field. The decoders may be disabled if the OP is a conditional special operation (SPOC) and the condition sense is not met (TEST+). The lower three bits of the SPO/SP1-Field are driven (after buffering) to the upper processor card for external ALU execution.

The B-field (not including RO through R15) is decoded in a straightforward manner directly from the MIR, generating a signal corresponding to each B-field microorder. These signals are then used to enable the contents of the appropriate register onto the B-bus.

The STOR-Field (not including RO through R15) is also decoded in a straightforward manner directly from the MIR, generating a signal corresponding to each STOR microorder. These signals are used to indicate at what destination to store the Y-bus at the end of the cycle. A STOR-Field enable signal (STEN), generated from the SPO decoders, will detect a conditional special operation (SPOT or SPOF) with STOR in the SPO-Field and will disable the STOR decoders if the condition is not met.




Figure 3-5. Block Diagram of MIR and Decoders

3.3.4 SEQUENCER AND CONTROL STORE

Many of the sequencer functions occur internal to the 2911 bit slice sequencer. The sequencer and control-store block diagram is shown in Figure 3-6. The 2911 allows a control store address to be selected from one of three sources: direct address inputs to the sequencer, the top address on the microprogram stack, or the contents of the microprogram counter. Every cycle, the control store address is incremented; (the carry-in is tied to "1") and stored in the microprogram counter. On a jump to subroutine, the stack pointer is incremented and then the microprogram counter is pushed onto a (4 deep) stack. On a return from subroutine, the top of the stack is selected by the 2911 multiplexer and the stack pointer is decremented.

Four bits determine the selection of the MUX and the control of the stack. These bits are provided by the sequencer control Programmable Array Logic chip (a Programmable Logic Array) which generates them directly from the OP-Field and TEST+ (from the Condition Encoder). TEST+ indicates whether the condition, specified in the CNDX-Field, and the condition sense, specified in the OP-Field, have been met. Certain processor conditions may force the CSA to zero: power on, addressing non-existent micromemory, or microcode timeout.

The direct address bus (DAB), which is the direct input to the 2911s, is generated from a number of sources external to the 2911. The lookup table uses the counter data to generate a direct vector address which is selected when the JTAB microorder is executed. When the SP2-Field contains CT30 or CT74, counter bits 3-0 or 7-4, respectively, will be selected for the lower four bits of the DAB. Counter bits 3-0 are also selected if a Word Type 5 (JMPL or JSBL) has SPEC in the ALU-field. For any other jump or jump to subroutine microorders, the TARGET field of the MIR will be enabled onto the DAB.

The CSA from the output of the sequencers is driven directly to the frontplane. The CSA bus is buffered and driven to the on card control-store PROMs. On card control-store will be enabled only if the CSA is in the lower 2k address space (or the address space configured by jumpers).

Any other control-store card may disable the processor control-store by pulling on a control-store priority chain line. The processor receives two control-store input disable signals: FP_CSIDWC- coming from the bottom of the WCS/PCS priority chain, and FP_CSIDFP- coming from the optional floating point card.

If the control-store address is greater than the on-card address space and no control-store card responds by pulling the priority line, then the control store data (CSD) bus will be driven by the unimplemented microinstruction (UMI) buffer. The microinstruction driven by the UMI buffer is effectively a NOP, i.e., it assures that no system status register or other important information will be overwritten. The FP_UMI- signal will force the sequencer address to zero during the next cycle.




Figure 3-6. Sequencer and Control-Store Block Diagram

3.3.5 2903 AND 2903 CONTROL LOGIC

The heart of the A700 processor is four 2903 4-bit slice processors. A block diagram of the 2903 processor is shown in Figure 3-7, and the control logic of the 2903 processor is shown in Figure 3-8. Each 2903 contains a 16-word register file, an ALU with a post shifter and an additional separate register, Q, with a preshifter. For a functional description of the 2903, the reader should refer to the AM2900 Family Data Book (1979), American MicroDevices Inc, Sunnyvale, Calif.

There is not always a direct relation between the microorders and the 2903 control signals. The 2903 inputs for DA, EA- and I1-I4 are received directly from the MIR bits in the IMM Field, OP-Field, and ALU-field respectively. The other 2903 control inputs require a moderate degree of qualification and decoding. Not all the functions provided by the 2903 are used.

The A-address comes from the MIR A-field, but certain bits of the address may be forced to a zero or one depending on other conditions. If the OP-Field does not contain a Word Type 1 or 2, the A address will always be forced to address "4" to access the accumulator (RO4). If the OP-Field contains JTAB and counter bit 11 is zero, then the lower bit of the A address will be forced to zero. (The JTAB line should always have B in the A-field). This will serve the function of conditionally (on bit 11 of the instruction) enabling the A or B macroregisters onto the A-Bus for MRG execution.

The B-field and STOR-Field, along with some corresponding control signals (for A/B memory addressing), are multiplexed such that the B-field (source) is selected for the first half cycle and the STOR-Field (destination) is selected for the second half cycle. Combinational logic, which functions as a multiplexer, selects either this result (BA), the A register, the B register, the X register, or the Y register. The selection is based on the contents of the B- or STOR-Fields (for example CAB, CXY), Counter bits 11 and 3, and the control signals which indicate a main memory read or write accessing A or B. The 2903 B-bus will be enabled by the signal OEB if the B-field contains: RO-R15, CAB, CXY, or if the B-field contains T and the last memory read was from A or B (FP LRAB).

In addition to providing the correct B address, the Write Enable signal (WE-) must be asserted in order to write to the 2903 internal register file. A write will occur if the STOR-Field contains: RO-R15, CAB, CXY, or a main memory write and the memory address is either A or B (FP_ABWR-). The write is further qualified by STEN, so that it is disabled if the OP is SPOT or SPOF and the condition is not met. It is also qualified by the clock signal, LC+, so that WE- is only asserted for about one-third of the cycle near the end of the cycle.




Figure 3-7. Am2903 Processor Block Diagram (Source: AMD 2900 Family Data Book, AM-PUB003)




Figure 3-8. Am2903 Control Logic Block Diagram

Control signals I5 through I8 provide 2903 destination control (ALU post shifter, Q, and Q pre-shifter) and define the special ALU functions. The microorders controlling these functions are in the SPO/SP1-Field. Thus, the I5-8 generation block requires these inputs: the SPO-Field, the OP-Field (for SPO qualification), SPEC (indicating SPEC in the ALU-field) and the double-word bit (DW). The outputs generated go directly to the 2903 I5-I8 control lines. A shift enable signal (SHEN), which indicates to other blocks of logic that a shift function is being executed in the current cycle, is generated from I5-8.

Instruction bit IO serves two purposes. It is used when Q is in the B-field to select Q as an ALU operand (refer to Table 1: ALU Operand Sources in the AM2900 Family Data Book under the 2903 description). If SPEC (all zeros) is in the ALU Field and there will be no 2903 ALU operation (for example, External Special ALU operation), then IO is forced high causing the ALU output to be all ones. This insures that the Carry Flag (CF) and ALU Overflow (ALOV) will both be cleared at the end of the cycle, and that the Z output of the 2903s represents the Y-bus being all zeros.

The shift linkage logic provides the link between the shift inputs and outputs of the least significant and the most significant slices of the 2903 (QIOO, QIO15, SIOO, SIO15). These bits are bidirectional on both the 2903s and the Shift Linkage Logic. I8 determines the direction of the shift ("1" for left, "0" for right) and enables the driving of the appropriate pair.

In operation, the shift linkage looks at a variety of information, including the 2903 shift outputs, to determine what to drive onto the shift inputs. SPEC is used to differentiate between standard and special shift functions. The MIR bus (SPO/SP1-Field) determines what type of shift or which special ALU function is to be executed. Shift link specials, shift link bits (E or F) and the double-word bit (DW) are also used. The shift linkage logic also determines the bit shifted out (SHOUT) which is loaded into the shift flag (SF) and may be loaded into E or F.

The 2903 provides look-ahead carry-generation signals, G (generate) and P (propagate). These signals are used by the 74S182 lookahead carry generator to provide carry inputs to the upper three slices of the 2903s. The least significant carry input to the 2903 is generated from a number of different signals. In the absence of any forcing specials, the carry in (borrow-) must be zero for add operations and one for subtract operations. Thus the CIN logic looks at the ALU-field directly and also the FCIN (force carry-in) special to determine the sense of the carry-in. The ACF (ALU with carry flag) special signal, when asserted, will determine the sense of CIN with the Carry Flag (CF). In the event of an ALU special, CIN is determined from the contents of the SPO or SP1 field. In this case CIN may be either "O", "1", or Z (2903 Z output).

The 2903s may be enabled or disabled from driving the Y-bus with the output enable signal, OEY-. The 2903 Y-bus is disabled only when an external ALU Special is executed (distinguished by bit 3 of the SPO- or SP1-Field). Then the 2903s will receive the Y-bus for storing into the register file, and Z will be generated from the Y-bus which is driven from the external source.

3.3.6 CONDITION REGISTER

The condition register block diagram is shown in Figure 3-9. The condition register provides 14 of the 16 processor conditions which are testable in the CNDX-Field. Some of these conditions are used elsewhere in the processor. The other two processor conditions are supplied by the upper processor card. Of the 14 conditions, eight are received directly from other parts of the processor or the backplane and are only latched by the register. The signals for conditions Y15 and B15 are taken directly from the Y- and

buses, respectively. The signals for YZ, ALOV and CF are obtained directly from the 2903 Z, OVR, and COUT outputs, respectivly. CTZ and CTZ4 are latched from counter signals PCTZ and PCTZ4. MP is latched directly from the backplane.

The backplane PON (power on) signal is received from the backplane and clocked twice to obtain BPON, the card power on signal. BPON is clocked once more to obtain the CNDX-Field power on (CPON). The backplane IORQ (I/O request) is latched from the backplane in the middle of the microcycle and then latched again at the end of the microcycle (CIORQ) to synchronize it.

To generate the O condition, which is also the macro-overflow (O) register, the condition register must look at STO and CLO and ENOE from the SPO-Field and the 2903 OVR output. The E condition, which is the macro-extend register, may be generated from CLE and STE in the SPO/SP1-Fields and also from ENOE in the SPO-Field and the 2903 COUT output. In the case of a shift function, E may be generated from LWE in the SP2-Field, SHOUT (the bit shifted out) and SHEN (shift enable). The F condition or general-purpose flag generated from STF and CLF in the SP2-Field and JTAB in the OP-Field. For a shift function, F may be generated from LWF in the SP2-Field, SHOUT (the bit shifted out) and SHEN (shift enable). The condition SF or shift flag is generated from SHOUT (the bit shifted out) and SHEN (shift enable).

The condition register contains two signals relating to processor status which are not in the CNDX-Field. The double-word bit (DW) is used to indicate that shift functions will perform double word shifts. DW is generated from CMDW in the SP2-Field and JTAB in the OP-Field. The Unimplemented MicroInstruction signal (FP_UMI) is latched in the condition register to become ZEROAD, which forces the microaddress to zero.

3.3.7 COUNTER

The counter is a relatively simple block of logic which is shown in Figure 3-10. The counter's main component is a 16-bit counter. The counter primarily functions as an instruction register in that it selects instructions on the backplane to pass on to the B-bus. In operation the counter MUX passes either the Y-bus or the backplane data bus to the counter data inputs. This MUX is selected by the signal FP_TCNT- driven by PU. When asserted, FP_TCNT- indicates that, during the current cycle, the data available on the backplane is an instruction, and the data bus will be selected. The counter contents are enabled to the B-bus when the microorder CT appears in the B-Field.




Figure 3-9. Condition Register Block Diagram




Figure 3-10. Counter Block Diagram

The DECCT logic looks at various decoded microorders in order to generate a signal to decrement the counter. This involves the following conditions: DCT microorder, CTZ or CTZ4 used in the CNDX-Field with Word Type 2 or 3, and the processor clock FREEZE; i.e., no decrement if the clock is frozen.

Another logic block looks ahead to determine if the lower four bits or all 16 bits of the counter will be all zeros (CTZ4 or CTZ) next cycle.

When a JTAB OP is executed, the counter is used for MRG Execution. This involves the initiation of one of three memory access microorders (RDB, FCHB, or CWRB) according to the instruction contained in the counter. No memory access is initiated if the instruction is not an MRG.

3.4 THEORY of OPERATION

For the following logical operation descriptions, refer to the micromachine block diagram of Figure 3-2, the lower processor functional block diagram of Figure 3-3 and the lower processor schematics located at the end of this section. These descriptions are for the six functional circuit areas of the lower processor card as described in general terms under the block diagram description, paragraph 3.3.

3.4.1 CLOCK GENERATION

Clock generation is based on two oscillators: 14.7456 MHz for the communications clock U99 (31-A) and 20.0 MHz for the fast clock U126 (31-B). The oscillators are hybrid crystal oscillator packages. For diagnostic purposes, the output of the fast clock oscillator (ICLK) may be disabled and an external clock signal (ECLK) used. The signal CLOCK from OR gate U127 (32-C) is passed by buffer U109 (33-A) to become the backplane FCLK- signal.

U119 and U128 (located at 33-B,34-B, and 36-B) provide three J-K flip flops which comprise a divide-by-five circuit which reduces CLOCK to the pre-buffered system clock signal (PRESCLK) of 250 nanoseconds PRESCLK is then driven through buffer U109 to become the backplane SCLK- with a 40% duty cycle. The output of the communications crystal oscillator (PRECCLK) is driven through the same buffer to become the backplane CCLK.

The clock state machine is shown in Figure 3-11. It has seven valid states and comprises the error correction signal from the memory array cards (EC-). EC- is asserted when error correction is required during a memory read. When EC- is not asserted, the state machine will loop through a sequence of five states, generating the normal 40/60 SCLK. When EC- is asserted, the short half-cycle of SCLK will be extended by three additional FCLK cycles. That is, following the cycle where memory data was corrected, the short half-cycle of SCLK will be 250 nanoseconds followed by a normal length long half-cycle.


The clock-generation state sequence with error correction is shown in Figure 3-12. A state table is shown in Table 3-2. The state variables correspond to the Q outputs of the flip-flops. Thus:

00 = U119-5

Q1 = U119-9

Q2 = U128-9

STATES ARE WRITTEN AS: Q0Q1Q2



X = DON'T CARE

* = STATES IN WHICH EC- MAY BE ASSERTED

8200-89

Figure 3-11. Clock-Generator State Machine

A state is referenced as "QO Ql Q2". The J-K inputs shown in the state table refer to the corresponding flip-flop inputs. Although EC- is actually a don't care for all states except state 000, it would only be asserted (if an error correction is required) during states 111, 110, or 000. The state machine is not initialized at power-up, but will self correct to a valid state sequence. There is one invalid state (010) which will go to a valid sequence in three FCLK cycles.

Table 3-2. Clock Generation State Machine

PR	ESE	NT'S	rate -	F	LIP	FLO	P IN	PUT	S	NEXT	r s'	FATE
Q0	Q1	Q2	EC-	10	к0	J1	К1	J2	К2	Q0	Q1	Q2
0	0 0	0 0	0 1	1 0	1 1	0	1 1	1	0 0	1 0	0	1 1
0	0	1. 1.	0 1	0 0	0 0	1 1	0 0	1 1	0	0 0	1	1
0	1	0 0	0 1	1 1	1 1	0 0	1 1	1 1	0	1 1	0 0	1
0	1 1	1 1	0	1 1	0 0	1 1	0 0	1 1	0	1 1	1 1	1
1	0 0	0 0	0 1	1 0	1 1	0 0	1 1	0 0	1 1	0 0	0	0
1 1	0 0	1 1	0 1	0 0	0 0	0 0	0 0	0 0	1 1	1 1	0 0	0 0
1 1	1 1	0	0	1	1	0	1	0 0	1	0 0	0	0 0
1 1	1 1	1 1	0	1 1	0	0	0 0	0	1 1	1 1	1	0

Two data clocks are generated to be used for clocking read data from the frontplane. PL_DC- is used by the counter circuitry, and FP_DC- is sent over the frontplane to be used by PU. Both these clocks are equivalent to the state variable QO-. DC-, effectively, provides a rising edge at every transition to state 000.

This gives a rising-edge data clock pulse at every rising edge of SCLK-. If the short half cycle is extended by an error correction, there will be an additional rising edge of DC- three FCLK cycles into the short half-cycle. Thus, following the rising edge of DC- there is a full 250 nanoseconds left in the cycle. The counter, for example, will clock data in twice if an error correction occurs, the first one being extraneous.




Figure 3-12. Clock-Generation With Error Correction

To minimize clock skew with other cards, PL receives SCLK- and FCLK- from the backplane, through U109 before using it on the card. The outputs of this buffer are FC+ and SC+ which are the on card fast clock and system clock signals, respectively. These signals, however, are used only by the clock generation logic and need further qualifying or buffering before they are sent to the rest of the processor cards.

U138 (33-D) drives PC- (Processor Clock) and SC- (System Clock) which are used elsewhere. SC+ is an input to each of the NAND gates of U138. The other input of the SC- driver is tied high. The other gates drive three copies of PC-, referred to as PL PC-, BP PC-, and FP PC-. The other input of these drivers is FP FREEZE-, so that when low, PC- will never go low. Multiple copies of PC- are used to reduce loading on U138 and reduces skew between the clock signals.

The lower processor card uses PL_PC-, while the upper card uses FP_PC- and BP_PC-. Both cards use the same copy of SC-. PL_PC- is inverted to obtain PL PC+ which is used only on PL.

A timing diagram for the LC Generation circuit is shown in Figure 3-13. The PRELC- signal is gated with PL_PC- so that it will be de-asserted soon after the rising edge of PL_PC-. This also assures that it is not asserted in a frozen cycle.




Figure 3-13. Timing Diagram of LC Generation

3.4.2 MICROINSTRUCTION REGISTER AND DECODERS

This portion of the PL is covered in schematic sheets 2 and 4. Also refer to Table 3-3 which shows the binary codes assigned to the A700 microorders.

The microinstruction register (MIR) is comprised of four S374 latches U92, U102, U112, U122 (located at 21-A, B, C, and D). These latches receive the control store data bus (CSD) and drive the MIR bus. The latches are clocked on the rising edge of PL_PC- which is thus designated the beginning or end of the microcycle.

3.4.3 OP-Field

MIR bits 27-31 of U122 are decoded by a block of combinational logic to provide information on Word Types and OP field to the MIR decoders and other places on PL. Following is a summary of the logic equations used:

WT1 2	= MIR31 AND MIR30	(Word Type 1 or 2)
WT56	= (MIR29' OR MIR30') AND MIR31'	(Word Type 5 or 6)
WT23	= (MIR29 OR MIR30') AND MIR31	(Word Type 2 or 3)
JTAB	= WT12+ AND (MIR28' AND MIR29')	(JTAB OP)
SPOC	= WT12+ AND MIR29 AND MIR27	(SPOT or SPOF OP).

3.4.3.1 CNDX Field

The condition encoder consists of two 8-to-1 tristate multiplexers. Each MUX receives eight condition signals as data inputs and the lower three bits of the CNDX field to select one of the conditions. If the upper bit of the CNDX-Field is "1" then U62 (25-A) is enabled; if the upper bit is "0" then U103 (25-D) is enabled. The inverting outputs are tied together to create the signal, CNDSPEC-, which is the negative sense of the condition specified. MIR28, which indicates true or false on conditional OPs (1=true, 0=false), further qualifies CNDSPEC- to get TEST+. TEST+ is a "1" when the sense of the condition specified is met:

TEST = CNDSPEC XOR MIR28.

Note that none of these signals indicate whether or not there is a conditional OP.

Table 3-3. Summary of Microorders by Field

		-			FIELD					
CODE	ОР	CNDX	SP0	SP1	SP2	ALUS	ALU	ABUS	BBUS	STOR
00000	IMM	SF	NOP*	NOP*	NOP*	UMPY	SPEC	А	Α	Α
00001	ІММ	F	LDQ	LDQ	CMDW	TMPY	SBAC	В	В	В
00010	IMM	ALOV	RR1	RR1	DCT	SM2C	SBBC	X	X	Х
00011	IMM	CF	RL1	RL1	CLF	RMLC	ADDC	Υ	Y	Υ
00100	IMM	YZ	LR1	LR1	STF	DNRM	ADBC	ACC*	ACC*	ACC
00101	IMM	Y15	LL1	LL1	IP	SNRM	СМВС	HP1**	HP1**	HP1**
00110	IMM	B15	AR1	AR1	LWF	DIV	ADAC	HP2**	HP2**	HP2**
00111	IMM	INTF	AL1	AL1	LWE	DIV1	CMAC	USR**	USR**	USR**
01000	JMPL	IORQ	RDP	RDP	CMID	SWAP	ZERO*	S0	S0	S0
01001	JMPL	PON	IN	IN	RDP	SWZU	CAND	S1	S1	S1
01010	JSBL	MPEN	RDB	RDB	WRIO	SWZY	XNOR	S2	S2	S2
01011	JSBL	0	STE	STE	DN	ZUY	XOR	S3	S3	S3
01100	JMP	Е	CLE	CLE	FCHP	ZLY	AND	S4	S4	S4
01101	JMP	INTP	FCIN	FCIN	RDIO	SRG	INOR	S5	S5	S5
01110	JSB	CTZ4	ACF	ACF	CT30	RL4	NAND	S6	S6	S6
01111	JSB	CTZ	IP	IP	CT74	ASG	IOR	S7	S7	S7
10000	JMPF		STOR						GRIN	GRIN
10001	JMPF								FA	WRP
10010	JMPT		_						SRIN	SRIN
10011	JMPT		-						P	Р
10100	JSBF		_						Q	NOP*
10101	JSBF								Т	WRB
10110	JSBT								IST	IST
10111	JSBT		_						N	N
11000	JTAB		IFCH						PRIN	PRIN
11001	_		BFB						MA	CWRB
11010	RTN		CK2						MEMR	MEMR
11011	NOP*		ENOE						СТ	СТ
11100	RTNF		STO						SR	LR
11101	SP0F		CLO						MAP	MAP
11110	RTNT		FCHB						CAB	CAB
11111	SP0T		LDBR				<u> </u>		CXY	CXY
OP Field Divisions:										
OP1=JTA		OP2≕SP0		OP3=JMPF	0	P4=JMP	OP5	=JMPL	OP6=I	MM
NO		SP0		JMPT		JSB		JSBL		
RT	N	RTN RTN		JSBF JSBT						
* Default Microorder. **Reserved register for Hewlett-Packard (HP1 and HP2) and user (USR).										

3.4.3.2 SPO, SP1 And SP2 Fields

The SP2-Field is decoded by two 3-to-8 decoders. Each decoder receives the lower three bits of the SP2-Field as data and generates eight decoded signals each of which corresponds to an SP2 microorder. U61 (27-C) is enabled if the upper bit of the SP2-Field is a "0"; U60 (27-D) is enabled if it is a "1". The decoders are further enabled by signals from the OP field such that the SP2 signals are asserted only if the SP2-Field is present in the current Word Type:

SP2 DECODER ENABLE = MIRQ1 AND MIR30

where MIRQ1 = MIR29 XOR MIR31.

This enables the SP2 decoders only for Word Types 1 or 4.

Each SPO/SP1 decoder receives the lower three bits of the SPO/SP1-Field as data and generates eight decoded signals, each of which corresponds to an SPO or SP1 microorder. The upper bit of the SPO/SP1-Field must be forced to zero for Word Types 3 and 4, since only the SP1-Field is available for these. (Remember that the SP1-Field is a subset of the SPO-Field with the upper bit always zero). Thus, the upper bit (4) of the SPO/SP1-Field is forced to zero except during Word Types 1 or 2:

SPOF4- = (MIR22 AND WT12+).

U77 (42-A) is the SPO decoder; i.e., it decodes the lower part of the SPO-Field which is not shared by the SP1-Field. U87 (42-B) is the SPO/SP1 decoder; i.e., it decodes the portion shared by the SPO- and SP1-Fields:

SPO DECODER ENABLED = SPOF3Q AND DISSPO- AND SPOF4+

where SPOF3Q = MIR21 AND SPEC-, and DISSPO- = TEST+ OR SPOC-;

SPO/SP1 DECODER ENABLED = SPOF4- and DISSPO- AND SPOF3+

where SPOF3+ = SPOF3Q AND WT56-, and DISSPO- = TEST+ OR SPOC-.

also where SPEC indicates SPEC in the ALU-field, and DISSPO- indicates a conditional SPO OP where the condition was not met.

A Store Enable Signal (STEN) is always asserted except when the SPO-Field contains STOR with a conditional SPO OP-code and the condition is not met. The equation for STEN takes into account certain don't care conditions, such as the unused SPO OP-codes. Taking this into account:

STEN+ = (SPOF4 AND MIR21' AND (TEST+)' AND SPOC)'

3.4.3.3 B- and STOR-Fields

The B-field is decoded by two 3-to-8 decoders. Each decoder receives the lower three bits of the B-field as data and generates eight decoded signals each of which corresponds to a B-field microorder. A signal of the form E[register]B- is generated for each B-field microorder excluding RO through R15.

U64 (42-D) is enabled if the fourth bit (MIR8) of the B-field is a "0"; U65 (42-E) is enabled if it is a "1". Both decoders are enabled only if the fifth bit (MIR9) is a "1".

The STOR-Field is decoded by two 3-to-8 decoders. Each decoder receives the lower three bits of the STOR-Field as data and generates eight decoded signals each of which corresponds to a STOR-Field microorder (one of these is a no-connect corresponding to a NOP microorder). A signal of the form LY[register] - is generated for each STOR-Field microorder excluding RO through R15.

U72 (27-B) is enabled if the fourth bit (MIR3) of the STOR-Field is a "O"; U82 (27-A) is enabled if it is a "l". Both decoders are enabled only if the fifth bit (MIR4) is a "l" and STEN- is true (low).

3.4.4 SEQUENCER AND CONTROL STORE

For the following description, refer to the schematic diagram, sheets 1 and 9 at the end of this section. The reader should refer to the AM2900 Family Data Book for a detailed description of the 2911 microprogram sequencer slice.

3.4.4.1 Sequencer

The 2911s are configured to provide a 14-bit microaddress which allows the microprogrammer to specify a 14-bit or six-bit jump address. To accomplish this the sequencer slices are logically divided into the two least significant slices (six bits) and the two most significant slices (eight bits). Each pair of slices receives different control signals. The least significant slice (U80, 17-B) acts as two-bit slice. This is done by using only the two lower input and output bits. The effective carry-out from this slice is determined using an AND-gate on the two address outputs:

SQCN+2 = BCSAO AND BCSA1

where BCSAO and BCSAI are the buffered Control Store Address bus and the carry-in to this slice always equals one.

The sequencer-control PAL (generically a PLA) with the U83 OR gates generate the six control signals used by the 2911s:

CONTROL SIGNAL	2911 INPUT	SLICE PAIR	
SQ0	FE-	LSS, MSS	
SQ1	PUP	LSS, MSS	
•	S0	LSS	
SQ2	S0	MSS	
SQ3	qualifies	other control	signals
S1LSS	S1	LSS	
S1MSS	S1	MSS	

To generate these signals, the sequencer Control PAL looks at the entire OP-Field (MIR27- MIR31) and TEST+ from the Condition encoder. Refer to Table 3-4 for the Sequencer PAL coding.

The direct inputs for sequencer bits 0 through 9 are provided by the Direct Address Bus (DAB). The direct inputs for bits 10 through 13 come directly from the Address Field (MIR18 - MIR21) since the only functions that specify these bits are the long jumps. DAB bits 0 through 9 may come from the Counter, the Address Field or the Lookup Table under the control of signals WT12 and SP2CT. WT12 indicates that the OP-Field might contain JTAB. SP2CT indicates a jump modify (using CT) in the SP2-Field or a Word Type 5 jump modify (JMPCT30); i.e., Word Type 5 with SPEC in the ALU-field.

If a jump will not occur in the current cycle, the contents of the DAB are a don't card. The CT/DAB MUX (U59, 11-B), when enabled, will drive DAB bits 0 through 3. If CT74- (CT74 in the SP2-Field) is asserted, CT4 through CT7 is selected; otherwise CT0 through CT3 is selected. The following table shows how WT12 and SP2CT determine the contents of the DAB:

FUNCTION	WT12+	SP2CT+	DAB3-0	DAB7-4	DAB9-8
Jump or don't care	0	0	MIR	MIR	MIR
Jump w/ modify	0	1	CT	MIR	MIR
JTAB	1	0	LUT	LUT	"01"
JTAB	1	1	LUT	LUT	"01"

Note that the only jump available in Word Types 1 or 2 is JTAB. A jump modify special cannot be used with JTAB.

The ZEROSQ- signal will force the sequencer address to all zeros if any of these conditions occur: power up (BPON), the previous state had an unimplemented microinstruction (ZEROAD-), or a microcode timeout has occurred (FP_MTO-). A JTAB microorder also forces address bits 10 through 13 (the most significant slice) to all zeros, so that a jump through the LookUp Table always lands in the address space between 0X0100 and 0X01FF (hex).

Table 3-4. Sequencer Control PAL Coding

	INPUTS	(OUTPU	JTS		RESULTING SEQUENCER INPUTS						
OP	MIR 31<=>27	TEST+	FE+	SQ1	SQ2	SQ3	FE-	PUP	MS S1		LS S1	
IMM	00	-	0	0	0	0	1	(0)	0	0	0	0
JSBT/F	101	0	0	0	0	0	1	(0)	0	0	0	0
	101	1	1	1	0	0	0	1	0	0	1	1
JMPT/F	100	0	0	0	0	0	1	(0)	0	0	0	0
1	100	1	0	1	0	0	1	(1)	0	0	1	1
RTNT/F	111-0	0	0	0	0	0	1	(0)	0	0	0	0
1	111-0	1	1	0	0	1	0	0	1	0	1	0
JMPL	0100-	-	0	1	1	()	1	(1)	1	1	1	1
JSBL	0101-	-	1	1	1	()	0	1	1	1	1	1
RTN	11010	-	1	0	0	1	0	0	1	0	1	0
SPOT/F	111-1	-	0	0	0	0	1	(0)	0	0	0	0
NOP	11011	_	0	0	0	0	1	(0)	0	0	0	0
JTAB	11000	-	1	1	1	()	0	1	1	1	1	1
JMP	0110-	_	0	1	0	0	1	(1)	0	0	1	1
JSB	0111-	_	1	1	0	0	0	1	0	0	1	1

^{- =} don't care inputs

3.4.4.2 Control Store

The sequencers drive the Control Store Address (CSA) directly over the frontplane to Writable or PROM Control Store cards and to the (optional) floating point card. Before being used on-card, the CSA-Bus is buffered (U131 and U130, 91-A,B). The Buffered CSA-Bus (BCSA) is then driven to the four 2k by eight-bit PROMs which comprise on-card control store. These PROMs directly drive the Control Store Data Bus (CSD) which is also received from the frontplane. FP_CSIDWC- is the bottom of the Control Store Priority chain driven by the lowest priority WCS or PCS card, or tied high in the absence of any of these cards.

FP_CSIDWC- is passed to the floating point card which drives an additional disable signal to be received by PL, FP_CSIDFP-. Either of these signals, when asserted, will disable on card control store PROMS and the UMI Buffer from driving the CSD Bus.

The control store PROMs may be either 2k, 4k or 8k by eight-bit PROMs. Currently, 2k PROMs are used with no immediate plans to expand the control store space. PL is configured for the correct PROM size with jumpers Wl and W2. When neither jumper is inserted (2k), PROM chip selects CS2 (All) and CS3 (Al2) are always high. When Wl (4k or 8k) is inserted, BCSAll is passed to CS2 (All). When W2 (8k) is inserted, BCSAl2 is passed to CS3 (Al2).

^{()=} don't care outputs

An Unimplemented MicroInstruction (UMI) occurs when the CSA does not address on-card control store and control store is not disabled by a higher priority card.

UMI = CSONBD- AND CSID-

where CSID- = FP_CSIDWC- AND FP_CSIDFP-CSONBD- = (BCSAll AND ONBD2K+) OR (BCSAl2 AND ONBD8K-) OR BCSAl3;

and where

ONBD2K is configured for 2k PROMs, and ONBD8K is configured for 8k PROMs.

Note: A 4k PROM configuration is indicated by (ONBD2K+)' AND ONBD8K-

In the event of a UMI, Control Store PROM 3 (bits 0 through 3 and 28 through 31) is disabled. These bits are then driven by the UMI buffer:

CSD bits	UMI Buffer
31-28	0000
3-0	0100

Bits 4 through 27 will still be driven by the Control Store PROMs. Thus, on a UMI the following microinstruction is executed:

OP/IMM DATA/? B/? ALU/? STOR/NOP or ACC

where ?= unknown microorder driven by Control Store PROMs (bits 4-27).

In this way we assure that a UMI will not affect system status. The only affect of a UMI is that the accumulator may be overwritten and the processor conditions may change.

3.4.5 2903 AND 2903 CONTROL LOGIC

Refer to the schematic diagram sheets 4, 5, and 8 for the Control Logic. For a description of the operation of the 2903, refer to the AM2900 Family Data Book. The generation of all the 2903 control signals is described in the following paragraphs.

3.4.5.1 A-Bus

The 2903 A-Address will come from the A-field of the MIR for Word Types 1 or 2, excluding JTAB. For JTAB the A-Address is the A-field with the lowest bit forced to zero if Counter bit 11 is a zero (a CAB microorder). For Word Types 3, 4 and 5 the A-Address will be the accumulator (R04). For Word Type 6 the A-Address is a don't card, but will default to the accumulator. The A-field is MIR26 (msb) through MIR23 (1sb).

Thus, the logic equations for the A-field are:

A3 = MIR26 AND WT12+

A2 = MIR2.5 OR WT12-

A1 = MIR2.4 AND WT12+

AO = MIR23 AND WT12+ AND (PJTAB AND CT11-)'

where PJTAB is a pre-JTAB signal which, when ANDed with WT12+ indicates a JTAB microorder.

Actually a buffered version of WT12+ (BWT12+) is used here.

The DA inputs of the 2903 are driven directly by the MIR Immediate Data Field (MIR14 - MIR29). The 2903 EA- input selects the MUX for the "R" input of the ALU. For Word Types 1 through 5, register data is selected; for Word Type 6, DA is selected:

EA- = IMM = MIR30' AND MIR31'

3.4.5.2 B-Bus

Two levels of multiplexing generate the 2903 B-Address. The first level (U55 and U56, 46-C,D) selects the MIR B-field during the first half of the cycle (PC+=0) and the MIR STOR-Field during the second half of the cycle. This multiplexer also selects FP_LRMABO (last read memory address bus bit 0) during the first half-cycle and FP_MABO (current memory address bus bit 0) during the last half-cycle. The outputs of U55 and U56 are used as control signals to obtain the B Address:

BA4+ B	A1+ BA	O+ B FIELD	STOR FIELD	в3	B2	B1	вО
0 -	•	RO-R15	RO-R15	B/S	B/S	B/S	B/S
1 0	1	T or dc	WRP, WRB, CWRB or dc	0	0	0	BAB
1 1	. 0	CAB	CAB	0	0	0	CT11
1 1	. 1	CXY	CXY	0	0	1	CT3

where: dc = don't care microorder

B/S= the appropriate B- or STOR-Field bit

BAB= FP LRMABO or FP MABO depending on which half cycle it is in.

The second level of multiplexing is done with combinational logic (U67, et al, 47-C) according to the following equations:

B0 = {(CT3- AND BA4+ AND BA1+ AND BA0+) OR (BAB- AND BA4+ AND BA1-) OR (BA4- AND BA0-) OR (CT11- AND BAQ0)}' B1 = (BA1- OR BAQ0)' B2 = BA4- AND BA2+ B3 = BA4- AND BA3+

where BAQO = BAO- AND BA4+.

Note that, in order to get the correct B-destination address for the JTAB MRG Execution (if a CWRB should be decoded), it is neccessary to code CWRB in the STOR-Field. This will insure that the B-destination address generated is either A or B based on FP_MABO.

The B-bus (2903 DB) will be driven by the 2903 if the B-bus source is one of the 2903 RAM registers or if the B-bus source is T and the last read was from A or B (FP_LRAB). Otherwise, DB will be an input and the B-bus will be driven from some other source:

OEB- = MIR9' OR ECABB OR ECXYB OR (ETABB AND LRAB)

The Y-bus will be stored into the 2903 Register File if the STOR-Field destination is one of the 2903 registers, or if the STOR-Field destination is a memory write and the memory address is either A or B (FP ABWR). The expressions are:

STRF+ = MIR4' OR FP_ABWR OR LYCAB OR LYCXY
WE- = STRF+ AND STEN+ AND LC+

where: STRF+ = store to register file STEN+ = store enable (from SPO decode).

Gating with LC+ insures that WE- is not asserted until the B-destination address and the other qualifying signals have settled.

3.4.5.3 Instruction Bits IO - I8

The 2903 instruction bits II - I4 come directly from the MIR ALU-field. SPEC is decoded from this field to indicate Special ALU functions to other blocks of control logic:

SPEC+ = MIR10' AND MIR11' AND MIR12' AND MIR13'

The generation of instruction bits I5 - I8 is handled entirely by a programmable aray logic chip U32 (53-A), a PAL (generically a PLA). I5 - I8 perform the execution of LDQ, all standard shift functions and 2903 Special ALU functions. The microcode does not allow conditional operation of any of these microorders, so the hardware does not check for conditions being met. Information on the PALs can be found in the Monolithic Memories Inc. Bipolar LSI Data Book.

Because of timing considerations, it was necessary that there be no more than two gate delays between PC- and the PAL inputs or one gate delay between the MIR output and the PAL inputs. Thus the PAL must look directly at some OP-Field information in order to determine the Word Type. WT12 is used to distinquish between the SPO- and SP1-Fields (i.e., it indicates if MIR22 is a don't-care). Expressions MIR31NOR30 and MIR31NOR29, when ANDed together in the PAL, indicate whether the Word Type is 5 or 6:

WT56- = (MIR31 NOR MIR30)' AND (MIR31 NOR MIR29)'

SPEC (Special ALU function) and DW (Double Word bit) are also used in the generation of I5 - I8. This is summarized in Table 3-5.

A shift enable signal, SHEN, is generated whenever a single-bit shift function is executed. The single bit shift functions are standard shifts and 2903 Special ALU operations, excluding SM2C. SHEN is used by the condition register to indicate when to update the shift flag and (in the case of a shift link) other conditions. An examination of Table 3-5 shows the following relation between I5-8 and shift functions: SHEN+ = (I5)' OR (I7)'.

Instruction bit IO must be high when Q is in the B-field (ENQB) or when SPEC is in the ALU-field and no 2903 ALU operation will be performed. The latter occurs when an External Special (MIR21=1) is in the SPO/SP1-Field or when the OP-Field contains a Word Type 5 or 6 (WT56). The latter also prevents the overwriting of Q on a unimplemented microinstruction. The expressions for this are:

IO = ENQB OR JMPCT30 OR EXSPEC EXSPEC = MIR21 AND SPEC+ AND WT56-

This assures, when the ALU-field contains SPEC and no 2903 Special ALU function occurs, that CF and ALOV will be cleared at the end of the microcycle and that Q will not be overwritten.

3.4.5.4 Shift Linkage

All the linkage is contained in the Shift Linkage PAL which executes the shift functions as defined in the microcode description. (See 92045A Microprogramming Manual, part no. 92045-90001.)

The PAL16L8 (U22, 52-C) has bidirectional input/outputs which are used to receive and drive the 2903 shift linkage bits: SIOO, SIO15, QIOO, and QIO15. Examination of the I5-I8 generation table and Tables 3 (ALU Destination Control) and 4 (Special Functions) in the AM2900 Family Data Book will show that I8 always indicates the direction of the shift (including don't card conditions):

18	SHIFT	PAL DRIVES (ENABLES)	PAL RECEIVES (DISABLES)
1	LEFT	SI00, QI00	SI015, QI015
0	RIGHT	SI015, QI015	SI00, QI00

With the appropriate pairs being driven, the PAL uses its other inputs to determine what to drive onto the shift lines. For no shift, it makes no difference what is driven onto the shift lines. SPEC, DW and the lower three bits of the SPO/SP1-Field are used to distinguish what special or standard shift is to be performed. Only the lower three bits of the SPO/SP1-Field are needed since there are separate groups for the standard shifts and the 2903 ALU Specials.

The Shift Linkage PAL uses LWE (link with E), E, LWF (link with F) and FLAGN-1 if a shift link is specified in the SP2-field. The N output of the most significant 2903 bit (equivalent to the sign bit) is used for arithmetic right shifts. Table 3-6 shows the desired shift linkage functions.

Table 3-5. I5 - I8 Generation Logic Table

		INPUTS				(UTI	PUTS	3
	MIR								
FUNCTION	WT12+	WT56-	22<=>18	DW+	SPEC+	18	17	16	15
NOP	1	_	00000	_	0	1	1	1	1
	0	1	-0000	-	0	1	1	1	1
L.DQ	1	-	00001	-	0	0	1	1	1
	0	1	-0001	-	0	0	1	1	1
single: RRl	1	-	00010	0	0	0	0	0	1
	0	1	-0010	0	0	0	0	0	1
RL1	1	-	00011	0	0	1	0	0	1
	0	1	-0011	0	0	1	0	0	1
LR1	1	-	00100	0	0	0	0	0	1
	0	1	-0100	0	0	0	0	0	1
LL1	1	-	00101	0	0	1	0	0	1
	0	1	-0101	0	0	1	0	0	1
AR1	1	-	00110	0	0	0	0	0	0
	0	1	-0110	0	0	0	0	0	0
AL1	1		00111	0	0	1	0	0	0
	0	1	-0111	0	0	1	0	0	0
double: RR1	1	-	00010	1	0	0	0	1	1
	0	1	-0010	1	0	0	0	1	1
RL1	1	_	00011	1	0	1	0	1	1
	0	1	-0011	1	0	1	0	1	1
LR1	1	-	00100	1	0	0	0	1	1
	0	1	-0100	1	0	0	0	1	1
LL1	1	-	00101	1	0	1	0	1	1
	0	1	-0101	1	0	1	0	1	1
AR1	1	-	00110	1	0	0	0	1	0
	0	1	-0110	1	0	0	0	1	0
AL1	1	-	00111	1	0	1	0	1	0
	0	1	-0111	1	0	1	0	1	0
other	1	-	-1	_	0	1	1	1	1
	0	1	-1	_	0	1	1	1	1
(SPEC): UMPY	_	1	-0000	-	1	0	0	0	0
TMPY	_	1	-0001	-	1	0	0	1	0
SM2C	_	1	-0010	-	1	0	1	0	1
TMLC	_	1	-0011		1	0	1	1	0
DNRM	_	1	-0100	-	1	1	0	1	0
SNRM	-	1	-0101	-	1	1	0	0	0
DIA	_	1	-0110	_	1	1	1	0	0
DIVI	_	1	-0111	-	1	1	0	1	0
other	-	1	-1	_	1	1	1	1	1
	<u> </u>	-							

Table 3-6. Shift Linkage Functions

	INPU	rs			OUTPUTS				
FUNCTION	FUNCTION		LWF-	SPEC	DW	SIO SHIFT	QIO SHIFT	SHOUT	
Single	RR1	1	1	0	0	SI00 =>SI015	Х	SIOO	
	RL1	1	1	0	0	SI015=>SI00	X	SI015	
	LR1	1	1	0	0	0 =>SIO15	X	SIOO	
	LL1	1	1	0	0	0 =>SIOO	X	SI015	
	AR1	1	1	0	0	N =>SIO15	X	SIOO	
	AL1	1	1	0	0	0 =>SIOO	X	SI015	
single,link	RR1	0	1	0	0	E =>SIO15	X	SIOO	
		1	0	0	0	F =>SIO15	X	SIOO	
	RL1	0	1	0	0	E =>SIOO	Х	SI015	
		1	0	0	0	F =>SI00	X	SI015	
	LRl	0	1	0	0	E =>SIO15	X	SIOO	
		1	0	0	0	F =>SI015	Х	SIOO	
	LL1	0	1	0	0	E =>SIOO	X	SI015	
		1	0	0	0	F =>SIOO	X	SI015	
	AR1	0	1	0	0	E =>SI015	X	SIOO	
		1	0	0	0	F =>SI015	X	SIOO	
	AL1	0	1	0	0	E =>SI00	X	SI015	
		1	0	0	0	F =>SIOO	X	SI015	
double	RR1	1	1	0	1	QI00 =>SI015	SI00 =>QI015	QI00	
	RL1	1	1	0	1	QI015=>SI00	SI015=>QI00	SI015	
	LR1	1	1	0	1	0 =>SI015	SI00 =>QI015	QI00	
	LL1	1	1	0	1	0 =>SIOO	0 =>QIOO	SI015	
	AR1	1	1	0	1	N =>SIO15	SI00 =>QI015	QI00	
	ALl	1	1	0	1	0 =>SIOO	0 =>QIOO	SI015	
double,link	RR1	0	1	0	1	E =>SI015	SI00 =>QI015	QI00	
-		1	0	0	1	F =>SIO15	SI00 =>QI015	QI00	
	RL1	0	1	0	1	QI015=>SI00	E =>QIOO	SI015	
		1	0	0	1	QI015=>SI00	F =>QIOO	SI015	
	LR1	0	1	0	1	E =>SI015	SI00 =>QI015	QIOO	
		1	0	0	1	F =>SI015	SI00 =>QI015	QI00	
	LL1	0	1	0	1	QI015=>SI00	E =>QIOO	SI015	
		1	0	0	1	QI015=>SI00	F =>QIOO	SI015	
	AR1	0	1	0	1	E =>SI015	SI00 =>QI015	QIOO	
		1	0	0	1	F =>SI015	SI00 =>QI015	QI00	
	ALl	0	1	0	1	QI015=>SI00	E =>QIOO	SI015	
		1	0	0	1	QI015=>SI00	F =>QIOO	SI015	
	UMPY	_		1	_	internal	SI00 =>QI015	QIOO	
	TMPY	_	_	1	_	internal	SI00 =>QI015	QIOO	
	SM2C	_	_	1	_	x	x	X	
	TMLC	_	_	ī	_	internal	SI00 =>QI015	QI00	
	DNRM	_	_	1	_	QI015=>SI00	0 =>QIOO	SI015	
	SNRM	1	_	1	-	X	0 =>QIOO	QI015	
	DIV	_	_	1	_	QI015=>SI00	SI015=>QI00	\$1015	
	DIV1	_	_	1	-	QI015=>SI00	SI015->QI00 SI015=>QI00	SI015	
		<u> </u>				<u></u>	, 4200		

x = don't care, no shift occurs. Internal = shift linkage is internal to the Am2903 (see Advanced Micro Devices Inc. Data Book, AM-PUB003.

3.4.5.5 Carry-In

The microcode description allows carry-in to be generated as a function of several different fields. The logical implementation of carry-in uses a 74S64 (U66, 55-D) and looks at two different cases: Special ALU operations and non-Special ALU operations. If no 2903 ALU operation is performed, then carry-in is a don't care.

Carry-in for 2903 Special ALU functions when SPEC is in the ALU field can be used for multiply, divide, and floating point algorithms. Each function may include an arithmetic operation and a shift. The conditions CF, ALOV, YZ, and SF may be used represent different conditions for these specials. (External ALU Specials are logical operations performed outside the 2903 and CF and ALOV are cleared.

SPECIAL ALU	CARRY-IN
UMPY	0
TMPY	0
SM2C	Z
TMLC	Z
DNRM	0
SNRM	1
DIV	Z
DIVI	0

where Z is the Z output of the 2903 during the current cycle.

Thus,

```
CIN = Z if SPEC+ AND MIR19 AND (MIR20 NAND MIR18)
CIN = 1 if SPEC+ AND (MIR20 NAND MIR18) NOR MIR19.
```

For non-Special ALU operations, carry-in defaults to "0" for addition operations and "1" for subtraction operations. The microorder FCIN (force carry-in) causes the carry-in to be the opposite of the default state. An ACF (ALU with carry flag) will force carry-in to the state of CF regardless of the type of ALU operation. Note that FCIN and ACF cannot be asserted if SPEC is asserted. The carry-ins for non-Special ALU operations are the following:

	CARRY	-IN				
ALU FIELD	NO FCIN	FCIN				
SPEC	see ab	ove				
SBAC	1	0				
SBBC	1	0				
ADDC	0	1				
ADBC	0	1				
CMBC	0	1				
ADAC	0	1				
CMAC	0	1				
ZERO	don't	care				
CAND	don't	care				
XNOR	don't	care				
XOR	don't	care				
AND	don't	care				
NOR	don't	care				
NAND	don't	care				
IOR	don't	care				

Thus,

CIN = 1 if (FCIN- XOR SUBOP-) AND ACF- AND SPEC-CIN = CF if ACF+ otherwise CIN = 0

where SUBOP- is generated in the Sequencer Control PAL:

SUBOP- = MIR12 OR (MIR11 AND MIR10).

The 2903 ALU generates carry Generate (G) and Propagate (P) outputs for all but the most significant slice. These are standard functions and are used with a 74S182 chip look ahead carry generator to create carry-in signals for the three most significant 2903 slices. The ALU of the most significant 2903 slice generates N, the sign bit, CN+4, the carry-out (COUT), and OVR (a true two's complement overflow indication). These signals may represent different functions for 2903 ALU Specials.

3.4.5.6 Other Control Signals

The 2903s drive the Y-bus for both Standard ALU functions and 2903 Special ALU functions. For External ALU Specials, the 2903 Y-bus outputs are disabled and the Y-bus is driven by the upper processor card. The expression for external ALU Specials is:

OEY- = (EXSPEC-)' EXSPEC- = (SPEC+ AND MIR21 AND WT56-)'

where EXSPEC- is used on PU to enable the External ALU PROMs.

The Z output is generated directly from the Y-bus regardless of the source, except for 2903 Special ALU operations where Z may represent a different function. For External ALU Specials, IO will be high, so that Z will indicate all zeros on the Y-bus.

Although IEN- (Instruction Enable) is not used for any control purpose, it is necessary to strobe this signal to allow for the I5-I8 setup time required. (Refer to timing Table IIIB for the AM 2903 in the Advanced Micro Devices 2900 Family Data Book, AM-PUBOO3.) The IEN expression is:

$$IEN- = (LC+)'$$

The WRITE- output of the 2903 is not used.

3.4.6 CONDITION REGISTER

For the condition register theory of operation, refer to schematic sheets 3 and 6).

3.4.6.1 Conditions

Latches U93 and U52 (68-A,C) latch the following signals directly from other parts of PL as follows:

SIGNAL LATCHED	LATCH OUTPUT	CNDX MICROORDER
YB15 (Y-bus bit 15)	CY15	Y15
BB15 (B-bus bit 15)	CB15	B1 5
Z (2903 Z output)	CYZ	YZ
OVR (2903 OVR output)	ALOV	ALOV
COUT (2903 CN+4 output)	CF	CF
PCTZ (look ahead for CT	CTZ	CTZ
all zeros)		
PCTZ4 (look ahead for lower		CTZ4
bits of CT all zeros	s)	
MP+	CMP+	MPEN

The backplane PON (power on) signal is clocked twice by U139 (123-E) in order to reduce the likelihood of an unstable output problem. This creates BPON, a card power-on signal, which is used for initialization on both processor cards. Since power-on is one of three conditions which may force a jump to microlocation zero, it is necessary for the microcode to be able to determine when such a force was caused by powering-up. Thus, BPON is latched one more time to become CPON (condition PON) which will be "O" (false) only during the first executed cycle after power-up (i.e., during the execution of location zero).

The timing of IORQ is such that it must be clocked on the falling edge of SC-. It is clocked once here and then clocked again at the rising edge of PC- in order to keep it synchronized with the rest of the micromachine.

The integer overflow register, 0, may be generated by a variety of conditions. STO and CLO will unconditionally set and clear 0, respectively. ENOE will set 0 according to OVR. In the absence of these specials, the state of 0 will not be changed. STO, CLO and ENOE are mutually exclusive. The expressions for overflow conditions are the following:

SETOFF = STO OR (ENOE AND OVR) CLROFF = CLO.

The macro-extend register, E, is also generated from a number of conditions. STE and CLE will set and clear E, respectively. ENOE will set E according to COUT. LWE, when used with a shift function (SHEN) will set or clear E according to SHOUT. In the absence of these specials, the state of E will not be changed. STE, CLE and ENOE are mutually exclusive since they are in the same field. These specials can not occur with a shift function since shift functions are always in the SPO/SP1 field. The expressions for the extend condition are the following:

SETEFF = STE OR (ENOE AND CORBOR) OR (LWE AND SHEN AND SHOUT)
CLREFF = CLE OR (LWE AND SHEN AND SHOUT-)

where CORBOR is COUT for add operations, and COUT- for subtract operations,

CORBOR = SUBOP XOR COUT.

The general-purpose flag, F, may be set or cleared, respectively, by STF or CLF. LWF, when used with a shift function (SHEN), will set or clear F according to SHOUT. JTAB will always clear F. If none of these micoorders occurs, the state of F will not change. STF, CLF and LWF are mutually exclusive. JTAB may occur with any of these, although under normal conditions it will not. No priority is defined here, but in hardware, if there are microorders for both setting and clearing, F will be set. The expressions for the general-purpose flag are the following:

FLAGN+ = (FLAGO)' OR (FLAG1)' OR STF
(FLAGO)'= FLAGN-1 AND JTAB- AND CLF- AND (LWF AND SHEN)
(FLAG1)'= LWF AND SHEN AND SHOUT

where FLAGN-1 = F set at end of previous cycle
FLAGN+ = F which will be latched at end of current cycle.

The shift flag, SF, is set and cleared according to SHOUT when a shift function is executed (SHEN); otherwise, the state of SF is not changed. The shift flag expression is:

PSF = (SHEN+ AND SHOUT+) OR (SHEN- AND SF)

where PSF = pre-shift flag to be latched at end of current cycle SF = shift flag latched at end of previous cycle. The updating of certain conditions (Y15, B15, YZ, OVR, CF, and SF) is held off when the ALU-field contains ZERO. This is done by qualifying the clock input to U93 with ZERO as follows:

$$(CNDCK)' = (PC-)'$$
 AND ZERO-

where ZERO+ is generated by the Sequencer Control PAL; and ZERO+ = MIR13 AND MIR12' AND MIR11' AND MIR10'.

3.4.6.2 Status

The condition register encompasses two status bits which affect processor operation, but are not accessible in the CNDX-Field. FP_UMI- (Unimplemented MicroInstruction) is latched directly from the control store logic. The result is ZEROAD- which, when asserted, forces the microaddress to zero.

The double word bit, DW, is complemented by CMDW and cleared by JTAB. If both microorders occur together, then DW will be cleared. The expression is:

where PDW+ = pre-double word bit to be latched at end of current cycle; and DW+ = double word bit latched at end of previous cycle.

The state of DW is not directly available to the microcode. (Note: the power-up state of DW is undefined.)

3.4.7 COUNTER

Refer to schematic sheets 4 and 7 for the counter. The counter multiplexers will pass either the backplane data bus or the Y-bus to the counter data inputs. When FP_TCNT- is low, indicating that the data available on the backplane is an instruction, then the data bus will be selected. Otherwise, the Y-bus is selected.

The counter is implemented with four type 74S169 up/down counters which are always in count down mode. The counters are clocked by:

Counter Clock = SCLK- AND (DC- OR TCNT-).

That is, they are clocked every SCLK cycle so that they may be clocked while the processor is frozen. This is done to eliminate clock skew with the counter. If the counters are clocked on a frozen cycle, the control signals will be held off so that the state of the counter will not be altered until the end of a non-frozen cycle.

Thus, the counter is loaded during a non-frozen cycle by LYCT- or during any cycle by FP_TCNT-. The counter is decremented only during a non-frozen cycle by DCT- or by a conditional Word Type (WT23) with CTZ or CTZ4 in the CNDX-Field. The expression for CTZ and CTZ4 is:

CTZ or CTZ4 in CNDX-Field = MIR15 AND MIR16 AND MIR17.

If the short half cycle of SCLK is extended due to an error correction on an instruction fetch (FCHB or FHCP), then the counter will be clocked again three FCLK cycles into the short half cycle. This allows the counter to pick up the corrected data. Note that there is still a full 250 nanoseconds left in the cycle after the counter clocks the data. (See Figure 3-13 and the paragraph of Clock Generation for more detail.)

The enable inputs and ripple carry outputs are configured in a non-standard manner so that the CTZ/CTZ4 look-ahead can be done with a minimum of logic. The look-ahead works only on what is currently in the counter, so that when the counter is loaded, CTZ and CTZ4 will not be valid the next cycle. DECCT indicates that the counter is to be decremented at the end of the current SC cycle. Holding the ENT- input of U28 (74-C) low allows the RC- output of the most significant counter (U48) to be interpreted as: counter bits 4 through 15 are all zeros. The RC- output of the least significant counter (U18) is externally gated with DECCT to generate the enable for the other three counters.

CTO is exclusive ORed with DECCT to determine CTO for the next cycle (NEXTCTO). Thus, by looking at the RC- output of U48, NEXTCTO, and CTI through CT3, it can be determined if the lower four bits of the counter or the whole counter will be all zeros next cycle. The expressions for this are:

PCTZ4 = NEXTCTO AND CT1_3Z PCTZ = PCTZ4 AND CT4 15Z+

where CT1_3Z = (CT1 OR CT2 OR CT3)'
CT4_15Z+ = counter bits 4 through 15 are all zeros.

When CT is in the B-field (ECTB), the counter will be enabled onto the B-bus.

3.4.7.1 MRG Execution

MRG Execution involves counter bits 11 through 15. The decoding of the MRG instruction is done in PAL12L6 (U58, 44-B) according to the definition of the JTAB microorder. The PAL generates a signal of the form DBAS[memory access] for each memory access which might be initiated by JTAB: RDB, FCHB, CWRB. In the case of RDB, two signals are generated (DBASRDBO and DBASRDB2) because this access requires more terms than can be handled by one PAL output. The PAL outputs are multiplexed (U57, 46-C) with the corresponding special or store signals in order to generate just one signal for each memory access, except for the RDB, which requires two. (RDB2 has no corresponding special). When JTAB is asserted, the MRG signals are selected; otherwise the specials are selected.

3.5 INTERFACE

3.5.1 BACKPLANE

Most of the interface between the processor and the backplane is handled on the upper processor card. The lower processor card, however, drives the backplane clocks and receives the Data Bus plus a few control signals. A summary of the backplane signals driven and received by PL along with the specifications for these signals are provided in Section X.

3.5.2 FRONTPLANE

The lower processor card interfaces to the upper processor card, the memory controller and writable control store over a high density connector called the frontplane. The frontplane is described in Section X of this manual.

3.6 DIAGNOSTICS

The major diagnostic feature which is provided by the hardware is the ability to diagnose the lower processor card without any other cards in the system, then just the two processor cards, and then both processor cards with the memory controller. This is necessary to be able to isolate faults down to a single card. The microcoded self-test diagnostics will stored be in firmware located in the processor on-card control store. The self-test is described in Section I of this document.

Because of the sequential nature of the self-test, the lower processor (PL) must be able to execute a subset of microcode by itself. This was accomplished by the functional division of the two processor cards; no one specific feature makes this possible. It does require that PL receives a minimum of signals from the upper processor (PU), all of which can be tied high, such that PL can operate with sufficient capability without PU. Most of the signals that PU drives to PL are active low so that they become inactive in the absence of PU. Two signals, however, are driven active high: FP_INT+ and FP_INT+. These are also tied high on PL, such that in the absence of PU, the microcode always sees these interrrupt conditions asserted.

For debugging and diagnosing, the FCLK oscillator output can be disabled by tying FP_CKDIS- low and the CLOCK signal can be driven by an external source on FP_ECLK.

The control store address bus drivers can be disabled by typing FP CSADIS-low. This allows a test device to read a location in on-card control store (for example, to perform a checksum). A buffered version of the internal clock (FP_TESTSC-) is also provided on a test output so that the test device can read control store while the processor is operating. This is done by tying FP_FFRZ- input to the PU card low to freeze the clock while the test device is reading control store.

3.7 PARTS LOCATIONS

The parts locations for the lower processor are shown in Figure 3-14.

3.8 REPLACEABLE PARTS LIST

The replaceable parts list for the upper processor are listed in Table 3-7. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.




Figure 3-14. Lower Processor Parts Locations

Table 3-7. Lower Processor Replaceable Parts List


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1	12152-60002 12152-64002	2	1	PCA-LOWER PROCESSOR PART OF 12152-60002 ASSEMBLY-AUTO INSERT	28480 28480	12152-60002 12152-64002
C1 C2 C3 C4 C5	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4	19	CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C6 C7 C8 C9 C10	0160-4832 0168-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C11 C12 C14 C15 C16	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C17 C18 C19 C20	0160-4832 0160-4832 0160-4832 0160-4832	4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832
R1 R2	06980082 06983444	7	1	RESISTOR 464 1% .125W F TC=0+-100 RESISTOR 316 1% .125W F TC=0+-100	24546 24546	C4-1/8-T0-4640-F C4-1/8-T0-316R-F
U10 U12 U14 U17 U18	1820-2377 1820-1305 1820-2377 1820-2024 1820-1455	9 1 9 3 2	4 4	IC-2903 IC GEN TTL S LOOK-AHD-CRY IC-2903 IC DRVR TTL LS LINE DRVR OCTL IC CNTR TTL S BIN UP/DOWN SYNCHRO	28480 01295 28480 01295 01295	1820-2377 SN745182N 1820-2377 SN74LS244N SN74S169N
U19 U22 U26 U27 U28 U28	1820-1077 12152-80016 1820-1367 1820-1449 1820-1449 1820-1455	405442	6 1 5 7	IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC-ROM, SHIFT PAL IC GATE TTL S AND QUAD 2-INP IC GATE TTL S OR QUAD 2-INP IC GATE TTL S OR QUAD 2-INP IC CNTR TTL S BIN UP/DOWN SYNCHRO	01295 28480 01295 01295 01295 01295	SN74S157N 12152-B0016 SN74S0BN SN74S32N SN74S32N SN74S169N
U29 U30 U32 U34 U37	1820-1077 1820-2377 12152-80017 1820-2377 1820-2024	4 9 1 9 3	1	IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC-2903 IC-ROM, 15-8 PAL IC-2903 IC DRVR TTL LS LINE DRVR OCTL	01295 28480 28480 28480 01295	SN74S157N 1820-2377 12152-80017 1820-2377 SN74LS244N
. U38 U39 U46 U47 U48	1820-1455 1820-1077 1820-0683 1820-0681 1820-1455	24642	6	IC CNTR TTL S BIN UP/DOWN SYNCHRO IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC INV TTL S HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC CNTR TTL S BIN UP/DOWN SYNCHRO	01295 01295 01295 01295 01295	SN74S169N SN74S157N SN74S04N SN74S00N SN74S169N
U49 U50 U51 U52 U53	1820-1077 1820-0683 1820-0686 1820-1677 1820-1367	4 6 9 0 5	1 6	IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC INV TTL S HEX 1-INP IC GATE TTL S AND TPL 3-INP IC FF TTL S D-TYPE OCTL IC GATE TTL S AND QUAD 2-INP	01295 01295 01295 01295 01295	SN74S157N SN74S04N SN74S11N SN74S374N SN74S374N
U54 U55 U56 U57 U58	1820-0629 1820-1015 1820-1077 1820-1077 12152-80015	0 0 4 4 9	1	IC FF TTL S J-K NEG-EDGE-TRIG IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC-MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD	01295 01295 01295 01295 01295 28480	5N745112N SN745158N SN745157N SN745157N 12152-80015
U59 U60 U61 U62 U63	1820-1438 1820-1240 1820-1240 1820-1302 1820-1367	1 3 3 8 5	1 8 2	IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD IC DCDR TTL S 3-TO-8-LINE 3-INP IC DCDR TTL S 3-TO-8-LINE 3-INP IC MUXR/DATA-SEL TTL S 8-TO-1-LINE 8-INP IC GATE TTL S AND QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS257AN SN74S138N SN74S138N SN74S251N SN74S08N
U64 U65 U66 U67 U68	1820-1240 1820-1240 1820-0691 1820-0691 1810-0256	3 6 6 8	2	IC DCDR TTL S 3-TO-8-LINE 3-INP IC DCDR TTL S 3-TO-8-LINE 3-INP IC GATE TTL S AND-OR-INV IC GATE TTL S AND-OR-INV RESISTIVE METWORK-DIP	01295 01295 01295 01295 01295	SN74S13BN SN74S138N SN74S64N SN74S64N 316A102
U69 U70 U71 U72 U73	12152-80022 1820-2260 1820-2260 1820-2260 1820-1240 1810-0424	8 9 9 3 2	1 4	IC-ROM, LUT IC-2911 IC-2911 IC-2911 IC DODR TTL S 3-TO-8-LINE 3-INP RESISTIVE NETWORK-DIP	28480 27014 27014 01295 11236	12152-80022 IMD2911ANC IMD2911ANC SN748138N 761-1-R4.7K
U74 U75 U77 U80 U81	12152-80018 1820-0685 1820-1240 1820-2260 1820-2260	2 8 3 9	1 3	IC-ROM, SEQ PAL IC GATE TTL S NAND TPL 3-INP IC DCDR TTL S 3-TO-8-LINE 3-INP IC-2911 IC-2911	28480 81295 01295 27014 27014	12152-80018 SN74S10N SN748138N IM29711ANC IM29711ANC


Table 3-7. Lower Processor Replaceable Parts Lists (continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U82 U83 U84 U85 U87	1820-1240 1820-1449 1820-1688 1820-0694 1820-1240	3 4 1 9 3	1 2	IC DCDR TTL S 3-TO-8-LINE 3-INP IC GATE TTL S OR QUAD 2-INP IC GATE TTL S NAMD DUAL 4-TNP IC GATE TTL S EXCL-OR QUAD 2-INP IC DCDR TTL S 3-TO-8-LINE 3-INP	01295 01295 01295 01295 01295 01295	SN74S13BN SN74S32N SN74S20N SN74SBBN SN74SBBN SN74S13BN
U88 U89 U91 U92 U93	1820-1491 1820-1641 12152-80031 1820-1677 1820-1677	6 8 9 0	2 1 1	IC BIR TIL LS NON-INV HEX 1-INP IC DRVR TIL LS BUS DRVR HEX 1-INP IC-ROM, CSRNO IC-FF TIL S D TYPE OCTL IC FF TIL S D-TYPE OCTL	01295 01295 28480 01295 01295	SN74LS367AN SN74LS365AN 12152-80031 SN74S374N SN74S374N
U94 U95 U97 U98 U99	1820-1275 1820-0683 1820-0681 1820-1209 1813-0196	4 6 4 4 1	1 1 1	IC GATE TIL S NOR DUAL 5-TNP IC INV TTL S HEX 1-TNP IC GATE TTL S NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP GRYSTAL OSCILLATOR 14.7456 MHZ	01295 01295 01295 01295 01295 28480	SN74S260N SN74S04N SN74S00N SN74LS38N 1813-0176
U101 U102 U103 U104 U105	12152-80032 1820-1677 1820-1302 1820-0683 1820-0694	0 0 8 6 9	1	IC-ROM, CSRM1 IC FF TTL S D-TYPE OCTL IC MUXR/DATA-SEL TTL S 8-TO 1-LINE 8-INP IC INV TTL S HEX 1-TNP IC GATE TTL S EXCL-OR QUAD 2-INP	28480 01295 01295 01295 01295	12152-80032 SN74S374N SN74S251N SN74S04N SN74S06N
U107 U108 U109 U111 U112	1820-0685 1820-1367 1820-1633 12152-80033 1820-1677	8 5 8 1 0	1 1	IC GATE TIL S NAND TPL 3-INP IC GATE TIL S AND QUAD 2-INP IC BER TIL S INV OCTL 1-INP IC-ROM, CSRM2 IC FF TIL S D-TYPE OCTL	01295 01295 01295 01295 28480 01295	SN74S10N SN74S08N SN74S240N 12152-80033 SN74S374N
U113 U114 U115 U116 U117	1820-0683 1820-0685 1820-1449 1820-1158 1820-0683	6 8 4 2 6	5	IC INV TTL S HEX 1-INP IC GATE TIL S NAND TPL 3-TNP IC GATE TTL S OR QUAD 2-INP IC GATE TTL S AND-OR INV DUAL 2-INP IC INV TTL S HEX 1-INP	01295 01295 01295 01295 01295	SNZ 4584N SNZ4510N SNZ4532N SNZ4551N SNZ4564N
0118 0119 0121 0122 0123	1920-1322 1820-0629 12152-80034 1920-1677 1820-0681	2 0 2 0 4	3	IC GATE TTL S NOR QUAD 2-INP IC FF TTL S J-K NEG-EDGE-TRIG IC-ROM, CSRM3 IC FF ITL S D-TYPE OCTL IC GATE TTL S NAND QUAD 2-INP	01295 01295 28480 01295 01295	SN74502N SN745112N 12152-80034 SN745374N SN74500N
U124 U125 U126 U127 U128	1820-1367 1820-1449 1813-0285 1820-1158 1820-0629	54920	1 .	IC GATE TIL S AND QUAD 2-INP IC GATE TIL S OR QUAD 2-INP OSCILLATOR 20 MHZ IC GAIE TIL S AND-OR-INV DUAL 2-INP IC FF TIL S J-K NEG-EDGE-TRIG	01295 01295 28480 01295 01295	SN74S08N SN74S32N 1813-0285 SN74S51N SN74S112N
U129 U130 U131 U132 U133	1820-0627 1820-1491 1820-2024 1820-2024 1820-1449	0 6 3 3 4		IC FF TTL S J-K NEG-EDGE-TRIG IC BFR TTL LS NON-INV HEX 1-INP IC DRVR TTL LS LINE DRVR OCTL IC DRVR TTL LS LINE DRVR OCTL IC GATE TTL S GR QUAD 2-INP	01295 01295 01295 01295 01295	SN74S112N SN74LS367AN SN74LS244N SN74LS244N SN74S324N
U134 U135 U136 U137 U138	1820-1322 1820-1322 1820-1449 1810-0182 1820-1450	22497	1 1	IC GATE TTL S NOR QUAD 2-INP IC GATE TTL S NOR QUAD 2-INP IC GATE TTL S OR QUAD 2-INP IC GATE TTL S OR QUAD 2-INP RESISTIVE NETWORK-DIP IC BFR TTL S NAND QUAD 2-INP	01295 01295 01295 01295 28480 01295	SN74S02N SN74S02N SN74S32N 1810-0182 SN74S37N
U139	1820-1112	8	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295	SN74LS74AN


Table 3-8. Manufacturer's Code List


MFR NO.	MANUFACTURER NAME	ADDRESS		ZIP
00000 01121 01295 03888 04713 07263 07910 11236 11941 14936 12701 24546 27014 28480 32293 34335 34449 50088 50364	ANY SATISFACTORY SUPPLIER ALEN-FRADLEY CO TEXAS INSTR INC SEMICOND CMPNT DIV K D I PYROFILM CORP MOTOROLA SEMICONDUCTOR PRODUCTS FAIRCHLD SEMICONDUCTOR DIV TELEDYNE SEMICONDUCTOR DIV TELEDYNE SEMICONDUCTOR CTS OF BERNE INC SEMICON INC GENERAL INSTR CORP SEMICON PRUD GP MEPCO/ELECTRA CORP CORNING GLASS WORKS (BRADFORD. NATIONAL SEMICONDUCTOR CORP HEMLETT-PACKARD CO CORPORATE HQ INTERSIL INC ADVANCED MICRO DEVICES INC INTEL CORP MOSTEK CORP MOSTEK CORP MONDLITHIC MEMORIES INC SPRAGUE ELECTRIC CO	MILWAUKEE DALLAS WHIPPANY PHOENIX MOUNTAIN VIEW HAWTHORNE BERNE BURLINGTON HICKSVILIE MINERAL WELLS BRADFORD SANTA CLARA PALO ALTO CUPERTINO SUNNYVALE MOUNTAIN SUNNYVALE NORTH ADAMS	WI TX NJ AZ CA CA IN MA NY TX CA CA CA CA CA CA CA CA TX CA CA CA TX CA MA	53204 75222 07981 85008 94042 90250 46713 11802 76067 16701 95051 95051 95051 75006 94086 01247























+					+
ł		Ì			i
1	UPPER PROCESSOR CARD	1	SECTION	IV	ł
1		-			1
+					+

4.1 INTRODUCTION

This section covers the block diagram description and theory of operation of the upper processor card of the A700 computer. Figure 4-1 is a block diagram of the upper processor card which is shown in Figure 4-2.

The signal name conventions and abbreviations used in this section are the same as those used in Section II; therefore, refer to Section II, paragraph 2-2 for a list of them.

4.2 BLOCK DESCRIPTION

4.2.1 GENERAL ORGANIZATION

All of the memory and I/O microorders are executed on the upper processor, as are the external ALU operations. The upper card of the A700 processor can be divided into six functional blocks (Figure 4-1). These blocks are the following:

External ALU Operations Register Files Address Generation Logic Interrupt System Time-Base Generator Memory and I/O State Machine

A simplified block diagram of the complete two card processor is provided in Section II, Figure 2-2.

The functional blocks are described first in a general manner and their logical operations (theory of operation) are described second in the paragraphs under 4.4.

4.2.2 EXTERNAL ALU OPERATIONS

There are eight functions, not performed in the ALU of the 2903 micromachine chips, and are described under External ALU operations, paragraph 4.3.1. These are microcoded by SPEC in the ALU field and microorders SWAP, SWZU, SWZL, ZUY, ZLY, ASG, SRG, or RL4 in the ALUS field.


When these functions are microcoded, the external ALU on the PU drives the Y-bus rather than the ALU on the PL. Control for these functions comes directly from the PL. ASG and SRG aid in the execution of the ASG and SRG microorders. RL4 does four-bit left rotate, and the other microorders do various byte swap and zero byte operations.

4.2.3 REGISTER FILES

Two register files of 16 registers each are provided for microcode use. One is the general-purpose (GRIN) register and is used by the base set and user microcode for storage of temporary results. The other is the privileged register file (PRIN) which is reserved for use by the base set.

4.2.4 MEMORY ACCESSING

A memory address is required any time the processor reads or writes a word to memory. The memory referencing microorders are RDP, RDPC, RDB, FCHP, FCHB, BFB, WRB, WRP, and CWRB.



8200-141

Figure 4-1. Upper Processor Card
Block Diagram




Figure 4-2. Upper Processor Card (12152-60001)

4.2.4.1 Direct Memory Access (DMA)

Direct memory access (DMA) by the I/O cards is usually given higher priority than any memory access request from the processor. If DMA is in process or pending, the next processor memory access is withheld until the current series of DMA is completed. The processor can momentarily suspend this hierarchy if it has denied access to memory for 32 consecutive DMA memory accesses. This arrangement grants DMA nearly the full memory access bandwidth yet permits the processor to guarantee reasonable interrupt latency in DMA intensive environments.

When there are no active or pending DMA requests, the processor initiates its memory request to the memory card. In a memory read transaction, the addressed data is returned at the end of the memory cycle. In the case of a memory write request, the data to be stored is sent to the memory card at the same time as the address at the start of the memory cycle. A memory read request is distinguished from a write request by the sense of the write enable bit (WE-) sent to the memory card.

4.2.4.2 Address Generation Logic

A memory address consists of a 15-bit logical address, a five-bit map number, and the MEMDIS bit which forces boot memory to be used. The entire memory address is latched at the time that the memory reference microorder is executed. When the backplane is not busy, the memory reference occurs. The map number is taken from MEMR register (bits 0-4), as is MEMDIS (bit 5). When a memory write occurs the data to be written and the address are latched at the same time.

RDP, RDPC, FCHP, and WRP specify that the logical address originates in the P-register. Otherwise, the address originates on the B-bus. This address is then transformed by the address generation logic to form the logical address that is latched for sending over the backplane.

During a JTAB line execution, the address source is MRG resolved (the MRG instruction presented is changed to an address). If base relative mode is enabled (BASE bit 15 is a one) and the address source (after MRG resolution) is in the base page, the base register is added to the address.

If base-relative mode is enabled and the microorder is either FCHB, FCHP, BFB, or RDPC, and the address source is not in the base page, the low order bit of the map number is forced to be a one. Forcing the low-order bit of the map number to one determines that it is a code-map reference. If the low-order bit of the map number is a zero, it is a data-map reference and the microorder is either RDB, WRB, WRP, or CWRB.

The final logical address is always latched in the MA register. FCHP and FCHB cause the final logical address to be latched in the FA register also.

Data from a memory read which does not address A- or B-registers is returned in the T-register. The T-register is not modified except by a processor memory read.

4.2.5 INTERRUPT SYSTEM.

There are two types of interrupt requests in the HP 1000 A700 Processor. System level interrupts may be generated by the processor card to handle system level problems such as power fail and parity error. I/O interrupts may be requested by the individual I/O cards to cause processing to service the needs of that I/O channel. Interrupts at the micromachine level (INTF pending) are described under interrupt system theory of operation, paragraph 4.3.4.

4.2.5.1 System Level and I/O Interrupts

The upper processor card receives all system level and I/O interrupt requests and determines which interrupt will be serviced. Three basic levels of importance define the relative priority of interrupt requests. A level one interrupt request has no restrictions in obtaining interrupt and level three requests are collectively two Leve1 enabled/disabled by a STC/CLC 4, the interrupt inhibit flag. Level three interrupt requests may be further enabled/disabled by a STF/CLF 0, the interrupt system flag. In addition, interrupt masks are available to mask off any or all of the level three interrupt requests. A hardware signal from the processor called Temporarily Disable Interrupt (PU_TDI-) will prevent one of the level two and all level three requests from interrupting following certain instructions and slave mode transfers.

4.2.5.2 Micromachine Interrupt Level

The interrupt micromachine hardware synchronizes and qualifies the interrupt sources. The highest priority interrupt is determined and the INTP condition is generated if an interrupt is pending. The INTF condition is generated when a fetch is held off by the hardware due to a pending interrupt.

The IST-register is the interface between the interrupt system and the microcode. It contains those interrupt bits which are only set by the microcode and all the interrupt mask and enable bits. It is used to read the output of the priority encoder and to set or clear the interrupt latches.

4.2.6 TIME BASE GENERATOR

The time-base generator circuitry provides a one PC (Processor Clock) cycle long pulse to the interrupt system every 10.00 milliseconds. If the previous pulse has not been acknowleged, a microcode time out is generated. The time-base generator can be turned off, and its first pulse will be generated 10 milliseconds after it is turned back on.

previous pulse has not been acknowleged, a microcode time out is generated. The time-base generator can be turned off, and its first pulse will be generated 10 milliseconds after it is turned back on.

4.2.7 MEMORY AND I/O STATE MACHINE

The Memory and I/O (MIO) state machine of the processor generates control signals for the memory address logic. One pending memory reference can be held in the address and data latches if the backplane is busy. The memory state machine determines when backplane control signals are asserted and when address and data are latched. The I/O microorders are WRIO and RDIO. The MIO state machine controls the backplane signals to perform an I/O handshake when one of these microorders is executed. The following three figures show the signal timing for memory and I/O backplane signals initiated by the MIO state machine. Figure 4-3 shows memory read, Figure 4-4 shows memory write, and Figure 4-5 shows I/O instruction broadcast.

4.2.7.1 Freeze Logic


If a memory or I/O access is attempted and the address and data latches have useful information in them the processor clock is frozen until the latches are empty. A freeze can also occur if the microcode tries to read the T-register and data is not yet back from the most recent memory read, or if the processor tries to access the map RAMs and the memory controller is using them for a memory cycle. The freeze logic generates a clock freeze signal using the microorder inputs and status signals from the memory and I/O state machine.

4.3 THEORY OF OPERATION

The A700 Computer upper processor card theory of operation is covered in the following paragraphs. The reference diagrams for this material are the block diagram of Figure 4-1 and the schematic at the rear of this section of the manual. The integrated circuit packages (chips) are referenced by U-numbers and schematic locations. For example, U69 (12-C) means chip U69 on schematic sheet no. 1 is located by coordinates 12 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc. and on sheet no. 2 it is numbered 20, 21, etc.


4.3.1 EXTERNAL ALU OPERATIONS

The external ALU consists of five 1k by four ROMs at chip locations U101, U201, U301, U401, and U501 (see parts locations diagram Figure 4-11). The transformation from the B-bus to the Y-bus performed by each of the external ALU operations is described in Table 4-1.




NOTE: MEMGO- occurs after completion of the current DMA cycle. WE- is high during MEMGO-. 8200.92

Figure 4-3. Backplane Signals for Memory Read



NOTE: MEMGO – occurs after completion of the current DMA cycle. WE- is asserted during MEMGO –. 8200-93

Figure 4-4. Backplane Signals for Memory Write



NOTE: MEMGO- occurs after completion of the current DMA cycle. WE- is asserted before and during VALID-. 8200-94

Figure 4-5. I/O Instruction Broadcast

The external ALU conditions are the following:

SRG: The state of bit 10 (BB10) of the B-bus when SRG is coded provides one of the following transformations:

BB10 is zero, SRGO is selected (an SRG instruction); BB10 is one, SRG1 is selected (an IOG instruction).

ASG: If SETE (SET E) bit is high (1), the microcode will set the E bit. The new E value is based on the old E value and the CLE, CCE, CME bits (bits 6 and 7) in the macroinstruction according to the equation:

B7 * B6 + E' * B7 + E * B7' * B6'

where E, B6, and B7 are the old values and E', B6', and B7' are the new values.

Table 4-1. Transformation from the B-Bus to the Y-Bus

MICROORDER	s w a p	s w z u	s w z 1	z u y	z 1 y	r 1 4	s r g O	a s g	s r g 1
Y-Bus Gets 0	в8	в8	0	во	0	B12	в8	в8	во
1	в9	В9	0	B1	0	B13	В9	SKP	B1
2	B10	B10	0	В2	0	B14	В6	SETE	B2
3	B11	B11	0	В3	0	B15	В7	В9	В3
4	B12	B12	0	В4	0	во	В0	B 0	В8
5	В13	B13	0	В5	0	B1	B1	B1	B6 and (B8 OR B9)
6	B14	B14	0	В6	0	В2	В2	В2	в7
7	B15	B15	0	В7	0	в3	В4	В3	0
8	вО	0	В0	0	в8	В4	0	0	0
9	В1	0	В1	0	В9	В5	0	0	0
10	В2	0	В2	0	B10	В6	0	0	0
11	В3	0	в3	0	B11	В7	B11	B11	B11
12	В4	0	В4	0	B12	в8	0	0	0
13	В5	0	В5	0	в13	в9	0	0	0
14	В6	0	В6	0	B14	В10	В5	0	В6
15	В7	0	в7	0	B15	B11	В3	0	В9

Notes: The B bit (e.g., B10) is the B-bus bit to be passed.

O means make that bit zero (undefined for the user).

SKP and SETE are conditions.

The SKP bit is entirely coded by U301 (103D) which is only enabled for the ASG operation by a three-input NAND gate U1204 (103-E). SKP high (1) indicates that a skip will definitely occur. It does not include the effects of INA and SZA in the macroinstruction. If an INA or SZA is included in the instruction the microcode must decide whether to skip (including the effects of RSS on SZA). SKP is a function of the B-bus bits (which have the ASG instruction to be transformed), the old E bit, and NO and N1 which are bits of the N (index) register. Prior to executing the ASG special the microcode loads these bits with bits O and 15 of the A= or B-register with microinstruction N := RL1(CAB)

The expressions for SKP are the following:

The external ALU operations are implemented with five lk-by-4 ROMs (type 7644-5). Each ROM determines four bits of the Y-bus. These ROMs appear on sheet no. 10 of the schematic. Four of the ROMs are enabled to drive the Y-bus whenever FP_EXSPEC- is asserted. The MIR bits (FP_MIR18 to FP_MIR20) originate in the SPO-Field and indicate which operation is to be performed. The Y-bus outputs are distributed among the ROMs so that each ROM only needs ten inputs. ROM inputs and outputs are given below:

ROM INPUTS											
U501 PROMO MIR20 MIR19 MIR18 BB2 BB5 BB6 BB7 BB10 BB14	U401 PROM1 MIR20 MIR19 MIR18 BB1 BB5 BB9 BB13 BB6 BB8	U301 PROM2 BB0 BB1 BB3 BB4 BB5 BB8 BB9 NO N1	U201 PROM3 MIR20 MIR19 MIR18 BB0 BB4 BB8 BB12 BB10	U101 PROM4 MIR20 MIR19 MIR18 BB3 BB4 BB7 BB9 BB11 BB15							
OFDE	OLDE BB10 OLDE BB10 ROM OUTPUTS										
YB2 YB6 YB10 YB14	YB1 YB5 YB9 YB13	YB1 YB5 YB9 YB13	YB0 YB4 YB8 YB12	YB3 YB7 YB11 YB15							

ROM2 is enabled if the operation is an ASG. That is if the MIR bits are all ones. The additional ROM is needed because the ASG SKIP condition needs ten inputs all by itself. The other external operations for these four bits are performed in ROM1, which is enabled if the operation is not an ASG.

4.3.2 REGISTER FILES

The register files is included on sheet no. 3 of the upper processor schematics located at the end this section. Each register file consists of four 85S68 edge-triggered RAMs. The PRIN register file is U102, U103, U202, and U203. GRIN is U302, U303, U402, and U403.

These RAMs have 16-word by four-bit organization with an internal transparent latch to allow reading and writing in the same cycle. The tri-state outures come directly from the internal transparent latch which is transparent when the OS' input is low.

The latch holds the previously read data when OS' is high. The outputs of the RAMs are enabled to the B-bus by the FP_EPRINB- and FP_EGRINB- signals which feed directly to the OD input of the RAMs. When OD is low the RAMs drive the B-bus.

The address to the RAMs comes from the N-register. The contents of the addressed location is always read and latched in the internal latch at the end of the short half-cycle. OS' is driven with an inverted version of the processor clock (PU_BPC1). The latch is thus open during the short half-cycle (first half-cycle) and closed during the long half-cycle. A write is signaled by FP_LYPRIN- and FP_LYGRIN-, and occurs during the long half-cycle with data coming from the Y-bus. These signals feed the WE' inputs directly. These parts are edge triggered so the data is written when a rising edge occurs on the clock input while WE' is low. Data is clocked into the register file by the rising edge of PC- (the processor clock).

The N register is a four-bit counter shown on sheet no. 2 of the schematic. It consists of a 74S169 four-bit up/down counter at U502 (25-C) and two 74LS244 buffers at U602 (28-C) and U603 (28-D) to drive the B-bus. One of the buffers is shared with MEMR. MEMR is an eight-bit register, so the upper eight bits of the B-bus are driven by the same buffer for both the N and MEMR registers. 12 bits of internal status are available on the other 12 bits of the N-register.

The buffers are enabled with the FP_ENB- signal. The buffer for the high order eight bits is also enabled with the FP_EMEMRB- signal. The special DN (decrement N) causes the signal FP_DN-. DN- goes directly to the UP/DN' input and the counter is enabled if IN- or DN- is low. The counter is loaded from the Y-bus with the signal FP_LYN-.

N-Register Status Bits

0 NO 1 N1 2 N2 3 N34 UNUSED 5 UNUSED 6 UNUSED 7 UNUSED 1.5 PU TDI l if interrupts held off O if power fail warning asserted on backplane 14 PU PFWFF-13 1 if MLOST asserted on backplane PU IMLOST 12 PU MTO l if microcode timeout occurred 11 PU ABFTCH-O if last fetch was A/B addressed 10 PU PEINT 1 if parity error interrupt pending 9 O if slave asserted on the backplane PU SLAVEFF-8 UNUSED 8 UNUSED

4.3.3 TIME-BASE GENERATOR AND MICROCODE TIME-OUT

When reading the time-base generator (TBG) theory of operation, see sheet no. 5 of the schematic diagrams. In operation, the TBG generates a pulse with a 10 millisecond period with a pulse width equal to one PC- cycle on the signal line PU_TICK-. This pulse sets the TBGT flip-flop which is the source of the TBGT interrupt.

If the TBGT flip-flop is already set, the tick (clock pulse) sets the MTO flip-flop instead, indicating that a micocode time out has occurred. The tick also asserts the FP_MTO- line to force the sequencer to execute the next instruction from location zero. The TBGT flip-flop and MTO flip-flop are on sheet no. 4 of the schematic.

The input to the TBG is the communications clock signal that is to divided down to the required clock frequencies. The communications clock is divided by 2expl4 with type 74LS393 8-bit counters U1005 (51-D) and U1105 (52-D), then divided by nine with a type 74LS161 four-bit counter U1108 (53-D) to provide a signal with a 10 millisecond period. The output of U1108 is a signal (TBGD5) having a 10.00 millisecond period and a width of 1.111 millisecond.

The rising edge of TBGD5 clocks a "1" into the TBGQ6 flip-flop U1208 (55-D). The output of this flip-flop is clocked twice by PC- into the TBGQ7 and TICK flip-flops U1208 and U1308 (56-D and 58-D) to synchronize it with PC-. TICK- then clears the TBGQ6 and TBGQ7 flip-flops so that TICK becomes a pulse equalling one cycle of PC-.

When the TBG is turned off, U1005, U1105, and U1108 are held clear so that when TBG is turned back on, 10 milliseconds will go by before the first interrupt. The MTO flip-flop can be cleared with a write to the IST.

4.3.4 INTERRUPT SYSTEM

When reading the theory of operation of the interrupt system, see sheet no. 4 of the schematic diagrams. The interrupt system latches, masks and prioritizes the interrupt inputs. It generates two conditions: INTP and INTF. INTP indicates to the microcode that an interrupt is pending and microroutines should check INTP if they are to be interruptable. The INTF condition corresponds to the hardware signal PU_INT.

Every microroutine must end with a fetch microorder (FCHB or FCHP). If INTP is true when the fetch microorder is executed the fetch will not occur and the INT signal is set. Also, INT is set if INTP is false and the fetch is A/B addressed (no backplane memory cycle occurs). The INTF condition is tested immediately before any microinstruction line with a JTAB on it.

If INT is set, the interrupt service microcode must be executed before the JTAB subroutine since there is not a valid instruction in the counter.

The masking and prioritization of the interrupt sources and the generation of INTP and INT are done by U1004 (47-C), a Signetics 82S100 Field Programmable Logic Array (FPLA). The FPLA coding is provided in Figure 4-6. Refer to the manufacture's literature on the FPLA for a detailed explanation.

4.3.4.1 Interrupt Status

The interrupt status register (IST) is the interface between the microcode and the interrupt system. The bits of the IST, referenced by microorder IST, are the following:

- 0-3 interrupt control
- 4 PEE
- 5 PFWE
- 6 MRGIE
- 7 MIM
- 8 INTROM
- 9 FLTO
- 10 TBGON
- 11 PS-
- 12 MP-
- 13 SCHOD-
- 14 CRS
- 15 TBGF

The upper 12 bits of the IST are contained in U902 and U903 (42-C and 42-D), which are 74LS378 type latches. Two 74LS244 type buffers, U803 and U802 (43-D and 43-C), enable the IST onto the B-bus when the EISTB- signal is asserted. The low four bits to drive the B-bus come from U1102 (48-B), a type 74LS174 latch, which buffers the output of U1004 (47-C). These four bits indicate the highest priority interrupt pending. When LYIST- is asserted to load the IST, the low four bits of the Y-bus are enabled through U1002 (42-B), a 3-to-8 decoder (74S138), to generate set and clear signals to each of the interrupt-latch flip-flops. This path is one of the worst-case setup time paths on the Y-bus. The status bits are defined as follows:

PEE is parity enable which is used with the parity error interrupt source.

PFWE is the enable bit for power-fail interrupts which is sent directly into U1004.

MRGIE is provided to allow base page links in a future development. It is not used and should always be zero.

MIM is the master interrupt mask which disables all interrupts when high.

INTRQM is the interrupt request enable mask which masks I/O interrupts when high.

	PRODUCT TERMS (AND): INPUT LINES*											OUT	PUT	FU	NC.	(0	R)*	*						
ROW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	H 7	Н 6	L 5	H 4	L 3	L 2	L 1	L 0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31	н н н н н н н н н	L	н		L HHLL		L	ннннннн	L ннн н н н	н		н	L	L H H H	н	H H	A A A A A A	A A A A A A	A A A A A A A		A A A	A A A	A A A	A
	* Product Terms by Input Bit: 15 PU_TDI— 7 PU_ABFT 14 PU_MABAB— 6 PU_PFWE 13 PU_IINTRQ 5 PU_MIM 12 UNUSED 4 PU_TBGF 11 PU_MPINT— 3 PU_PFWE 10 PU_PEINT— 2 PU_SLAV 9 PU_TBGT— 1 PU_INTE							SFT(FWE IM SGF FWFI LAVE	;_ EFF-	-	*	2	7 I 5 I 5 I 1 U 8 I 2 I	2U_2 2U_1 2U_1 2U_1 2U_1 2U_1	SENT INTI INTI	TINT P-)		s by	y Oi	ıtpı	it E	3it:		
	8			тсн		ō		J_FI							_	PR:								

Figure 4-6. FPLA Interrupt System for the Upper Processor

FLTO is the floating point overflow interrupt source (may be unused).

TBGON is the ON/OFF bit for the time base generator.

PS-, MP-, SCHOD-, and CRS drive backplane lines directly. They are used as defined in Section X on the backplane.

TBGF is the TBG flag interrupt source. I/O interrupts (BP_INTRQ).

4.3.4.2 Interrupt Sources

The interrupt sources which the hardware recognizes in priority order are the following:

A/B fetch
TBG tick
Parity Error
Memory Violation (Memory Protect)
Slave
Power-Fail Warning
Floating point overflow
TBG flag
I/O interrupt

Parity error, memory protect, and TBG tick are signalled to the interrupt system by pulses and so they must be latched until the microcode services them. This is done with type 74S112 J-K flip-flops U904 (42-B) and U1202 (46-B). Parity error interrupt source is qualified with PEE (parity error enable) status and PU_ENDMRDP1. This is then synchronized in U1308 (45-C), a D flip-flop, before being used to set the parity error interrupt flop. ENDMRDP1 is true the cycle after the end of a memory read by the processor. If the PE line on the backplane is asserted at any other time (for example following a DMA read) the processor will ignore it.

Slave (BP_SLAVE-), and power fail (BP_PFW-) remain asserted on the backplane until they are serviced so they need only be synchronized before being input to Ul004. This is done using bits in Ul309 (66-D), a 74S174 type latch.

Unimplemented instruction, privileged instruction interrupts, and single instruction step are handled entirely by the microcode with no hardware assist.

The three interrupt flip-flops are settable and clearable by the microcode through the low four bits of the IST register. A write to the IST register enables U1002 ((42-B) if Y-bus bit no. 3 is low. Six of the outputs of U1002 are used to set and clear the three flip-flops. One other bit is used to clear the microcode time-out flip-flop.

Any write to the IST register will clear the INT flip-flop. The spare U1002 output is not used because it corresponds to one of the priority values which could be read from the IST register. The interrupt flip-flops and INT must be cleared in the interrupt service microcode. The microcode is allowed to set these flip-flops for diagnostic purposes. A read from the IST register provides the code of the highest priority interrupt pending in the low four bits. This code is generated in U1004 (47-C) and then latched in a type 74S174 chip since it is not generated fast enough. The previous list of interrupt sources is in priority order.

The TDI bit indicates that certain interrupts (TBG flag, power fail, and I/O interrupts) are to be held off. If they are asserted they will not cause an interrupt at the end of this instruction. This bit is cleared by FP_JTAB-and is toggled by FP_CMID-. TDI is generated by U1203 (45-D), a type 74S112 chip. The inputs to U1004 are:

Interrupt Sources	Description
PU MPINT-	Memory Protect (Memory Violation)
PU_PEINT-	Parity Error
PU TBGT-	Time-base Generator Tick
PU FLTO	Floating-Point Overflow
PU_SLAVEFF	Slave
PU IINTRQ	I/O Interrupt
PUTBGF	Time-base Generator Flag Set
PU PFWFF	Power-Fail Warning
PU ABFTCH-	A/B Fetch
_	
Masks and Enables	Description
PU_TDI-	Temporary Disable Interrupts
PU_PFWE	Power-Fail Enable
PU_INTRQM	I/O Interrupt Enable
PU_MIM	Master Enable
Other	Description
PU_MABAB-	A/B Addressed this cycle
PU_PFTCH-	Fetch occurring

The outputs are the four bits of the code for the highest priority interrupt (PPRO to PPR3), both senses of INTP, the signal (SINT) which sets the INT flip-flop.

IINTRQ (interrupt request) is synchronized twice since the backplane specification does not guarantee setup or hold times to the latches used.

The interrupt source and mask inputs are combined to form the INTP condition (PU_INTP and PU_INTP-) and the four priority lines PU_PPRO to PU_PPRO. PU_MABAB- is asserted if the current memory access is A or B addressed. PU_PFTCH is true if FP_FCHB- or FP_FCHP- are asserted. If INTP is true or MABAB and PFTCH are true the PU_SINT output of U1004 is asserted to set the INT flip-flop. The priority lines and INTP are latched so as to be valid early in the cycle. (See Figure 4-6 for the coding.)

The version of INTP before the latch is used to hold off the fetch signal (PU_FTCH-). The output of the priority latch can be read back onto the B-bus by IST in the B-Field as the low four bits of the IST. If a parity error interrupt is pending, or will be pending next cycle the signal PU_NOWRT- is asserted to change any memory write microorders to memory reads.

4.3.5 ADDRESS GENERATION LOGIC

4.3.5.1 MAB Generation

Memory addresses originate in either the B-bus or the P-register as specified by the microorder. The P-register normally holds the program counter which is shown on sheet no. 1 of the schematic. The P-register consists of four type-74LS163 counter chips (U104,U204,U304,U404).

The signal FP_LYP- causes the P-register to be loaded from the Y-bus, and FP_IP- enables the counter to increment. The P-register and B-bus address sources are multiplexed together to generate the memory address bus (MAB) by four type-74S157 Quad 2-to-1 multiplex chips (U105,U205,U305,U405) shown on schematic sheet no. 5. MRG resolution is also accomplished by these multiplexers with some additional gates for the upper five bits.

When JTAB is executed (FP_JTAB- asserted) the address on the B-bus, if a memory reference is requested, is really a memory reference group instruction. The ten low-order bits are address bits and B-bus bit-10 (BB10) selects either the base page or the current page. If BB10 is 0, the base page is selected and the upper 5 bits are set to zero. If BB10 is 1, the current page is selected and the upper five bits of MAB come from the P-register. The complete address is formed as follows:

BITS	INPUT	B-BUS OUT	P-REG. SOURCE OUTPUT		
		BB10=0	BB10=1		
0-9	MRG address	вво-вв9	вво-вв9	PO - P9	
10	C/Z bit	0	P10	P10	
11-14	Instruction	0	P11-P14	P11 - P14	

The G-Strobe input of the MUX, used for the high-order four bits of U105 (52-B) forces zero outputs if BB10 is low and FP_JTAB- is low. The Select-S input to this MUX is altered so that the P-register is always selected when FP_JTAB- is asserted. The B-bus bit-10 input to the next MUX is modified with two gates so that the B-bus input to bit 10 is correct for MRG instructions. The expression for this is:

MUX10 input (PMAB10) = (P10 + JTAB') * BB10

MAB contains the memory address unmodified by the base register. MABO is sent to the lower processor card to determine whether to write to the A or B register if ABWR (A/B write) is asserted. If MABI through MABI4 are all zero and A/B addressability is enabled (PU_ABAB- is low) PU_MABAB- is asserted indicating that the memory reference is to the A- or B-register. PU_ABAB- is a bit in MEMR. The all zero condition is determined by the 5-Input NAND gates at U505 (57-C) and U506 (57-B). If MAB references the base page and not the A- or B-registers, and the base register logic is enabled (Base register bit 15 is 1), PU_BASEPG is asserted.

4.3.5.2 Base Register Logic

The base register is added to all addresses except 0 and 1 in the base page if it is enabled.

The base register logic is shown on sheet no. 6 of the schematic diagrams. The 15 low bits of the base register are always added to MAB by four 74S283 four-bit adders (U106,U306,U107,U307). If bit 15 of the base register is a one and the reference is to base page (PU_BASEPG asserted), four 74S157 multiplexer chips (U206,U406,U207,U407) put the output of the adders onto the MAB2-bus. Otherwise the MAB-bus is passed unchanged to the MAB2-bus.

When the base register is enabled (BR15 is a "1") the hardware distinguishes between memory references to code and to data and sends them to different maps. This logic is shown on sheet no. 8 of the schematic diagrams (84-A, 85-A). The low bit of the address extension bus (map number) is forced to "1" indicating a code map in either one of two cases: If the memory reference is begun by an MRG instruction that does not reference the base page; or if the microorder executed is FCHB, FCHP, BFB, or RDPC.

The base register itself is shown on sheet no. 1 of the schematic diagrams. It consists of two 74LS377 eight-bit register chips (U804,U704). It is loaded with the signal FP LDBR-. The base register bits are as follows:

Bit	Explanation
15 14-0	<pre>0 = base register disabled don't care</pre>
15 14 - 0	<pre>l = base register mode base register value</pre>

4.3.6 MEMORY ADDRESS AND DATA LATCHES

4.3.6.1 Address Latches

The memory address latches are shown on sheet no. 8 of the schematics. The final resolved address on the MAB2-bus is latched in three places. Whenever there is not a memory request pending (PU_MRP), the transparent latches that drive the backplane address-bus switch to "open" during the long half-cycle. The latches are U208 (84-C) and U209 (84-D). The signal that gates the latches is the following:

MALCK = MRP' * PC-'.

If a memory request is pending, the memory address and data latches already hold address and data waiting to be sent over the backplane. A new memory microorder at this time will cause a clock freeze, and the MAB2-bus will not change until after there is no longer a memory request pending.

Every memory address is latched in the MA-register U408 (43-B) and U409 (43-B). A memory microorder is signaled by PU_MEMRQ which causes MA to be clocked. This register is necessary so that the microcode can recover the resolved address to get sequential addresses for multiple word operands.

If a fetch is executed (FCHP or FCHB), the signal PU_FTCH- causes FA to be be clocked. The MAB2-bus is stored in register FA so that the microcode can recover the address of the last fetch if a violation occurs (memory protect to overflow). Register FA consists of U308 (82-D) and U309 (82-D).

The memory address latch is enabled to the backplane address bus whenever nothing else is driving that bus. This is done for timing reasons since it is too late to decide to drive the address bus after it is known that a processor memory cycle will occur. The I/O master is allowed to drive the address bus while it has signal MRQ asserted. It will also drive the backplane while signal IAK is asserted.

The memory address latch is enabled to the backplane by:

$$PU OEAD - = MRQ + IAK$$

When signal PU OEAD- is low the latch is enabled.

The address extension bus latch U108 (86-D) is opened and enabled with the same signals as the memory address latch. The map number which goes onto the address extension bus originates in the MEMR-register. The MEMR-register contains memory related control signals which the microcode has direct access to it. MEMR is U606 (26-B), a type 74LS377 chip. The format of MEMR is:

BIT	CONTENTS DESCRIPTION
0	MAEBO Address Extension Bus Bit Zero.
1	MAEB1
2	MAEB3
3	MAEB4
4	MAEB5
5	ABAB A/B Addressibilty Enable.
6	MEMDIS Memory Disable (backplane line to enable boot memory).
7	MCD Memory System Disable.
8-15	Refer to N-register description (bits are shared with N

If MCD is high the upper processor will not perform any memory cycle on the backplane. This allows the microcoded self test to test the memory addressing logic without assuming that the memory controller works.

4.3.6.2 Data Latch

The data latch is U608 (87-B) and U609 (86-B) consisting of a pair of 74S374 type chips. They latch the Y-bus at the end of the processor cycle in which a WRIO or a memory write (MEMWR) occur. The LC+ clock is used to generate the latch signal (MDLCK) because MEMWR is not valid before the trailing edge of PC-. Data from the latch must be enabled onto the backplane data bus while the processor is driving MEMGO for a memory write and during the last two cycles of an I/O write handshake.

U709 (83-A), a 74S51 chip, is used to generate POEDAT which indicates the data be driven and continue to be driven into the first half of the next cycle. A transparent latch is used to extend this signal into the next half cycle.

4.3.7 MEMORY STATE-MACHINE AND CONTROL LOGIC

This memory state-machine and control logic is contained on sheet no. 7 of the schematics.

Memory write with address in the P-register. Data

Memory accessing microorders are the following:

WRP (FP LYWRP-)

,	comes from the Y-bus.
WRB (FP_LYWRB-)	Memory write with address on B-bus. Data comes from the Y-bus.
CWRB (FP_LYCWRB-)	Conditional read/write. A memory access will occur with the address on the B-bus. If B-bus bit 15 is low a write will occur with the data on the Y-bus. If BB15 is high a read will happen. This microorder aids in the resolution of indirects which will be followed by a store.
RDP2 (FP_RDP2-)	RDP in the SP2 field. Memory read with address from P register.
RDPO (FP_RDPO-)	RDP in the SPO field. Memory read with address from P register.
RDB2 (FP_RDB2-)	RDB generated by the JTAB logic. Memory read with address on B-bus.

RDBO (FP_RDBO-) RDB in the SPO field. Memory read with address on B-bus.

FCHB (FP_FCHB-) Fetch with B. Fetch next instruction with address on B-bus. This microorder will not be executed if an interrupt is pending. Register FA is updated if it is executed.

FCHP (FP_FCHP-) Fetch with P. Fetch next instruction with address in the P-register. This microorder will not be executed if an interrupt is pending. FA is updated if it is executed.

BFB (FP_BFB-) Broadcast fetch with B. A memory read is done with the address on the B-bus. RNI is asserted during this access so that I/O masters and slave devices will pick up the instruction. FA is not updated.

Interrupt fetch. IAK is asserted on the backplane and a memory read is done. No address is driven on the backplane since IAK is asserted. RNI is not asserted, and the I/O master will provide the address. FA is not updated, and MA is updated but it will not hold the address from which the read occurred. The read address is latched in the CIL register.

FCHP and FCHB are qualified in the interrupt logic and combined into the signal PU_FTCH— which is asserted to cause a memory fetch.

All of the memory signals are combined in U906 (72-A), a 13-input NAND gate, to form the signal PU_MEMRQ. This signal is asserted to mean that a memory access microorder is being executed. The expression for generation of PU_MEMWR is the following:

PU PMEMWR = WRP + WRB + (CWRB * BB15').

PU_PMEMWR is true if a memory write is being executed. It is qualified with PU_NOWRT- (asserted means a parity error occurred) to form PU_MEMWR-.

PU MABAB- is true if the address on the MAB-bus is zero or one. This means that the access of this cycle is to the A- or B-registers. MABAB- and MEMWR- make FP ABWR-, the signal that is sent to the lower processor to direct it to write to the A- or B-registers.

PU_MEMAC indicates that a memory access over the backplane is being executed this cycle. It is asserted if PU_MEMRQ is asserted and the processor is not frozen and the address does not refer to the A- or B-register. (A memory cycle must already be held in the address and data latches to be started while the processor is frozen.) RDPO, RDBO, WRP, and FCHP are ORed together to form PU_ENPMAB that is used to select the MUX which puts the P-register or the B-bus onto MAB.

4.3.7.1 Memory and I/O State Machine

The memory and I/O state machine (MIOSM) consists of a programmable array logic (PAL) chip U1106 (74-D), a Monolithic Memories PAL16R6. These chips are generically PLAs (programmable logic arrays).

This PAL has eight inputs, two ordinary outputs, and six registered outputs. The registers are cleared by FP_BPON so that it powers up in state zero. The outputs of the MIOSM are the following:

PU_MRP-, PU_MAIP-, PU_TFRZ-, PU_MRIOIP-, PU_IAIPRP-, PU_MGO-, PU_IOGO-.

The state machine keeps track of the memory and I/O accesses. It controls the assertion of MEMGO and the determination of when to freeze the processor. It also controls the assertion of IOGO. See Figures 4-7 for a memory timing diagram and Figure 4-8 for the memory and I/O state machine diagram.





Figure 4-7. A700 Processor Memory Timing Diagram



The MIOSM outputs have the following conditions:

- a. MRP is asserted if a memory request is pending. The backplane was busy when the last memory microorder was executed and the address and data (for a write) were latched. The access will happen when the backplane is no longer busy.
- b. MAIP is asserted if a memory request is in progress. MEMGO has been asserted and the memory circuitry is currently busy.
- c. TFRZ is asserted if the T-register is not valid. The processor will freeze if it attempts to access the T-register while TFRZ is asserted.
- d. MRIOIP is true if a memory read or any I/O access is in progress.
- e. IAIPRP is asserted if an I/O access is in progress or pending.
- f. MGO indicates the first cycle of a memory access and MEMGO should be asserted on the backplane if possible (no DMA in progress).
- g. IOGO is true if IOGO should be asserted on the backplane.

MEMAC and MEMWR are described in the paragraph above under memory state-machine and control logic.

The HOLD signal indicates that the backplane is busy. A memory cycle may not be started this cycle. HOLD is the OR of PU_IBUSY, PU_IMRQ. A memory cycle can't be started if another memory cycle is in progress (IBUSY), if DMA is requesting a memory cycle (IMRQ).

The MIOSM powers up in state 0, and MEMAC or RDIO or WRIO must be asserted in order for it to leave state 0. If HOLD is true the next state will be one with MRP asserted. When HOLD becomes false a transition will be made to a state with MAIP.

The signal PU_IVALID originates on the memory controller and is asserted for one cycle during the last cycle of any memory access. IVALID indicates to the state machine that the memory access in progress is over. MEMAC will never be asserted if MRP is true since another memory access while one is being held in the latches will cause the processor to freeze, and signal FREEZE holds off MEMAC. The MEMWR signal at the time of the memory access microorder determines whether the following states will include MRIOIP or TFRZ.

RDIO and WRIO cause entry to states with IAIPRP asserted. RDIO in addition causes TFRZ to be asserted.

4.3.7.2 MEMGO Circuitry

In order to get maximum speed out of the memory system a memory cycle is begun in the cycle in which it is requested by the microcode, if possible (MRQ is not asserted). The start of a memory cycle is signalled to the memory controller by the assertion of MEMGO on the backplane. MEMGO is asserted at the middle of the cycle so the processor must assert it while the state machine is still in state zero. The basic condition for asserting MEMGO is that the current state does not assert MAIP and the next state will assert MAIP. The memory cycle actually begins with the assertion of MEMGO one-half cycle before MAIP is asserted.

If an I/O device asserts MRQ in the same cycle as the processor asserts MEMGO the MRQ prevails and MEMGO must be deasserted before the end of the cycle and not reasserted until the DMA cycle is over. MRQ comes valid very late in the cycle. It is early enough that its assertion will cause the next state to be MRP rather than MAIP, but late enough that MAIP will not be deasserted early enough to prevent MEMGO from being asserted. Therefore, MRQ bypasses the state machine and is an input to the gate which generates PMEMGO. During an interrupt fetch (IFCH) the address and MEMGO are driven by the I/O master so IFCH and IAKP both hold of MEMGO also.

PMEMGO is passed through one bit of transparent latch U1307 (78-D), a 74S157 2-to-1 multiplexer, to become QIMEMGO. This latch is open during the last half of each cycle and serves to hold MEMGO through the first half cycle.

Microorders FTCH, BFB, and IFCH need additional hardware outside of the state machine. As far as the state machine is concerned these are ordinary memory reads. They are distinguished through signals latched in Ul206 (75-C), a 74S174 D-type flip-flop. This latch is clocked every time there is a memory read. It is clocked with clock signal LC since MEMWR is not valid early enough in the cycle to use PC. The same latch is used to remember whether the last read accessed the A- or B-register. The latch must be cleared by RDIO since I/O read data is returned to the T-register. However, if the last read was from either the A- or B-register, a T-microorder enables the A- or B-register onto the B-bus and not the T-register.

Signal PU_ENDMRD is asserted during the last cycle of a processor memory read. It is generated with PU_MRIOIP and PU_IVALID. When a fetch is executed, the signal FP_TCNT- must be asserted during the last cycle of the read to signal the lower processor to latch the instruction into the counter.

Signal TCNT must remain asserted until VALID is released. During an error correction VALID is stretched due to a pause in the backplane clock. TCNT is qualified by MEMCE which is true during the last PC cycle of a memory cycle and remains true after that until VALID goes away.

Signal MRIP is asserted during a memory read. It is true if a memory access is in progress (MAIP) and a memory read or I/O access is in progress (MRIOIP).

Using microorder BFB differs from an ordinary read in that RNI is asserted on the backplane during the memory cycle. RNI must be asserted while BUSY is asserted by the memory controller. RNI is asserted with RNIP and MRIP.

Using microorder IFCH differs from an ordinary read in that IAK is asserted on backplane, MEMGO is not asserted, and the address bus is not driven. IAK is asserted with MRIP and IAKP. IAKP is IFCH latched by Ul206 (75-C), type 74S174, IFCH or IAKP hold off MEMGO. On its way to the backplane, IAK is used to disable the address drivers.

A read should not be in progress when any of these four microorders (FCHB, FCHP, BFB, and IFCH) are executed or the read will clock the latch and change the type of read being executed. It can be assured that any previous read is finished by executing microorder T (B-Field in a previous cycle or the same cycle as the FTCH, BFB, or IFCH). In addition a freeze will occur if any memory cycle is in progress and a fetch (FCHB or FCHP) is executed.

4.3.7.3 A/B Fetch

Signal ABFTCH is true if the last memory read was a fetch and the last memory read addressed either the A- or B-register. Both of these signals (PTCNT and LRAB) are available from the last memory read latch Ul206 (75-C). ABFTCH becomes an input to the interrupt prioritizer and it is a status bit available as a bit of the N-register. The status bit is used in I/O broadcasting since an instruction cannot be broadcast from the A- or B-register directly. Note that the ABFTCH status bit is only valid until the next memory read.

4.3.7.4 T-Register

Data returned from a memory read or an I/O read is latched in the T-register. This register is U508 (22-C) and U509 (22-B). It consists of two type 74S374 8-bit latches. The generated clock for this register (TCK-) is shown on sheet 9 of the schematic diagrams.

The T-register is clocked at the end of each cycle during which TFRZ is asserted. This signal indicates that a memory read or I/O read is in progress or pending. Since it is impossible for the micromachine to read the T-register while this signal is asserted (the processor clock would freeze), it does not matter that T could be clocked more than once. Since valid data is always returned during the last cycle of the read, the data that ends up in register T will be correct.

A memory read may reference the A- or B-register. There is no data path to put these registers into the T-register since they are in the micromachine register file. The T microorder in the B-Field will enable either register T or A or B to the B-bus depending on the last memory read. LRAB and LRMABO are saved in the last memory read latch U1206 (75-C). LRAB indicates that the last read was from the A- or B-register. Its data is MABAB.

LRMABO latches the MABO bit of each read to distinguish between the A- and B-registers. These two signals are sent to the lower processor card. When ETABB- is asserted, the T-register will be enabled to the B-bus only if the last read was not A or B addressed. If it was A or B addressed the lower processor enables register A or B to the B-bus depending on LRMABO. LRMAB must be cleared when an I/O read occurs so that the processor can access the data returned to T.

4.3.8 FREEZE LOGIC

The freeze logic is shown on sheet no. 9 of the schematic diagrams, and the freeze logic timing diagram is provided in Figure 4-9.

There are four basic conditions that can cause the processor clock to freeze. These freeze conditions are the following:

- 1. An attempt to read the T-register before data has been returned from the last memory or I/O read.
- 2. An attempt to do a memory or I/O operation while there is still valid data in the memory address latch and memory data latch.
- 3. An attempt to access the map RAMS on the memory controller card while the memory controller needs them for a memory cycle.
- 4. An attempt to execute a FCHB or FCHP microorder while a memory access is in progress.

These conditions generate signal FP_FREEZE- which is gated with SCLK+ to make PC- the processor clock. FREEZE must be valid by about 90 nanoseconds into the cycle in order to hold-off the clock properly so no more than two levels of gating are allowed between the microorder signals and the freeze signal. The generation of this signal is one of the critical time paths. The FREEZE- signal is generated by U701 (93-B), a type 74S64 chip.

The first freeze condition is expressed by

where TFRZ is provided by the MIOSM to indicate that a read is in progress or pending and that the TAB microorder (ETABB signal) should cause a freeze to wait for returned data.

The second freeze condition is generated by 13-input NAND gate U601 (97-B) which ORs together all of the memory and I/O referencing signals to make signal PU_BPAC. If a memory request is pending or an I/O request is pending or in progress the memory data and address latches hold useful information. This condition generates signal PU_MEMP which is the OR of MRP and IAIPRP. The freeze occurs if signals BPAC and MEMP are both true at the same time. A freeze could occur for one cycle when a memory reference addresses the A-or B-registers even though this reference will not use the memory latches since the information that the address is A or B comes too late in the cycle to prevent the freeze.

For the third freeze condition, the memory controller accesses the map registers while MEMGO is asserted and the map RAMs when MEMGO is not asserted. The processor uses the map RAMs in the memory access cycles during the first half of the first clock cycle and the second half of the second clock cycle until the next access starts. (See the Map RAM Access Timing Diagram of Figure 4-10.) The output of the RAMS is latched at the end of the first half cycle and is available throughout the cycle. Thus a map read can occur during cycles 1 or 3, but not cycle 2. The processor must freeze during cycle 2 if it tries to read the map RAMs. This freeze condition expression is: BUSY * EMAPB. The write to the map RAMs occurs at the end of the cycle; therefore, the processor can write to the RAMs during cycles 2 and 3. The processor must freeze if it tries to write to the map RAMs during cycle 1.

The map write freeze condition expression is: BUSY' * LYMAP * (MRP + SMRQ) where SMRQ is an asynchronized version of MRQ which is true during cycles 1 and 2 during DMA accesses. The condition (BUSY' * SMRQ) distinguishes cycle 1 for DMA cycles. If BUSY is not asserted and MRQ is not asserted the processor will start a memory cycle so (BUSY' * MRP) distinguishes cycle 1 for processor accesses. The freeze conditions are combined in U701 (type 74864).

The fourth freeze condition is expressed by the following:

$$(FCHB + FCHP) * BUSY.$$

This condition is generated in the same gates as the third freeze condition described above.




Figure 4-9. Freeze Logic Timing Diagram




Figure 4-10. Map RAM Access Timing Diagram

4.4 PARTS LOCATIONS

The parts locations for the upper processor are shown in Figure 4-11.

4.5 REPLACEABLE PARTS LIST

The replaceable parts for the upper processor are listed in Table 4-2. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.





Figure 4-11. Upper Processor Parts Locations


Table 4-2. Upper Processor Replaceable Parts List


Reference HP Part Number		C D	Qty	Description	Mfr Code	Mfr Part Number		
	12152-60001 12152-64001	1 9	1	PCA-UPPER PROCESSOR ASSEMBLY-AUTO INSERT PART OF 12152-60001	28480 28480	12152-60001 12152-64001		
C1 C2 C3 C4 C5	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4	32	CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832		
C6 C7 C8 C9 C10	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832		
C11 C12 C13 C14 C15	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832		
C16 C17 C18 C19 C20	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832		
C21 C22 C23 C24 C25	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832		
C26 C27 C28 C29 C30	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832		
C31	0160-4832 0160-4832	4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480	0160-4832 0160-4832		
U101 U102 U103 U104 U105	12152-80009 1920-1985 1920-1985 1920-1432 1920-1077	1 3 5 4	1 8 4 9	IC-ROM, XALU-4 IC RGTR TIL S D-TYPE IC RGTR TIL S D TYPE IC CNTR TIL IS BIN SYNCHRO POS-EDGE-TRIG IC MUXR/DATA-SEL TIL S 2-TO 1-LINF QUAD	28480 27014 27014 01275 01275	12152-80009 DM8596BJ DM8596BJ SN74L5163AN SN74S157N		
U106 U107 U108 U201 U202	1820-1871 1820-1871 1820-2184 12152-80008 1820-1985	6 6 6 0 3	4 3 1	IC ADDR TTL S BIN FULL ADDR 4 BIT IC ADDR TTL S BIN FULL ADDR 4-BIT IC LCH TTL S OCTL IC-ROM, XALU-3 IC RGTR TTL S D-TYPE	01295 01295 50364 28480 27014	SN74S2B3N SN74S2B3N 74S373N 12152-8000B DM85S6BJ		
U203 U204 U205 U206 U207	1820-1985 1820-1432 1820-1077 1820-1077 1820-1077	3 5 4 4		IC RGTR TTL S D-TYPE IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC MUXX/DATA-SEL TTL S 2-TO-1-LINE QUAD IC MUXX/DATA-SEL TIL S 2-TO 1-1 NE QUAD IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD	27014 01295 01295 01295 01295 01295	DH85968J SN74L5163AN SN74S157N SN74S157N SN74S157N		
U208 U209 U301 U302 U303	1820-2184 1820-2184 12152-80007 1820-1985 1820-1985	6 6 9 3 3	1	TC LCH TTL S OCTL IC LCH TTL S OCTL IC ROM, XALU-2 IC ROTR TTL S D TYPE IC RGTR TTL S D-TYPE	50364 50364 28480 27014 27014	746373N 748373N 12152-80807 DH8568J DH85868J		
U304 U305 U306 U307 U308	1820-1432 1820-1077 1820-1871 1820-1871 1820-1997	5 4 6 6 7	4	IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC ADDR TTL S BIN FULL ADDR 4-BIT IC ADDR TTL S BIN FULL ADDR 4 BIT IC ADDR TTL S BIN FULL ADDR 4 BIT IC FF TTL LS D-TYPE POS-EDGE-TRIG PRI-IN	01295 01295 01295 01295 01295	SN74LS163AN SN74S157N SN74S2B3N SN74S2B3N SN74LS374N		
U309 U401 U402 U403 U404	1820-1997 12152-80006 1820-1985 1820-1985 1820-1432	7 8 3 3 5	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-ROM, XALU-1 IC RGTR TTL S D-TYPE IC RGTR TTL S D-TYPE IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295 28480 27014 27014 01295	SN741.S374N 12152-80006 DMO556BJ DM6556BJ SN74LS163AN		
U405 U406 U407 U408 U409	1820-1077 1820-1077 1820-1077 1820-1997 1820-1997	4 4 7 7 7		IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC MUXR/DATA SEL TTL S 2-TO-1-LINE QUAD IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN	01295 01295 01295 01295 01295	SN74S157N SN74S157N SN74S157N SN74S3574N SN74LS374N		
ม501 บ502 บ504 บ505 ม506	12152-80005 1820-1455 1820-2024 1820-1275 1820-1275	7 2 3 4	1 1 9 2	IC-ROM, XALU-D IC CNTR TIL S BIN UP/DOWN SYNCHRD IC DRVR TIL LS LINE DRVR OCTL IC GATE TIL S NOR DUAL 5-INP IC GATE TIL S NOR DUAL 5-INP	28480 01295 01295 01295 01295	12152-80005 SN745169N SN74LS244N SN74S260N SN748260N		


Table 4-2. Upper Processor Replaceable Parts List (continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U508 U509 U601 U602 U603	1820-1677 1820-1677 1820-1130 1820-2024 1820-2024	0 0 0 3 3	2	IC FF TIL S D-TYPE OCTL IC FF TIL S D-TYPE OCTL IC GATE TIL S NAND 13-INP IC DRVR TIL LS LINE DRVR OCTL IC DRVR TIL LS LINE DRVR OCTL	01295 01295 01295 01295 01295	SN74S374N SN74S374N SN74S133N SN74LS244N SN74LS244N
U604 11606 U607 11608 U609	1820-2024 1820-1858 1820-2024 1820-1677 1820-1677	3 9 3 0	3	IC DRVR TTL LS LINE DRVR OCTL IC FF TIL LS D-TYPE OCTL IC DRVR TTL LS LINE DRVR OCTL IC FF TTL S D-TYPE OCTL IC FF TTL S D-TYPE OCTL	01295 01295 01295 01295 01295	SN74LS244N SN74LS377N SN74LS244N SN74S374N SN74S374N
U701 U702 U703 U704 U705	1820-0691 1820-2024 1820-2024 1820-1858 1820-1449	63394	1	IC GATE TIL S AND-OR-INV IC DRVR TTL LS LINE DRVR OCTL IC DRVR TIL LS LINE DRVR OCTL IC FF TTL LS D-TYPE OCTL IC GATE TIL S OR QUAD 2-INP	01295 01295 01295 01295 01295	SN74964N SN74LS244N SN74LS24AN SN74LS377N SN74S32N
U706 U707 U708 U709 U802	1820-0681 1820-0685 1820-1367 1820-1158 1820-2024	4 8 5 2 3	5 3 2 1	IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NAND IPL 3-INP IC GATE TTL S AND QUAD 2-INP IC GATE ITL S AND QUAD 2-INP IC GATE ITL S AND-OR-INV DUAL 2-INP IC DRVR TTL LS LINE DRVR OCTL	01295 01295 01295 01295 01295	SN74500N SN74510N SN74508N SN74551N SN74LS244N
UB03 UB04 UB05 UB06 UB07	1820-2024 1820-1858 1820-0683 1820-0681 1820-0686	3 9 6 4 9	6	IC DRVR TTL LS LINE DRVR OCTL IC FF TTL LS D-TYPE OCTL IC INV TTL S HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S AND IPL 3-INP	01295 01295 01295 01295 01295	SN74LS244N SN74LS377N SN74S04N SN74S00N SN74S11N
UBOB UBO9 U9 02 U9 03 U9 04	1820-1449 1820-0683 1820-2056 1820-2056 1820-0629	4 6 1 1 0	2	IC GATE TTL S OR QUAD 2-INP IC INV TTL S HEX 1-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC FF TTL S J-K NEG-EDGE-TRIG	01295 01295 01295 01295 01295	SN74S32N SN74S04N SN74LS378N SN74LS378N SN74LS378N
1995 1996 1997 1998 1999	1820-0683 1820-1130 1820-0685 1820-1322 1810-0182	6 0 8 2 9	2	IC INV TIL S HEX 1-INP IC GATE TIL S NAMD 13-INP IC GATE TIL S NAMD 1PL 3-INP IC GATE TIL S NOR QUAD 2-INP RESISTIVE NETWORK-DIP	01295 01295 01295 01295 01295 28480	SN74504N SN745133N SN74510N SN74502N 1310-0182
U1002 U1004 U1005 U1006 U1007	1820-1240 12152:8002: 1820-1989 1820-0688 1820-1449	3 7 7 1 4	1 1 3 1	IC DCDR TTL 8 3-TO-8-LINE 3-INP IC-ROM, INT SYS IC CNTR TTL LS BIN DUAL 4-BIT IC GATE TTL S NAND DUAL 4-INP IC GATE TTL S OR QUAD 2-INP	01295 28480 07263 01295 01295	SN745138N 12152-80021 741.9393PC 5N74520N SN74532N
U1008 U1009 U1101 U1102 U1105	1820-0681 1820-1633 1820-0681 1820-1196 1820-1989	4 8 4 8 7	5	IC GATE TTL S NAND QUAD 2-INP IC BFR TTL S INV OCTL 1-INP IC GATE TTL S NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC CNTR TTL LS BIN DUAL 4-BIT	01295 01295 01295 01295 01295 07263	SN74S00N SN74S240N SN74S00N SN74LS174N 74LS393PC
U1106 U1107 U1108 U1109 U1201	12152-80010 1820-0683 1820-1430 1820-1633 1820-0629	4 6 3 8 0	1	IC-ROM, MIOSM IC INV TTL S HEX 1-INP IC CHTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC BFR TTL S INV OCTL 1-INP IC FF TTL S J-K NEG-EDGE-TRIG	28480 01295 01295 01295 01295	12152-89010 SN74504N SN74L5161AN SN745240N SN74S112N
U1202 U1203 U1204 U1205 U1206	1820-0629 1820-0629 1820-0685 1810-0256 1820-1076	0 0 8 8	1 1	IC FF ITL S J-K NEG-EDGE-TRIG IC FF ITL S J-K NEG-EDGE-TRIG IC GATE TIL S NAND TPL 3-INP RESISTIVE NETWORK-DIP IC FF ITL S D-TYPE POS-EDGE-TRIG CLEAR	01295 01295 01295 01295 01121 01295	SN74S112N SN74S112N SN74S10N 316A102 SN74S174N
U1207 U1208 U1209 U1301 U1302	1820-1322 1820-1112 1820-1451 1820-1989 1828-0683	2 8 8 7 6	1 1	IC GATE TTL S NOR QUAD 2-INP IC FF TTL LS D-TYPE PDS-EDGE-TRIG IC GATE TTL S NAND QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC INV TTL S HEX 1-INP	01295 01295 01295 01295 07263 01295	SN74502N SN74LS74AN SN7453BN 74LS393PC SN74S04N
U1303 U1304 U1305 U1306 U1307	1820-0681 1820-0683 1820-1449 1829-1367 1820-1077	4 6 4 5 4		IC GATE TTL S NAND QUAD 2-INP IC INV TTL S HEX 1-INP IC GATE TTL S OR QUAD 2-INP IC GATE TTL S AND QUAD 2-INP IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD	01295 01295 01295 01295 01295	9N74500N SY74504N SN74532N SN7450BN SN745157N
U1308 U1309	1820-0693 1820-1196	8	1	IC FF TTL S D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295 01295	9N74974N 9N74L5174N





























+				-+
1				1
A700 MEMORY CONTROLLER CARD	i	SECTION	V	l
				1
+				-+

5.1 INTRODUCTION

This section covers the memory controller card for the A700 memory system which is also briefly described. The 12103 series memory array cards are covered in Section VI and the 12104A error correcting array is covered in Section VII. To understand the interaction of the memory system with the processor and I/O, refer to Sections II, IV, and X of this manual.

The portion of this section under paragraph 5.2 provides a description of the memory system and its physical characteristics. Electrical requirements of the memory system are provided in Section I of this document. The functional and operational characteristics of the memory system are described under paragraphs 5.3 and 5.4, respectively, and the remainder of the section covers the memory controller card.

5.2 MEMORY SYSTEM DESCRIPTION

The A700 memory system consists of a controller and one or more memory array cards. A minimum memory system would include the memory controller plus one array card. Additional array cards can provide a larger memory capacity. The memory controller card is installed in the A700 backplane immediately above the upper processor card, and the memory array cards are installed above the memory controller card (see Figure 1-2 in Section I). A frontplane is used to connect the address bus between the array cards and controller.

For the frontplane connection, the controller card has two 50-pin connectors and the array cards have one 50-pin connector located at the front. For the backplane connection all cards have two 50-terminal edge connectors located at the rear.

In all cards of the memory system, the signals and data are Schottky-TTL levels and comply with Schottky TTL design rules. The memory controller card (part no. 12152-60003) is shown in Figure 5-1.




Figure 5-1. Memory Controller Card (12152-60003)

5.3 MEMORY SYSTEM FUNCTIONAL CHARACTERISTICS

5.3.1 BASIC OPERATION

The memory system serves as the main memory of the A700 computer. The memory is dynamically mapped, which provides the ability to store more than 32k words of 16-bit data. Map RAMs on the controller card are used to generate the physical address of data to be accessed during a memory cycle. Mapping extends the 15-bit address bus (which can access up to 32k words of memory) to a 24-bit address bus to access up to 16 Mwords (32 Mbytes) of memory. The memory array cards are word addressable.

Memory accesses can be initiated by either the processor or by an I/O device using DMA. Accesses can be read or write protected by two bits which are stored in the map RAMs. Thus, a processor access to protected memory will cause an interrupt to occur and the access will be stopped and memory protected.

An I/O device using DMA can access protected memory, however. This is true for either a read or write access.

5.3.2 DATA CAPACITY

The format of the data stored in memory is 16-bit words. When data is read, 16 bits at a time are transferred directly to the backplane from the array cards.

Memory system capacity is a function of the number of address lines available. Since there are 24 address lines, 32M byte of memory can be addressed. The amount of memory present in the system depends on the number and type of array cards installed. Due to physical limitations, four array cards can be used in the memory system. Thus, the maximum memory system size using the 1M byte dynamic RAM card is 4M byte of main memory.

5.3.3 MEMORY MODULE ADDRESSING

When adding array cards to the memory system, there is no need to physically identify the array cards (i.e., jumper or switch settings) when installing them in the system. The arrays incorporate a module self-configuring scheme which automatically designates the array card next to the memory controller as the first module and successively designates the remaining modules in ascending order going away from the memory controller. The beginning of memory is, therefore, on the array card closest to the controller and the end of memory is on the array card farthest from the controller.

It is possible to use partially loaded array cards as long as the total memory on the array is either 128k-, 256k-, 512k-, or lM-bytes. The partially loaded arrays can be incorporated into the module self-configuring scheme. There can be any number of partial array cards in the system.

5.3.4 DATA TRANSFER RATE

A complete memory access to main memory occurs within two SCLK (clock signal) cycles. Therefore, the data transfer rate is dependent on the maximum frequency of SCLK. The shortest period of SCLK possible for proper memory operation in the A700 computer is 250 nanoseconds. The fastest data transfer rate possible, taking into account refresh cycles, is the result of the following expression:

5.3.5 MEMORY ARRAY/CONTROLLER INTERFACE

5.3.5.1 Interface to Processor

The interface to the processor is achieved partially on the frontplane and consists of the B-bus and Y-bus, which are used to transmit map information to and from the memory controller.

The processor also interfaces over the backplane to the memory system. Handshake signals transmitted over the backplane are used to initiate memory cycles, provide memory protect and parity error interrupt, and provide data transfer.

5.3.5.2 Memory Data Transfer to I/O

All data transfers to an I/O card occur over the backplane. The memory cycle is initiated by the I/O card and the handshake occurs on the backplane. The 15-bit address sent by I/O is mapped by the memory controller so that I/O can access anywhere in the physical memory space. If a parity error occurs during a memory read access, the parity error interrupt signal is asserted on the backplane and is received by the I/O card. If I/O accesses protected memory, the memory protect interrupt is not asserted and the access is allowed to continue (both read and write). This is not true of memory accesses by the processor.

5.4 MEMORY SYSTEM OPERATING CHARACTERISTICS

5.4.1 HANDSHAKE, DATA AND ADDRESS FORMAT

Before the memory system can be used, the map RAMs on the memory controller must be initialized by the processor. This is necessary since the 15-bit address appearing on the backplane is converted to a 24-bit address by using the address extension bus and map RAMs. The information in the map RAMs can be altered by the processor over the frontplane Y-bus.

All data transfers to memory are handled over the backplane. Data flow to the memory system occurs directly from the data bus to the array cards (i.e., data does not pass through the memory controller to the array card during data transfers). The transfers are controlled by the handshake signals MEMGO, BUSY, and VALID which are also sent over the backplane.

5.4.2 REFRESH OPERATIONS

The characteristics of the dynamic RAMs require memory refreshing for maintaining data. This refreshing must be performed every two milliseconds and be interleaved between requested memory cycles. The refresh operation is transparent in the sense that no handshake signals are asserted (i.e., BUSY) when a refresh is executing unless a memory cycle is requested by the assertion of MEMGO. All rows of memory RAMs are refreshed at one time.

5.4.3 POWER FAIL CONSIDERATIONS

Whenever power is removed from memory, data present in memory will be lost. Under AC power failure with battery backup operation, the +5M backplane voltage must be applied to the memory for retention of data. Under this condition the refresh oscillator on the controller schedules refresh operations so that clock inputs from the processor are not required to maintain the refresh operation. Therefore, for battery back-up operation, only the memory system need be supplied with battery power (i.e., the +5M voltage).

5.4.4 TEST FEATURES

The memory system has access points for production testing. These provide a means for initializing all state devices on the controller and array cards. On the controller, four signal lines are brought to the Jl connector. These connections are located at J1-1-17,19,31,33 (see the the 12152A memory controller schematic at the end of this section).

On parity check memory array cards (except the 1Mb card), a test socket at U213 connects to two test points. (Refer to the memory array card schematic in Section VI). These test points allow the intialization of certain state devices for diagnostic purposes.

On the parity-check memory array card, a green light indicates the parity checking system status. It is lit under normal conditions (no parity error) and is extinguished if a parity error occurs during a memory access. On the ECA card, single-bit errors are automatically corrected, and the green light is extinguished when an uncorrectable double-bit error occurs during a memory access.

For the ECA card, once the light is extinguished it will remain out until reset by the processor. In this way the error event is latched so that field service personnel can identify where the error occurred.

5.4.5 CONTROL SIGNALS

The following control signals are needed for memory operation:

- FCLK, SCLK Processor clocks which are needed to operate the memory cycles synchronously. FCLK (fast clock) is five times the frequency of SCLK (system clock). SCLK must be synchronous with FCLK.
 - PON Power on signal. This is necessary to initialize memory properly and to determine standby or normal mode of operation.
 - CRS Control reset. Needed to reset the parity LEDs.
 - MEMGO Needed to initialize memory cycles (see timing diagram, Figure 5-3).
 - MRQ Needed to distinguish between processor or DMA accesses.
 - MEMDIS Needed to distinguish between accesses to main memory and the controller ROM.
 - R/W Used to select read or write mode.
 - MP Used to enable memory protect function of controller.
 - PS Used to establish odd or even parity generation (standard array). (It is used on the ECA to inhibit writing of check word data.)
 - REMEM Used to inhibit controller during a remote memory access.

5.4.6 INTERRUPT CONDITIONS

The memory controller asserts two types of interrupts; memory protect and parity error. Whenever the processor attempts to access memory that is read protected, the memory protect interrupt will be asserted and the access will be stopped. The normal handshake sequence will be allowed to complete, however, with the memory system outputting all "ones" onto the backplane data bus.

If a memory write is attempted by the processor to protected memory, the interrupt will be asserted, memory will not be altered and the handshake will be allowed to complete. Whenever DMA accesses memory, the access will not be inhibited, whether or not it is to protected memory.

Whenever data is accessed from a standard array module and the parity of data is not correct, the parity error interrupt will be asserted.

In the case of a data access from an error correction array card, the parity interrupt will occur if a double-bit (non-correctable) error is detected. Single bit errors do not cause parity interrupts since the error is automatically corrected by the ECA card.

5.5 CONTROLLER CARD OPERATION

The controller card contains several sections including the external registers of the processor, mapping system, map RAMs, read-write protect, boot RAM and ROM, timing and control, parity generator and comparitor, and dynamic RAM refresh circuitry. These circuit areas are shown in the block diagram of the controller, shown in Figure 5-2.

5.5.1 EXTERNAL REGISTERS

The special-purpose external registers of the processor are located in the memory controller and communicate with the processor over the frontplane bus when executing microorder SRIN in a microinstruction.

The registers are defined as follows:


- MPAR: Map address register which can be written to and read from. It contains the 10-bit address presented to the map RAMs for processor access to the map registers. Any read or write to the maps increments MPAR. (Bits 10 15 are always zero.)
- PELl: parity error latch is a 16-bit read-only register containing the low 16 bits of physical address where the last parity error occurred. It is updated even if parity interrupts are disabled. Addresses are latched for both DMA and processor errors.
- PEL2: parity error latch 16-Bit read-only register containing the high 8-bits of physical address of the last parity error. This address is stored in the low eight bits of the register, and the remaining 8 bits are always 0.
- 3 CIL: central interrupt latch read-only register containing the trap cell address of the last I/O interrupt. The microcode uses this address to update the central interrupt register located in the register file (controlled by base set microcode).
- 4 B Reserved for HP.
- C F Reserved, access to the floating point processor.

5.5.2 MAPPING SYSTEM

The mapping system is the means by which the memory controller can provide a physical address equal to the maximum possible size of main memory array. The map system is composed of 16 high-speed static RAMs which convert (or map) the logical address received from the backplane into a 24-bit address. There are 32 maps with 32 address locations that can address up to 32 Mbytes of physical memory as described in paragraph 5.6.1.1.

In the address mapping operation, a 15-bit logical address word is divided so the lower-order bits are used directly where bit 0 of the backplane logical address is bit 0 of the physcal address. The upper-order five bits of the backplane address are used in combination with five bits from the address extension bus to select a map RAM location containing the upper-order 14 bits of the extended physical address of the memory location to be accessed. The 24-bit address is sent to the array cards over the frontplane.

The map RAMs are loaded from the processor Y-bus under control of the processor only. The memory accesses are timed so that the processor may access (or change) the map addresses during memory cycles.



5.5.2.1 Map Address Latch

During a normal memory access, (i.e., an access with no hold-offs due to refresh) the logical address on the backplane accesses the map RAMs and the extended address is sent to the array cards. After the assertion of MEMGO-is complete, the logical address is no longer valid, but the extended address must remain valid for the remainder of the memory cycle. This is necessary to keep the appropriate array card selected for driving the requested data onto the backplane. The extended address is, thus, latched on the memory controller at the end of MEMGO so that the memory access can complete. At the same time, this frees the map RAMs so that they can be accessed by the processor during the pending memory cycle if so desired. It is in this way that the processor can modify the contents of the map RAMs during a pending memory cycle.

5.5.2.2 Read-Write Protect

Two of the map RAMs are used to store the read-write protect status bits which control the access of protected areas of memory. These RAMs are written to at the same time as the address map RAMs and are accessed in the same manner. During any processor access to memory, these bits, if set, will prevent a memory access from occurring.

The mechanism by which this occurs is as follows: As the logical address accesses the map address RAMs, it also accesses the read-write protect bit RAMs. If either bit is set, then the requested read or write is inhibited. In the case of a write cycle, the aborted write will not cause any change of data in main memory. In the case of a read cycle, the aborted read will cause the memory controller to drive all "ones" (octal 177777) on the backplane data bus. However, a read can occur from write protected memory and a write can occur to read protected memory. In the case of a DMA access by a peripheral device, the protect bits are ignored.

5.5.3 CONTROLLER ROM AND RAM

The memory controller contains lk-words of static RAM (refresh not needed) and 8k-words of ROM space. The ROM is used for the storage of front panel code, and for the storage of boot loaders.

The RAM is used for bootstrap loading, diagnostic purposes, and for the storage of error syndrome codes from the ECA cards.

The lk-words of static RAM is accessed by the assertion of MEMDIS- on the backplane and the assertion of a base page address (0-1777, octal) on the address bus. Reading or writing of data into the RAMs is controlled by the R/W bit on the backplane.

The 8k-words of ROM space is accessed by asserting MEMDIS- on the backplane along with an address greater than 8k but less than 16k (20000 to 30000, octal) on the address bus. The sense of the R/W bit is unimportant in this case.

Memory accesses to the controller ROM and RAM are the same as those to main memory with the exception of the assertion of MEMDIS- on the backplane. Also, since the address may select one of the array cards in the main memory array, the controller inhibits any array card from driving the backplane data bus during a boot access.

The memory controller performs the access to either ROM or RAM in three SCLK cycles instead of two. This is necessary since the ROMs have slower access time than that of the main memory.

5.5.4 PARITY GENERATION AND DETECTION

Parity bit generation is performed by the memory controller for both read and write. In write operations, the parity generators monitor the data on the backplane during every write cycle. The parity bit is then generated and sent to every array card over the frontplane shortly after the data is valid on the backplane.

As the write cycle continues, the appropriate main memory array card is selected and the parity check bit is written into the parity RAM along with the 16-bit data word on the same array card. (In the case of an ECA card, the parity check bit is generated but is not used by that card.)

Read parity detection is done using the same set of parity generators as used for write. As the array card drives the requested data onto the backplane, the parity generators monitor it for correctness. At the same time, the parity check bit from the array card is sent to the memory controller over the frontplane. The parity generators compare the check bit with the data on the backplane to insure proper parity. If an error has occurred, the error condition is latched and the parity error signal, PE-, is asserted on the backplane after the release of VALID-. Also, the parity LED on the array card which was responsible for the parity error is extinguished.

In the case of an ECA card access for a read, the parity detectors still monitor the accessed data on the backplane but since the ECA card does not return a parity bit to the controller, the controller is inhibited from flagging a parity error interrupt. However, when a non-correctable (double-bit) error occurs on the ECA card, the ECA card informs the controller to assert a parity error interrupt.

To summarize, the memory controller asserts a parity error interrupt whenever a parity error occurs on a standard array card and when a double-bit error occurs on an ECA card. Both these occurrences indicate that accessed data is in error. The faulty array card will have its green parity indicator light extinguished.

5.5.5 REFRESH CIRCUITRY

The main memory array is composed of dynamic RAMs which require periodic refreshing for the retention of data. The memory controller schedules and performs the refresh function on all array cards simultaneously.

While AC power is applied to the computer system, the controller derives the refresh period by dividing the system clock using a counter. Thus, when a refresh is due, it is performed synchronously. If a memory cycle is in progress when a refresh cycle becomes due, the refresh waits until the pending memory cycle completes. On the other hand, if a refresh is executing and a memory cycle is requested, the memory cycle is held-off until the refresh completes. The requested memory cycle is then executed.

When AC power is removed from the computer system and there is a battery back-up system installed, the memory controller still refreshes memory by generating its own refresh clock. This is accomplished by an oscillator which is started the moment that standby status is achieved. In this manner, the memory controller can do synchronous refresh cycles during power-up and not depend on the system clock for refresh scheduling during power-down.

5.5.6 TIMING AND CONTROL

Timing and control refers to the circuitry necessary for the complete function of the memory controller. It is responsible for the following functions:

- 1. Generate handshake signals for backplane (BUSY, VALID).
- 2. Latch data and address during memory cycles.
- 3. Generate interrupt signals (MPV, PE).
- 4. Arbitrate memory and refresh cycles.
- 5. Generate read strobes for array cards.
- 6. Protect memory during illegal accesses.
- 7. Store error syndrome information in boot RAM.
- 8. Access loader and front panel firmware.
- 9. Inhibit array cards during protected accesses.
- 10. Inform the processor to extend the backplane clock during error correction cycles.
- 11. Maintain memory data during power failures.
- 12. Verify that physical address indeed accesses an extant array card and if not, drive all "ones" onto the backplane.
- 13. Determine whether the requested memory cycle should occur in two or three SCLK cycles.

The circuitry is composed of seven flip-flops and several gates. Figure 5-3 shows the sequence of events for a typical memory cycle which illustrates the following:

- 1. MEMGO is received from the backplane.
- 2. BUSY and CYCLE flip-flops are set at the beginning of the short-half cycle of SCLK. CYCLE immediately sends the RAS signal and to the array cards. BUSY is set on the backplane.
- 3. One FCLK cycle later, the data IN A DMA cycle at the memory array is latched by DLATCH. (for a processor write, the latching occurs two FCLK cycles later.)
- 4. Also, at this time, VALID is asserted on the backplane. (Two cycle access)
- 5. One FCLK cycle later, the output buffers on the selected array card are enabled by OUTEN- to drive data onto the backplane (read cycle). If a memory protect violation occurs, the memory protect signal MPV-is asserted and held for one system clock cycle.
- 6. One FCLK cycle later, the CAS enable signal CASEN— is sent to the array card. (write cycle).
- 7. One FCLK cycle later, accessed data is about to become valid on the backplane. If error correction is required, the EC-signal is generated and SCLK is extended (Figure 5-4).
- 8. On the leading edge of the next short-half-cycle of SCLK, both BUSY and CYCLE are de-asserted. This starts the ending sequence with valid data on the backplane.
- 9. One FCLK cycle later, the trailing edge of VALID occurs, completing the handshake. If a parity error is present in the accessed data, the PE- signal is asserted here for two FCLK cycles.
- 10. One FCLK later, the output buffers are disabled (OUTEN- is de-asserted). If a parity error has not occurred, the cycle completes at this point.
- 11. In the case of a parity error, the PE signal asserted in step 8 is asserted for the FCLK cycle following the normal termination at step 9.
- 12. In the case of error correction, the backplane SCLK is extended and the error syndrome code is written into the boot RAM at the trailing edge of the extended VALID signal.




Figure 5-3. Memory Controller Timing Control

5.6 CONTROLLER CARD THEORY OF OPERATION

The A700 computer memory controller card theory of operation is covered in the following paragraphs (see Figure 5-2 and the schematic of the memory controller at the rear of this section of the manual). The integrated circuits (chips) are referenced by their U-numbers and schematic locations. For example, U69 (13-C) means chip U69 on schematic sheet no. 1 is located by coordinates 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc. and on sheet no. 2 it is numbered 20, 21, etc.

5.6.1 MAPPING SYSTEM

5.6.1.1 Page Address Generation

The mapping system of the A700 memory controller is the means by which the physical address sent to the array cards is generated. It converts the backplane address bus and the backplane address extension bus into the upper-order 14 bits of the physical address. The lower-order 10 bits of address are used directly from the backplane address bus where Bit 0 the logical address equals Bit 0 of the physical address.

The map system is implemented using sixteen $lk \times l$ static RAMs. These map RAMs are accessed in parallel so that lk of l6-bit words are stored in them. The lower-order l4 bits are used as the map address while the remaining two bits are the read and write protect bits (see read-write protect in paragraph 5.6.1.3).

Data consisting of the desired physical addresses is stored in the map RAMs from the processor Y-bus during system initialization. This data is really the physical memory address (upper-order bits) that is sent to the array cards. In this way, the processor can assign (map) a given backplane address to an arbitrary physical address in the main memory array. This assignment can be easily changed by changing the contents of its map RAM location.

A map is composed of 32 16-bit word locations in the map RAMs. The upper-order five bits of the backplane address bus (bits 10-14) select one of the 32 locations within the map. The five bits of the address extension bus select one of 32 maps. Thus, the lk storage in the map RAMs is divided into map and map location selection to provide physical addressing from 32 maps each containing 32 words. Since the 14 bits stored in the map RAMs are used as the upper order bits of the physical address, each map word corresponds to a page (lk block) of physical memory.

The map RAMs are U16 through U86, and U17 through U87 on the controller card.

The address to the RAMs can be derived from either the backplane address and address extension busses or from the memory address register which is also located on the controller card. This is accomplished by U18, U28, U38 (31-B, -C, -D) type 74S158 multiplexers and U98 (31-C), a type 74S51 gate used as a multiplexer.

For any main memory access, the multiplexers select the backplane addresses. Whenever the processor changes or verifies the contents of the map RAMs, the address is selected from the map address register. The multiplexer is switched by the GMGO+ signal, so that whenever GMGO+ is asserted (during a main memory access) the multiplexer selects the backplane address. At all other times the multiplexer selects the map address register to the map RAMs.

The GMGO+ signal is generated by U106-3 (19-A). When a main memory access is in progress, MEMGO- is asserted on the backplane which is routed through U99-5 to U106-2. The OUTEN- signal is sent to U106-1 to gate the MEMGO+ signal. This is needed to make the trailing edge of GMGO+ occur at a definite time since the trailing edge of MEMGO+ is not tightly controlled. (MEMGO- on the backplane is driven by an open-collector driver.)

5.6.1.2 Mapped Address Latch

As the map RAMs are accessed during a main memory cycle, the contents of the RAMs are sent to the array cards as the upper part of the physical address described earlier. This part of the physical address is used to select the desired array card. The array card must remain selected for the length of the memory cycle. However, the output of the map RAMs is valid only when their input addresses are valid; i.e., the time MEMGO- is asserted on the backplane. Therefore, the output of the map RAMs must be latched and held for the length of the memory cycle. This is the function of the Mapped Address Latches U13, U23, U33, U43 (36-D, -C, -B, -A). These are 74S157 type multiplexers connected as latches where the outputs are fed back to one of the inputs.

The latch is controlled by the ALATCH+ address latch signal (refer to Address Latch Signal, paragraph 5.6.6.4). The Mapped Address Latch is a transparent latch so that as soon as the mapped address is available it is sent to the array cards; i.e., no clocking is necessary. The output of the latch is sent to the frontplane address drivers U21 (37-C) and U41 (37-D).

Once the mapped address is latched, the map RAMs can be accessed by the processor for either changing or verifying their contents. This is true even though the controller is in the process of accessing main memory. The output of the map RAMs is connected to drivers which connect to the processor's external B-bus (on the frontplane). These drivers are U51 (38-B) and U61 (38-B) and their selection is controlled by the EMAPB-signal.

5.6.1.3 Read-Write Protect

The Read and Write Protect status bits are stored in two separate map RAMs providing 1024-words of read-write capability. The RAMs used are U16 (32-A) and U26 (33-A) for read and write protect, respectively. Their function is to store the status of map addresses as either read or write protected (or both) so that the processor can tell the read-write protect status during every processor access to main memory. They are stored in the map RAMs in the same manner as the map addresses and are changed, verified and latched the same as the mapped addresses described in the previous section. For a description of the read-write protect interrupt function, refer to paragraph 5.6.6.12 on timing and control.

5.6.1.4 Selection of Map Zero

When an interrupt occurs from a peripheral device, it is necessary to process the interrupt through memory map 0. The interrupting devices are forced to map 0 by allowing the self configuring bit on the backplane to select map 0 whenever it is asserted. This is accomplished by routing the SELFC- from the backplane to the enable inputs of U18 (31-B) and U28 (31-C) multiplexers. This signal (MPO+ on the controller) when asserted high, causes the outputs of the MUXs to go to the high state which corresponds to zeros on the map RAM address bus.

This happens on map address bits A15-A19 which are the map selection bits derived from the backplane address extension bus. Thus, regardless of what is present on the backplane address extension bus, the assertion of the SELFC- signal during a memory access causes the access to occur through map 0.

5.6.2 BOOT RAM AND BOOT ROM ACCESSES

5.6.2.1 Selection of Boot Mode

The boot mode of the memory system is selected by the assertion of the MEMDIS- signal during a memory access cycle. The MEMDIS- signal informs the controller that the present memory access will be made to either the controller RAM or controller ROM instead of the main memory array. In this case, the main memory array cards are inhibited from driving the backplane data bus and the data driven onto the data bus will come from either the boot RAM or ROM (read cycle). If the required boot access is a write, then the data on the backplane will be written into the boot RAM.

While in boot mode, the selection of either RAM or ROM access for a read is determined by the backplane address bus. (For the ROM access, a write is meaningless.) If the address on the backplane references the base page, (i.e. <1777 octal) then the access will be to boot RAM. If the address references locations between 8k and 16k (20000 to 30000 octal), then the access will be to boot ROM. To distinguish between the RAM and ROM modes, address decoding is done. The backplane address is used to select locations in both boot RAM and ROM and is also used to select between the two modes; i.e., mapping is not done in the boot mode.

5.6.2.2 Boot Address Latch

The backplane address must be latched for the entire boot cycle. For the lower order 10 bits, this is done in the latches U19 (25-B) and U29 (25-A). For address bits 10,11,12 and 13 this is done at the quad flip-flop chip U48 (22-A). The lower order bits are sent to both the RAM and ROM and are used to select lk locations. Bits 10 and 11 are also sent to the ROMs since they have 4k of storage. Bit 13 (the 8k bit) is used to determine if the access is to ROM or RAM. If this bit is set, then U48-13 (22-A) is low, disabling the RAM select gate at U103-1 (23-B).

The ROM mode is enabled by U48-14 (22-A) which, in turn, enables the ROM gates at U58-4 and U58-10. Also, bit 12 is used to distinguish between which 4k set of ROM is being accessed by enabling gates U58-5 (23-A) and U58-9 (23-A) exclusive to each other. Thus, the latch forms a hardware interlock so that no matter what address appears on the backplane, only one set of RAM or ROM is selected at one time. The latch at U48 (22-A) is controlled by ALATCH-. (Refer to paragraph 5.5.6 for timing details.)

The output at U58-6 selects the lower 4k of boot ROM. The output at U58-8 selects the upper 4k. The boot RAM is selected by the output at U103-12. The select signal goes indirectly to the chip select inputs of two of the boot RAMs through AND gate U105-5 (24-B). The other input of the gate, U105-4, receives the SYWR- signal.

The SYWR- signal is asserted when an error syndrome code is written into boot RAM during an error correction cycle.

The "write enable" inputs are similarly gated to allow error code storage as well as normal boot RAM writes from the processor.

5.6.3 CONTROLLER DATA BUS

The controller has an internal data bus which is used for both input and output of data to the backplane. The backplane data is received through latches U49 (21-D) and U59 (21-C) which then drive the data onto this bus to the boot RAM and to the parity generator/detectors. This bus is also received by two buffers, U69 (27-D) and U89 (27-C), which then drive the backplane data bus. Thus, this internal data bus is bidirectional in that it can receive data from the backplane and also drive data onto the backplane. To illustrate this, the different operating modes will be described.

First, when an access to main memory takes place, the internal data bus is set up to receive data from the backplane. In this case, latches U49(21-D) and U59 are enabled on to the bus and buffers U69 and U89 are disabled from driving the backplane data bus.

For a read from main memory, data appears on the backplane and appears on the internal data bus to be presented to the parity circuits for parity checking. For a write to main memory, data appears on the backplane from the processor or I/O device and appears again at the parity circuits for generation of parity to be stored into memory. Refer to paragraph 5.6.4.1 for a detailed discussion of the parity circuit.

Next, when boot mode is selected, data to be written into boot RAM appears on the backplane data bus and appears on the internal bus at the input of the boot RAMs. If a read is desired, then latches U49 and U59 are disabled and the buffers U69 and U89 are enabled onto the backplane by the RM+ signal. Data from the boot RAM or ROM is then routed onto the backplane to be read by the processor.

Lastly, when error codes from an ECA card are stored into the boot RAM, they are driven onto the bus by driver U31 (28-B).

5.6.4 PARITY CHECKING

The controller utilizes parity checking to verify the integrity of data stored in the memory system. The circuitry used to generate and check parity is located on the controller while the parity bit itself is stored in main memory along with the corresponding data bits (standard memory only).

During a write to main memory, the controller monitors the data to be written into memory and generates the appropriate parity bit to be stored with this data. During a read access, accessed data is monitored to verify that the accessed parity bit is indeed correct. If it is not correct, then a parity interrupt is generated by controller.

5.6.4.1 Parity Generation

During a write access to main memory, data is sent by the processor or I/O device over the backplane data bus. The data bus is received on the controller card by U49 (21-D) and U59 (21-C). These transparent latches then pass the data to the controller internal data bus which is monitored by two parity generation circuit chips, U68 (11-A) and U78 (11-B). These chips are 9-input parity generator/detectors, so two are required to determine parity for a 16-bit data word. Each chip receives eight data bits from the bus. The ninth bit on one chip is used to receive the parity sense signal from the backplane and the ninth bit on the other is used to receive the parity bit from the array card during a read access. It is always low during a write access.(parity generation)

The parity generators each have two outputs; one designated E and the other designated O. These outputs are true (high) if the number of set inputs is an even or odd number, respectively. For example, if the octal number 377 is present on the input, (eight bits set; assume the ninth is low) the E output will be set, signifying that an even number of bits are set. Similarly, if the octal number lll is present on the inputs, then the O output will be set. All zeros on the input will produce the O output since zero is considered an even number. Based on this, the parity bit generation is described below.

5.6.4.2 Parity Bit Generation

The parity mode for the memory system is odd parity. This means that any data word written into memory plus its corresponding parity bit must have an odd number of bits set. At the time data is stored into memory, it must be determined if the parity bit should be set or cleared to produce this odd number. Eight inputs of U68 (11-A) receive bits 0 through 7 of the data word. The ninth input is used to receive the parity bit stored in memory during a read access to memory and is always low during a write.

Eight inputs of U78 (11-B) are used to receive bits 8 through 15 of the data word and the ninth bit is used to receive the parity sense signal from the processor. This bit is normally high. If the number of bits set in the data is odd, one set of data lines must have an odd number of bits set and the other must have an even number of bits set. In this case, either the two generators will have both E outputs set or both 0 outputs set. If the number of bits in the data word is even, then each set of data lines must have an odd number of bits set or an even number of bits set. In this case, the outputs of the two generators will be opposite (i.e., the E output of one will be set and the O output of the other will be set, or vice versa).

The previous description shows that when the outputs of the generators agree, the parity of the data word is already odd and the parity bit need not be set. At all other times the parity bit should be set.

A Boolean equation for the parity bit can be written:

$$(E1 * E2) + (01 * 02) = P- (complement of P)$$

This function is readily implemented by a 74LS51 type 'and-or invert' gate U88 (11-B). Thus, the outputs of the parity generators are combined by this gate and the output U88-6 is used as the parity bit to be stored into memory. This bit is sent out over the frontplane to all the array cards to input U32-8 (19-A).

5.6.4.3 Parity Detection

Parity detection is performed on every read access from a standard array card. As data appears on the backplane from an array card, this data is received by the transparent latches U49 (21-D) and U59 (21-C) which then send it to parity detectors U68 (11-A) and U78 (11-B). Also, the parity bit stored in memory is sent to the controller via the frontplane as the PCK-signal and is received by U106-10 (12-A). Since this is a read access, the RE+ signal is true which enables AND gate U106-9 presenting the parity bit as the ninth input to U68.

The parity of the data word plus parity bit must be odd indicating that accessed data is correct. The parity bit is inverted when it reaches the input of the parity detector; therefore, data is correct if the number of bits set is an even number. As previously explained, an even number of bits set into the parity detectors will cause the detector outputs to be the opposite and produce a high at the output of the parity bit gate U88-6 (12-B). Thus, the condition for correct data is that this output should be high during a memory access.

The parity error flip-flop U126 (12-B) monitors the parity bit gate output through the AND/OR invert gate U88 (11-B) which inverts it. When the trailing edge of the VALID- signal occurs, it latches the parity check status. If the parity check status is low at U88-6, meaning parity error, the output at U126-9 will go high enabling the parity error signal from U116-1 (19-B).

The physical address of the parity error is stored in parity error latches U71, U81, U91 (47-A, -B, -C).

5.6.4.4 Parity Disable

When an error correcting array (ECA) card is accessed by the controller, the controller parity function is not used for either read or write. During write accesses to an ECA card, the parity generator produces a parity bit but it is not used by the ECA card. During read accesses from an ECA card, the parity detection function is disabled on the controller. This is caused by the parity disable signal sent by the ECA card to the controller. This signal is received on the controller by U32-1 and -2 (11-B) and is sent inverted to U88-1 and -13 (11-B). This forces the output at U88-8 low, so that the parity error flip-flop cannot be clocked high, thus inhibiting any parity interrupt.

5.6.5 ERROR LOGGING

When an ECA card is installed in the system, the controller stores error codes (syndrome codes) in the boot RAM area. These codes are sent to the controller by the ECA card performing the correction after the controller sends the proper control signals to the ECA card to retrieve the error codes. Also, since the correction process requires extra time than is available during a normal cycle, the processor extends the backplane SCLK to provide this time. This clock extension occurs only during a correction cycle and the controller must compensate by extending the VALID— signal on the backplane.

In operation, when a single-bit error occurs, the ECA card asserts the EC-(error correction) signal on the backplane, informing the processor to extend the short-half-cycle of SCLK. The controller also receives this line on U810-1 (21-C). The EC- signal then resets the shift register at U610-1 (22-C) to start the extension sequence necessary for extending VALID. Note on the schematic that the EC- signal is gated with VALID to prevent glitches on the EC- line from erroneously resetting the shift register.

The EC- signal remains asserted until one FCLK cycle after the rising edge of SCLK-. When it is released by the ECA card, the shift register starts setting its outputs in sequential fashion. The result is a series of shifted pulses spaced by one FCLK cycle apart and occurring during the SCLK clock extension period. These pulses are used for various timing purposes as will be presently described.

5.6.5.1 Syndrome Code Storage

See Figure 5-4 for the following theory of operation on the error logging operation of the error correction cycle. When the shift register is reset, the control signals it produces immediately set up the controller for the error logging operation. The EX4+ signal at U610-14 appears on U39-13 to disable the backplane data receivers. This is necessary since the syndrome code will soon be received from the ECA card on the controller data bus. The EX4+ signal also disables address driver U19 (25-B).

The EX4 signal enables driver U11 (27-B), to present the upper eight bits of the latched physical address to appear at the lower eight address inputs of the boot RAM. These physical address bits, PA16 through PA23, represent 64k blocks of main memory. Therefore, if the address is incremented by one, the main memory address is incremented by 64k (i.e., to the next block).

Since this address (PA16 - PA23) is being used to select the location of boot RAM to which the syndrome code will be stored, the location in boot RAM corresponds to a unique 64k word block of main memory. (Since the RAMs used on the ECA card are 64k RAMs, this corresponds to one row of memory on the ECA card.) Any syndrome code stored in a given address in boot RAM indicates an error in a unique row of main memory.




Figure 5-4. Error Correction Cycle

The EX4+ signal disables address driver U41 (37-D) to allow the ECA card to send the syndrome code to the controller on address lines PA10 thru PA15. (This physical address is not necessary at the ECA card now since data has already been accessed from the main memory RAMs.) The EX4- signal enables driver U31 (28-B) to receive the incoming error code. The EX4+ signal also sends the SYNRQ- signal from U32-11 (38-D) to the ECA card to request the syndrome information.

The EX4+ signal sets bits 8 and 9 of the address bus to the RAMs at U39-6 and -3. This forces the syndrome access to occur in the upper 256 locations of the 1k boot RAM area. That is, syndrome codes are stored in address locations 1400 thru octal 1777 in the boot RAM.

When the EC- signal is released on the backplane, the output at U810-3 goes high, enabling the shift register to set itself again. Signal EC- also appears at U103-4 where it is gated with EX3+ and the PDSABL signal from the ECA card. All signals are now high which causes the syndrome write SYWR-signal to appear at U105-1 and -4 selecting the boot RAMs for syndrome writing. Note in the schematic that U105-6 only goes to the lower order boot RAMs (U53 and U63). Thus, only the lower order eight bits of the data in a given location can be written with an error code.

As the shift register goes through its setting sequence, EX3+ is reset, terminating the boot RAM write signal. The delayed VALID- signal also terminates at this time. The VALID signal has been extended by the EX2-signal appearing at U108-4. It also extended the DI and OUTEN signals by holding U118-10 reset. The EX4 signal is the last signal to reset and is coincident with the end of the short-half-cycle of SCLK.

5.6.5.2 Double-Bit Error Detection

When a double-bit error is detected by the ECA card, the ECA card forces the controller to assert a parity error interrupt. The ECA card releases the signal PDSABL- (parity disable) at the same time the EC- signal is asserted so that the input at U88-1 and -13 (11-B) goes low. Also, since the shift register has been reset, the EX3- signal appears low at U88-10 (11-B). These two signals force the output at U88-8 high which is the signal SWDIS+ (Syndrome Write DISable). Thus, when VALID clocks the parity error flip-flop at the end of the memory cycle, a parity interrupt will be asserted.

Note in the schematic that the PDSABL+ signal goes to U103-5. When it is released (low) for a double-bit error, it immediately prevents the writing of the error syndrome code into the boot RAM. Therefore, when a double-bit error occurs, a syndrome code is not stored in the boot RAM. Syndrome codes for double-bit errors are meaningless since the EDAC chip on the ECA card cannot correct double-bit errors.

5.6.6 TIMING AND CONTROL CIRCUIT

The main control circuit is a hardware sequencer that provides the necessary control signals for performing memory cycles. The operation of the circuit is described in terms of the various operations it implements including backplane handshake and drive enable signals, data and address latch signals address strobes, and internal memory and interrupt protect signals. Refer to the timing diagrams in Figure 5-5 and 5-6 for the timing details of each of these main control functions.

5.6.6.1 Backplane Handshake Signals

All memory cycles are initiated by the assertion of the MEMGO- signal on the backplane. The memory controller always responds by setting the BUSY-signal at the beginning of the following short-half-cycle (SHC) of SCLK.

In the case of a two cycle (main memory) access without a conflicting refresh cycle, BUSY— is held for one SCLK cycle and is reset at the beginning of the next SHC. In the case of a three-cycle access to boot ROM or RAM without a conflicting refresh cycle, BUSY— is held for two SCLK cycles and is reset at the beginning of the second SHC of SCLK. (For the case of conflicting refresh cycles, refer to paragraph 5.6.7.3.)

5.6.6.2 Two-Cycle Main Memory Access

The two-cycle main memory access to the memory array cards is shown in the timing diagram of Figure 5-5. In operation, the VALID- signal is asserted one FCLK cycle after BUSY- is asserted and is reset one FCLK cycle after BUSY- is reset. the assertion of VALID- is held off for one SCLK cycle so that it is asserted for only one SCLK cycle towards the end of the BUSY-signal. It is still reset one FCLK cycle after BUSY- is reset. This is necessary to satisfy I/O master requirements of VALID- being asserted for only one SCLK cycle.

When the MEMGO- signal appears on the backplane, it is received by U99-15 and is sent to U106-13 where it is gated with REMEM-. If REMEM- is asserted, the MEMGO signal will not proceed to the control circuitry. The result is that the controller will ignore the request for a memory cycle. If REMEM- is not set, the signal goes directly to the J-input of the BUSY flip-flop U118 (13-B).

The BUSY flip-flop sets on the next falling edge of SCLK+. The output of the BUSY flip-flop at Ul18-6 then goes to U97-5 (14-C). If there is no refresh cycle in progress, U97-6 will be low and the BUSY- will produce a high at the J-input of the VALID flip-flop.

The VALID flip-flop sets on the next falling edge of FCLK+. This causes a reset signal to appear at the K-input of the BUSY flip-flop (Ul18-2) so that on the next falling edge of SCLK+ the BUSY flip-flop will be reset. Thus, BUSY will be asserted for one SCLK cycle. When BUSY resets, a reset signal appears at the K-input of the VALID flip-flop so that one FCLK cycle after BUSY resets, VALID is reset. This completes the two cycle backplane handshake.

5.6.6.3 Three-Cycle Boot Memory Access

The three-cycle boot access timing is shown in the diagram of Figure 5-6, If an access to boot RAM or ROM on the memory controller card is initiated, the MEMDIS- signal will be asserted with MEMGO-. MEMDIS- inputs to Ull6-5 (13-C). The output at Ull6-6 goes low and asserts the XTND- signal which is used to select the three cycle mode. Note in the schematic that the CYCLE flip-flop Ull8 (14-C) is also set the same time as BUSY flip-flop Ull8 (13-B), provided that refresh is not in progress.

The CYCLE flip-flop will always toggle on and off for one SCLK cycle since its Q output is connected back to the K input. The CYCLE- signal is used with the XTND- signal to hold off the assertion of VALID- during a three-cycle memory access. This is done at U107-9 and -10. Since the LBT-signal is low for the entire cycle (latched at U29) the output at U107-8 will be low when the CYCLE- signal is present.




Figure 5-5. Two-Cycle Main Memory Access




Figure 5-6. Three-Cycle Boot Memory Access

CYCLE and XTND- hold the VALID flip-flop clear. When the CYCLE signal resets, the clear is removed and VALID is set on the next falling of FCLK+.

When VALID is set, BUSY resets on the next falling edge of SCLK+ and VALID resets one FCLK cycle later as before. Thus, BUSY is asserted for two SCLK cycles and VALID is asserted for one cycle.

Since VALID is not asserted during the CYCLE signal, reset is not sent to the BUSY flip-flop, preventing it from resetting after one SCLK cycle.

The extended two-cycle BUSY+ signal is gated with VALID- through U93-1 and -2 (12-C). This prevents the BUSY signal from affecting the input of the CYCLE flip-flop at the end of memory cycles when VALID is asserted; otherwise, the CYCLE flip-flop would resets after one SCLK cycle and cause the controller to initiate a delayed memory cycle. (Refer to paragraph 5.6.7.5 on Memory Cycles with Pending Refresh Cycles.)

The XTND— signal goes through the frontplane to the array cards for enabling the three cycle mode on these cards in the event that this is desirable in future array card designs.

5.6.6.4 Address Latch Signal

At the beginning of every memory cycle, the address of the memory location to be accessed is latched using signal ALATCH. The lower order 10 bits are latched on each array card directly from the backplane while the mapped address is latched on the controller in four 74S157 type transparent latches (refer to Page Address Generation in paragraph 5.6.1.1.).

The latching is necessary since the address for the requested memory cycle is only valid on the backplane during the assertion of MEMGO— but the addresss are needed on the cards for the whole cycle. This is to assure that if a parity error (or double—bit error) occurs on the access, the selected memory array card will ready to store the accessed address into the parity error latch. The address that is latched is the physical address sent to the array cards, not the logical address on the backplane.

The address latch signal is generated one FCLK cycle after the BUSY signal is asserted in response to MEMGO-. When BUSY is set, the inputs to the DI signal flip-flop Ull8-11 and -12 (14-B) are immediately qualified. On the next falling edge of FCLK+, the DI flip-flop toggles and sets the input of Ul07-12 high. This in turn sets the input of U97-11 high which then drives the ALATCH- signal to the address latches.

There are two levels of gating to produce ALATCH-. The first level of gating at U107-12 and -13 is used to generate the proper length latch signal during boot cycles when CASEN+ is totally absent.

The second level of gating using U97-11 and -12 effectively allows either the FLCH+ or the CASEN+ signal to generate ALATCH-. During a boot access, the CASEN+ signal is not asserted (refer to Protected Memory Access, paragraph 5.6.6.10.) so that the latching function is done by DI+. During a write memory access, the CASEN+ signal is not asserted until after the assertion of OUTEN+. Since this is not soon enough to catch the address while it is valid, the overlap of the DI+ signal and the CASEN+ signal provide the correct latch signal. The CASEN+ signal is primarily used to extend the end of the latch signal to cover the complete memory cycle. (Refer to paragraph 5.6.6.7 for additional information on the CASEN signal).

5.6.6.5 Data Latch Signal

The data latch signal DLATCH— is generated only during write cycles since it is only then that the memory controller stores data from the data bus. DLATCH— is generated at two different times depending on whether the processor or an I/O device is writing data into memory. This results from the fact that data from an I/O device is available on the backplane much sooner than data from the processor. Also, data from the processor is held much longer than data from an I/O device.

The DLATCH- signal is generated at U113-6 (16-A). It is routed to U49-11 and U59-11 to latch data on the controller and it also goes to U42-12, where it is sent out over the frontplane to the array cards. The SLCH+ signal at U113-4 (slow latch signal) determines if the latch signal is asserted early or late.

During a DMA cycle, (I/O device) the MRQ- signal is asserted on the backplane. This signal is used to immediately set the SLCH+ signal so that as soon as the FLCH+ signal occurs, the data latch signal is asserted early. If MRQ- is not asserted, the processor is performing the access and the SLCH+ signal is held off at U93-12 (11-D) by the MEMGO+ signal. Only after the delay of the MEMGO+ signal does the SLCH+ signal get asserted. Note that the FLCH+ signal is asserted at the same time each memory cycle. It is a composite of the DI+ and OUTEN+ signals to give it the correct length to cover the whole cycle. The W+ signal at U113-3 insures that the DLATCH-signal is asserted only during a write cycle.

The DLATCH signal to the array cards does both address and data latching on the array card. Since the backplane address latched on the array cards is guaranteed only to be valid during the SCLK cycle during MEMGO, the latch signal must not be delayed beyond the end of the short-half-cycle of SCLK during MEMGO.

The SLCH signal is set when MEMGO terminates but the MEMGO trailing edge can be delayed excessively beyond this point because it being pulled high by a resistor and not a gate output. The delayed pulse edge is acceptable for data latching on the memory controller during processor writes since the processor holds data valid during the long-half-cycle after MEMGO. However, it is not acceptable for latching the backplane ADDRESS on the array cards. To overcome this, the DLATCH signal to the array cards must not occur later than the OUTEN signal for any cycle. Therefore, the OUTEN— signal is sent to the frontplane driver at U42-13 to accomplish this.

5.6.6.6 RAS Generation

The RAS (Row Address Strobe) is the signal used to start the array card memory access. For either a read or write cycle, RAS is sent to the array cards and is used to strobe in the row address for the memory array. This signal is generated from the CYCLE— signal.

When a memory cycle is initiated, the CYCLE flip-flop is set at the same time BUSY is set (provided there a refresh cycle is not already in progress). When CYCLE- occurs, it is routed directly to the frontplane driver at U42-4 and -5. The output of this driver is the RAS- signal sent to all array cards. Thus, RAS is generated directly from the CYCLE signal.

5.6.6.7 CAS Generation and Memory Access Control

The CAS (Column Address Strobe) signal on the array cards is generated through the use of a delay line on each array card from the RAS signal. The CAS signal is the main signal controlling the access to the main memory array. In operation, the CAS signal is enabled on the controller by the CASEN signal before being asserted on the RAM chips.

The CASEN- signal provides memory access control so that the controller can perform a refresh cycle, boot cycle, main memory cycle, or protect the main memory array from an illegal access. These functions are accomplished by controlling the CASEN flip-flop Ul28 (15-B). by the 'and-or-invert' gate located at Ul17 (13-D). This gate is the means by which the controller protects the access of main memory.

5.6.6.8 Normal Main Memory Access

In a normal (non-protected) access to main memory for either a read or write, the CASEN+ signal must be sent to U32-4 and U32-5 (19-B) in order to be sent to the array card for the access to complete. Therefore, the CMP-signal to U128-14 (15-B), the clear input, must not be asserted for the duration of the cycle. In the case of a normal write access, the shift register sequence of the BUSY, DI, OUTEN and CASEN flip-flops proceeds over the period of four FCLK+ cycles. The CASEN flip-flop sets at the fourth cycle, asserting the late CAS enable signal to the array cards and effectively writing the data into the memory array.

The CAS enable signal is a late signal since the delay line version of CAS on the array cards is already asserted but is not presented to the RAMs. This late CAS enable is necessary during a write cycle to allow sufficient time for parity bit generation. (In the case of an ECA card write, this time, plus a little more provided by the ECA card itself, is necessary for check word generation.)

When a normal read cycle occurs, it is desired that the CAS signal to the RAMs occur as quickly as possible, i.e., as soon as it becomes available from the array card delay line. Therefore, the CASEN+ signal is preset at the same time the CYCLE signal set at the beginning of the memory cycle, and remains set for the whole cycle. This presetting of the CASEN flip-flop is accomplished by the signal at U113-12 (14-D).

In operation, provided that the CMP- signal is not asserted and also that it is a read cycle, the output at Ull3-12 will go low when the CYCLE+ signal occurs. This immediately sets the CASEN flip-flop. There can never be a conflicting preset and clear. to the CASEN flip-flop since the CMP- signal goes to Ull3-13. For both a normal read and write cycle, CASEN is reset at the end of the shift register sequence initiated by the reset of BUSY.

5.6.6.9 Boot Memory Access

In the case of a boot memory access, the memory system is being requested to send data from either the boot RAM or ROM on the controller and NOT from the main memory array. Therefore, the controller must not access the array cards. This is accomplished by inhibiting the CASEN signal for the duration of the cycle.

A boot cycle is initiated by the assertion of the backplane MEMDIS- signal during MEMGO-. The MEMDIS- signal is latched at U29-12 (11-C) by LBT-, and it is held for the entire memory cycle. This signal appears inverted at U117-9 and 10 (13-D) which directly asserts the CMP- signal. Since CMP- is held for the entire cycle, CASEN- is held reset for the whole boot cycle. This has no affect on the generation of RAS; therefore, RAS is asserted at the RAMs but not CAS. This is the equivalent to a refresh cycle where data is not written to or read from the main memory. Only one row on the arbitrarily selected array card is refreshed.

5.6.6.10 Protected Memory Access

In the case of a protected access of main memory, the memory controller must prevent any data from being written into or read out of the array cards. The way a protected access is detected is through the read and write protect bits stored in the map RAMs at U16 (32-A) and U26 (33-A), respectively.

At the beginning of a memory cycle during the assertion of MEMGO-, the backplane address selects the proper location in the map RAMs to obtain the mapped physical address. The corresponding locations of the read and write protect RAMs are accessed to get the read and write protect status information for this particular address. If either of these bits are set high then the corresponding protect function must take place. The read and write protect bits are latched, along with the mapped address, at U43-12 and 9 (36-A) respectively. These signals are monitored by the memory protect gate at U117 (13-D).

The signal from U106-6 (12-D) is used to enable the read-write protect function at U117-4 and -11. This signal is derived from the backplane memory protect signal, MP+. It is gated with MRQ- at U106 to allow DMA accesses to override the memory protect function. Note that the read protect bit is also enabled by the W- line at U117-5.

Thus, the read protect function can occur during only a read cycle. Similar reasoning applies to the write protect function. It should be obvious that the read protect function cannot occur during a write cycle and vice versa. The memory is protected by the assertion of the CMP- signal at Ull7-8 for the duration of the memory cycle.

Lastly, in the case of a refresh cycle, the contents of main memory must not be altered, only refreshed. Refresh is accomplished by a RAS only cycle to the array cards. Therefore, when a refresh cycle is initiated, RAS must be generated but CAS must be inhibited. This is easily done by preventing the assertion of CASEN during the refresh cycle. A refresh cycle can, therefore, be visualized as a memory protected cycle where only RAS is asserted. RAS is sent to all RAMs on all array cards in the main memory array during a refresh cycle.

5.6.6.11 Backplane Drive Enable Signals

During a memory cycle, the controller must send the proper handshake signals to either the processor or I/O device. It also must enable the proper array card to drive data onto the backplane during a main memory cycle or enable itself to drive the backplane during a boot access. The main handshake signals, BUSY and VALID, are driven onto the backplane at U99-14 (11-D) and U99-12. The enable signal for this driver is generated at U97-1 (12-D). This signal is derived from the BUSY and OUTEN signals. Thus, when BUSY is asserted in response to MEMGO, it immediately gates itself onto the backplane. The OUTEN signal is used to extend the enable signal to the end of the memory cycle.

When accessing main memory during a read cycle, the controller generates a read enable signal (RE+) which is sent to all array cards. This signal is used only by the selected array card to enable its backplane drivers to output data onto the backplane data bus. RE+ is generated at U96-8 (17-B) in the following way:

First, RE+ must only be asserted during a read cycle, so the W- signal appears at U96-11 as an enable signal. The gating signal is provided by the OUTEN signal at U96-10. This signal provides the proper time for enabling the backplane drivers. The last enable signal, CEN-, is derived in a rather complicated way. This signal is normally high, enabling the RE+ gate, except under two conditions: when a read access to protected memory is attempted and when an access to non-extant main memory is attempted.

In the case of a protected memory access, the controller memory protect signal is generated (CMP-). This causes the output at U97-10 (16-B) to go low, disabling the RE gate. This happens before the assertion of the OUTEN signal so that U96-8 never goes high during the cycle. Thus, the array cards are inhibited from driving the data bus during a protected cycle. The CEN- signal is inverted at U109-12 (17-B) and sent to the input of the RM gate at U96-3.

The RM+ signal is used to enable the controller's data bus drivers in the case of a boot access. Since the inputs at U96-4 and -5 are the same as those for the RE gate, the CEN- signal determines whether the controller or an array card drives the backplane data bus. In this protected main memory access, the controller, not an array card, drives the data bus. Since the boot RAM or ROM are not enabled at this time, the controller's internal data bus is pulled high by resistors R3 and R79. Therefore, the enabled drivers U69 (27-D) and U89 (27-C) drive all ones (octal 177777) onto the backplane. So, for a protected main memory read access, the addressed location is not accessed and the controller outputs octal 177777 onto the backplane data bus.

In the case of a main-memory read access to non-extant memory, it is obvious that the memory system cannot supply meaningful data to the bus. The controller is informed of this condition, however, by the ACK- signal at U97-9 (16-B). ACK- is asserted low whenever an array card is selected.

The selected array card sends ACK- over the frontplane to the controller. If this signal is not asserted during a memory read cycle, the controller assumes that a memory card is not driving data onto the bus, and so it will send all ones onto the bus as in a read protected access. The CEN- signal at U97-10 will be low under this condition. Therefore with no memory array cards installed in the backplane, all read accesses to main memory will produce octal 177777 on the data bus.

5.6.6.12 Memory Protect Interrupt

In the event of an attempt to access protected memory, the processor is alerted to this fact by the memory protect interrupt MPV- signal. MPV- IS generated at U116-11 (18-B) and sent onto the processor frontplane. The timing of MPV- on the frontplane is determined by the gating of VALID at U116-13. The interrupt condition is set up at U116-12 by the memory violation signal (MV+) generated at U96-12 (17-C). The MV+ signal is derived from the controller memory protect signal, CMP-. Recall that the protect signal is asserted not only during a protected access, but also during a boot cycle and a refresh cycle. Obviously, the processor memory protect signal should not be asserted during a refresh or boot cycle, so these events are gated out of the controller protect signal CMP- at U96-1 and -2. Thus, the violation signal at U96-12 is only present during a true protected memory access.

5.6.7 REFRESH CIRCUIT

The dynamic RAMs used in the main memory array must be clocked at a regular interval in order to maintain the data stored in them. The clock used is the RAS pulse normally used for memory accesses. Internal to the RAMs, the RAS signal is used to enable a word line in the cell matrix. There are 128 word lines in each RAM, and the one that is enabled by RAS is the one that is selected by the address present at the RAM pins at that time. This is the refresh address.

The RAMs require that all rows (word lines) be accessed (refreshed) every 2 milliseconds. Therefore, every 15.6 microseconds a different row is refreshed. This is the rate that the refresh cycles are generated by the controller. A normal main memory access effectively causes a refresh to occur since RAS is asserted for the access. This refresh occurs at only one row of RAMs, however. A program that causes a sufficient number of memory accesses and random address selection can self-refresh the memory independently of the refresh circuit but this is a rare occurrence. The refresh circuit guarantees that memory is maintained regardless of whether the system is idling or executing programs.

The refresh circuit operates in two different modes. One is the operational mode where AC power is applied to the computer system and the system is fully functional. The other is when AC power is removed and the the memory system is in standby mode where battery power is used to sustain the memory power supply and refresh operation. The latter may occur during AC line power failures and it is desired that the contents of main memory are not lost. No memory accesses are done in this mode and only refreshing takes place.

5.6.7.1 Operational Mode

See Figure 5-7 for the timing of signals used in the operational mode of memory refresh. Under the operational mode the refresh circuit schedules refresh cycles by counting cycles of the system clock, SCLK. This is done by the 74LS390 type counter U85 (16-D). The SCLK+ signal appears at U123-9 (16-E) which inverts it and drives the counter input at U85-1. The counter output is monitored by four-input AND gate U95 (17-E) to detect a count of 55 SCLK cycles. When this occurs, the output U95-6 goes high and gates off the clock at U123-8. This prevents the counter from incrementing so that it holds the present count.

The output at U95-6 is the refresh pending (RP+) signal and is now effectively latched until the counter is reset. If there is no pending memory cycle taking place, the BSY- signal at U95-13 is high enabling the RP+ signal to the refresh flip-flop at U126 (18-D). This is the Refresh Go signal (RGO+). On the next rising edge of SCLK+, the refresh flip-flop is set, initiating a refresh cycle. The counter is reset by the Refresh Cycle (RC+) signal so that the refresh pending signal is reset also.

When the RC- signal occurs, it appears at U113-10 (13-C), enabling the J-input of the CYCLE flip-flop. A memory cycle is thus initiated, and RAS is sent to the array cards in the same way as before. The RC+ signal appears at U117-3 (13-D) which forces the CMP- (Controller Memory Protect) signal. This prevents the assertion of CASEN which disables the assertion of CAS at the RAMs on the array card. In this way, a RAS only refresh cycle is generated. The refresh address to the RAMs is generated on the array cards themselves.

Note on the schematic that CASEN- is gated with RC+ at U117-2 and -3 so that RC+ will not assert CMP- to the CASEN flip-flop and reset it during the previous memory cycle (CASEN terminates normally). This circuit prevents a held off refresh cycle from truncating the CASEN signal when the refresh cycle is initiated by RGO+, since CASEN is extended beyond the end of the memory cycle to hold addresses valid.

Since the RP+ signal is removed immediately upon the setting of the RC signal, the input at U126-2 (18-D) goes low. For proper refreshing the refresh signal is asserted for two SCLK cycles. To accomplish this, the RC-signal is gated with the CYCLE-signal at U123-5 and -6 (16-D) producing a refresh hold signal at U123-3 (see Figure 5-7). This causes the output at U123-1 to go low holding the refresh flip-flop set during the CYCLE signal.

After CYCLE completes, the preset is removed and the refresh flip-flop will reset on the next clock edge of SC+. The RC signal is thus held for two SCLK cycles. Upon the reset of RC+, the counter is enabled to start counting again and the cycle repeats.

NOTE

A 250 nanosecond system clock and a 14.6 microsecond refresh interval calculates to produce a refresh every 58 clock cycles. However, the counter output is decoded for the count of 55. This difference results from the fact that the counter is held latched for one cycle during the refresh pending time and is held clear during the two cycles of the refresh cycle time. These three cycles of refresh overhead are added to the 55 count to form the 58 SCLK cycle refresh interval.

5.6.7.2 Standby Mode

See Figure 5-8 for refresh circuit timing in the standby mode. The controller switches to standby mode when the PON+ signal on the backplane goes low. The controller will not acknowledge any requests for memory cycles when the PON+ signal is low. While in this mode, only refresh cycles are performed and the scheduling of refresh cycles is done in a differently. While in standby, the controller uses its own oscillator instead of the backplane clock to initiate refresh cycles.

The CYCLE flip-flop U128 (14-C) and REFRESH flip-flop U126 (18-D) are directly driven by their preset and clear inputs. When the PON- signal is high, the logic gates at U125-5 (13-E) and U125-9 (15-E) are enabled to drive the clear inputs of the flip-flops. Also, the refresh oscillator U124 (13-E) is enabled. The refresh oscillator directly sets and resets the CYCLE flip-flop through the two NAND gates at U125. The STRAS/2 flip-flop U127 (15-E) directly sets and resets the REFRESH flip-flop through the gates at U125 and U123. The refresh oscillator runs at twice the refresh rate and clocks the STRAS/2 flip- flop. This flip-flop divides the oscillator output by two and allows refreshing to occur every other oscillator cycle.

In operation, assume that the STRAS/2 flip-flop is clear. The gate at U125-1 is disabled and the REFRESH flip-flop is forced to reset by U125-8. Note that the set inputs to CYCLE and REFRESH flip-flops are high. When the oscillator waveform goes high, it cannot set the CYCLE flip-flop since U125-1 is disabled.

When the waveform goes low, it clocks the STRAS flip-flop which causes it to go to the set state. (Note that the STRAS/2 flip-flop is configured in a toggle mode.) This causes the REFRESH flip-flop to set. Also, the gate at U125-1 is enabled. The next time the oscillator waveform goes high, the CYCLE flip-flop sets which then sends the RAS signal onto the frontplane to the array cards. When the oscillator goes low, it resets the CYCLE flip-flop and also clocks the STRAS/2 flip-flop to a reset state. This resets the REFRESH flip-flop and finishes the cycle. The cycle repeats as long as the PON- signal is high.

The reason that the controller does not use the backplane clock to schedule refreshes during standby is that battery power only goes to the memory system during standby. Therefore, the clocks on the processor are not running and cannot be used by the refresh circuit.

5.6.7.3 Arbitration between Memory and Refresh Cycles

The refresh function must occur periodically, and very frequently it is attempted simultaneously with normal memory accesses. Obviously, both cannot take place at the same time so some method of interleaving of the two processes must exist. This is achieved by initiating refresh operations and memory accesses on opposite edges of SCLK, i.e. memory cycles are initiated on the falling edge of SCLK+ and refresh cycles are initiated on the rising edge of SCLK+. Once a cycle is initiated, it is allowed to complete. If an opposing cycle is attempted while the initiated cycle is pending, the opposing cycle is simply held off until the pending cycle completes. Therefore, neither type of cycle is given priority over the other and cycles are serviced on a first come, first serve basis.

5.6.7.4 Refresh Cycles with Pending Memory Cycles

See Figure 5-9 for the timing diagram of refresh cycles with pending memory cycles. In this case, the memory cycle was the first to get the attention of the memory controller. For either a normal or boot access, the BUSY-signal is asserted at U95-13 (17-D) and inhibits the refresh pending signal (RP+) from appearing at the input of the REFRESH flip-flop. When the BUSY signal is reset near the end of the memory cycle, it immediately allows the RP+ signal to pass to the REFRESH flip-flop input. On the next rising edge of SCLK+, the REFRESH flip-flop is set and the refresh cycle is initiated. Note that this is always true even if there is a request for a memory cycle immediately following the present one. In this manner, refresh cycles cannot be held off indefinitely by back-to-back memory cycles.




Figure 5-7. Refresh Circuit Timing (Operational Mode)




Figure 5-8. Refresh Circuit Timing (Standby Mode)

5.6.7.5 Memory Cycles with Pending Refresh Cycles

See Figure 5-10 for the timing diagram of two-cycle access with pending In this case, the refresh cycle was the first to get the refresh cycle. The controller will set the BUSYattention of the memory controller. signal on the backplane in response to the MEMGO- signal as if there were no pending refresh cycle. The shift register sequence consisting of the BUSY, (CASEN is held reset by the CMP-DI and OUTEN will also proceed as normal. signal generated by the RC-signal) The ALATCH and DLATCH signals are asserted in the usual manner, latching the data and address while they are available on the backplane. The CYCLE signal, however, may already be asserted due to the refresh cycle or just completed at the end of the In either case, the memory cycle MEMGO signal cannot refresh cycle. initiate the CYCLE signal until the CYCLE flip-flop is reset after the refresh cycle. This is a direct result of the CYCLE flip-flop being configured in the toggle mode. For example, if the MEMGO signal occurs during the first half of the refresh cycle, the CYCLE signal is already asserted and cannot be set again. If the MEMGO signal occurs during the last half of the refresh cycle, it sets the J-input of the CYCLE flip-flop but the K-input of the flip-flop is also high so the flip-flop is reset regardless of MEMGO.

The VALID signal is not allowed to be set during a refresh cycle. The RC-signal appears at the gate input at U93-5 (19-C) and is used to inhibit the assertion of the valid set (VS) signal at U93-6. If the VS- is false (high) at U97-6 (14-C), the J-input of the VALID flip-flop remains low so that VALID cannot be asserted. Therefore, VALID can only be set if a memory cycle is initiated and a refresh cycle is not taking place. Note that the SCLK- signal gates the RC- signal at U93-4. This is so the assertion of VALID always occurs in the middle of the short-half-cycle of SCLK.

Since the BUSY flip-flop reset is qualified by the setting of VALID, the reset of BUSY is delayed until VALID is asserted after the refresh cycle. Therefore, BUSY is extended until the refresh cycle and then the delayed memory cycle complete. BUSY is reset in the normal manner at the end of the delayed memory cycle. The holding of BUSY during a pending refresh cycle is used to initiate the delayed memory cycle after the refresh cycle completes. When BUSY is high, the input at U93-1 is enabled and a low appears at U113-11. This qualifies the J-input of the CYCLE flip-flop to initiate the delayed memory cycle.




Figure 5-9. Timing Of Refresh Cycles With Pending Memory Cycle




Figure 5-10. Timing Of Two-Cycle Access With Pending Refresh Cycle

5.6.7.6 Power Cycling

When AC power is removed from the computer system, the contents of the memory system are lost unless the a battery back-up option is installed in the system. In the latter case, the contents of memory are retained as long as battery power is available. In the event of a power down with a battery option in the system, the controller switches from operational to standby mode when the PON+ signal on the backplane goes false. As described under Operational Mode and Standby Mode paragraphs 5.6.7.1 and 5.6.7.2, respectively, the controller uses its own oscillator to schedule refresh cycles when in standby mode and uses the system clock while in operational mode. The transition between these two modes must be closely controlled so that proper memory refreshing is not interrupted. In the following paragraph is a description of the sequence of events during the power transitions.

5.6.7.7 Power-Down Sequence

The signal timing for the power-down sequence is shown in Figure 5-11. The PON+ signal is received onto the controller by the D flip-flop at U127-2 (14-E). This flip-flop (PON) is clocked by the RC- signal so that the PON signal on the controller is synchronized with refresh cycles. In particular, the PON flip-flop is clocked at the end of each refresh cycle to make sure that the transition between operational and standby modes cannot occur during refresh cycles.

Assume that the backplane PON+ signal is low and a refresh cycle just finished. The PON- line at Ul27-6 is clocked high which then causes the following events that switch the controller to the standby mode:

- 1. PON- appears at U116-9 and 10 (16-C). This holds the BUSY and DI flip-flops in a reset state so the controller now ignores any requests for memory cycles.
- 2. The PON- signal enables gates U125-9 (15-E) and U125-5 (13-E) which allow the CYCLE and REFRESH flip-flops to be directly driven by their preset and clear inputs.
- 3. The PON- signal enables the refresh oscillator U124 (13-E) to generate the standby RAS signal. This is done by directly driving the CYCLE flip-flop.

When the oscillator is enabled in step 3 by PON-, a high signal is asserted at U125-2 but the signal at U125-1 is not enabled since the STRAS/2 flip-flop is not set; therefore, the CYCLE flop-flop is not set and an unwanted RAS pulse is not gated out upon oscillator start up.

5.6.7.8 Power-Up Sequence

The timing of the power-up sequence is shown in Figure 5-12. When the PON signal is clocked high by the refresh signal, it reverses the three steps of the previous section. Note that the oscillator is cleanly turned off (i.e., its output is already low when the reset signal at U124-4 goes low). Also, with the assertion of the on-board PON signal all refresh related signals (STRAS, CYCLE, RC) as well as the refresh counter are correctly initialized for the operational refresh mode.

5.6.8 POWER SUPPLY JUMPERS

The A700 memory controller has locations for two wire jumpers. These locations are located at the rear of the card near connector P2. Whenever the A700 computer card set is used in a system that does not provide the +5M voltage separately (and does not have a battery back-up option) the two jumpers must be soldered in place.

Jumper W2 connects the +5V supply to the +5M supply. Jumper W1 connects the MLOST signal to ground.




Figure 5-11. Timing Of The Power-Down Sequence




Figure 5-12. Timing Of The Power-Up Sequence

5.7 PARTS LOCATIONS

The parts locations for the memory controller are shown in Figure 5-13.

5.8 REPLACEABLE PARTS LIST

The replaceable parts for the memory controller are listed in Table 5-1. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.





Figure 5-13. Memory Controller Parts Locations


Table 5-1. Memory Controller Replaceable Parts


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12152-60003 12152-64003		1	PCA-MEMORY CONTROL PART OF 12152-60003 ASSEMBLY-AUTO INSERT	28480 28480	12152-60003 12152-64003
C1 C2 C3 C4 C5	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4	55	CAPACITOR-FXD .01 UF	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C6 C7 C8 C9 C10	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01 UF	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C11 C12 C13 C14 C15	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01 UF	28480 28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C17 C18 C19 C20 C21	0160-4832 0160-4832 0180-2692 0160-4832 0160-4808	4 4 2 4 4	2	CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD 6BUF 1SVDC TA CAPACITOR-FXD .01 UF CAPACITOR-FXD 470 PF 5%	28480 28480 56289 28480 28480	0160-4832 0160-4832 1500606xy015RS 0160-4832 0160-4808
C22 C23 C24 C25 C26	0160-4832 0180-0393 0160-4832 0180-2692 0160-4832	4 6 4 2 4	1	CAPACITOR-FXD .01 UF CAPACITOR-FXD 39UF+-10% 10VDC TA CAPACITOR-FXD .01 UF CAPACITOR-FXD .68UF 15VDC TA CAPACITOR-FXD .01 UF	28480 56289 28480 56289 28480	0160-4832 150D396X9010B2 0160-4832 150D686X9015RS 0160-4832
C27	0160-4832	4		CAPACITOR-FXD .01 UF	28480	0160~ 48 32
CR1	1901-0033	5	1	DIODE-GEN PRP 180V 200MA DO-7	28480	1901-0033
R1 R2 R3 R4 R5	0.683-4725 0.683-4725 0.683-4725 0.757-0.447 0.757-0.428	20 22 4 1	3 1 1	RESISTOR 4.7K 5% ,25W FC TC=-400/+700 RESISTOR 4.7K 5% ,25W FC TC=-400/+700 RESISTOR 4.7K 5% ,25W FC TC=-400/+700 RESISTOR 16.2K 1% .125W F TC=0+-100 RESISTOR 1.62K 1% .125W F TC=0+-100	01121 01121 01121 24546 24546	CB4725 CB4725 CB4725 C4-178-T0-1622-F C4-178-T0-1621-F
U11 U13 U15 U16 U17	1820-1918 1820-1077 5180-0189 1818-1663 1818-1663	24399	1 4 1 16	IC BER TIL LS LINE DRVR OCTL IC MUXE/DATA-SEL TIL S 2 TO-1-LINE QUAD IC-ROM IC-D2125H-1 IC-D2125H-1	01295 01295 28480 34649 34649	SN74LS241N SN74S157N 518B-0189 D2125H-1 D2125H-1
U18 U19 U21 U23 U26	1820-1015 1820-2184 1820-1633 1820-1077 1818-1663	0 6 8 4	3 2 3	IC MUXE/DATA-SEL TIL S 2-TO-1-LINE QUAD IC LCH TIL S OCTL IC BER TIL S INV OCTL 1-IMP IC MUXE/DATA-SEL TIL S 2-TO-1-LINE QUAD IC-D2125H-1	01295 50364 01295 01295 34649	SN74S158N 74S373N SN74S240N SN74S157N D2125H-1
U27 U28 U29 U31 U32	1818-1663 1820-1015 1820-2184 1820-1917 1820-1450	9 0 6 1 7	1 2	IC-D2125H-1 IC MUXR/DATA-SEL TTL S 2-TO 1-LINE QUAD IC LCH TTL S OCTL. IC BER TTL LS LINE DRVR OCTL IC BER TTL S NAND QUAD 2 TNP	34649 01295 50364 01295 01295	D2125H-1 SNZ4S158N Z4S3Z3N SNZ4LS24UN SNZ4S3ZN
U33 U35 U36 U37 U38	1820-1877 5180-0190 1818-1663 1818-1663 1820-1015	4 6 9 0	1	IC MUXR/DATA-SEL TTL S 2 10 1-LINE QUAD IC-ROM IC-D2125H-1 IC-D2125H-1 IC-D2125H-1 IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD	01295 28480 34649 34649 01295	SN74S157N 5180-0190 D2125H-1 D2125H-1 SN74S158N
U39 U41 U42 U43 U46	1820-1449 1820-1633 1820-1450 1820-1077 1818-1663	4 8 7 4 9	3	IC GATE TIL S OR QUAD 2-INP IC BER TIL S INV OCTL 1-INP IC BER TIL S NAND QUAD 2-INP IC MUXP/DATA-SEL TIL S 2-TO-1-LINE QUAD IC-D2125H-1	01295 01295 01295 01295 01295 34649	SN74532N SN745240N SN74537N SN745157N D2125H-1
U47 U48 U49 U51 U52	1818-1663 1820-1445 1820-2102 1820-2102 1820-1287	9 0 8 8	1 4	IC-D2125H-1 IC LCH TTL LS 4-BIT IC LCH TTL LS D-TYPE OCTL IC LCH TTL LS D-TYPE OCTL IC BFR TTL LS NAND QUAD 2-INP	34649 01295 01295 01295 01295	D2125H-1 SN74LS375N SN74LS373N SN74LS373N SN74LS373N
U53 U56 U57 U58 U59	5180-0126 1918-1663 1818-1663 1820-1204 1820-2102	9 9 9 8	1	IC-RAM 2148 HL IC-D2125H-1 IC D2125H-1 IC GATE TTL LS NAND DUAL 4-INP IC LCH TTL LS D-TYPE OCTL	28480 34649 34649 01295 01295	5180-0126 D2125H-1 D2125H-1 SN74LS20N SN74LS373N


Table 5-1. Memory Controller Replaceable Parts (continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U61 U62 U63 U66 U67	1820-2102 1810-0335 5180-0126 1818-1663 1818-1663	8 4 8 9	1	IC LCH TTL LS D-TYPE OCTL RESISTIVE NETWORK-DIP IC RAM 2148 HL IC-D2125H-1 IC-D2125H-1	01295 01121 28480 34649 34649	SN74LS373N 314A561 5180-0126 D2125H-1 D2125H-1
U68 1069 U71 U72 U73	1820-1638 1820-2565 1820-1997 1820-1430 5180-0126	3 7 7 3 8	2 4 3	IC GEN TIL S PAR GEN 9-BIT IC BER TIL S LINE DRVR OCT!. IC FF TIL LS D-TYPE POS-EDGE-TRIG PRI-IN IC CNTR TIL LS BIN SYNCHRO POS-EDGE-TRIG IC-RAM 2148 HL	01295 34335 01295 01295 28480	SN74S280N AM74S244N SN74LS374N SN74LS161AN 5180-0126
U26 U27 U28 U79 U81	1818 1663 1818-1663 1820 1638 1810-0424 1820 1997	9 9 3 2 7	1	IC-D2125H-1 IC-D2125H-1 IC GEN TII, S PAR GEN 9 BIT RESISTIVE NETWORK-DIP IC FE TII LS D TYPE POS EDGE-IRIG PRU-IN	34649 34649 01295 11236 01295	D2125H-1 D2125H-1 SN74S260N 761 : 1-R4.7K SN74LS374N
U82 UB3 UB5 U86 U87	1820-1430 5180-0126 1820-1991 1818-1663 1818-1663	3 8 1 9	1	IC ONTRITTLES BIN SYNCHRO POSHEDGE TRIG ICHRAM 2148 HL IC ONTRITTLES DECOMBURE 4 BIT IC 02125H-1 IC-02125H-1	01295 28480 01295 34649 34649	SN74I S161AN 5180-0126 SN74I S390N D2125H-1 D2125H-1
UR8 U89 U91 U92 U93	1820-1158 1820-2565 1820-1997 1820-1430 1820-0681	2 7 7 3 4	; 1	IC GATE TIL S AND OR-INV DUGL 2-INP IC BER TIL S LINE DEVAR OCTL IC EF TIL LS D-TYPE POS EDUG-TRIG PRL-IN IC CHIR TIL LS BIN SYNCHRO POS-EDGE-TRIG IC GATE TIL S NAND QUAD 2-INP	01295 34335 01295 01295 01295	SN74S51N AM74S244N SN74LS374N SN74LS161AN SN74S00N
U95 U26 U97 U98 U99	1820 1205 1820-0686 1820-1322 1820-1158 1820-1633	0 9 2 2 8		IC GATE THE LS AND DUAL 4 TNP TO GATE THE S AND TPE 3-TNP IC GATE THE S NOR QUAD 2 IMP IC GATE THE S AND OR INV DUAL 2 IMP IC BER THE S INV OCTE 1 INP	01295 01295 01295 01295 01295	SN24LS21N SN24511N SN24502N SN24S51N SN24S240N
U101 U102 U103 U105 U106	1820 1997 1820-1275 1820 0685 1820 1367 1820 1367	7 4 6 5 5	1 7 2	IC FF ITL LS D-TYPE POS EDGE-TRIG PRI IN IC GATE TIL S NOR DUAL 5-1NF IC GATE TIL S NAND TPL 3-1NF IC GATE TIL S AND QUAD 2-1NF IC GATE TIL S AND QUAD 2-1NF	01295 01295 01295 01295 01295	SN74LS374N SN74S260N SN74S1 NN SN74S1 NN SN74S08N
U107 U108 U109 U111 U112	1820-1449 1820-0629 1820-0683 1820-2024 1820-0686	4 6 6 3 9	3 2 2	IC GATE TIL S OR QUAD 2-INP IC FE TIL S J K NEG-EDGE-TRIG IC INV TIL S HEX 1-INP IC DRVR TIL LS IINE DRVR OCTL IC GATE TIL S AND TPL 3-INP	01295 01295 01295 01295 01295	SN74532N SN745112N SN74504N SN74LS244N SN74S11N
0113 0115 0116 0117 0118	1820-0685 1820-0683 1820-1451 1820-0691 1820-0622	8 6 8 6	1	IC GATE TIL S NAND TPL 3-INP IC INV TIL S HIX 1-INP IC GATE TIL S NAND QUAD 2-INP IC GATE TIL S AND-OR-INV IC FF TIL S J-K NEG-EDGE TRIG	01295 01295 01295 01295 01295	SN74510N SN74504N SN7453BN SN74564N SN745117N
U119 U121 U122 U123 U124	1810-0182 1820-2024 1820-1240 1820-1144 1820-2466	9 3 3 6 7	1	RESISTIVE NETWORK-DIP TO DRUR TIL LS LIME DRUR DOTL IC DODR TIL S 3-TO-8-LINE 3 INP IC GATE TIL LS NOR QUAD 2-INP IC TIMER CMOS	28480 01295 01295 01295 32293	1810-0182 SN74L5244N SN74S138N SN74SD2N ICM7555IPA
0125 0126 0127 0128 0129	1820-1425 1820-0693 1820-0693 1820-0629 1810-0256	6 8 0 8	2	IC SCHMITT-TRIG TIL LS NAND QUAD 2-INP IC FF TIL S D TYPE POS-EDGE-TRIG IC FF TIL S D-TYPE POS EDGE-TRIG IC FF TIL S J-K NFG-EDGE-TRIG RESISTIVE NETWORK-DIP	01295 01295 01295 01295 01295 01121	SN74LS132N SN74S74N SN74S74N SN74S112N 3164102
U610 UB10	1820 - 1191 1820 - 1449	3 4		IC FF TTL S D-TYPE POS-EDGE-TRIG COM IC GATE TTL S OR QUAD 2-INP	01295 01295	5N74S175N 5N74S32N
İ						









<u>+</u>				
	,			- F
MEMORY ARRAYS	! •	SECTION	VT	ı
1 IENOKI AKKAIS	! !	SECTION	A T	1
+	 			니 _ㅗ

6.1 INTRODUCTION

This section covers the HP 12103-series memory array cards. The HP 12103A, HP 12103B, and HP 12103C are identical except for the number of the RAM chips installed on them. The HP 12103D has a different parts layout to accommodate twice the number of RAMs as the HP 12103C array card. These memory array cards are described as though there were one basic card but the differences on them are mentioned wherever a difference exists.

The memory array cards described in this section include parity checking and they are considered to be standard memory cards as compared to the HP 12104A Error Correcting Memory Card covered in Section VII of this manual.

The parity-check type memory array cards for A700 Computers are the following:

HP 12103A: 128 Kilobyte Memory Array Card, part no. 12103-60001

HP 12103B: 256 Kilobyte Memory Array Card, part no. 12103-60002

HP 12103C: 512 Kilobyte Memory Array Card, part no. 12103-60003

HP 12103D: 1024 Kilobyte Memory Array Card, part no. 12103-60004

6.2 PHYSICAL CHARACTERISTICS

The memory array cards are installed in the A700 backplane above the memory controller card (see Figure 1-2 in Section I). Additional array cards are added in successive fashion with the memory frontplane connecting each array card.

All signals and data are Schottky-TTL levels and comply with Schottky TTL design rules. The HP 12103B memory array card is shown in Figure 6-1. The HP 12103A, HP 12103B, and HP 12103C are identical except for differing amounts of 64 kilobyte RAMs. The HP 12103D one megabyte memory array is shown in Figure 6-2.

Figure 6-1. HP 12103B 256kb Memory Array Card




Figure 6-2. HP 12103D 1Mb Memory Array Card

No jumper or switch settings are necessary for configuring the array cards for insertion into the system (jumpers on the cards are preset at the factory for the size of the memory on the card.

The power supply specifications for the cards are covered in Section I of this manual. The total operating power is not the summation of each card's operating power specification. This results from the fact that power consumption is proportional to the access rate and only one card is accessed at any one time; therefore, only one card at a time is operating. Meanwhile, all other array cards dissipate standby power.

6.3 MEMORY ARRAY CARD OPERATION

6.3.1 MODULE CONFIGURATION CIRCUIT


The memory array cards in the A700 memory system are where the actual data is stored in the memory system. Operation of the memory array cards is described below. Refer to the block diagram provided in Figure 6-3.

Each array card, when installed, occupies a unique address space so that the controller may access it by address only. To accomplish this, each array card has an adder that takes a chained address from the previous card, adds the number of rows of RAMs on the card, and passes this incremented address over the frontplane to the next higher array card on the backplane. These incremented addresses are essentially the starting address for each array card and, when compared to the physical address (on the frontplane), form a basis for selecting the array cards. The main memory address into the first card above the controller is 0000 (octal).

Since each array card sends an incremented number equal to the number of rows of RAMs on the card to the next array card on the backplane, the array cards automatically configure themselves in an ascending address order. Thus, if two cards are interchanged, they automatically reconfigure themselves to form the ascending address sequence. The advantage of this scheme is that identical memory modules become unique in the address space of the computer without the aid of manually selected switch or jumper settings unique to the location or dedicated backplane locations.

6.3.2 ARRAY CARD SELECT

Each memory array card receives the physical address sent by the memory controller over the frontplane. Using XOR gates, the cards compare the physical address with the incremented address (see previous paragraph). When a match is encountered on a card, the outputs of all its XOR gates go high causing its card select line to go true (This can happen on only one array card at a time). When a card select line is true that card is enabled for access to the RAM array.



6.3.3 RAM ARRAY

The RAM array consists of dynamic MOS memory elements in 16-pin DIP packages with 64k bits per package. The RAMs are arranged on the 128-, 256-, and 512-kilobyte array cards in rows of 17 to provide sixteen data bits plus one parity bit. The 128-kilobyte card has one row of RAMs, the 256 kilobyte card has two rows of RAMs, and the 512-kilobyte card has four rows of RAMs. The 1-megabyte card has eight rows of RAMs

Each word of data written into memory is stored in one row of the array. Thus, during any access only one row of RAMs is activated. (This is not true of refresh cycles which access all rows of all array cards simultaneously.) When an array card is not selected, all RAMs on that card are in standby mode. This greatly reduces power requirements on a system scale.

6.3.4 ROW DECODER

Row decoding is used to select a row of the RAM array for access. Bits 16 and 17 of the physical address on the frontplane are routed to the decoder which performs a four-out-of-two decoding function. The outputs of the decoder are then fed through the card select multiplexer to the row address strobe (RAS) buffer of the appropriate row. The RAS signal to the RAMs performs the chip select function. On the 1-megabyte card, address bit 18 is used to select a bank of four rows of RAMs with bits 16 and 17 selecting a row within the bank.

6.3.5 CLOCK GENERATION

The RAM elements need two clock signals to allow access to the array. This is necessary since the RAM elements are organized into a 64k x l matrix and thus require a 16-bit address to identify each memory cell. Since the RAM is housed in a 16-pin DIP package, there is an insufficient number of pins to allow direct addressing. Therefore, the 16-bit address is split into two groups of eight which are the lower-order address and the upper-order address (ROW and COLUMN).

The procedure for accessing the RAM cell is as follows:

- 1. Set up ROW address at RAM input.
- 2. Apply RAS clock to RAM.
- 3. Set up COLUMN address at RAM input.
- 4. Apply CAS clock to RAM.

The timing of these two clocks is critical to efficient memory timing. Therefore, a delay line is incorporated on each array card to ensure a tightly controlled time spacing between the RAS and CAS signals. Thus, when the RAS pulse arrives from the memory controller and is asserted at the RAMs, the CAS pulse occurs a precise time later at the RAMs.

6.3.6 ADDRESS MULTIPLEXER

Equally as critical as the timing of the RAS and CAS pulses is the timing of the multiplexer switching of the ROW and COLUMN addresses. To insure the correct timing between clocks and address switching, the same delay line is used to switch the multiplexer from ROW address to COLUMN address. This signal occurs from an intermediate tap on the delay line.

A third group of address bits is the refresh address needed for the memory refresh operation. Only seven bits of address are needed by the RAMs since refreshing is done by rows in the RAM elements. This address is switched to the RAMs during every refresh cycle. Control of the refresh multiplexer is handled from the memory controller by the RC- signal over the frontplane.

6.3.7 DATA LATCH

During a write cycle, data is latched on each array card at the beginning of the memory cycle. The latch signal is generated on the memory controller and is routed to all array cards over the frontplane. The latching function occurs on all array cards even though the data is only being written to one particular card. The latch signal occurs at different times depending on whether the memory write is occurring from the processor or a peripheral device using DMA.

In the case of a DMA write, the data is latched while it is valid on the backplane during MEMGO. In the case of a processor write, the data is latched on the leading edge of OUTEN. The processor holds data valid on the backplane for the long half cycle of the system clock following MEMGO.

6.3.8 PARITY STATUS LED

The green parity error LED is controlled by a NAND-latch circuit on each array card which monitors the PE signal on the backplane and the card select signal. Thus, when a parity error occurs, the memory controller asserts the PE signal and the appropriate LED is turned off.

The latch circuit can be reset by asserting a CRS (Control Reset) signal on the backplane (execution of a CLC 0 instruction). Also, the latch is initialized during system turn-on by the PON signal.

6.4 THEORY OF OPERATION

The integrated circuit packages (chips) are referenced by their U-numbers and schematic locations. For example, U69 (13-C) means chip 69 on schematic sheet no. 1 is located by coordinates 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc, and on sheet no. 2 it is numbered 20, 21, etc. In the text all chip references for the 12103A/B/C cards are followed by a chip reference for the 12130D in brackets [], if it is different. The schematic locations are included in the same way (see Figure 6-3 and the schematics for these cards located at the rear of this section).

6.4.1 MODULE ADDRESSING CIRCUIT

The module addressing circuit is used to automatically configure the array cards into the address space of the A700 Computer. This is accomplished by using eight chained lines on the memory frontplane to allow the passing of unique addresses to each array card. Each array card uses the address sent to it as the starting address of its address space.

The array card sends an address to the array card above it which has been incremented by the number of rows of RAMs on the card. This address is used as the starting address of that next array card. In this manner, each array card is located on a unique address boundary in the memory address space. Also, each array card is in sequence with the others; the beginning of memory is located on the array card next to the controller and the end of memory is on the array card farthest from the controller.

The module addressing circuit is implemented by using two 4-bit full adders U102 (23-B) and U202 (23-A). These adders are connected in cascade to perform full eight-bit addition. Jumpers located at Wl, W4 and W7 determine the capacity of the array card by setting the number to be added to the incoming address to form the outgoing address to the next array card. The 1-megabyte card adds eight bits to the memory chain address using an additional four-bit adder U113 (12-A).

The memory capacity of each array card is determined by the number of RAMs loaded. The 12130A/B/C card has a maximum of four rows of 17 RAMs of capacity. Since 64k RAMs are used, the capacity of each row is 64k words or 128k bytes of memory. Three configurations are allowed: 128k, 256k and 512k corresponding to one, two, or four rows of RAMs loaded, respectively. At the time of manufacture, the desired number of rows are loaded and the jumpers set accordingly. The card will then send the correct incremented address to the next array card when installed in a system. The 12103D lMb card cannot be partially loaded, and therefore it has no jumper options.

In operation, the eight bits of chained address are compared to the upper eight bits of physical address present on the memory frontplane. (The lower order 16 bits are used to address locations in the RAM chips themselves.) These eight bits are used to determine which card is to be selected when a given address is present. The card select signal is generated by the NAND-gate U204 (23-C) [U1402 at 12-B]

This eight input gate receives the outputs of the XOR-gates at U103 (22-D) and U203 (22-C) [U1202 at 11-C and U1302 at 11-B]. In operation, the outputs of all the XOR-gates must be high for the card to be selected in the following way:

The physical address is low true while the chained address is high true so that the comparison of these two signals is equal when one is low and the other is high. The output of the XOR gates under the equal condition is, therefore, high.

The following is a detailed explanation of how the card select circuit operates in the 12103A/B/C for the three memory card configurations mentioned above: Consider the case of one row of RAMs loaded on the card. The capacity of the card is 128kb. In this case, address bits 16 and 17 do not need to select the row of RAMs to be accessed. Jumpers W5 and W6 are not present and the select lines to U402 (13-D) are pulled high by R1 and R2 so that row 0 is always selected. Also, jumpers W2 and W3 are present since only one combination of the A16 or A17 address lines represents an address on this array card. Jumper W1 is present to add a one to the chain address so that the next array card will respond to an address that is one greater than the address to which the present array card will respond. (Note that this address would have been on the present array card if more than one row of RAMs were installed.)

When two rows are loaded, (capacity = 256kb) bit 16 of the physical address is ignored by the card select circuit. This results from the fact that Al7 and Al6 select the row of RAMs to be accessed on the card. Bit 16 is the least significant bit and it selects either row 0 or row 1. Since both rows are on the same card, the card select signal must remain true regardless of the state of Al6. Therefore, jumper W2 is not present and the corresponding input to U204 is pulled high by the 2.2k ohm resistor at UR-215-9 (28-D). Jumper W6 is not present so that row 2 and row 3 can never be selected since there are no RAMs in those rows. Jumper W5 is present to allow row 0 and row 1 selection. Jumper W4 is present to add a two to the chain address so that the next array card will respond to an address that is two greater than the one to which the present array will respond.

In the case of a fully loaded card, (capacity = 512 kilobyte) jumpers W5 and W6 are both present to allow address decoding to select all four rows of the array card. Jumpers W2 and W3 are both absent and the corresponding inputs of U204 are pulled high so that the card select circuit ignores bits A16 and A17. Thus, the card remains selected while bits A16 and A17 select the desired row of RAMs. Jumper W7 is present to add a four to the chain address. (Note: The 12103D has no jumper options.)

An important restriction must be placed on the position of partially loaded array cards in the computer system. All cards MUST be located on an address boundary where the starting address for the card can be evenly divided by the memory capacity of the card. That is, a 512k-byte card can only be installed where its starting address would be an even multiple of 512k bytes and so on. (Note that a 128k-byte card can never be installed on an incorrect boundary.) An example of an incorrect installation would be to have one 128k-byte card as the first card in the system followed by a 512k-byte card. The correct installation would be to reverse the array cards. However, the preferred way of installing array cards in the system is to install them in order of decreasing size since this always ensures proper placement. (Any card can be installed on the zero, or first, address location) The following example illustrates the order of memory array card placement:

	(11100		stalled car	- Indicae		
WRONG	WRONG	WRONG	CORRECT	CORRECT	CORRECT PREFERRED	CORRECT PREFERRED
512k	128k	512k	512k	1M	128k	128k
128k	> 256k	> 1M	128k	256k	128k	128k
> 256k	> 512k	128k	128k	256k	256k	512k
128k	128k:	128k	256k	512k	512k	1M
*	*	*	*	*	*	*

MEMORY ARRAY PLACEMENT IN COMPUTER BACKPLANE

The reason for the restriction is that the jumper scheme assumes that row selection on a 512 kilobyte card occurs with address bits 16 and 17 going through the sequence of 00, 01, 10, 11 with NO CHANGE on address bit 18, and thus is located on a 512 kilobyte boundary in the address space. If address bit 18 did change, the card could not remain selected.

Similarly, the 1 megabyte card only looks at address bits A19-A24 for board selection, and assumes that memory chain bits MIO, 1, and 2 are all low, which only happens on 1 megabyte boundaries.

Also similarly, for a 256 kilobyte card, address bit 17 is assumed to be stationary while bit 16 selects either row 0 or row 1. This condition is only met on a 256 kilobyte boundary. This restriction does not apply to 128 kilobyte cards since all outputs of the XOR gates are examined for equality and row 0 is forced to be selected by the absence of jumpers W5 and W6.

6.4.2 RAS GENERATION

The RAS pulse is used to initiate every access and to perform refreshes to the RAM array.

The RAS (Row Access) pulse is generated on the memory controller and is sent to all array cards via the memory frontplane. It is received by U502-5 (14-B) [U107-5 at 13-C in the 12103D] and is routed to RAS drivers U403 (16-E) [U807 at 25-D and U907 at 26-D in the 12103D]. The RAS path is enabled through gate U502 since the LTNG- line is high at U502-6. The RAS path is always enabled on the 12103D.

When the RAS pulse occurs, the proper row of RAMs to be accessed has already been determined, and the appropriate RAS driver is enabled by U303 (15-D) [U307 at 23-D or U407 at 24-D on the 12103D]. RAS then passes through to the selected row.

6.4.3 ROW SELECTION

The proper row of memory to be accessed is determined by physical address bits 16 and 17. These bits are routed to multiplexer U402-3 and -6 (13-E) [U1213-3 and -6 at 13-C]. The B inputs of this multiplexer are selected so that the address bits pass through to U302-3 and -2 (14-E) [U207 at 12-D] which is a one-of-four decoder. This decoder determines which row to enable from the binary code on the address lines and sets the appropriate line high to the RAS drivers of U403 [U807 and U907].

During refresh cycles, all four outputs of the multiplexer are high to enable RAS to all rows simultaneously. This occurs by asserting the BREF+ signal at U303-15 (15-D) [U307-15 at 23-D and U407-15 at 24-D] high for the duration of the refresh cycle.

6.4.4 CARD SELECT CONTROL

When the correct address is present on the frontplane, the card select circuitry enables the card as described in paragraph 6.4.1. The card is enabled by the card select signal BDSEL generated at U204-8 (23-C) [U1402-8 at 12-B]. This signal enables the card for a memory access in several ways.

First, the BDSEL (Board Select) line is sent to NAND gate U210 (14-15-D) [U812 at 26-E]. At U210-9 [U812-12], the DRIVE signal is enabled so that the array card may drive the backplane if the present cycle is a read access. In the case of a write access, the W+ signal at U210-13 [U107-9] is enabled to the RAMs. Next, the BDSEL- line is routed to U303-1 (15-D) which switches the multiplexer to select the proper row as described in paragraph 6.4.3.

On the 12103D, the BDSEL line is decoded with A18 by U812 (22-E) to produce bank select signals BDSELL and BDSELH. BDSELL goes to U307-1 and DBSELH goes to U407-1, which allows the proper row of RAMs to be selected.

When the card is not selected, the multiplexer at U303 [U307 and U407] has the B inputs selected. These inputs are all high since the LTNG- signal at U302-15 [U207-15] is high. Therefore, when the array card is not selected, all RAS driver inputs at U403 [U807 and U907] are disabled.

The row address to U303 [U307 and U407] is set up before the BDSEL- signal switches the multiplexer. Thus, when the RAS pulse occurs, only one row of RAMs is allowed to receive the RAS signal.

6.4.5 CAS GENERATION

The CAS (Column Access) pulse is used to strobe the second half of the address into the RAMs during a memory access. The CAS pulse to the RAMs is generated from the RAS pulse through the use of a delay line located at U601 (15-C) [U1607 at 24-E]. The delay inserts the minimum time required for the RAM address bus to switch from the row address to the column address.

The CAS pulse is sent to CAS drivers U603 (16-B, C) [U1207 at 26-D and U1307 at 27-D]. Note on the schematic that the CAS pulse only appears at the RAMs if the CASEN (CAS Enable) signal is asserted. In the case of a read access, the CASEN signal will be asserted BEFORE the delay line CAS is asserted, so that the RAS-CAS sequence occurs as quickly as possible.

In the event of a write cycle, the CASEN signal occurs AFTER the delay line CAS occurs so that the write is delayed to allow for the parity bit to be generated and sent from the memory controller. Also, since the delay line signal CAS occurs every time the RAS pulse occurs, the CASEN signal is used to inhibit unwanted CAS cycles during memory refreshes and memory protect violations. For more information on this subject, refer to paragraph 5.6.6.8 in Section V on Normal Main Memory Access.

Since the CAS pulse holds the accessed data valid at the output of the memory RAMs during a read cycle, CAS at the RAMs remains asserted until the memory cycle completes. This is done by latching RAS, which holds CAS (otherwise it would terminate 60 nanoseconds after the controller RAS signal terminates).

In operation, the CASEN and VALID signals are gated by U501-1 and -2 (13-C) [U912-5 and -4 at 12-C], and present a latched RAS signal to U502-4 (14-C) [U107-1 and -2 at 13-C].

Thus, RAS to the RAMs is extended to the end of the VALID signal and the delay line CAS is correspondingly extended. This provides sufficient extra time for the delay line CAS to hold data valid until the end of the memory cycle.

6.4.6 ADDRESS MULTIPLEXER

The addresses used by the memory RAMs are controlled by the address multiplexer chips U107 (12-A), U108 (12-B), and U109 (12-C). For the 12103D the multiplexer chips are U213 (21-A), U902 (21-B), and U413 (21-B) for the high bank; and U313 (21-C), U901 (21-D, and U513 (21-D) for the low bank.

The address multiplexer presents the row and column addresses as well as the refresh addresses to the RAMs. Latch U109 [U413 and 513] is used to latch the lower-order eight bits of physical address directly from the backplane. The output of this latch is used as the row address to the RAMs. After the RAS pulse occurs and the address hold time at the RAMs is satisfied, the delay line asserts the COLEN signal at U401-13 (11-C) and U501-9 (12-C) [U512-2 at 22-D and U912-10 at 22-D] which disables the output of the row driver U109 [U413 and U513] and enables the output of column driver U108 [U901 and 902].

After the column address has had sufficient time to settle, the CAS pulse is asserted at the RAMs.

When a refresh cycle is initiated, the REF+ signal appears at U401-12 [512-1] and inverted at U501-10 [912-9]. This signal disables the outputs of both the row and column address drivers U109 (12-C) and U108 (12-B) [U413, U513, U901, and U902] and enables the refresh address driver U107 (12-A) [U213 at 21-A and U313 at 21-C]. This presents the refresh address to the RAMs.

6.4.7 ADDRESS LATCH

The lower order ten bits of physical address are latched directly from the backplane. Bits 0-7 are latched by Ul09 [U413 and U513] and are presented to the RAMs as the row address. Bits 8 and 9 are latched by U214 (11-E) [U1013 at 11-D]. These two bits are then sent to U402-10 and -13 [U1213-10 and -13] from which they are routed to Ul08-15 and -17 [U901 and U902 -2 and -4] to be used as the first two bits of the column address.

6.4.8 DATA LATCH

Data is latched directly from the backplane using Ull1 (18-B) and U2ll (18-A) [U8l3 at 29-B and U9l3 at 29-A]. These latches are transparent so that as data becomes available on the backplane, it is sent to the RAMs before the LATCH signal freezes the latch. These latches hold the input data at the RAMs during every write cycle.

6.4.9 BACKPLANE DATA DRIVERS

Data is driven onto the backplane by two octal drivers U112 (18-C) and U212 (18-C) [U613 at 29-D and U713 at 29-C]. The outputs of these drivers are enabled by the BDRIVE signal whenever the card is selected and the memory access is a read cycle.

6.4.10 PARITY LED LATCH

Whenever the parity of data being accessed from the card is not correct, the controller asserts a parity interrupt signal to the processor and memory array. This is the PE- (Parity Error) signal line. A memory array card must be enabled to monitor the PE- signal. The PE- signal is received at U220-13 (18-E) [U512-12 at 13-E] and if the BDRIVE- signal is asserted at U220-11 [U512-13], latch U220 [U912 and 612] will be reset, turning off the parity LED. This will identify this card as causing the parity error. The latch can be set again by issuing a CRS- (Control Reset) signal or by turning the system off and then on again.

6.4.11 REFRESH COUNTER

Refresh addresses are generated on the array card. Counter U106 (11-A) [U312 at 20-A] is used to count in a binary sequence to generate the 128 row addresses needed for refresh cycles. Note that eight bits are generated and sent to the RAMs but only seven are needed. The counter is clocked by the COUNT+ signal from U210 (15-C) [U412-1 at 21-A] which is a gated form of the REF signal. The counter is clocked at the end of each refresh cycle so that the refresh address is set up in time for the next refresh cycle.

6.4.12 FRONTPLANE HANDSHAKE SIGNALS

There are two signals passed over the frontplane from the standard array card to the memory controller whenever a memory access takes place. These are the acknowledge and parity check signals. Both signals are sent to the controller by the open collector driver U206 (24, 25-D) [U612 at 14-B]. The driver is enabled when the card is selected.

The acknowledge signal is sent as soon as the card is enabled to inform the controller that the address on the frontplane does indeed access an existent array card. The parity check bit is sent at the time that the parity bit has been accessed from the parity RAM. This is used by the controller in the parity checking process.

6.4.13 STAND-BY OPERATION

The standard array card maintains stored data when the +5V power supply is removed, provided that the +5M power supply is maintained and the memory controller continues to schedule refresh cycles. Since not all of the circuitry on the array card is necessary for refreshing, only that circuitry needed for refreshes is powered by +5M. All circuit chips designated by an asterisk (*) on the array card schematic receive +5M voltage. These are the only chips that are active when the array card is in standby mode during battery backup operation.

6.5 PARTS LOCATIONS

The parts locations for the 12103C memory array are shown in Figure 6-4. The 12103A and 12103B are identical except for the omission of rows U304-U320, U404-U420 and U504-U520 in the 12103A, and rows U304-U320 and U404-U420 in the 12103B.

The parts locations for the 12103D memory array are shown in Figure 6-5.

6.6 REPLACEABLE PARTS LIST

The replaceable parts for the 12103A, 12103B, and 12103C memory arrays are listed in Table 6-1 and the replaceable parts for the 12103D memory array are listed in Table 6-2. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.




Figure 6-4. 12103C Parts Locations (12103A and 12103B are the same except for omitted RAMs and bypass capacitors)

Table 6-1. 12103A/B/C Replaceable Parts

12103A (12103-60001) Parts List - Sheet 1 of 2

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12103-60001	5	1	PCA-ARRAY CARD	28480	12103-60001
C1 C2 C3 C21 C22	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6	20	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C23 C24 C25 C26 C27	0160-4842 0160-4842 8160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C28 C29 C30 C31 C32	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CFR CAPACITOR-FXD .22UF +80-20% 50VDC CFR CAPACITOR-FXD .22UF +80-20% 50VDC CFR CAPACITOR-FXD .22UF +80-20% 50VDC CFR CAPACITOR-FXD .22UF +80-20% 50VDC CFR	28480 23480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C33 C34 C35 C36 C37	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CFR CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C38 C39 C40 C41 C42	0180~0374 0180~0374 0180~0374 0180~0374 0180~0374	3 3 3 3 3	11	CAPACITOR-FXD 18UF+-10% 28UDC TA CAPACITOR-FXD 18UF+-10% 28UDC TA CAPACITOR-FXD 18UF+-10% 28UDC TA CAPACITOR-FXD 18UF+-10% 28UDC TA CAPACITOR-FXD 18UF+-10% 28UDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C43 C44 C45 C46 C47	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3		CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	1500104X9020B2 1500106X9020B2 1500106X9020B2 1500106X9020B2 1500106X9020B2
C48 C49	0180-0374 0160-4818	3	1	CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 47 PF 10%	56289 28480	150D106X9020B2 0160-4818
CR1	1990~0598	1	1	LED-VISIBLE	28480	5082~4190
R1 R2 R3 R4 R5	0757-0442 0757-0442 0698-3441 0757-0346 0757-0346	9 9 8 2 2	1 9	RESISTOR 10K 12. 125W F TG-0+-100 RESISTOR 10K 12. 125W F TG-0+-100 RESISTOR 215 12. 125W F TG-0+-100 RESISTOR 10 12. 125W F TC-0+-100 RESISTOR 10 12. 125W F TG-0+-100	24546 24546 24546 24546 24546 24546	C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-215R-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R6 R7 R8 R9 R10	0757-0346 0757-0346 0757-0346 0757-0346 0757-0346	ខេត្តកំនុ		RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4·1/8-T0-10R0-F C4·1/8-T0-10R0-F C4·1/8-T0-10R0-F C4·1/8-T0-10R0-F C4·1/8-T0-10R0-F C4·1/8-T0-10R0-F
R11 R12 R13 R14 R15	0757-0346 0757-0346 0698-3447 0757-0294 0757-0294	2 4 9 9	1 4	RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	24546 24546 24546 19701 19701	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-422R-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R16 R17 R18 R19 R20	0757-0294 0757-0294 0698-3430 0698-3430 1810-0277	9 9 5 5 3	4	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTIVE NETWORK 9 % 2.2K 0HM	19701 19701 03888 03888 01121	MF4C1/B-T0-17RB-F MF4C1/B-T0-17RB-F PMF55-1/B-T0-21R5-F PMF55-1/B-T0-21R5-F 210A222
R21 R22 R23	0698-3430 0698-3430 0698-4037	5 5 0	1	RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 46.4 1% .125W F TC=0+-100	03888 03888 24546	PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F C4-1/8-T0-4/R4-F
U102 U103 U106 U107 U108	1820-1441 1820-0694 1820-1989 1820-1917 1820-1633	6 9 7 1 8	2 1 1 2	IC ADDR TTL LS BIN FULL ADDR 4-BIT IC GATE TTL S EXCL-OR QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC BER TTL IS LINE DRVR DCTL IC BER TTL S INV OCTL 1-INP	01295 01295 07263 01295 01295	SN74LS283N SN74SB6N 74LS393PC SN74LS24DN SN74S24DN
U109 U110 U111 U112 U202	1820-1676 1820-1633 1820-2102 1820-2699 1820-1441	9 8 8 8 6	1 2 2	IC LCH TIL S D-TYPE OCTL IC RFR TIL S INV OCTL 1-INP IC LCH TIL LS D-TYPE OCTL IC DRVR TIL F LINE DRVR OCTL IC ADDR TIL I LINE DRVR OCTL IC ADDR TIL I LS BIN FULL ADDR 4-BIT	01295 01295 01295 01295 07263 01295	SN74S373N SN74S240N SN74LS373N 74F241FC SN74LS2B3N
U203 U204 U205 U206 U210	1820-0694 1820-1323 1820-0683 1820-1451 1820-1197	9 3 6 8 9	1 1 1 1	IC GATE TTL S EXCL-OR QUAD 2-INP IC GATE TTL S NAMD B-INP IC INV TTL S HEX 1-INP IC GATE TTL S NAMD QUAD 2-INP IC GATE TTL LS NAMD QUAD 2-INP	01295 01295 01295 01295 01295	SN74S86N SN74S30N SN74S04N SN74S36N SN74LS00N

Table 6-1. 12103A/B/C Replaceable Parts (continued)

12103A (12103-60001) Parts List - Sheet 2 of 2

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U211 U212 U214 U215 U220	1820-2102 1820-2699 1820-2786 1810-0235 1820-1414	8 4 3 3	1 1 1	IC LCH TTL IS D-TYPE OCTL IC DRVR TTL F LINE DRVR OCTL IC-74F533PC RESISTIVE NETWORK-DIP IC GATE TTL LS NAND TPL 3-INP	01295 07263 28480 01121 01295	SN74LS373N 74F241PC 1B20-27B6 316A222 SN74LS12N
U302 U303 U401 U402 U403	1820 -1072 1820 -1015 1820 -1449 1820 -1015 1820-1458	9 0 4 0 7	1 2 1 2	IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP IC MUXR/DATA SEL TTL S 2-TO-1-LINE QUAD IC GATE TTL S OR QUAD 2-INP IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC BFR TTL S NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN745139N SN745150N SN74532N SN745158N SN74537N
U501 U502 U503 U601 U603	1820-0681 1820-0691 1820-0629 1813-0199 1820-1450	4 6 0 4 7	1 1 1 1	IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S AND-OR-INV IC FF TTL S J-K NEG-EDGE-TRIG IC-DELAY HY-5003 IC BFR TTL S NAND QUAD 2-INP	01295 01295 01295 01295 07910 01295	SN74500N SN74564N SN74112N HY-5003 SN74537N
U604 U605 U606 U607 U608	5180 -0156 5180 - 0156 5180 - 0156 5180 - 0156 5180 - 0156	4 4 4 4 4	17	IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U609 U610 U611 U612 U613	5180 0156 5180-0156 5180 0156 5180-0156 5180-0156	4 4 4 4		TC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U614 U615 U616 U617 U618	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NG IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U619 U620	5180-0156 5180-0156	:		IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS	28480 28480	5180-0156 5180-0156
W1 W2 W3	0811-3587 0811-3597 0811-3587	សស្ស	3	RESISTOR-FXD O DIH RESISTOR-FXD O DHH RESISTOR-FXD O DHH	F8480 #8480 #8480	0911-3597 0811-3507 0911-3597

Table 6-1. 12103A/B/C Replaceable Parts (continued)

12103B (12103-60002) Parts List - Sheet 1 of 2

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12103-60002	3	1	PCA-ARRAY CARD	28480	12103-60002
C1 C2 C3 C21 C22	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6	20	CAPACITOR-FXD .22UF +80-20% 50VDC CFR CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
023 024 025 026 027	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80 .20% 50VDC CER CAPACITOR-FXD .22UF +8020% 50VDC CER CAPACITOR-FXD .22UF +8020% 50VDC CER CAPACITOR-FXD .22UF +8020% 50VDC CER CAPACITOR-FXD .22UF +8020% 50VDC CER	28480 28480 28480 28480 28480	0160~4842 0160~4842 0160~4842 0160~4842 0160~4842
028 029 030 031 032	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
033 034 035 036 037	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C38 C39 C40 C41 C42	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3 3	11	CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+ 10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	158D106X9020B2 150D106X9020B2 150D106X9020BP 150D106X9020B2 150D106X9020B2
C43 C44 C45 C46 C47	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3 3		CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C48	0180-0374	3		CAPACITOR-FXD 10UF+-10% 20VDC TA	56289	150D106X9020B2
CR1 R1	19900598 07570442	9	1	LED-VISIBLE	28480	5082-4190
R2 R3 R4 R5	0757-0442 0757-0442 0698-3441 0757-0346 0757-0346	9 8 2 2	2 1 9	RESISTOR 10K 1X .125W F TC=0+-100 RESISTOR 10K 1X .125W F TC=0+-100 RESISTOR 215 1X .125W F TC=0+-100 RESISTOR 10 1X .125W F TC=0+-100 RESISTOR 10 1X .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-215R-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R6 R7 R8 R9 R10	0757-0346 0757-0346 0757-0346 0757-0346 0757-0346	2222		RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4 · 1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R11 R12 R13 R14 R15	0757-0346 0757-0346 0698-3447 0757-0294 0757-0294	22499	1 4	RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	24546 24546 24546 19781 19781	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-422R-F MF4C1/8-T0-17R8-F HF4C1/8-T0-17R8-F
R16 R17 R18 R19 R20	0757-0294 0757-0294 0698-3430 0698-3430 1810-0277	9 9 5 5 3	4	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTIVE NETWORK 9 % 2.2% OHM	19701 19701 03888 03888 01121	MF4C1/8-T0-17R8-F HF4C1/8-T0-17R8-F PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F 210A222
R21 R22	0698-3430 0698-3430	5		RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100	03888 03888	PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F
U102 U103 U106 U107 U108	1820-1441 1820-0694 1820-1989 1820-1917 1820-1633	6 9 7 1 8	2 2 1 1 2	IC ADDR TTL LS BIN FULL ADDR 4-BIT IC GATE TTL S EXCL-OR QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC BFR TTL LS LINE DRVR OCTL IC BFR TTL S INV OCTL 1-INP	01295 01295 07263 01295 01295	SN741.S283N SN74S86N 741.S393PC SN74LS240N SN74S240N
U109 U110 U111 U112 U202	1820-1676 1820-1633 1820-2102 1820-2699 1820-1441	9 8 8 6	2 2	IC LCH TTL S D-TYPE OCTL IC BFR TTL S INV OCTL 1-INP IC LCH TTL LS D-TYPE OCTL IC DRUR TTL F LINE DRUR OCTL IC ADDR TTL F LINE DRUR ADDR 4-BIT	01295 01295 01295 07263 01295	SN745373N SN745240N SN74L5373N 74F241PC SN74L52B3N
U203 U204 U205 U206 U210	1820-0683 1820-1451	9 3 6 8 4	1 1 1 2	IC GATE TTL S EXCL-OR QUAD 2-INP IC GATE TTL S NAND 8-INP IC INV TTL S HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP	01295 01295 01295 01295 81295 01295	SN74586N SN74530N SN74504N SN74538N SN74538N SN74590N

Table 6-1. 12103A/B/C Replaceable Parts (continued)

12103B (12103-60002) Parts List - Sheet 2 of 2

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U211 U212 U214 U215 U220	1820-2102 1820-2699 1820-1676 1810-0235 1820-1414	8 8 9 3 3	1 1	IC LCH TIL LS D-TYPE OCTL IC DRVR TIL F LINE DRVR OCTL IC LCH TIL S D-TYPE OCTL RESISTIVE NETWORK-DIP IC GATE TIL IS NAND TPL 3-INP	01295 07263 01295 01121 01295	SN74LS373N 74F241PC SN74S373N 316A222 SN74LS12N
U302 U303 U401 U402 U403	1820-1072 1820-1015 1820-1449 1820-1015 1820-1450	9 0 4 0 7	1 2 1 2	IC DOOR TTE S 2-TO-4-LINE DUAL 2-INP IC MUXR/DATA-GEL TTE S 2-TO-1-LINE QUAD IC GATE TTE S OR QUAD 2-INP IC MUXR/DATA-GEL TTE S 2-TO-1-LINE QUAD IC BFR TTE S NAND QUAD 2-INP	01295 01295 01295 01295 01295 01295	SN745139N SN745158N SN74632N SN745150N SN74537N
บ501 บ502 บ503 บ504 บ505	1820-0681 1820-0691 1820-0629 5188-0156 5180-0156	4 4	1 1 34	IC GATE TIL S NAND QUAD 2-INP IC GATE TIL S AND-OR-INV IC FF TIL S J-K NEG-EDGE TRIG IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	01295 01295 01295 28480 28480	SN74S00N SN74S64N SN74S112N 5180-0156 5180-0156
U506 U507 U508 U509 U510	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U511 U512 U513 U514 U515	5180 0156 5180-0156 5180 0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
บ516 บ517 บ518 บ519 บ520	5180 - 0156 5180 - 0156 5180 - 0156 5180 - 0156 5180 - 0156	4 4 4		IC-RAM, 64K 75 NG IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 23480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U601 U603 U604 U605 U606	1813 0199 1820-1450 5180 0156 5180-0156 5180 0156	4 7 4 4	1	IC-DELAY HY-5003 IC BER TTL S NAND QUAD 2-INP IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	07910 01295 28480 28480 28480	HY-5003 SN74537N 5190-0156 5180-0156 5180-0156
ย607 เม608 เม609 เม616 เม611	5180 -0156 5180 -0156 5180-0156 5180 -0156 5180-0156	4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U612 U613 U614 U615 U616	5180 -0156 5180 -0156 5180 -0156 5180 -0156 5180 -0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U617 U618 U619 U620	5180 ~0156 5180 ~0156 5180~0156 5180 ~0156	4 4 4		IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS	28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156
พ3 พ4 พ5	0811 -3587 0811 -3587 0811 -3587	5 5		RESISTOR-FXD 0 OHM RESISTOR-FXD 0 OHM RESISTOR-FXD 0 OHM	28480 78480 28480	0811-3587 0811-3587 0811-3587

Table 6-1. 12103A/B/C Replaceable Parts (continued)

12103C (12103-60003) Parts List - Sheet 1 of 3

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C1 C2 C3	12103-60003 12103-60003 0160-4842 0160-4842	4 4 6 6 6	37	PCA-ARRAY CARD ASSEMBLY-AUTO INSERT CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28488 28480 28480	12103-60003 12103-60003 0160-4842 0160-4842 0160-4842
C4 C5 C6 C7 CB C9 C10	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66 6666		CAPACITOR-FXD .22UF +80-20X 50VDC CER CAPACITOR FXD .22UF +80-20X 50VDC CER CAPACITOR-FXD .22UF +80-20X 50VDC CER	28480 28480 28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C11 C12 C13 C14 C15	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR FXD .22UF +80 20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80 20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C15 C17 C18 C19 C20	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-EXD .220F +80-20% 50VDC CER CAPACITOR EXD .220F +80-20% 50VDC CER CAPACITOR-EXD .220F +80-20% 50VDC CER CAPACITOR EXD .220F +80-20% 50VDC CER CAPACITOR-EXD .220F +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160 4842 0160-4842 0160 4842 0160-4842 0160 4842
021 022 023 024 025	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR FXD .200F +80-20% 50VDC CER CAPACITOR FXD .220F +80-20% 50VDC CER	28480 28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C26 C27 C28 C29 C30	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28488 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
031 032 033 034 035	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6	:	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C36 C37 C38 C39 C40	0160-4842 8160-4842 0180-0374 0180-0374 0180-0374	6 6 3 3 3	11	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR FXD .22 UF +80-10% CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	28480 28480 56289 56289 56289	0160-4842 0160-4842 150D106X9020B2 150D106X9020B2 150D106X9020B2
C41 C42 C43 C44 C45	0180-0374 8180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3 3		CAPACITOR-FXD 10UF+ 10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C46 C47 C48 C49	0180-0374 0180-0374 0180-0374 0180-0374 0160-4818	3 3 6	1	CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 10UF+-10X 20VDC TA CAPACITOR-FXD 47 PF 10X LED-VISIBLE	56289 56289 56289 28480	150D106X9020B2 150D106X9020B2 150D106X9020B2 0160-4B18
R1 R2 R3 R4 R5	0757-0442 0757-0442 0628-3441 0757-0346 0757-0346	9 9 8 2 2	2 1 9	RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 215 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	28480 24546 24546 24546 24546 24546	5082-4190 C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-215R-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R6 R7 R8 R9 R10	0.7570346 0.757-0346 0.757-0346 0.757-0346 0.757-0346	2020		RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-10R0 F C4-1/8-T0-10R0 F C4-1/8-T0-10R0 F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F
R11 R12 R13 R14 R15	0757-0346 0757-0346 0698-3447 0757-0294 0757-0294	2 4 9 9	1 4	RESISTOR 10 1% .125W F TC=0+ 100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	24546 24546 24546 19701 19701	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-12R-F HC4C1/8-T0-17R8-F HF4C1/8-T0-17R8-F
R16 R17 R18 R19 R20	0757-0294 0757-0294 0698-3430 0698-3430 1810-0277	9 9 5 5 3	4 1	RESISTOR 17.8 1% 1125W F TG=0+-100 RESISTOR 17.8 1% 125W F TC=0+-100 RESISTOR 21.5 1% 125W F TC=0+-100 RESISTOR 21.5 1% 125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9	19701 19701 03888 03888 01121	MF4C1/B-T0-17R0-F MF4C1/B-T0-17R0-F PME55-1/8-T0:21R5-F PME55-1/8-T0-21R5-F 210A222

Table 6-1. 12103A/B/C Replaceable Parts (continued)

12103C (12103-60003) Parts List - Sheet 2 of 3

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R21 R22 R23	0 698-3430 0 698-3430 0 698-4037	550	1	RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 21.5 1% .125W F TC=0+-100 RESISTOR 46.4 1% .125W F TC=0+-100	03888 03888 24546	PME55-1/8-T0-21R5-F PME55-1/8-T0-21R5-F C4-1/8-T0-46R4-F
U102 U103 U106 U107 U108	1820-1441 1820-0694 1820-1989 1820-1917 1820-1633	6 9 7 1 8	2 1 1 2	IC ADDR TTL LS BIN FULL ADDR 4-BIT IC GATE TTL S EXCL-OR QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC BFR TTL LS LINE DRVR OCTL IC BFR TTL S INV OCTL 1-INP	01295 01295 07263 01295 01295	SN74LS283N SN74S86N 74LS393PC SN74LS240N SN74S240N
U109 U110 U111 U112 U202	1820-1676 1820-1633 1820-2102 1820-2699 1820-1441	9 8 8 6	1 2 2	IC LCH TTL S D-TYPE OCTL IC BFR TTL S INV OCTL 1-INP IC LCH TIL LS D-TYPE OCTL IC-74F241PC IC ADDR TTL LS BIN FULL ADDR 4-BIT	01295 01295 01295 01295 07263 01295	SN74S373N SN74S240N SN74LS373N 74F241PC SN74LS283N
U203 U204 U205 U206 U210	1820-0694 1820-1323 1820-0683 1820-1451 1820-1197	9 3 6 8 9	1 1 1 1	IC GATE TTL S EXCL-OR QUAD 2-INP IC GATE TTL S NAND 8-INP IC INV TTL S HEX 1-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74S86N SN74S30N SN74S04N SN74S3BN SN74LS00N
U211 U212 U214 U215 U220	1820-2102 1820-2699 1820-2786 1810-0235 1820-1414	8 8 4 3 3	1 1 1	IC UCH TTL US D-TYPE OCTU IC-74F241PC IC-74F333 PC RESISTIVE NETWORK DIP IC GATE TTL US NAND TPL 3-INP	01295 07263 28480 01121 01295	SN74L S373N 74F241PC 1820-2786 316A272 SN74L S12N
U302 U303 U304 U305 U306	1820-1072 1820-1015 5180-0156 5180-0156 5180-0156	9 0 4 4 4	1 2 65	IC DCDR TIL S 2-TO-4-LINE DUAL 2 INP IC MUXR/DATA-SEL TIL \$ 2-TO-1-LINE QUAD IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	01295 01295 28480 28480 28480	SN745139N SN745158N 5180-0156 5180-0156 5180-0156
U307 U308 U309 U310 U311	\$180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NG IC-RAM, 64K 75 NG IC-RAM, 64K 75 NG IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U312 U313 U314 U315 U316	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		TC-RAM, 64K-75 NS IC-RAM, 64K-75 NS TC-RAM, 64K-75 NS IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U317 U318 U319 U401 U402	5180-0156 5180-0156 5180-0156 1820-1449 1829-1015	4 4 0	1	IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NC IC GAIE TIL S OR QUAD 2-INP IC MUXR/DATA-SEL TIL S 2 TO-1-LINE QUAD	28480 28480 28480 01295 01295	5180 0156 5180-0156 5180-0156 57745337N 5N745158N
11403 U404 U405 U406 U407	1820-1450 5180-0156 5180-0156 5180-0156 5180-0156	7 4 4 4 4	г	CC BER TIL S NAND QUAD 2-INP IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG	01295 28480 28480 28480 28480	CN24S37N 5180-0156 5180-0156 5180-0156 5130-0156
U403 U409 U410 U411 U412	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG	28480 28480 28480 28480 28480	5180 - 0156 5180 - 0156 5180 - 0156 5180 - 0156 5180 - 0156
U413 U414 U415 U416 U417	5180 0156 5180-0156 5180 0156 5180-0156 5180 0156	4 4 4 4		IC-RAM, 64K-75 NS IC-RAM, 64K-75 NG IC-RAM, 64K-75 NS IC-RAM, 64K-75 NG IC-RAM, 64K-75 NG	29480 28480 28480 28480 28480 28480	5180-0156 5180-0156 5190-0156 5180-0156 5130-0156
U418 U419 U501 U502 U503	5180~0156 5180~0156 1820~0681 1820~0691 1820~0629	4 4 6 0	1 1 1	IC-RAM, 64K-75 NG IC-RAM, 64K-75 NS IC GATE TIL S NAND QUAD 2-INP IC GATE TIL S AND OR-INV IC FE TIL S J-K NEG-EDGE-TRIG	28480 28480 01295 01295 01295	5180 0156 5190-0156 SNZ4500N SNZ4564N SNZ4S112N
US04 US05 US06 US07 US08	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		1C-RAM, 64K-75 NS IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
บริ 09 บริ10 บริ11 บริ12 บริ13	5180 -0156 5180 -0156 5180-0156 5180 -0156 5180-0156	4 4 4 4		IC-RAM, 64K-75 NG IC-RAM, 64K-75 NS IC-RAM, 64K-75 NG IC-RAM, 64K-75 NS IC-RAM, 64K-75 NS	28480 28480 28480 28480 28480	5188 0156 5180-0156 5180 0156 5180 0156 5180 0156
ม514 บ515 บ516 บ517 บ518	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156

Table 6-1. 12103A/B/C Replaceable Parts (continued)

12103C (12103-60003) Parts List - Sheet 3 of 3

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U519 U520 U601 U603 U604	5180-0156 5180-0156 1813-0199 1820-1450 5180-0156	4 4 7 4	1	IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-DELAY HY-5003 IC BFR TIL S NAND QUAD 2-INP IC-RAM, 64K 75 NS	28480 28480 07910 01295 28480	5180-0156 5180-0156 HY-5003 SN74537N 5180-0156
U605 U606 U607 U608 U609	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	51800156 51800156 51800156 51800156 51800156
U610 U611 U612 U613 U614	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	29480 28480 28480 28480 28480	5190-0156 5180-0156 5180-0156 5180-0156 5180-0156
U615 U616 U617 U618 U620	5180~0156 5180~0156 5180~0156 5180~0156 5180~0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
W5 W6 W7	0811-3587 0811-3587 0811-3587	555	3	RESISTOR-FXD 0 OHM RESISTOR-FXD 0 OHM RESISTOR-FXD 0 OHM	28480 28480 28480	0811-3587 0811-3587 0811-3587
			3			




Figure 6-5. 12103D Parts Locations

Table 6-2. 12103D Replaceable Parts (sheet 1 of 4)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12103-60004	5	1	PCA-1 MEGABYTE ARRAY) 28480	12103-60004
C1 C2 C3 C4 C5	0180-0229 0180-0229 0160-5148 0160-5148 0160-5148	7 7 7 7 7	5 48	CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR CAPACITOR CAPACITOR	56289 56289 28480 28480 28480	150D336X9010B2 150D336X9010B2 0160-5148 0160-5148 0160-5148
C6 C7 C8 C9 C10	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148	77777		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
C11 C12 C13 C14 C15	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148	7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28488 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
C16 C17 C18 C19 C20	0160-5148 0160-5148 0160-5149 0160-5148 0160-5148	7 7 7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
021 022 023 024 025	0160-5148 0160-5148 0160-5148 0160-5148 0160-5149	7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
026 027 028 029 030	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148	7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
C31 C32 C33 C34 C35	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148	7 7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
C36 C37 C38 C39 C40	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148	7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
C41 C42 C43 C44 C45	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148	7 7 7 7 7		CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR	28480 28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-5148 0160-5148
D46 D47 D48 D49 D50	0160-5148 0160-5148 0160-5148 0160-4818 0160-5148	7 7 7 6 7	1	CAPACITOR CAPACITOR CAPACITOR CAPACITOR CAPACITOR-FXD 47 PF 10% CAPACITOR	28480 28480 28480 28480 28480 28480	0160-5148 0160-5148 0160-5148 0160-4818 0160-4818
C51 C52 C53 C54	0160-5148 0180-0229 0180-0229 0180-0229	7 7 7 7		CAPACITOR CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+10% 10VDC TA	28488 56289 56289 56289	0160-5148 1500336X9010B2 1500336X9010B2 1500336X9010B2
CR 1 R1 R2 R3 R4 R5	1990-0485 0683-2215 0698-0084 0757-0294 0698-3432 0698-3432	5 1 9 9 7 7	1 4 17 16	LED-LAMP LUM-INT=800UCD IF=30MA-MAX RESISTOR 220 5% .25W FC TG=-400/+600 RESISTOR 2-15K 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	28480 01121 24546 19701 03888 03888	5082-4984 CB2215 C4-1/8-T0-2151-F MF4C1/8-T0-17R0-F PHE55-1/8-T0-26R1-F PHE55-1/8-T0-26R1-F
R6 R7 R8 R9 R10	0698-3432 0698-3432 0698-3432 0698-3432 0698-3432	7 7 7 7 7 7		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	03888 03888 03888 03888 03888	PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F
R11 R12 R13 R14 R15	0698-3432 0698-3432 0698-3432 0698-3432 0698-3432	7 7 7 7		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	03888 03888 03888 03888 03888	PHE55-1/B-T0-26R1-F PHE55-1/B-T0-26R1-F PHE53-1/B-T0-26R1-F PHE55-1/B-T0-26R1-F PHE55-1/B-T0-26R1-F

Table 6-2. 12103D Replaceable Parts (sheet 2 of 4)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R16 R17 R18 R19 R20	0698-3432 0698-3432 0698-3432 0698-3432 0757 0294	7 7 7 7 9		RESISTOR 26.1 1% .125W F TC=0+-100 RESISTOR 26.1 1% .125W F TC=0+-100	03888 03888 03888 03888 19701	PHE55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F PME55-1/8-T0-26R1-F MF4C1/8-T0-17R8-F
R21 R22 R23 R24 R25	0757-0294 0757-0294 0757-0294 0757-0294 0757-0294	9 9 9		RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 19701 19701 19701	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R26 R27 R2B R29 R30	0757-0294 0757-0294 1810-0277 0757-0294 0757-0294	9 9 3 9	1	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTIVE NETWORK- 9 X 2.2K OHH RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 01121 19701 19701	MF4C1/B-T0-17RB-F MF4C1/B-T0-17RB-F 210A222 MF4C1/B-T0-17RB-F MF4C1/B-T0-17RB-F
R31 R32 R33 R34 R35	0757-0294 0757-0294 0757-0294 0757-0294 0757-0294	9 9 9 9		RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 19701 19701 19701	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R36 R37 R38 R39 R40	0757-0294 0698-0084 0698-0084 0698-4037 0698-0084	9 9 8 9	1	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 2.15K 1% .125W F TC=0+-100 RESISTOR 2.15K 1% .125W F TC=0+-100 RESISTOR 46.4 1% .125W F TC=0+-100 RESISTOR 2.15K 1% .125W F TC=0+-100	19701 24546 24546 24546 24546	MF4C1/B-T0-17RB-F C4-1/8-T0-2151-F C4-1/8-T0-2151-F C4-1/8-T0-46R4-F C4-1/8-T0-2151-F
U103 U104 U105 U106 U107	5180 -0156 5180 -0156 5180 -0156 5180 -0156 1820 -0690	4 4 4 4 5	136	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC BCR TTL S NAND DUAL 4~INP	28488 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N74540N
U108 U109 U110 U111 U113	5180 0156 5180-0156 5180-0156 5180-0156 1820-1441	****	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC ADDR 1TL LS BIN FULL ADDR 4-BIT	28480 28480 28480 28480 91295	5180-0156 5180-0156 5180-0156 5180-0156 5N74LS263N
U203 U204 U205 U206 U207	51800156 51800156 51800156 51800156 18201072	4449	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN74S139N
U208 U209 U210 U211 U213	5180 0156 5180-0156 5180-0156 5180-0156 1820-1917	4 4 4 4 1	2	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-BFR TTL LS LINE DRVR OCTL	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N74LS240N
U303 U304 U305 U306 U307	5180-0156 5180-0156 5180-0156 5180-0156 1820-1015	4 4 4 0	3	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC MUXR/DATA-SEL TIL S 2-TO-1-LINE QUAD	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 SN745158N
U306 U309 U310 U311 U312	5180-0156 5180-0156 5180-0156 5180-0156 1820-1989	4 4 4 7	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC CNIR TIL LS BIN DUAL 4-BIT	28480 28480 28480 28480 07263	5180-0156 5180-0156 5180-0156 5180-0156 74LS393PC
U313 U403 U404 U405 U406	1820-1917 5180-0156 5180-0156 5180-0156 5180-0156	1 4 4 4		IC BFR TTL LS LINE DRVR OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 28480 28489 28480 28480	SN74LS240N 5180-0156 5180-0156 5180-0156 5180-0156
U407 U408 U409 U410 U411	1820-1015 5188-0156 5180-0156 5180-0156 5180-0156	0 4 4 4 4		IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC-RAM, 64K 75NS	01295 28480 28480 28480 28480	SN749159N 5180-0156 5180-0156 5180-0156 5180-0156
U412 U413 U503 U504 U505	1820-1322 1820-1676 5180-0156 5180-0156 5180-0156	29444	i	IC GATE TTL S NOR QUAD 2-INP IC LCH TTL S D-TYPE OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74502N SN745373N 5180 -0156 5180 -0156 5180 -0156
U506 U508 U509 U518 U511	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28488 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156


Table 6-2. 12103D Replaceable Parts (sheet 3 of 4)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U512 U513 U603 U604 U605	1820-1449 1829-1676 5180-0156 5180-0156 5180-0156	4 9 4 4 4	1	IC GATE ITL S OR QUAD 2-INP IC LCH ITL S D-TYPE OCTL IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 28480 28480 28480	SN74S32N SN74S373N 5180-0156 5180-0156 5180-0156
U606 U608 U609 U610 U611	5180-0156 5180-0156 5189-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
8612 8613 9703 9704 8705	1820-1451 1820-2699 5180-0156 5180-0156 5180-0156	8 4 4 4	1 2	IC GATE TTL S NAND QUAD 2-INP IC-74F241 PC IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 07263 28480 28480 28480	SN7453BN 74F241PC 51B0-0156 51B0-0156 5180-0156
U706 U708 U709 U710 U711	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180 -0156 5180-0156 5180-0156 5180-0156 5186 -0156
9712 9713 9803 9804 9805	1820-0683 1820-2699 5180-0156 5180-0156 5180-0156	6 8 4 4	ū	TC INV TTL S HEX 1-INP IC-74F241 PC IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	91295 97263 28489 28489 28489	SNZ4S04N Z4F241PC 5180-0156 5180-0156 5180-0156
U806 U807 U808 U809 U810	5180-0156 1920-1450 5180-0156 5180-0156 5180-0156	4 7 4 4	4	IC-RAM, 64K 75NS IC BER ITL S NAND QUAD 2-TNP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 01295 28480 28480 28480	5180 -0156 SN74S37N 5180 -0156 5180-0156 5180 -0156
U811 U812 U813 U901 U902	5180-0156 1820-0681 1820-2102 1820-1633 1820-1633	4 8 8	2 2 3	IC-RAM, 64K-75NS IC GATE TTL S NAND QUAD 2-INP IC ICH TTL LS D TYPE OCTL IC BOR TTL S INV OCTL 1-INP IC BOR TTL S INV OCTL 1-INP	28480 01295 01295 01295 01295	5190-0156 SN74S00N SN74LS373N SN74S240N SN74S240N
U203 U904 U905 U906 U907	5180-0156 5180-0156 5180-0156 5180-0156 1820-1450	4 4 4 7		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-BAM, 64K 75NS IC-BER ITL S NAND QUAD 2-INP	28480 28480 28480 28480 81295	5180-0156 5180-0156 5180-0156 5180-0156 SN74837N
U908 U909 U910 U911 U912	5180-0156 5180-0156 5180-0156 5180-0156 1820-0681	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-GATE III. S NAND QUAD 2-INP	28480 28480 28480 28480 91295	5180-0156 5180-0156 5180-0156 5180-0156 5N7-4503N
U913 U1003 U1004 U1005 U1006	1820-2102 5180-0156 5180-0156 5180-0156 5180-0156	8 4 4 4 4		IC LCH TTL LS D-TYPE DCTL IC-RAM, 64K 75MS IC-RAM, 64K 75MS IC-RAM, 64K 75MS IC-RAM, 64K 75MS	01295 28480 28480 28480 28480	SN24LS373N 5180-0156 5180-0156 5180-0156 5180-0156
U1008 U1009 U1010 U1011 U1011	5180-0156 5180-0156 5180-0156 5180-0156 1820-0683	4 4 4 6		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC INV IIL S HEX 1-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5190-0156 5188-0156 5N7 4504N
U1013 U1103 U1104 U1105 U1106	1820-2786 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4	1	IC-74F533 PC IC RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	1820 2786 5190-0156 5180 0156 5180-0156 5186-0156
U1108 U1109 U1110 U1111 U1113	5180~0156 5180~0156 5180~0156 5180~0156 1820~1633	4 4 4 8		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-BER ITL'S INV OCTL 1-INP	28480 28480 28480 28480 01295	5100-0156 5100-0156 5190-0156 5180-0156 SN745240N
U1202 U1203 U1204 U1205 U1206	1820-0694 5180-0156 5180-0156 5180-0156 5180-0156	9 4 4 4 4	2	IC GATE TTL S EXCL-OR QUAD 2-INP IC-RAM, 64K 75MS IC-RAM, 64K 75MS IC-RAM, 64K 75MS IC-RAM, 64K 75MS	01295 28480 28480 28480 28480	SNZ4S86N 5180-0156 5180-0156 5180-0156 5180-0156
81207 01208 01209 01210 01211	1820-1450 5180-0156 5180-0156 5180-0156 5180-0156	7 4 4 4 4		IC BER TIL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	91295 28480 28480 28480 28480	SN74S37N 5180-0156 5180-0156 5180-0156 5180-0156


Table 6-2. 12103D Replaceable Parts (sheet 4 of 4)


Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number
U1212 U1213 U1302 U1303 U1304	1820-0629 1820-1015 1820-0694 5180-0156 5180-0156	0 9 4 4	1	IC FF TIL S J-K NEG-EDGE-TRIG IC MUXR/DATA-SEL TIL S 2-TO-1-LINE QUAD IC GATE TIL S EXCL-DR QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS	01295 01295 01295 01295 28480 28480	SN745112N SN745158N SN74586N 5180-0156 5180-0156
U1305 U1306 U1307 U1309 U1309	5180 - 0156 5180 - 0156 1820 - 1450 5180 - 0156 5180 - 0156	4 7 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC BFR TTL S NAND QUAD 2-INP IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 01295 28480 28480	5180-0156 5180-0156 SN74537N 5180-0156 5180-0156
U1310 U1311 U1312 U1313 U1402	5180-0156 5180-0156 5180-0156 5180-0156 1820-1323	4 4 4 5	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC GATE ITL S NAND B-INP	28480 28480 28480 28480 01295	5180-0156 5180-0156 5180-0156 5180-0156 5N74530N
U1403 U1404 U1405 U1406 U1403	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5186-0156 5180-0156 5180-0156 5180-0156 5180-0156
U1409 U1410 U1411 U1412 U1413	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5190-0156 5180-0156 5180-0156 5100-0156 5180-0156
U1503 U1504 U1505 U1506 U1508	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-PAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5186-0156 5180-0156 5180-0156
01509 11510 11511 11512 11513	5180 0156 5180 0156 5180 0156 5180 0156 5180 0156	4 4 4		IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5186-0156 5180-0156
U1603 U1604 U1605 U1606 U1607	5180~0156 5190~0156 5180~0156 5180~0156 1813~0292	4 4 4 3	1	IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-DELAY LINE	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 1813-0292
U1608 U1609 U1610 U1611 U1612	5180 0156 5180-0156 5180-0156 5180-0156 5180 0156	4 4 4		IC RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS IC-RAM, 64K 75NS	28480 28486 28480 28400 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U1613	5180-0156	4		IC-RAM, 64K 75NG	28488	518C-0156
			:			











+		+			-+
] E	ERROR CORRECTING ARRAY CARD	 	SECTION	VII	İ
İ		į	02012011		į
T					

7.1 INTRODUCTION

This section covers the 12104A Error Correction Array (ECA) memory card. The ECA card contains 512 kilobytes of RAM memory that will correct single-bit errors and give a parity-error interrupt on double-bit errors. It does not have parity-error checking as described for the standard memory cards in Section VI.

7.2 PHYSICAL CHARACTERISTICS

The ECA card is installed in the A700 backplane in the same locations as allowed for the standard 512 kilobyte memory array card. It includes the same self-configuration feature as used in the standard array cards; i.e., no jumper or switch settings are necessary for configuring the card into the system. The memory cards are installed in the backplane above the controller card as shown in Figure 1-2 in Section I.

The power supply specifications for the card are covered in Section I. When the card is not being accessed (operating state) its power consumption is that given for the standby state.

All signals and data are Schottky-TTL levels and comply with Schottky TTL design rules. The HP 12104A ECA card is shown in Figure 7-1.

7.3 OPERATION OF ECA CARD

7.3.1 MODULE CONFIGURATION CIRCUIT

The Error Correcting Array Card in the A700 memory system is used in the main memory system where the actual data is stored. This card can be used exclusively or in conjunction with the parity-check memory array cards described Section VI of this manual. The circuit areas included in this description of operation are shown in the block diagram of Figure 7-2.





Figure 7-1. HP 12104A Error Correcting Array



Each ECA card, when installed, occupies a unique address space so that the controller may access it by address only. To accomplish this, each memory card has an adder that takes a totalled address from the previous card, adds the number of bytes of RAM on the card, and passes this incremented address over the frontplane to the next higher memory card on the backplane. These incremented addresses are essentially the starting address for each array card and, when compared to the physical address (on the frontplane), form a basis for selecting the cards. The main memory address into the first card above the controller is 0000 (octal).

Since each array card sends an incremented number equal to the number of bytes on the card to the next array card on the backplane, the array cards automatically configure themselves in an ascending address order. Thus, if two cards are interchanged, they automatically reconfigure themselves to form the ascending address sequence. The advantage of this scheme is that identical memory modules become unique in the address space of the computer without the aid of manually selected switch or jumper settings unique to the location or dedicated backplane locations.

7.3.2 ARRAY CARD SELECT

Each memory array card receives the physical address sent by the memory controller over the frontplane. Using eight XOR-gates, the cards compare the physical address with the incremented address (see previous paragraph). When a match is encountered on a card, the outputs of all its XOR-gates go high causing its card select line to go true (This can happen on only one array card at a time). When a card select line is true that card is enabled for access to the RAM array.

7.3.3 RAM ARRAY

The RAM array consists of 88 dynamic MOS memory elements. Each element is housed in a 16-pin DIP package. The RAMs are arranged in four rows of 22 bits each to provide 16 data bits plus six check bits. Each 16-bit word of data written into memory is stored in one row of the array to which is added the six check bits. Thus, during any access only one row of RAMs is activated. (This is not true of refresh cycles which access all rows of all array cards simultaneously.) When an array card is not selected, all RAMs on that card are in standby mode.

7.3.4 ROW MULTIPLEXER

Row multiplexing is used to select each row of the RAM array for access. Bits 16 and 17 of the physical address on the frontplane are routed to the multiplexer which performs a four-out-of-two decoding function. The outputs of the decoder are then fed through the card select multiplexer to the row address strobe (RAS) buffer of the appropriate row. The RAS signal to the RAMs performs the chip select function.

7.3.5 CLOCK GENERATION

A delay line is used to generate the RAS and CAS signals in the same manner as for a standard array card. However, the error correction process requires additional clocks that must have tight timing tolerances. Therefore, the delay line on the ECA card has two additional taps used for controlling the error correction process.

7.3.6 ADDRESS MULTIPLEXER

Equally as critical as the timing of the RAS and CAS pulses is the timing of the multiplexer switching of the ROW and COLUMN addresses. To insure the correct timing between clocks and address switching, the same delay line is used to switch the multiplexer from ROW address to COLUMN address. This signal occurs from an intermediate tap on the delay line.

A third group of address bits is the refresh address needed for the memory refresh operation. Only seven bits of address are needed by the RAMs since refreshing is done by rows in the RAM elements. This address is switched to the RAMs during every refresh cycle. Control of the refresh multiplexer is handled from the memory controller by the RC- signal over the frontplane.

7.3.7 DATA LATCH

During a write cycle, data is latched on each array card at the beginning of the memory cycle. The latch signal is generated on the memory controller and is routed to all array cards over the frontplane. It should be noted that the latching function occurs on all array cards even though the data is only being written to one particular card. The latch signal occurs at different times depending on whether the memory write is occurring from the processor or a peripheral device using DMA.

In the case of a DMA write, the data is latched while it is valid on the backplane during MEMGO. In the case of a processor write, the data is latched on the leading edge of OUTEN. It should be noted that the processor holds data valid on the backplane for the long half cycle of the system clock following MEMGO.

7.3.8 ERROR LOGGING

Error information from the error correction process is stored on the memory controller in the boot RAM area. Six bits of syndrome code are sent from the ECA card to the controller via the memory frontplane whenever an error occurs.

The location of the syndrome code storage in the controller boot RAM area corresponds to the row of memory on the ECA card containing the error where each row of memory on the card contains 64k words of data.

Since the maximum memory capacity possible in the system is 16M words (32M bytes) and with 64k words per row, there can be a maximum of 256 rows (16M-words/64k-words = 256). Thus, there are 256 locations in boot RAM reserved for error logging which allows all cards in the memory array to be ECA cards.

NOTE

A physical memory capacity of four array cards limits the number of rows actually used to 16.

The error logging space corresponds to the upper 256 addresses in the 1k address space of the boot RAM. (Starting address = 1400 octal.) Each of these locations in boot RAM will contain the last error to occur in the corresponding row of main memory. Thus, the boot RAM must be periodically read and initialized to obtain time log information.

The syndrome code stored in the boot RAM locations identifies which bit of data is in error, including the check bits themselves. It should be clear that a syndrome code in a given location of boot RAM identifies a specific RAM on an array card as defective. (There is only one RAM element at a given bit location in a given row.) Thus, with error logging it is possible to isolate memory errors down to the chip level. Table 7-1 associates the syndrome codes for single-bit errors with the bit that is in error.

7.3.9 ERROR SYNDROME AND DOUBLE-BIT ERROR LATCH

The ECA card has an eight-bit LED display used to identify the faulty bit when an error correction operation is executed. The display is located at the front of the card for easy viewing while installed in the system. Under normal operation, the syndrome display (red LEDS) are off and the double-bit error LED (green) is on. When a single bit error occurs, the ECA card corrects the data error and lights the display in the following format:

```
543210 --- check bit
o oo oooooo
/ '--'---'
double bit / /
error LED row syndrome (on = 1)
(green) (red)
```

Each group is read in binary fashion, that is, the possible row designations are 00, 01, 10, 11 corresponding to errors in rows 0, 1, 2 and 3, respectively. Similarly, the syndrome bits are decoded into two octal digits with the MSB located to the left. Using this display, service personnel and the customer can identify which row had the error and which bit in that row was in error. Only the last error to occur on the card is represented in the LED display.

To read the display, refer to the table on the following page. Note in the table that all single-bit data errors result in three LEDs on and three off. For a single check-bit error, one LED is off which is the LED corresponding to that check bit.

Double-bit errors cannot be corrected by the ECA card, so that when they do occur, the memory system asserts a parity-error interrupt. In this case, the green LED on the ECA card is extinguished to signify that a double-bit error has occurred on that card. The syndrome display will have some LEDs lit, but most likely it will not represent a valid syndrome code.

The display is initialized when the system is powered on or when a control reset is issued.

7.4 ECA CARD TESTING

7.4.1 DATA BIT ERRORS

To test the error correcting function of the ECA card, it is necessary to be able to force single— and double—bit errors programmatically. This can be done by controlling the PS— line on the backplane. This line is high (normal operation), the CWEN+ signal (check write enable) is high at Ul15—10 enabling the write line to the check RAMs. In this mode, every time that data is stored on the ECA card, the appropriate check word is also stored.

If the PS-line is low during a write access, the check word cannot be written to the check RAMs. Thus, data in the main memory array can be altered without affecting check bit information.

Therefore, to force a single data-bit error, the program must write data into memory in the normal fashion (PS- high), storing the data with the proper check word. Then, the PS- line can be set low and the data written again but this time with one bit different than the first time. In this way, the check word will still be the original version while the data will have one bit changed. The memory location now contains a single-bit error relative to the original check word, and any access of that location will cause single-bit error correction to take place.

Double data-bit errors can be established in exactly the same manner, except that two bits must be different on the second write.

7.4.2 CHECK BIT ERRORS

It is not quite as easy to establish single-bit check-bit errors. There is no way to write directly into the check bit RAMs as there is for writing into the data RAMs. However, a method does exist for forcing single bit errors in the check RAMs.

Table 7-1. Syndrome Codes versus Error Bits

LEDS	ERROR SYNDROME (OCTAL)	BIT IN ERROR
440 400		
110 100	64	
110 010	62	
110 001	61	DB 2 ¦
101 100	54	
101 010	52	DB 4 ¦
101 001	51	DB 5 ¦
100 101	45	DB 6
100 011	43	DB 7
011 100	34	DB 8 data bits
011 010	32	DB 9
010 110	26	
010 101	25	DB 11
010 011	23	•
001 110	16	•
001 101	15	•
001 011	13	
001 011	15 *********	
111 110	76	CB 0 !
111 101	75	
111 011	73	•
110 111	67	·
101 111		
011 111		•
011 111	37	CB 5 !
000 000	00	NO ERROR

Table 7-2 contains data patterns versus check bit patterns and the procedure to force error correction cycles. Next to each pattern in the table is the corresponding check bit pattern which is normally stored along with the data during a write cycle. By using the feature of disabling the writing into the check RAMs (refer to paragraph 7.4.1), single-bit check-bit errors can be established on the ECA card. By using the data patterns in the table, any check bit can be forced to be in error.

Table 7-2. Forcing Check-Bit Errors

CHECK WORD BITS CB 5 0	DATA WORD (OCTAL)
000000	000505
000001 000010	000412 000414
00010	000414
001000	000502
010000 100000	000513 000103
111111	000006
111110	000111
111101 111011	000117 000114
11011	000114
101111 011111	000010 000400

EXAMPLE PROCEDURE:

NOTE: Data patterns are in octal notation.

- 1. Write data pattern 505 into memory: Establishes a check word that equals 000000.
- 2. Change parity sense. (STF 5): Inhibits writing into the check word.
- 3. Write data pattern 412 into the same memory location: Check word 000000 remains but the correct check word is really 000001.
- 4. Change parity sense back (CLF 5): Leaves a single bit check bit error in memory.
- 5. Access the memory location: Causes an error correction cycle to be executed.

7.5 THEORY OF OPERATION

When reading this theory of operation, refer to the block diagram of the ECA card given previously in Figure 7-2 and to the schematic for this card at the rear of this section of the manual.

The integrated circuit packages (chips) are referenced by their U-number designation and schematic location. For example, U69 (13-C) means chip 69 on schematic sheet no. 1 is located by coordinates 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11 etc, and on sheet no. 2 it is numbered 20, 21, etc.

7.5.1 MODULE ADDRESSING CIRCUIT

The module addressing circuit is used to automatically configure the array cards into the address space of the A700 Computer. This is accomplished by using eight chained lines on the memory frontplane to allow the passing of unique addresses to each array card. Each array card uses the address sent to it as the starting address of its address space. The array card sends an incremented address to the array card above it which is used as the starting address of that next array card. In this manner, each array card is located on a unique address boundary in the memory address space. Also, each array card is in sequence with the others; the beginning of memory is located on the array card next to the controller and the end of memory is on the array card farthest from the controller.

The number added to the starting address equals the memory capacity of the card which is determined by the number of RAMs loaded on it. The ECA card has four rows of 22 RAMs where six RAMs are used for check-bit information and 16 RAMs are for actual data storage. Since 64k RAMs are used, the capacity of each row is 64k words or 128k bytes of memory, and the four rows provide 512k bytes of memory.

The module addressing circuit is implemented by using two four-bit full adders U203 (13-A) and U207 (13-B). These adders are connected in cascade to perform full eight-bit addition. The variation in the number to be added to the starting address for the different array cards is determined by jumpers W1, W2, and W7. Jumper W7 is installed on the ECA card to add four to the input address to correspond with its 512k bytes capacity.

In operation, the eight bits of chained address are compared in quadruple two-input exclusive OR (XOR)-gates U103 (12-B) and U102 (12-B) to the upper eight bits, Al6 through A23, of physical address present on the memory frontplane. These eight bits determine which card is to be selected when a given address is present. (The lower order 16 bits, A0 through A15, are used to address locations in the RAM chips themselves.)

The card select signal is generated by eight-input NAND-gate U106 (13-B) that receives the outputs of the XOR-gates. The outputs of all the XOR-gates must be high for the card to be selected.

NOTE

The physical address is low true while the chained address is high true so that the comparison of these two signals is equal when one is low and the other is high. The output of the XOR-gates under the equal condition is, therefore, high.

The outputs of the XOR-gates for the lower two bits for address lines Al7 and Al6 are disabled by leaving out jumpers W2 and W3 and their inputs to U106 are pulled high by resistors (U104 resistor network) which permanently sets these lines in the selected condition. Thus, the card select circuit of U106 ignores these bits so that the card remains selected while Al6 and Al7 select the proper row of RAMs using U206 for the address decoding.

The row address bus with Al6 and Al7 go to buffers U204-4 and U204-8 (21-D) then to decoder U108 (21-D) where the row decoding occurs (refer to Row Selection below).

Following is a detailed explanation of how the card select circuit operates for the ECA card:

All ECA cards must be located on an address boundary where the starting address for the card can be evenly divided by 512k bytes. For details on this subject refer to Section VI, paragraph 6.4.1 on the module address circuit.

The reason for the restriction is that it assumes that row selection on a 512k byte card occurs with address bits 16 and 17 going thru the sequence of 00, 01, 10, 11 with no change on address bit 18. If address bit 18 did change, then the card could not remain selected. The only time that the above condition is met occurs when the card is located on a 512k byte boundary in the address space.

7.5.2 RAS GENERATION

The RAS pulse is used to initiate every access and to perform refreshes to the RAM array. The RAS pulse from the memory controller is received at U111-5 (23-C) and is sent to quadruple two-input RAS drivers U403 (24-C) and U503 (24-D). The proper row of RAMs to be accessed has already been determined at this time, and the appropriate-gate at U403 and U503 is enabled by U206 (23-D). RAS then passes through to the selected row.

7.5.3 ROW SELECTION

The proper row of memory to be accessed is determined by physical address bits 16 and 17 (Al6 and Al7). These bits are routed to Ul08-13 and -14 (22-D). Ul08 performs a four-out-of-two decoding function to determine the proper row to access. The selected row signal is then set up at the multiplexer input at U206. The card select signal switches this multiplexer to the A-input, allowing the row select signal to enable the proper gate at U403 and U503. When the card select is false, the multiplexer's B-inputs are selected which disables all RAS driver gates.

During refresh cycles, all rows are selected. The RAS pulse is sent to all rows simultaneously. The multiplexor is forced to enable all rows by asserting the signal at U206-15 high. This signal occurs every refresh cycle. The BCASEN+ signal is gated with the REF- signal to produce the enable signal. This is to prevent both RAS and CAS from being asserted at the RAMs when a suspended refresh cycle initiates after a memory cycle.

7.5.4 CAS GENERATION

The CAS pulse to the RAMs is generated from the RAS pulse through the use of a delay line located at U210 (23-C). The CAS pulse strobes the second set of addresses into the RAMs during a memory access. A delay line is used to ensure a tight tolerance between the RAS and CAS signals. The delay provides the minimum time for the RAM address bus to switch from the row address to the column address.

The CAS pulse is sent to CAS drivers U403 and U503. The CAS signal appears at the RAMs only if the CASEN- signal is low. This is true since a high CASEN- signal holds flip-flop U124 (23-C) in the reset state which, in turn, holds the BCASEN+ signal to the CAS drivers low.

In the case of a read access, the CASEN- signal will be asserted before the delay line CAS is asserted, so that the RAS-CAS sequence occurs as quickly as possible. In the event of a write cycle, the CASEN- signal occurs after the delay line CAS occurs so that the write is delayed to allow for the generation of the check bits. These check bits are stored in the check bit RAMs at the same time as the data is stored in the main memory RAMs.

Also, since the CAS from the delay line occurs every time the RAS pulse occurs, the CASEN- signal is used to inhibit unwanted CAS cycles during refreshes and memory protect violations. For additional details, refer to Section V, paragraph 5.6.6.7 concerning CAS generation.

Since the CAS pulse is used to hold accessed data valid at the output of the memory RAMs during a read cycle, it is necessary that CAS at the RAMs remain asserted until the memory cycle completes. However, CAS would be removed 65 nanoseconds after RAS terminated, (delay line time) if CAS were not somehow latched. The solution used is to extend the assertion of RAS beyond that of the controller RAS signal. This is accomplished by gating the CASEN+ and VALID+ signals at Ulll-1 and -2 (22-C), and presenting a latched RAS signal to Ulll-4. Thus, RAS to the RAMs is extended to the end of the VALID signal and the delay line CAS is correspondingly extended. This provides sufficient extra time for the delay line CAS to hold data valid until the end of the memory cycle.

7.5.5 ADDRESS MULTIPLEXER

The addresses used by the memory RAMs are controlled by the address multiplexer located at U212 (13-D), U213 (13-C), and U216 (13-E). This MUX presents the row and column addresses as well as the refresh addresses to the RAMs. The latch at U216 (13-E) is used to latch the lower-order eight bits of physical address directly from the backplane.

The output of this latch is used as the row address to the RAMs. After the RAMS pulse occurs and the address hold time at the RAMs is satisfied, the delay line asserts the COLEN+ signal at U115-1 (12-D). The U115 NAND-gates form an interlock which disables the row address driver and enables the output of the column driver U212 (13-D).

After the column address has had sufficient time to settle, the CAS pulse is asserted at the RAMs.

When a refresh cycle is initiated, the REF- signal appears at U115-2 and -4 (12-D). This signal disables the outputs of both the row and column address drivers U212 (13-D) and U216 (13-E) and enables the refresh address driver U213 (13-C). U213 presents the refresh address to the RAMs.

7.5.6 ADDRESS LATCH

The lower-order 10 bits of physical address are latched directly from the backplane. Bits 0-7 are latched by U216 (13-E) and are presented to the RAMs as the row address. Bits 8 and 9 are latched at U211 (16-D). These two bits are then sent to U212-8 and -11 (13-D) where they are used as the first two bits of the column address.

7.5.7 DATA LATCH

Data is latched directly from the backplane at U222 (28-A) and U224 (28-B). These latches are transparent so that as data becomes available on the backplane, it is sent to the RAMs before the LATCH signal freezes the latch. These latches hold the input data at the RAMs during every write cycle.

7.5.8 BACKPLANE DATA DRIVERS

Data is driven onto the backplane by two octal drivers located at U220 (28-C) and U223 (28-D). The outputs of these drivers are enabled by the BDRIVE signal whenever the card is selected and the memory access is a read cycle.

7.5.9 ERROR SYNDROME LATCH

The error syndrome latch is composed of two type 74LS175 latches U402 (25-E) and U502 (26-E). The latch is clocked whenever a single- or double-bit error is detected by the EDAC chip.

The BDRIVE+ signal enables the clock

line at U120-9 (25-E). This insures that the latch can only be clocked when the card is enabled for a read access. When the controller requests the error syndrome during a correction cycle, the SYNRQ+ appears at U120-10. The trailing edge of the SYNRQ+ actually clocks the latch. The information stored in the latch are the error syndrome bits appearing at the output of the EDAC and the row of memory presently being accessed.

7.5.10 DOUBLE-BIT ERROR LATCH

This latch is identical in function to the parity LED latch on the standard array card. When a double-bit error occurs, the PE- signal (parity error) is asserted by the controller. The PE- signal is received at U125-13. A low at this input causes the output at U125-11 (16-C) to go high, turning off the DB ERR LED. The cross-coupling of the U125 NAND-gates latch the LED off. The latch can be reset by either a CRS- or a PON- signal.

7.5.11 REFRESH COUNTER

Refresh addresses are generated on the array card. A counter located at U113 (11-C) is used to count in a binary sequence to generate the 128 row addresses needed for refresh cycles. Note that eight bits are generated and sent to the RAMs but only seven are needed. The counter is clocked by the COUNT+ signal from the memory controller which is just a gated form of the REF signal. The counter is clocked at the end of each refresh cycle so that the refresh address is set up in plenty of time for the next refresh cycle.

7.5.12 STANDBY OPERATION

The array card maintains stored data when the +5V power supply is removed, provided that the +5M power supply is maintained and the memory controller continues to schedule refresh cycles. Since not all of the circuitry on the array card is necessary for refreshing, only that circuitry needed for refreshes is powered by +5M. All circuit chips designated by an asterisk (*) on the array card schematic receive +5M voltage. These are the only chips that are active when the array card is in standby mode during battery backup operation.

7.5.13 FRONTPLANE HANDSHAKE SIGNALS

There are two signals passed over the frontplane from the ECA card to the memory controller whenever a memory access takes place. These are the Acknowledge and Parity Disable signals. Both signals are sent to the controller by the open collector driver U110 (15-B). This driver is enabled when the card is selected.

The Acknowledge signal is sent as soon as the card is enabled to inform the controller that the address on the frontplane has accessed an existing array card.

The Parity Disable signal is sent to the controller at the time of card selection to inhibit the controller from asserting a parity error interrupt whenever the ECA card is accessed. This is necessary since a parity bit is not returned to the controller such as the bit returned during an access to a parity-check array card.

When a double-bit error occurs, the ECA card de-asserts the Parity Disable signal to the controller and, in this way, forces the controller to generated a parity error. (See Double-Bit Error Detection, paragraph 7.5.19.)

7.5.14 ECA CARD DATA PATHS

The ECA card, unlike the parity-check array card, has a common input/output data bus on the card. All data transfers on the card occur over this bus, whether the access is a read or write cycle. Connected to this bus are the following circuit elements: Backplane Receivers; Backplane Drivers; EDAC (data pins); RAM inputs; and RAM Outputs. EDAC (data pins); RAM inputs; and RAM outputs.

Data transfers on the data bus are carried out in three different modes as follows:

- a. Data is written into memory from the backplane. The backplane receivers drive the data onto the bus. (The backplane drivers are disabled.) The EDAC monitors the received data and generates the check bit information to be stored in the check bit array. The received data is then written into the RAMs.
- b. Data is accessed from the memory RAMs, thus, the RAMs drive the bus. The backplane receivers are disabled. The backplane drivers are enabled to drive the accessed data onto the backplane. The EDAC monitors the accessed data for correctness. (The EDAC generates a check word from the data and compares it to the check word accessed from the check bit array.) If no error is present, the backplane is driven with the accessed data and the transfer completes.
- c. This mode is the same as (b) above except that an error is detected. In this case, the RAMs are disabled from driving the bus, and the EDAC drives the bus with the corrected data. It is this corrected data, from the EDAC chip, that is driven onto the backplane.

The ECA also has a check-word bus which transfers the check word bits between the following destinations: check Bit RAM inputs; check bit RAM outputs; EDAC chip (check bit pins); error syndrome latch; and syndrome code frontplane driver.

The check-word bus also has three different modes, corresponding to the modes (a, b, and c above) for the data bus. In mode (a), a check word is generated by the EDAC to be stored in the check bit RAMs. In mode (b), the check word is accessed from the check RAMs, and is monitored by the EDAC for error checking. In mode (c), the check bit RAMs are disabled, and the EDAC outputs the error syndrome. The error syndrome is to be latched in the error syndrome latch and sent to the memory controller over the frontplane as the error log information.

7.5.15 EDAC CHIP CONTROL

The error correction process is performed completely by the error detection and correction (EDAC) chip U218 (27-B). It operates in four different modes determined by the state of the control inputs SO and Sl located at U218-25 and -26 (26-C). Table 7-3 summarizes the function of the EDAC:

Table 7-3.	Functions	of	Error	Detection	and	Control	Chip

MEMORY CYCLE	CONTROL S1 S0	EDAC FUNCTION	DATA I/O	CHECK WORD I/O	FLAGS SEF DEF
Write	L L	Generate Check Word	Input Data	Output Check Word	L L
Read	L H	Read Data and Check Word	Input Data	Input Check Word	L L
Read	н н	Latch and Flag Errors	Latch Data	Latch Check Word	Enabled
Read ,	H L	Correct Data & Generate Syn- drome Bits	Output Correct Data	Output Syndrome Bits	Enabled

7.5.16 WRITE CYCLE

During a write cycle, the backplane receivers are enabled to drive the internal data bus. This is done by gating the BUSY+ signal with the W+ signal at U115-12 and -13 (28-B). As the data becomes valid on the backplane, it is immediately set up at the data RAMs. Also, the data is monitored by the EDAC for generation of the check word to be stored into the check bit RAMs. The EDAC is set into this check word generation mode by driving its control inputs at SO and S1 to the low state. This is done by the WRITE signal asserting low the gate outputs of U123-3 (26-C) and U116-13 (26-C).

As in the case of a write cycle to the parity-check array card, the CASEN-signal from the controller is used to present CAS to the RAMs. However, since it takes extra time for generation of the check word, CASEN- must be delayed beyond that needed for the parity-check array card. This is accomplished by asserting the CASEN+ line on flip-flop U124-14 (23-C).

When the CASEN- signal is received from the controller, it releases the clear input of the flip-flop. It is not until the next FCLK cycle that the flip-flop gets set and asserts CAS at the RAMs. During this additional delay time, the EDAC generates the check word. When CAS is finally asserted, both data and check words are written into memory simultaneously.

7.5.17 NORMAL READ CYCLE

The board drive signal is derived by the gating of the BDSEL+ and the DRIVE+ signals at U123-11 (21-E). This signal enables the backplane drivers U220 (28-C) and U223 (28-D). RAS and CAS occur in the normal fast fashion. (CASEN is set early in the cycle on the controller and since W- is high for the read cycle at U120-1 (22-C), the CAS flip-flop at U124 (22-C) sets early in the cycle, enabling BCASEN+ to the RAM drivers.)

The cycle proceeds in the same fashion as for the parity-check array card; i.e., data is driven onto the backplane as soon as it is output from the RAMs. Since no error correction is needed, the EDAC asserts no error flags. Also, CAS is extended by the latching of the RAS signal at Ulll-4 using VALID+ and CASEN+. Thus, for non-correction cycles, the ECA card cycles at the same rate as the standard array card, providing no system speed degradation.

7.5.18 SINGLE-BIT ERROR CORRECTION

The signal timing of the following description is illustrated in Figure 7-3.




Figure 7-3. Error Correction Cycle

The read access proceeds exactly as that for a normal cycle until data is output from the RAMs and an error is detected. The EDAC is clocked by the CRCT+ signal from the delay line at U210-6 (23-C). This appears at the Sl control input as a high. Note that SO is also high. This control mode causes the EDAC to latch the RAM data and test it for errors. The single error flag (SEF) line from the EDAC is enabled at this point. A short time later (20 ns) the ONGATE+ signal from the delay line enables the two AND-gates at U122 (27-C).

The following describes the SEF and ONGATE+ relationship: When the CRCT+ signal occurs, data is assumed to be valid at the RAM outputs and, therefore, ready for inspection by the EDAC. The CRCT+ signal causes the EDAC to latch the data and test it. Although the SEF flag is enabled, there is no guarantee that it will be stable at this time; i.e., there may be glitches present. This is due to propagation delays in the EDAC for the several parity trees. When the ONGATE+ signal occurs, the SEF signal has settled and is assumed valid. Thus, the ONGATE+ signal actually gates out glitches on the SEF line.

At the same time, the other inputs of the AND-gates (U122-5 and -11) are enabled. This is true since the FLGEN+ is derived from the BDRIVE+ and the VALID+ signals at U123-6 (22-C). FLGEN+ is the flag enable signal used to provide the proper window for testing the EDAC error flags. As shown in Figure 7-3, the window is the long-half-cycle of SCLK during VALID, delayed by one FCLK cycle. Also, it occurs only during a read cycle. (Error correction is not done on write cycles.) It is only during the period of time defined by the gating of ONGATE+ and FLGEN+ that the SEF flag can be assumed valid.

Since a single-bit error is present, the SEF flag sets. The signal EC+ at the output of U122-6 goes high and is output to the processor over the backplane via U326-3 (21-B). This signals to the processor that extra time is needed for the error correction process. The processor responds by extending the short-half-cycle of SCLK from two to five FCLK cycles in length.

Also, the SEF flag starts the correction process by asserting the OFCAS+ signal at U122-8. This signal turns off CAS to the RAMs at U116-4 (23-D). The RAMs stop driving the data bus. The OFCAS+ signal appears at U116-11 which causes the SO input of the EDAC to go low. This changes the mode of the EDAC chip to the correction mode so that the EDAC outputs corrected data onto the bus. Thus, as soon as the EDAC detects a single-bit error the SEF flag is gated back to switch it to the correction mode. The SEF flag remains set during the correction process.

The EC- signal on the backplane is de-asserted one FCLK after the leading of the short half-cycle of SCLK. This is done by resetting the flip-flop at U124-5 (27-D). The memory controller has noticed the clock extension and has delayed the VALID signal accordingly. (Refer to Error Logging in Section V, paragraph 5.6.5., for additional theory of operation.)

By the time the delayed VALID signal occurs, the backplane has settled with the corrected data.

Since the FLGEN+ signal resets with VALID, and since VALID resets one FCLK cycle before the end of the memory cycle, the input of the AND-gate at U122-11 will go low before the end of the memory cycle. This would cause CAS to be re-asserted at the RAMs and cause them to drive the data bus again, corrupting the corrected data. To prevent this, the SYNEN- signal derived from the SYNRQ- signal from the memory controller is gated at U120-12 (25-D) to insure that the OFCAS+ signal remains asserted during the correction cycle.

At the same time the EDAC chip outputs corrected data, it also outputs the error syndrome code identifying the bit in error. This code appears on the check word bus and is received by the Error Syndrome Latch and by the frontplane driver located at U303 (17-C). The SYNEN+ signal clocks the error latch and enables the frontplane drivers to send the error code to the controller. The controller stores the syndrome code in the log RAM.

7.5.19 DOUBLE-BIT ERROR DETECTION

When the EDAC detects a double-bit error, the double-bit error flag (DEF) as well as the SEF is set. The SEF flag still switches the EDAC to correction mode but double-bit errors cannot be corrected. Therefore, the output data from the EDAC is meaningless and the error code sent to the controller is not used. The invalid code is latched in the error syndrome latch, however. Most likely, the error code will not be any of the 22 valid codes.

The DEF flag produces the double-bit error signal (DBERR-) at U120-6 (27-C) which releases the 'parity disable' signal (PDSBL-) on the frontplane. This informs the controller that the ECA card cannot correct the data error. The controller then asserts the parity interrupt signal (PE-) since data from the memory access is in error. (Refer to Double-Bit Error Detection in Section V, paragraph 5.6.5.2).

7.6 PARTS LOCATIONS

The parts locations for the ECA are shown in Figure 7-4.

7.7 REPLACEABLE PARTS LIST

The replaceable parts for the ECA are listed in Table 7-4. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.




Figure 7-4. 12104A Parts Locations

Table 7-4. 12104A Replaceable Parts


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12104-60001 12104-64001	3 1	1 1	PCA-ECA, 512KB ASSEMBLY-AUTO INSERT (P/O 12104-60001)	28480 28480	12104-60001 12104-64001
C1 C2 C3 C4 C5	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3 3 3	11	CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C6 C7 C8 C9 C10	0180-0374 0180-0374 0180-0374 0180-0374 0180-0374	3 3 3 3		CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD 10UF+-10% 20VDC TA	56289 56289 56289 56289 56289	150D106X9020B2 150D186X9020B2 150D106X9020B2 150D106X9020B2 150D106X9020B2
C11 C12 C13 C14 C15	0180-0374 0160-4842 0160-4842 0160-4842 0160-4842	36666	47	CAPACITOR-FXD 10UF+-10% 20VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	56289 28480 28480 28480 28480	150D106X9020B2 0160-4842 0160-4842 0160-4842 0160-4842
C16 C17 C18 C19 C20	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C21 C22 C23 C24 C25	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
026 027 028 029 030	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C31 C32 C33 C34 C35	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C36 C37 C38 C39 C40	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C41 C42 C43 C44 C45	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160~4842 0160~4842 0160~4842 0160~4842 0160~4842
C46 C47 C48 C49 C50	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C51 C52 C53 C54 C55	0160~4842 0160~4842 0160~4842 0160~4842 0160~4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C56 C57 C58	0160-4842 0160-4842 0160-4842	6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480	0160-4842 0160-4842 0160-4842
CR2	1990 - 0598	1	1	LED-VISIBLE	28480	5082-4190
D1 D2	1990-0652 19 90- 0652	8	2	LED-VISIBLE LED-VISIBLE	28480 28480	1990-0652 1990-0652
R1 R2 R3 R4 R5	0698-3441 0757-0346 0757-0346 0757-0346 0757-0346	8 2 2 2 8	1 8	RESISTOR 215 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 10 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/B-T0-215R-F C4-1/B-T0-10R0-F C4-1/B-T0-10R0-F C4-1/B-T0-10R0-F C4-1/B-T0-10R0-F
R6 R7 R8 R9 R10	0757-0346 0757-0346 0757-0346 0757-0346 0698-3447	2222	1	RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-422R-F


Table 7-4. 12104A Replaceable Parts (continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R11 R12 R13 R14 R15	0757-0382 0698-3429 0757-0382 0698-3429 0757-0382	92929	6.4	RESISTOR 16.2 1X .125W F TC=0+-100 RESISTOR 19.6 1X .125W F TC=0+-100 RESISTOR 16.2 1X .125W F TC=0+-100 RESISTOR 19.6 1X .125W F TC=0+-100 RESISTOR 16.2 1X .125W F TC=0+-100	19701 03888 19701 03888 19701	MF4C1/8-T0-16R2-F PME55-1/8-T0-19R6-F MF4C1/8-T0-16R2-F PME55-1/8-T0-16R2-F MF4C1/8-T0-16R2-F
R16 R17 R18 R19 R20	0698-3429 0698-3429 0757-0382 0757-0382 0757-0382	5 6 6 6		RESISTOR 19.6 1% .125W F TC=0+-100 RESISTOR 19.6 1% .125W F TC=0+-100 RESISTOR 16.2 1% .125W F TC=0+-100 RESISTOR 16.2 1% .125W F TC=0+-100 RESISTOR 16.2 1% .125W F TC=0+-100	03888 03888 19701 19701	PMES5-1/8-TD-19R6-F PMES5-1/8-TD-19R6-F ME4C1/8-TD-16R2-F MF4C1/8-TD-16R2-F MF4C1/8-TD-16R2-F
U102 U103 U104 U106 U107	1820-0694 1820-0694 1810-0126 1820-1323 1820-0683	9 9 1 3 6	2 1 1 3	IC GATE TTL S EXCL-OR QUAD 2-INP IC GATE TTL S EXCL-OR QUAD 2-INP RESISTIVE NETWORK-DIP IC GATE TTL S NAND 8-INP IC INV TTL S HEX 1-INP	01295 01295 11236 01295 01295	SN74SB6N SN74SB6N 769-1-R10K SN74B330N SN74S04N
U108 U110 U111 U112 U113	1828-1072 1820-0682 1820-0681 1820-0683 1820-1989	9 5 4 6 7	1 1 3	IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP IC INV TTL S HEX 1-INP IC CNTR TTL LS BIN DUAL 4-BIT	01295 01295 01295 01295 01295	SN748139N SN74803N SN74800N SN74804N 74LS393PC
U115 H116 U119 U120 U122	1820-0681 1820-1322 1810-0122 1820-0681 1820-0686	4 2 7 4 9	1 2 1	IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NOR QUAD 2-INP RESISTIVE NETWORK-DIP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S AND TPL 3-INP	01295 01295 01121 01295 01295	SN74800N SN74802N 3148332 SN74800N SN74811N
0123 0124 0125 0203 0204	1820-1367 1820-0629 1820-1198 1820-1441 1820-1633	5 0 6 8	1 1 1 2 3	IC GATE TTL S AND QUAD 2-INP IC FF TTL S J-K NEG-EDGE-TRIG IC GATE TTL I.S NAND QUAD 2-INP IC ADDR TTL LS BIN FULL ADDR 4-BIT IC RFR TTL S INV OCTL 1-INP	01295 01295 01295 01295 01295	SN74508N SN745112N SN74LS03N SN74LS283N SN74LS283N
U206 U207 U208 U210 U211	1820-1015 1820-1441 1810-0256 1813-0272 1820-1445	0 6 8 4	1 1 1	IC MUXR/DATA-SEL TTL S 2-TO-1-LINE QUAD IC ADDR TTL LS BIN FULL ADDR 4-BIT RESISTIVE NETWORK-DIP IC-DELAY LINE IC LCH TTL LS 4-BIT	01295 01295 01121 28480 01295	SN74S158N SN74LS283N 316A102 1913-0272 SN74LS375N
U212 U213 U216 U218 U219	1820-1633 1820-1917 1820-1676 1820-2819 1810-0122	8 1 9 4 7	2 1 1	IC BFR TTL S TNV OCTL 1-INP IC BFR TTL LS LTNE DRVR OCTL IC LCH TTL S D-TYPE OCTL RESISTIVE NEIWORK-DIP	01295 01295 01295 01295 28480 01121	SN745240N SN74LS240N SN74S373N 1820-2819 314A332
U220 U222 U223 U224 U225	1820-1624 1820-2102 1820-1624 1820-2102 1820-0683	7 8 7 8 6	2	IC BFR TTL S OCTL 1-INP IC LCH TTL LS D-TYPE OCTL IC BFR TTL S OCTL 1-INP IC LCH TTL LS D-TYPE OCTL IC INV TTL S HEX 1-INP	01295 01295 01295 01295 01295	SN74S241N SN74LS373N SN74S241N SN74LS373N SN74S84N
U303 U304 U305 U306 U307	1820-1917 5180-0156 5180-0156 5180-0156 5180-0156	1 4 4 4 4	88	IC EFR TIL LS LINE DRVR OCTL IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	01275 28480 28480 28480 28480	SN74LS240N 5180-0156 5180-0156 5180-0156 5180-0156
U308 U309 U310 U311 U312	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480 28480	5180-0156 • 5180-0156 • 5180-0156 • 5180-0156 • 5180-0156
U313 U314 U315 U316 U317	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NS IC-PAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U318 U319 U320 U321 U322	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4	:	IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U323 U324 U325 U326 U402	5180-0156 5180-0156 5180-0156 1820-1633 1820-1195	4 4 8 7	2	IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-BFR TTL S INV OCTL 1~INP IC-FF TTL LS D-TYPE POS-EDGE-TRIG COM	28480 28480 28480 01295 01295	5180-0156 5180-0156 5180-0156 5N745240N SN74LS175N
U403 U404 U405 U406 U407	1820-1450 5180-0156 5180-0156 5180-0156 5180-0156	7 4 4 4 4	2	IC BFR TTL S NAND QUAD 2-INP IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	01295 28480 28480 28480 28480	SNZ4S37N 5180-0156 5180-0156 5180-0156 5180-0156

Table 7-4. 120104A Replaceable Parts (continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U408 U409 U410 U411 U412	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5188-0156 5180-0156 5180-0156 5180-0156
U413 U414 U415 U416 U417	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U418 U419 U420 U421 U422	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U423 U424 U425 U502 U503	5180-0156 5180-0156 5180-0156 1820-1175 1820-1450	4 4 7 7 7		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC BFR TTL S NAND QUAD 2-INP	28480 28480 28480 01295 01295	5180-0156 5180-0156 5180-0156 5N74LS175N SN74S37N
U504 U505 U506 U507 U508	5180~0156 5180~0156 5180~0156 5180~0156 5180~0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U509 U510 U511 U512 U513	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U514 U515 U516 U517 U518	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		TC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U519 U520 U521 U522 U523	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U524 U525 U604 U605 U606	5180~0156 5180~0156 5180~0156 5180~0156 5180~0156	4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
U607 U608 U609 U610 U611	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
0612 0613 0614 0615 0616	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28490 28490 28480	5190-0156 5180-0156 5190-0156 5180-0156 5180-0156
U617 U618 U619 U620 U621	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156	4 4 4 4 4		IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156 5180-0156
H622 U623 U624 U625	5180-0156 5180-0156 5180-0156 5180-0156	4 4 4	7	IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS IC-RAM, 64K 75 NS RESISTOR-FXD 0 0HM	28480 28480 28480 28480 28480	5180-0156 5180-0156 5180-0156 5180-0156
ี ⊌5 ⊌6 ⊌7	0911-3587 0811-3587 0811-3587	555	3	RESISTOR-FXD 0 OHM RESISTOR-FXD 0 OHM	28480 28480	0811-3587 0811-3587





+		-+		+
1		1		1
1	CONTROL STORE CARDS	1	SECTION	VIII !
İ		i		
·				·

8.1 INTRODUCTION

Control Store of the A700 computer extends microprogramming capability to the user. The control store may consist of either or both the HP 12153A Writable Control Store (WCS) cards and the HP 12155A PROM Control Store (PCS) cards. The HP 12156A Floating Point Processor card also operates within the control store system.

The WCS and PCS cards are both covered in this section. Paragraphs under 8.3 and 8.4 are for the WCS card and paragraphs under 8.5 and 8.6 are for the PCS card. The floating point processor card is covered in Section IX of this manual.

8.2 PHYSICAL CHARACTERISTICS

The WCS and PCS cards are installed sequentially in the A700 backplane immediately below the lower processor card. Up to a total of four cards of either WCS, PCS, or both cards and one FPP card can be used. These cards communicate with the processor through the micromachine control-store bus which is contained in the frontplane. The backplane provides mechanical support, power, and for the WCS card only the backplane is used to communicate with the main memory array.

The power supply specifications for the cards are covered in Section I of this manual (refer to Table 1-1). The HP 12153A Writable Control Store card is shown in Figure 8-1, and the HP 12155A PROM Control Store card is shown in Figure 8-2.

8.3 WCS CARD OPERATION

The 12153A Writable Control Store card functions as a control store for the processor by allowing the user to write microcode, to read microcode, and to access the microcode for the speed improvements achieved in fast operating firmware subroutines. The writing and reading of microcode requires backplane access as well as frontplane access to control store. To prevent contention between these two planes, the WCS card can be turned on for frontplane access and off for backplane access.




Figure 8-1. Writable Control Store Card (12153-60001)




Figure 8-2. PROM Control Store Card (12155-60001)

While WCS is on, it acts as control store for the processor; when addressed it sends a signal that disables any lower priority control store and outputs data to the control store data bus. When WCS is on, all attempted backplane accesses are ignored with the following exceptions: The first exception is the instruction OTA 32 which turns WCS on or off, and the second exception is the instruction LIA 32 which reads the status of WCS.

When WCS is on the I/O Master signals are generated but signals CSON+ and CSON- prevent any changes to the card except when OTA 32 and LIA 32 instructions are given. Also, LIA 30 and LIA 31 instructions in the program will appear to read from the card but the data that is read will not be valid.

While WCS is off, the user has complete access to WCS through the backplane and any frontplane accesses are ignored. If WCS is off, it effectively does not exist as control store yet the priority line is passed through the card so that the priority chain is not broken.

Addresses and data must be multiplexed or otherwise separated between front and back planes. In general, this is done using tri-state buffers which are enabled or disabled by the on or off state of signal CSON.

To provide maximum flexibility to the user there are no write only registers in WCS. Any address, data, or status loaded into WCS can be read by the user.

WCS supports DMA and programmed I/O. The address from the backplane is loaded into a counter which can be incremented. Backplane addresses are physical but frontplane addresses are logical. A map RAM is used to provide logical to physical mapping of addresses from the frontplane. The map RAM is loaded and read through the backplane.

8.4 WCS CARD THEORY OF OPERATION

The WCS card theory of operation is covered in the following paragraphs. The schematic for this description is provided at the rear of this section of the manual. Refer to HP 1000 L-Series I/O Interfacing Guide, part number 02103-90005 for information and schematics on the I/O master. Also the block diagram for the WCS card is provided in Figure 8-3. The integrated circuits (chips) are referenced by their U-numbers and schematic locations. For example, U69 (13-C) means chip U69 on schematic sheet no. 1 is located by coordinates 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc. and on sheet no. 2 it is numbered 20, 21, etc. The hyphenated pin number with the U-number locates an input or output and the section of the chip that is being described.




Figure 8-3. WCS Card Block Diagram

8.4.1 ON/OFF LOGIC

The WCS is turned on or off as control store by instruction OTA 32 with the sign bit of A set to 1 for on and 0 for off. OTA 32 generates a BCS3- (Bus Control Signal) output from the I/O Master. The sign bit of A (data bus bit 15) becomes the data input to a D-type flip-flop U16A-12 (22-B), a type 74LS74A chip, U16A-12 is clocked by the gating of BCS3- and CKDAT- into U16-9 and -10 (21-C) (When WCS is on, an LED (CR1) lights. It is located between the frontplane connectors.)

The clear of the U16A is tied to RST- which makes sure that power up is in the off status. CSON- and CSON+ are buffered through U41A and U41B (23-B), type 74S08 gates, to provide enough power to handle the loading on the CSON line. CSON- is connected to the test connector J1-1 through U3B, a type 74LS05 open-collector inverter, to isolate the U16A from any noise introduced by the test connector.

8.4.2 BACKPLANE INTERFACE

The backplane data bus is input to bi-directional buffers U45 and U55 (21-B), type 74LS245 chips. The direction of these buffers is controlled by the assertion of the I/O Master signals BCS1-, BCS2-, BCS3-, BCS5-, BSC6-, or BCS7- that are combined through OR gate U26 (21-C). During assertion of BCS1-, BCS2-, or BCS3-, the direction of the U45 and U55 buffers is from the backplane to the card. During the assertion of BCS5-, BCS6-, or BCS7-, the direction is from the card to the backplane.

The I/O Master requires an SRQ- signal for each data transfer. In the WCS card the SRQ- signal is the Q- output of U36A-6 (22-D),

a type 74LS74A flip-flop. The D-input of the flip-flop, U36A-2, is tied high, and the flip-flop is clocked by DVCMD- and SCLK+ through gate U16 (21-D). The U36-6 is cleared by the signal SACK- at U36-1.

8.4.3 BACKPLANE ADDRESS LOGIC

An address is output to the WCS card with an OTA 31 instruction which generates a BCS2- signal output from the I/O Master. The address latch on the WCS card is a 16-bit counter made up of four chips U42, U43, U52, and U53 (24-B, -C, -B, and -D), type 74LS191. The counter is loaded on the assertion of LDCTR- from AND gate U16-11 (22-D) when signals BCS2- and CKDAT- are applied at the same time that the backplane data inputs through U45 and U55 are present at the data pins of the counter.

8.4.3.1 Address Counter

For programmed I/O the address must be loaded for each data transfer or programmatically incremented. For DMA the address must be loaded for the first data transfer and is incremented for each succeeding transfer. The address counter is enabled to count by DVCMD- and CNTEN- through U16-6 (24-D).

Since DVCMD- is asserted on DMA in start-up, signal CNTEN- is used to prevent incrementing the counter before the first data transfer occurs. CNTEN- is the not Q-output of the D-type flip-flop U36A-8. U36A-8 is preset by BCS1- or BCS5- into OR gate U26A-12 and -13 (23-D). The D-input is tied low and it is clocked with LDCW1-. Thus, CNTEN- will be low after the assertion of BCS1- or BCS5- and the address counter will be enabled only when CNTEN- is low and DVCMD- goes low.

The LDCWl- signal will clock U36A-8 (23-D) low so that CNTEN- will be high. RST- is input to U36A-13, the clear input, to assure that CNTEN- will be high on power up. CNTEN- is output to test connector J1-5 through inverter U3 (24-E).

Synchronous counting in the address is provided by SCLK+ which is input to the CK (clock) inputs of all the counters. The ripple-carry outputs of the counters are connected to the enable inputs of the upper counters as recommended by the manufacturer.

8.4.3.2 Control-Store Word Address

The word address is in bits 0 to 11 of the data bus, and bit 15 (sign bit) is used to the select lower- or upper-half of the 16-bit control-store word. If bit 15 is 0 the lower half is selected, if it is 1 the upper half is selected. This is so the user can address the WCS card on control-store word boundaries (32 bit boundaries) and to handle the translation of 16 to 32 bits.

To insure accurate addressing and loading of the data RAMs, bit 15 of the data bus is loaded into the least significant bit of the counter. Thus, the actual address of the control-store word is in counter bits 1 through 12 and the least significant counter bit (HIEN+) is used to select the upper or lower half of the addressed word to be read or written.

Since the map RAM and the data RAMs use the same hardware for addressing and reading and writing, bit 14 of the data bus is used to select data RAMs when low or map RAM when high. This bit is loaded into the most-significant-bit of the counter and becomes MAPEN+.

8.4.3.3 Counter Controls

If the counter is incremented to a value greater than the 4k-word address space, LSBYT- and IRQ- will be asserted to generate an interrupt that will end DMA and notify the user.

To prevent an unknown state of the counter on power up, flip-flop U15 (26-C) is used. RST- is tied to the CL (clear) input so that on power up (PON+) or a CLC 0 instruction, the Q output of the flip-flop is low. LDCTR- is tied to its CK (clock) input and its D input is tied high.

In operation, when the counter is loaded, U15 is clocked high, and the Q output goes to U26A-5 (26-B) as CTON+. This signal is ANDed with CADB12 at U26A-4, inverted in U63 (26-B) and output to IRQ- and LSBYT- lines on the backplane. Thus, from PON+ or CLC 0 until the counter is loaded, IRQ- and LSBYT- are held high by U15.

When the counter is loaded, U15-5 goes low making signal CADB12 control the value of IRQ- and LSBYT-; i.e., if CADB12 goes high, IRQ- and LSBYT- go low. If set, IRQ- and LSBYT- can be cleared by instruction CLF 30 and the counter can be loaded when an address is less than 4k. Also, CADB12 is ORed with MAPEN+ at U25-1 (25-B), to generate an inhibit signal that prevents the writing of incorrect data into the data RAMs.

To avoid conflict between frontplane, backplane, data RAMS, and map RAM on the map RAM address line, the counter address bits 0-3 (CADBO - CADB3) are input to buffer U51 (28-B). The output of this buffer is input to the map RAM address lines when enabled by GATEN- which is a result of MAPEN+ and CSON- being high into gate U31 (27-C). When GATEN- is low it means that the map RAM is selected and WCS is off.

8.4.3.4 WCS Block Selection

The lower 10 data RAM address bits are input to U51 and U62 (28-B and 28-C) that are enabled by CSON off and MAPEN+ low into gate U61 (27-C). Two additional address bits are needed to select the individual 1k-word blocks of writable control store to be addressed. These two bits (CADB10 and CADB11) are input to U5-14 and U5-13 (34-B), a 2-to-4 bit decoder. The decoder is enabled by CSON+; i.e., the WCS off signal. The eight output lines of the decoder are input to four sections of two-input AND gate U4 (34-B and 35-B). Each AND gate output is tied to the chip select of one bank of the data RAMs (i.e., 1k-word control store data).

8.4.4 BACKPLANE DATA LOGIC

The following sections describe the logic for writing data into the data ${\tt RAMs}$ and into the map ${\tt RAM}$.

8.4.4.1 Data RAM Input Logic

The type MK4801A-90 1k x 8-bit static RAM used for the data RAMs have common data-in/data-out pins. This requires buffering the input data to prevent contention between input and output data or shorts between front and back planes. The four input buffers of eight data bits are U44, U54, U64, and U65 (31-B, -C, -B, and -D) and have their inputs coming from the card side of U45 and U55 backplane buffers. The input buffers are enabled by the assertion of signal DATIN- from gate U14-11 when BCS1- is asserted and CSON is off.

The static RAMs require that the Output Enable of the RAM be held high during a write cycle and low during a read cycle. On WCS the Output Enable is tied to DATIN+ which is an inverted DATIN- from U63 (31-D). This assures the Output Enable is high during write and low the rest of the time.

Since the control store data word is 32 bits wide and the backplane data bus is 16 bits, only half the data word can be loaded in one transfer. The HIEN+ signal which is the least significant bit output from the counter is used to select the lower or upper half of the RAM bank.

The Write Enable signal to the RAMs is a logical combination of several signals. The assertion of BCS1- and CKDAT- at U14-1 and U14-2 (23-A) generates DBVALID-. DBVALID- is gated with CSON- at U14-5 and U14-4 (25-A) to generate WRVALID- which indicates that WCS is off and input data is valid. MAPEN+ and CADB12 into U25-2 and U25-1 (25-B) provide an output when the data RAM and is within the 4k-word address range. The output U25-3 is ANDed with HIEN+ in U25-4 and -5 (26-B) to provide WRLO-. HIEN+ is inverted by U63 (26-B) and also ANDed with the output U25-2 (26-B) to provide WRHI-.

WRLO- gated with WRVALID- in U14-10 and -9 (27-B) to provide WENLO- which is the Write Enable input to the lower half of the RAM banks. WRHI- is gated with WRVALID- in U25-10 and -9 (27-B) to provide WENHI- which is the Write Enable input to the upper half of the RAM banks.

In this way, the RAMs which contain bits 0 through 15 of the control store word all get a Write Enable signal (low true) when HIEN+ is low, WCS is off, data is valid on the backplane, data RAMs are selected (MAPEN+ low), and the address is less than 4k. The RAMs which contain bits 16-31 of the control-store word all get a Write Enable signal when HIEN+ is high, WCS is off, data is valid on the backplane, data RAMs selected, and the address is less than 4k.

8.4.4.2 Map RAM Input Logic

Bits RMDBO - RMDB3, the lower four bits output from buffer U65 (31-D), are input to the data input pins of the map RAM U6 (32-B). GATEN- (map RAM selected and WCS off) is gated with DBVALID- (valid data on the backplane) at U61-4 and -5 (32-B) and input to the Write Enable of the U6. Chip Select of U6 is tied low so that the map RAM is always enabled.

8.4.5 BACKPLANE OUTPUT LOGIC

For the user to have access to WCS data, address, map data, and status, the following signals are input to the multiplexers (MUX). The MUXs ARE U24, U32, U12, U22, U34, U13, U23, and U33 in the schematic area of 36-B, -C, -D, and 37-B, -C, -D):

- CO Inputs Lower 16 bits of control store data output of data RAMs.
- Cl Inputs Upper 16 bits of control store data output of data RAMs.
- C2 Inputs Map RAM output, input to the two least significant MUX chips (U23,U33).
- C2 Input Status, CSON+, is the most significant C2 input of the most significant chip (U24).
- C3 Inputs Address counter contents.

The MUX output is chosen from one of the four inputs by the values of the A and B Select inputs. The following table shows the output selected for each combination of A and B inputs.

	L	L+
A	В	OUTPUT
		·
1 0	0	CO Low RAM bits
1	0	Cl High RAM bits
0	1	C2 Map RAM and status
1	1	C3 Address
T	T	r

Due to timing requirements of the backplane during DMA input, the MUX enable and select bits must be decoded and input to the MUX before the actual DMA request is made. This is accomplished by using the IN bit of DMA Control Word 1. The IN bit is bit no. 7 of Control Word 1 where "1" means IN from WCS-to-memory, and "0" means OUT from memory-to-WCS. Backplane data bus bit no. 7 is input to U16A-2 (32-D) D-type flip-flop which is clocked by LDCW1-. The Q output of this flip-flop reflects the IN bit value and it is called DMAIN+. The value of the flip-flop output will only change when LDCW1- is asserted. DMAIN+ is output to test connector J1-4 through U3-11 (33-D).

The MUX output must be disabled by signal MUXEN+ provided by the OR of DMAIN+ (DMA OUT) or BCS1-, or BCS2-, or BCS3- in gate U31-5 and -4 (33-C). It is enabled by MUXEN- by the OR of DMAIN- (DMA IN) or the assertion of BCS5-, BCS6-, or BCS7- in gate U41-12 and -13 (34-C).

8.4.6 FRONTPLANE INTERFACE

To the frontplane WCS appears as a read-only memory. The processor puts an address on the control store address bus and at a given time later expects to see data on the control store data bus.

8.4.6.1 Control-Store Address Logic

The control-store address bus is input to buffers U91 and U101 (28-D and 28-C) which are enabled by CSON. The lower 10 bits output from these buffers are tied to the address inputs of the data RAMs. The upper four bits of the address output from the buffers are tied to the address input of the map RAM, U6 (32-B). The two least significant bits output from the map RAM, MPOUTO and MPOUT1, are input to the 2-to-4 decoder U5 (34-B) at U5-2 and -3 which is enabled by CSON-. The eight decoder outputs are input to the AND gates of U4 (34-B), each of whose output is tied to the chip select of one bank of the data RAMs. MPOUTO and MPOUT1 are also connected to the J1-2 and J1-3 test connector through U3 (33-B).

8.4.6.2 Control Store Data Logic

The output of the data RAMs (control store data) is input to buffers U91A (48-B), U81 (48-B), U81A (48-C), and U71 (48-D). These buffers are enabled in the following way: Signals CSON and MPOUT3 are combined in AND gate U61-9 and -10 (32-C) and gated with CSID+ in U61-13 and -12D (47-D). (CSID- is buffered and inverted to CSID+ by U31-8.) The enable is delayed 60 nanoseconds through delay line U21 (47-D) to prevent contention on the control store data bus. The buffer output is enabled onto the frontplane when WCS is on, control store is not disabled by higher priority control store, and the address is in the address space located on the WCS card.

8.4.7 DAISY CHAIN LOGIC

The Control Store Input Disable (CSID-) signal is taken from the frontplane and is low true. CSID- is the CSOD- signal from another control store card and indicates that a higher priority control store is selected. The CSID-signal is tied through resistor R6, pin 10 (41-D) to +5V to enable control store cards so that they can be added to or removed from the system without affecting other cards.

The Control Store Output Disable (CSOD-) signal (for disabling lower priority control store) is generated by the gating of the most-significant-bit map RAM output MPOUT3 (U6-11) and CSON at U61-10 and -9 (32-C) which is then ORed with CSID- at U41-9 and -10 (48-E). This output becomes CSOD- which is "O" for disable lower priority control store and "1" for no disable of lower priority control store. CSOD- becomes FP_CSID WC-going into the lower processor.

8.5 HP 12155A PROM CONTROL STORE CARD OPERATION

The PROM Control Store Card provides a user with non-volatile storage for his microprograms. The PCS card for the A700 Computer becomes an integral part of the computer's control store and extends the flexibility of the micromachine.

8.5.1 PCS CARD INSTALLATION

The PCS functions properly in any control store slot but it is more useful when it is installed in the lowest priority slot on the frontplane. In this postion, the same logical address space could exist on a WCS card and a PCS card at the same time, with WCS having priority when it is enabled and PCS having priority when WCS is disabled. The card provides PROM storage for up to 8k microwords. The PROM control store card can be fully or partially loaded with PROMs. A switch setting for each bank enables or disables the bank. A bank can be disabled even if it is loaded with PROMs, however, the card must be removed from the system to have access to the switches.

8.5.2 PROM BANKS

The PROM card has sockets into which the PROMs are loaded. For each bank of sockets for lk of microwords, there is a five-position switch. Switch settings are silk-screened on the card to use during installation. Switch position 5 of each switch should be set to OFF when there are no PROMs loaded in the bank or when a loaded bank is to be disabled. The remaining four positions represent the logical module address. The switch positions should be set to match the address located in the bank. Table 8-1 gives the settings for each module.

Table 8-1. Table 8-1. PROM Bank Switch Settings

Module Number	Decimal	Addresses Octal	Hex	Swit 4	ch 3	Setti 2	lngs 1
0	0-1023	0-1777	0-3FF	0	0	0	0
1	1024-2047	2000-3777	400-7FF	0	0	0	1
2	2048-3071	4000-5777	800-BFF	0	0	1	0
3	3072-4095	6000-7777	COO-FFF	0	0	1	1
4	4096-5119	10000-11777	1000-13FF	0	1	0	0
5	5120-6143	12000-13777	1400-17FF	0	1	0	1
6	6144-7167	14000-15777	1800-1BFF	0	1	1	0
7	7168-8191	16000-17777	1C00-1FFF	0	1	1	1
8	8192-9215	20000-21777	2000-23FF	1	0	0	0
9	9216-10239	22000-23777	2400-27FF	1	0	0	1
10	10240-11263	24000-25777	2800-2BFF	1	0	1	0
11	11264-12287	26000-27777	2COO-2FFF	1	0	1	1
12	12288-13823	30000-31777	3000-33FF	1	1	0	0
13	13824-14335	32000-33777	3400-37FF	1	1	0	1
14	14336-15359	34000-35777	3800-3BFF	1	1	1	0
15	15360-16383	36000-37777	3C00-3FFF	1	1	1	1

Note: The switch settings are don't cares if the bank is not loaded with PROMs. Switch position 5 is never a don't care.

8.6 PCS THEORY OF OPERATION

The PCS card theory of operation is covered below. For the theory of operation use the block diagram shown in Figure 8-4 and the schematic of the card at the rear of this section of the manual. The integrated circuits (chips) are referenced by their U-numbers and schematic location. For example, U69 (13-C) means chip U69 on schematic sheet no. 1 is located by coordinates 13 and C; where the horizontal grid on sheet no. 1 is numbered 11, 12, etc. and on sheet 2 it is numbered 21, 22, etc.




Figure 8-4. PCS Card Block Diagram

8.6.1 PRIORITY CHAIN

The PCS card plugs into the A700 Computer backplane and receives power and ground from the backplane. The priority chains on the backplane are passed through the card where on the backplane connector P1, pin-1 is tied to pin-2 and pin-3 is tied to pin-4 and on backplane connector P2, pins-11 and -12 are tied together. These are the only connections on the backplane. Frontplane interface and the daisy chain logic will be covered in the following sections.

8.6.2 FRONTPLANE INTERFACE

On the frontplane the PCS is part of the main control store. It takes an address from the control store address bus and compares it to the addresses located on PCS. If the addresses match PCS drives the control store data bus and sends a signal to to disable lower priority control store and/or the base set control store on the lower processor card.

All eight banks of PROMs use identical logic, therefore, only Bank 0 will be described in detail here. The data driver output enable logic and the daisy-chain logic will be covered in the next paragraph below.

The control-store address is input to the buffer drivers U71 and U72 (21-A and 21-B) from the control-store address bus on the frontplane. These drivers are always enabled.

The lower 10 address bits are input direct from the buffers to the address inputs of the PROMs, and the upper four address bits select the particular bank to be enabled. The upper four address bits PRA10 - PRA13 are input to quad exclusive-OR gates. These are U17, U37, U47, U77, U19, U39, U49, and U79 which are located in the schematic area of l-A, -B, -D, -E and 14-A, -B, -D, -E. Address bits PRA10 - PRA13 are compared in the gates with the bank module number. There is one quad of gates for each of the eight banks along with a five-gang s.p.s.t. switch.

The switch settings provide the bank module number which is the second input to each of the exclusive-OR gates. For example, address bit 10 (PRAIO) is paired with switch position 1, address bit 11 (PRAII) is paired with S2 for switch position 2, etc., and switch position 5 is closed to select the bank as active. Switch position 5 also activates the bank select line SELO-, etc. going to J1, the diagnostic test connector.

If the address bit matches the switch setting, a "0" is output by the associated exclusive-OR gate. The four exclusive-OR outputs are input to NOR gate U18 (12-A) with switch position 5 as the other input. If any one of these inputs is high, the output of the NOR will be low. The PROM bank is selected with a high output from the NOR, that is, all address bits match and switch position 5 low (ON). The output of the NOR, AEN-, is input to pins 18 and 19 of the PROMs in bank 0 and into a 5-input NOR-gate in the output enable and daisy chain logic.

The PROM data output is input to four buffer drivers U41, U42, U51, U52 (38-A, -B, -C, and -C) which when enabled drive the control store data bus on the frontplane.

8.6.3 DAISY CHAIN AND OUTPUT DRIVER ENABLE LOGIC

Two NOR-gates of U22 (16-B, 17-C) are used to determine if one of the banks of PROMs is selected. The select lines, such as AEN+, are input to the gates with the unused inputs tied low. If any input is high, i.e., a bank is selected, the NOR-gate output is low. The outputs of the U22 gates are input to AND gate U32-4 and -5 (17-B). A low output from U32-6 will indicate one of the banks is chosen. This signal, PRSEL-, is input to gate U32-10 (18-B) with CSID- as the other input to U32-9. When CSID- is low it indicates a higher priority control store card is enabled. The output of this gate is driven onto the frontplane as CSOD- (FP_CSIDWC- into the lower processor).

The signal PRSEL- is also inverted by U31-4 and -5 (17-B) and input to gate U31-10 with CSID- at U31-9. The output of this gate is signal OEN- which is input to the low-true-enable inputs of the output drivers. OEN- is inverted by U31-12 and -13 (18-B) and input to the high-true-enable inputs of the drivers U41, U42, U51, and U52 (38-C, -C, -B, and -A). Thus, these drivers will be enabled when CSID- is high (no higher priority control store is enabled) and one of the PROM banks is selected.

8.6.4 DIAGNOSTIC INTERFACE

The second 50-finger edge connector on the frontplane end of the card will be used for diagnostic purposes. The eight-bank enable lines are output directly to the test connector. These lines read the status of position 5 of each of the switches, i.e., whether the bank is enabled or not. The PROM enable signals (bank is enabled and address matches) are output to the test connector through open-collector inverters U12 and U21 (16-B and 16-D) to isolate the circuit from the connector. This makes a total of 16 lines output to the test connector. (When the PCS card is enabled, and LED (CR1) lights on the card. It is located between the frontplane connectors.)

8.7 PARTS LOCATIONS

The parts locations for the HP 12153A WCS card are shown in Figure 8-5 and the part locations for the HP 12155A PCS card are shown in Figure 8-6.

8.8 REPLACEABLE PARTS LIST

The replaceable parts for the HP 12153A WCS card are listed in Table 8-2 and the replaceable parts for the HP 12155A PCS card are listed in Table 8-3. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.




Figure 8-5. HP 12153A WCS Card Parts Locations

Table 8-2. HP 12153A WCS Card Replaceable Parts

Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number
	12153-60001 12153-64001	2	1 1	PCA-WCS Part of 12153-64001 Assembly-auto insert	28480 28480	12153-60001 12153-64001
C1 C2 C3 C4 C5	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	44444	12	CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	\$160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C6 C7 C8 C9 C10	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4 4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C11 C12	0160-4832 0160-4832	4		CAPACITOR-FXD .01UF +-10% 100VDC CER CAPACITOR-FXD .01UF +-10% 100VDC CER	28480 28480	0160-4832 0160- 483 2
CR19	1990-0485	5	1	LED-LAMP LUM-INT=800UCD IF=30MA-MAX	28480	5082-4984
R1 R2 R4 R5 R6	0757-0280 1810-0280 0757-0401 1810-0279 1810-0279	38055	1 1 1 2	RESISTOR 1K 1% .125W F TC=0+-100 NETWORK-RES 10-SIP10.0K OHM X 9 RESISTOR 100 1% .125W F TC=0+-100 NETWORK-RES 10-SIP4.7K OHM X 9 NETWORK-RES 10-SIP4.7K OHM X 9	24546 01121 24546 01121 01121	C4-1/8-T0-1001-F 210A103 C4-1/8-T0-101-F 210A472 210A472
U1 U3 U4 U5 U6	3101-2243 1820-1200 1820-1367 1820-1072 1816-1005	65599	1 1 3 1 1	SWITCH-DIP 8 ROCKER IC INV TTL LS HEX IC GATE TTL S AND QUAD 2-INP IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP IC-RAM 16 X 4	28480 01295 81295 01295 28480	3101-2243 SN74LS05N SN74S08N SN74S133N 1816-1005
U12 U13 U14 U15 U16 U16A	1820-1238 1820-1238 1820-1208 1820-1112 1820-1208 1820-1112	9 3 8 3 8	8 4 3	IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC GATE TTL LS OR QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 01295 01295 01295 01295	SN74LS253N SN74LS253N SN74LS253N SN74LS32N SN74LS74AN SN74LS32N SN74LS74AN
U17 U18 U21 U22 U23	1820-1199 1820-1997 1813-0199 1820-1238 1820-1238	1749	2 1 1	IC INV TTL LS HEX 1-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC-DELAY HY-5003 IC HUXX/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC MUXX/DATA-SEL TTL LS 4-TO-1-LINE DUAL	01295 01295 07910 01295 01295	SN74LS04N SN74LS374N HY-5003 SN74LS253N SN74LS253N
U24 U25 U26 U26A U27	1820-1238 1820-1208 1820-0686 1820-1201 1820-2024	93963	1 1 10	IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC GATE TTL LS OR QUAD 2-INP IC GATE TTL S AND TPL 3-INP IC GATE TTL LS AND QUAD 2-INP IC DRVR TTL LS LINE DRVR OCTL	01295 01295 01295 01295 01295	SN74LS253N SN74LS32N SN74S31N SN74LS98N SN74LS94N
U28 U31 U32 U33 U34	1820-2024 1820-0681 1820-1238 1820-1238 1820-1238	3 4 9 9	3	IC DRVR TTL LS LINE DRVR DCTL IC GATE TTL S NAND QUAD 2-INP IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL	01295 01295 01295 01295 01295	SN74LS244N SN74S00N SN74LS253N SN74LS253N SN74LS253N
U35 U36 U36A U37 U38	1820-1208 1820-1367 1820-1112 1820-2102 1820-2102	3000	4	IC GATE TTL LS OR QUAD 2-INP IC GATE TTL S AND QUAD 2-INP IC FF TTL LS D-TYPE POS CDGE-TRIG IC LCH TTL LS D-TYPE OCTL IC LCH TTL LS D-TYPE OCTL	01295 01295 01295 01295 01295	SN74LS32N SN74S0BN SN74LS74AN SN74LS373N SN74LS373N
U41 U42 U43 U44 U45	1820-1367 1820-1278 1820-1278 1820-2024 1820-2075	57734	2	IC GATE TTL S AND QUAD 2-INP IC CNTR TTL IS BIN UP/DOWN SYNCHRO IC CNTR TTL LS BIN UP/DOWN SYNCHRO IC DRVR TTL I.S LINE DRVR OCTL IC MISC TTL LS	01295 01295 01295 01295 01295	SN74508N SN74L5171N SN74L5191N SN74L5244N SN74L5245N
U46 U47 U48 U51 U52	1820-1240 1820-2024 1820-2024 1820-2024 1820-1278	33337	1	IC DCDR TTL S 3-TO-8-LINE 3-INP IC DRVR TTL LS LINE DRVR OCTL IC DRVR TTL LS LINE DRVR OCTL IC DRVR TTL LS LINE DRVR OCTL IC CNTR TTL LS BIN UP/DOWN SYNCHRO	01295 01295 01295 01295 01295	SN74S138N SN74LS244N SN74LS244N SN74LS244N SN74LS244N SN74LS191N
U53 U54 U55 U56 U57	1820-1278 1820-2024 1820-2075 1820-0629 1820-2102	7 3 4 0 8	5	IC CNTR TTL LS BIN UP/DOWN SYNCHRO IC DRVR TTL LS LINE DRVR DCTL IC HISC TTL LS IC FF TTL S J.K NEG-EDGE-TRIG IC LCH TTL LS D-TYPE OCTL	01295 01295 01295 01295 01295	SN74LS191N SN74LS244N SN74LS245N SN74S112N SN74S1373N
U58 U61 U62 U63 U64	1820-2102 1820-1449 1820-2024 1820-1199 1820-2024	8 4 3 1 3	5	IC LCH TTL LS D-TYPE OCTL IC GATE TTL S OR QUAD 2-INP IC DRVR TTL LS LINE DRVR OCTL IC INV TTL LS HEX 1-INP IC DRVR TTL LS LINE DRVR OCTL	01295 01295 01295 01295 01295 01295	SN74L8373N SN74S32N SN74L8244N SN74L804N SN74L8244N

Table 8-2. HP 12153A WCS Card Replaceable Parts (continued)

HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
1820-2024 1820-1322 1AF5-6001 1820-1624 1818-1614	3 2 0 7 0	2 1 16	IC DRVR TTL LS LINE DRVR GCTL IC GATE TTL S NOR QUAD 2-INP IOP CHIP IC BFR TTL S OCTL 1-INP IC-MK4801AN-90	01295 01295 28480 01295 50088	SN74LS244N SN74S02N 1AF5-6001 SN74S241N MK4801AN-90
1818-1614 1818-1614 1818-1614 1820-0681 1820-1624 1820-1624	0 0 4 7 7	6	IC-MK4801AN-90 IC-MK4801AN-90 IC-MK4801AN-90 IC GATE TTL S NAND QUAD 2-INP IC BER TTL S OCTL 1-INP IC BER TTL S OCTL 1-INP	50088 50088 50088 01295 01295 01295	MK4801AN-90 MK4801AN-90 MK4801AN-90 SN7450N SN745241N SN745241N
1818-1614 1818-1614 1818-1614 1818-1614 1820-0629	0 0		IC-MK4801AN-90 IC-MK4801AN-90 IC-MK4801AN-90 IC-MK4801AN-90 IC FF TTL S J-K NEG-EDGE-TRIG	50088 50088 50088 50088 01295	MK4801AN-90 MK4801AN-90 MK4801AN-90 MK4801AN-90 SN748112N
1820 -1624 1820 -1624 1818-1614 1818-1614 1818-1614	7 7 0 0		IC BER TIL S OCTI, 1-INP IC BER TIL S OCTL 1-INP IC-MK4801AN-90 IC-MK4801AN-90 IC-MK4801AN-90	01295 01295 50088 50088 50088	SN745241N SN745241N MK4801AN-90 MK4801AN-90 MK4801AN-90
1818-1614 1820-1451 1820-1624 1818-1614 1818-1614	0 8 7 0	5	IC-MK4881AN-90 IC GATE TTL S NAND QUAD 2-TNP IC BFR TTL S OCTL 1-TNP IC-MK4801AN-90 IC-MK4801AN-90	50088 01295 01295 50088 50088	MK4801AN-90 SN74S3BN SN74S241N MK4801AN-90 MK4801AN-90
1818-1614 1818-1614 1820-0681 1820-1449 1820-1633	0 0 4 4 8	. 2	IC-MK4801AN-90 IC-MK4801AN-90 IC GATE TIL 5 NAND QUAD 2-INP IC GATE TIL 5 OR QUAD 2-INP IC BER TIL 5 INV OCTL 1-INP	50088 50088 01275 01295 01295	MK 4801AN-90 MK4801AN-90 SN74500N SN74532N SN74522N
1820-1633 1820-1322 1820-1451	8 2		IC BER TIL S INV DETL 1-INP IC CATE TIL S NOR QUAD 2-INP IC GATE TIL S NAND QUAD 2-INP	01295 01295 01295	SN745240N SN74502N SN74538N
	Number 1820-2024 1820-1322 1875-6001 1820-1624 1818-1614 1818-1614 1820-1624 1820-1624 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1820-1624 1820-1624 1820-1624 1820-1624 1820-1624 1820-1624 1820-1624 1820-1624 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1818-1614 1820-1624 1820-1624	Number D 1820-2024 1820-1322 2 1AF5-6001 0 1820-1624 7 1818-1614 0 1818-1614 0 1818-1614 0 1820-1624 7 1820-1624 7 1820-1624 7 1820-1624 7 1820-1624 7 1820-1624 7 1818-1614 0 1820-1633 0 1820-1633	Number D 1820-2024 1820-1322 2 1AF5-6001 1820-1624 7 1818-1614 1818-1614 1820-0681 1820-1624 7 1818-1614 1820-1624 7 1818-1614 1820-1623 1820-1633 1820-1633 1820-1633 1820-1633	Number D Cty Description	Number D Cty Description Code







Figure 8-6. HP 12155A Card Parts Locations


Table 8-3. HP 12155A Card Replaceable Parts


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C1	12155-60001 0160-4832	4	1	PROM CONTROL STR Capacitor-fxd .01 UF	28480 28480	12155-60001 0160-4832
C2 C3 C4 C5	0160-4832 0160-4832 0160-4832 0160-4832	4 4 4		CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832
C6 C7 C8 C9 C10	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF	28480 28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832 0160-4832
C11 C12 C13 C14	0160-4832 0160-4832 0160-4832 0160-4832	4 4 4 4		CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF CAPACITOR-FXD .01 UF	28480 28480 28480 28480	0160-4832 0160-4832 0160-4832 0160-4832
D1 D2	1990-0652 1990-0652	8	2	LED-VISIBLE LED-VISIBLE	28480 28480	1990-0652 1990-0652
S1 S2 S3 S4 S5	3101-2461 3101-2461 3101-2461 3101-2461 3101-2461	0 0 0	8	SWITCH-5 POSITION SWITCH-5 POSITION SWITCH-5 POSITION SWITCH-5 POSITION SWITCH-5 POSITION	28480 28480 28480 28480 28480	3101-2461 3101-2461 3101-2461 3101-2461 3101-2461
56 57 58	3101-2461 3101-2461 3101-2461	0 0 0		SWITCH-5 POSITION , SWITCH-5 POSITION SWITCH-5 POSITION	28480 28480 28480	3101-2461 3101-2461 3101-2461
U12 U17 U18 U19 U21	1820-1200 1820-1211 1820-1275 1820-1211 1820-1200	58485	2 8 5	IC INV TTL LS HEX IC GATE TTL LS EXCL-OR QUAD 2-INP IC GATE TTL LS NOR DUAL 5-INP IC GATE TTL LS EXCL-OR QUAD 2-INP IC INV TIL LS HEX	01295 01295 01295 01295 01295	SN74LSU5N SN74LSB6N SN74S260N SN74LSB6N SN74LSB6N
U22 U28R U31 U32 U37	1820-1275 1810-0424 1820-0681 1820-1367 1820-1211	42458	3 1 1	IC GATE TTL S NOR DUAL 5-INP RESISTIVE NETWORK-DIP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S AND QUAD 2-INP IC GATE TTL S SND QUAD 2-INP IC GATE TTL LS EXCL-OR QUAD 2-INP	01295 11236 01295 01295 01295	SN74S260N 761-1-R4.7K SN74S00N SN74S06N SN74S06N
U38 U39 U41 U42 U47	1820-1275 1820-1211 1820-1624 1820-1624 1820-1211	4 8 7 7 8	6	IC GATE TTL S NOR DUAL 5-INP IC GATE TTL LS EXCL-OR QUAD 2-INP IC BFR TTL S OCTL 1-INP IC BFR TTL S OCTL 1-INP IC GATE TTL LS EXCL-OR QUAD 2-INP	01295 01295 01295 01295 01295	SN74S260N SN74LSB6N SN74B241N SN74S241N SN74LSB6N
U48R U49 U51 U52 U58	1810-0424 1820-1211 1820-1624 1820-1624 1820-1275	2 8 7 7 4		RESISTIVE NETWORK-DIP IC GATE ITL LS EXCL-OR QUAD 2 INP IC BFR ITL S OCTL 1-INP IC BFR ITL S OCTL 1-INP IC GATE ITL S NOR DUAL 5-INP	11236 01295 01295 01295 01295	761-1-R4.7K SN74LS86N SN74S241N SN74S241N SN74S261N
U60R U71 U72 U77 U78	1810-0424 1820-1624 1820-1624 1820-1211 1820-1275	2 7 7 8 4		RESISTIVE NETWORK-DIP IC BER TIL S OCTL 1-INP IC BER TIL S OCTL 1-INP IC GATE TIL LS EXCL-OR QUAD 2-INP IC GATE TIL S NOR DUAL 5-INP	11236 01295 01295 01295 01295	761-1-R4.7K SN745241N SN745241N SN74LS86N SN745260N
U79	1820-1211	8		IC GATE TTL LS EXCL-OR QUAD 2-INP	01295	SN74LS86N
					:	
		Ш			L	

















+		-+			
ı		i			1
i	FLOATING POINT PROCESSOR	i	SECTION	IX	i
1		1			Ì
+	7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -	-+			-+

9.1 INTRODUCTION

This section describes the internal characteristics of the HP 12156A Floating Point Processor (FPP) card for the A700 computer. The paragraphs under 9.2 describe the general operation and capabilities of the card, and the paragraphs under 9.3 is the theory of operation of the floating point card. This includes the interface to the floating point chips, the interface to the micromachine, the control logic on the card, and the on-card operand storage capability. The general frontplane and backplane interface requirements are contained in paragraphs under 9.4 and paragraphs under 9.5 describes the logic associated with the on-card firmware which contains the microcode for floating point intensive routines.

The HP 12156A Floating Point Processor (FPP) consists of three floating-point chips which implement the HP 1000 floating-point format, control logic to interface the card to the processor, on-card RAM and ROM for storage of operands, and 4k of microcode address space (expandable to 8k when higher density ROMs are available).

The power requirements for the FPP card are covered in Table 1-1 of Section I of this manual.

9.1.1 PHYSICAL CHARACTERISTICS

The FPP card is installed into the system backplane between the upper processor card and the lower processor card. A frontplane connector is used to connect the floating point card, the processor cards, the memory controller card, and the WCS or PCS cards together in the system. It has two 50-pin edge connectors that plug into the backplane, and one 160-pin connector to connect to the memory frontplane.

The signals and data of the card are Schottky-TTL levels and comply with Schottky-TTL design rules. The HP 12156A FPP card is shown in Figure 9-1.





Figure 9-1. Floating Point Processor Card (12156-60001)



9.2 OPERATING CHARACTERISTICS

The FPP is used to accelerate the execution of floating-point dependent macroinstructions and provide floating-point microprogramming capability. These macroinstructions include the basic single- and double-precision floating-point instructions, the SIS instructions, and the VIS instructions. It contains four accumulator locations, ROM for storage of 512 arithmetic constants, 4k-words of microcode address space, and logic to interface to the processor. The following paragraphs describe the overall operation of the card. The block diagram to use with this description is provided in Figure 9-2.

9.2.1 BASIC CAPABILITIES

The floating point card interfaces to the processor cards over the frontplane and can accept control words and operands over the Y-bus, perform operations on the operands, and return the results to the micromachine over the B-bus.

In operation, a control word is first passed to the card. This control word contains the information described in Control Word of Register SRIN-E, paragraph 9.3.1.1. Once a control word is passed to the FPP card, the card accepts the necessary operands and then performs the requested function. After a required propagation delay the result of the operation can be read from the card.

See Figure 9-3 for the FPP internal data paths. An on-card scratch RAM contains four 64-bit accumulators. The accumulators are included to eliminate the necessity of repeatedly passing the same floating point number to the card from the processor when it is required more than once (e.g., when calculating (1+x)/(1-x)). The accumulators also reduce the overhead required in temporarily saving the intermediate results of a polynomial expression. The ability to save intermediate results on the card (versus unloading and later reloading the value) can significantly reduce the execution time of the SIS and VIS instruction sets.

An on-card Arithmetic Constant ROM (ACR) contains up to 256 constants used in evaluating the SIS instructions. The ACR on the card is accessed indirectly through an address pointer. The ACR address pointer is automatically incremented after each use, allowing the address pointer to be set to the front of a list of constants which are to be required in a known order. The ACR eliminates the overhead required to pass fixed-valued operands (e.g., pi, pi/4, 1, 1/2, etc.) from the processor to the floating point card. These savings are most significant in the evaluation of the SIS instructions where many constants are required in the polynomial approximation of the functions.

If A or B operands are required from the processor they are passed to the card with the most-significant-word first. All numbers passed to the floating point card are stored in an accumulator. As the operands required for the operation are available on the card they are clocked into the floating point chips.

At the completion of an operation, the results can either be stored in an accumulator, or be returned to the processor over the B-bus, or both. An error/status condition word is also available and is used to determine whether an overflow or underflow occurred during the last operation.

9.3 FPP THEORY OF OPERATION

The HP 12156A Floating Point Processor card theory of operation is covered in the following paragraphs. Use Figure 9-2 and to schematic at the rear of this section of the manual. The integrated circuits (chips) are referenced by their U-numbers and schematic locations. For example, U69 (13-C) means chip U69 on schematic sheet no. 1 is located by coordinates 13 and C; where the horizontal grid on sheet no. 1 is numbered 10, 11, etc. and on sheet no. 2 it is numbered 20, 21, etc.

9.3.1 INTERFACE TO MICROMACHINE

The A700 micromachine has three 16-word register files: PRIN, GRIN, and SRIN. These files are addressed indirectly through the index register N. Communication between the micromachine and the floating point card occurs through the four registers SRIN-C through SRIN-F that are located on the FPP card. The other SRIN registers are located on the memory controller card.

The N-bus goes to the floating point card over the frontplane from the lower processor card. The four bits on the N-bus are input to two type-74S138 decoders to generate four address signals for writing and four address signals for reading of the FPP SRIN registers. Decoder U72 (11-C) is for writes, and U73 (11-C) is for reads. Two additional signals from the frontplane FP_LYSRIN— and FP_ESRINB— are asserted by the processor to distinguish between the reads and writes to the SRIN register file by enabling either U72 or U73 as appropriate.

The four SRIN locations used by the floating point card are used for the following purposes.

SRIN WRITE

- F Used for loading the address pointer to the arithmetic constant ROM (ACR), and is used to accept special divide control words.
- E The register that stores the main control word which is passed to the card.
- D Accepts the operand when only one operand is passed to the card, or accepts the a-side operand when two operands are passed to the card.
- C Accepts the b-side operand when two operands are passed to the card.

READ

- F Used to read the result when the result must not be saved in an on-card accumulator.
- E Used to read the result when the result is also to be saved in an on-card accumulator.
- D Used to return the overflow/underflow indication from the floating point chips.
- C Used for diagnostic purposes and returns what was last stored to SRIN-E in bit reversed form.

All data going into the FPP card is buffered and latched from the Y-bus by U21 (11-A) and U31 (11-B). The data is then clocked into its final destination which is determined by decoding the N-bus.

When data is read from the floating point card it is driven onto the B-bus by one of three pairs of drivers. If the information is the result of an operation, U51 (28-C), and U61(28-C) drive the B-bus. If the overflow/underflow bits are being returned, U52 (28-D) and U62 (28-D) drive the B-bus. If the diagnostic SRIN location is being read, U32 (27-D) and U42 (27-E) drive the B-bus.

9.3.1.1 Control Word of Register SRIN-E

When starting a floating point operation a control word is first passed to the floating point card by storing to register SRIN-E. The format of the control word and the information contained in its fields is shown below:

SRIN-E

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СН	IP		FUNC	TION			S	OURCI	E	D-7	ADDR	B-2	ADDR	A	ADDR

The CHIP field contains two bits which are used to determine which one of the three floating-point chips is to be selected as follows:

CHIP FIELD

BIT		CHIP SELECTED
00	-	select lAE7
01	-	select 1AH4
10	-	select 1AH7
11	-	unused

The CHIP field information is latched in U22 (12-A) on the rising edge of PC- on a write to SRIN-E. The two signals FLCHPl+ and FLCHP2+ generate FLCHP0-, FLCHPl-, and FLCHP2- that enable the floating point chips lAE7, lAH4, and lAH7, respectively. These two signals also are used as enable lines determining which of these chips is to receive a clock pulse.

The FUNCTION field contains the five-bit function opcode which is presented to the three floating-point chips. These opcodes and the operation performed by these chips are listed in Table 9-1.

The five-bit function OPCODE is latched in U23 (18-A) on the rising edge of PC- on a write to SRIN-E or -F. This information is then presented to all three floating point chips after passing through OR gates U33 (18-B) and U43 (18-B). The second input to the OR gates becomes asserted at the end of an operation when the results are being read from the chips. The OR-gates allow a next out the results are being read from the chips. The OR-gates allow a next out chip opcode (an all ones pattern) to be presented to the math chips to extract the results from the chips. This forced pattern occurs on all reads from SRIN-E or -F.

The SOURCE field selects to source for the a-side and b-side operands. The a-side operand can come from one of three places; the scratch RAM (accumulator), the constant ROM, or from the Y-bus. The b-side operand source can come from either an accumulator (RAM) or from the Y-bus.

The three-bit SOURCE field is decoded to produce the source signals for the a-side operand and the b-side operand in six possible combinations of the above sources. The decoding results of the SOURCE field are given in Table 9-2.

Table 9-1. FPP Control Word FUNCTION Field

OP CODE	745	CHIP FUNCTIO	N								
F	1AE7	1AH4	1AH7								
0XXXX	clear	clear	clear								
10000	-	-	-								
10001	ft.il.f4	-	qbit2								
10010	ft.i2.f2	-	qbit3								
10011	ft.i2.f4	-	-								
10100	cv.f4.f2	mul.i2	div.i2								
10101	-	mul.12	div.12								
10110	fx.f4.il	mul.f2	div.f2								
10111	fx.f4.i2	mul.f4	div.f4								
11000	add.f2	_	divsetup								
11001	sab.f2	_	-								
11010	add.f4	_	-								
11011	sab.f4	_	-								
11100	shr.i4	_	_								
11101	shl.i4	-	-								
11110	_	_	-								
11111	next_out	next_out	next_out								
	f2 = single precision floating point f4 = double precision floating point										
t4 = d	ouble preci	ision iloating	y point								
		ger, i2 = doub									
12 = t	wo word log	gical (unsigne	ea)								

Table 9-2. FPP Control Word SOURCE Field

SOURCE BITS	SOURCE FIELD
000	a-side operand from Y-bus, b-side from Y-bus
001	a-side operand from Y-bus, b-side from RAM
010	a-side operand from RAM, b-side from Y-bus
011	a-side operand from RAM, b-side from RAM
100	not used
101	not used
110	a-side operand from ROM, b-side from Y-bus
111	a-side operand from ROM, b-side from RAM

The source information is latched in U22 (12-A,B) on the rising edge of PC-on a write to SRIN-E. This information is then fed to U12 (12-C), a Programmable Arithmetic Logic (PAL) chip which contains the state machine for the card. The signal FLROM from U22 enables the Arithmetic Constant ROM and disables the a-side scratch RAM.

The A-ADDR field is used as an address to select the location in the accumulator (scratch RAM) where the a-side operand is to comes from. If the a-side operand comes from ROM, the contents of this field have no effect.

The B-ADDR field is used as an address to select the location in the accumulator RAM where the b-side operand is to come from.

The D-ADDR field is used as an address to select the location in the accumulator RAM where the result is to be stored. The result is stored in RAM when a read from SRIN-E is performed. If the results are not to be stored into RAM then the results must be read from SRIN-F.

The ADDR field information is latched in U34 (14-A) at the rising edge of PC- on a write to SRIN-E. The outputs of this latch feed upper address selectors U25 (15-B) and U35 (14-B). U35 selects addresses for a-side accumulators, while U25 selects addresses for the b-side accumulators.

When an a-side operand is stored in an accumulator, both selectors present the address of the A-ADDR field to its accumulator file. When a b-side operand is stored in an accumulator, both selectors present the address of the B-ADDR field to its accumulator file. This ensures that the a-side and b-side accumulators always receive the same "write" address and therefore contain the same data.

When operands are to be read from the accumulators, the a-side selector presents the A-ADDR address to its accumulator and the b-side selector presents the B-ADDR address to its accumulator.

When the results of an operation are being written in the accumulator, both selectors, a-side and b-side, present the address of the D-ADDR field to its accumulator. The address selector output control bits and the resultant accumulators are shown in Table 9-3.

Table 9-3. FPP Control Word Address Fields

A-ADDR, B-ADDR, D	-ADDR FIELD DATA SELECTION
ADDRESS BITS	ACCUMULATOR SELECTED
00	accumulator 0
01	accumulator 1
10	accumulator 2
11	accumulator 3

9.3.1.2 Transfer of Control Word at SRIN-F

The control word passed to the card at SRIN-F has two primary uses. The first function is to access the ACR (Arithmetic Constant ROM) for the purpose of loading the control word. For ACR access the ROM address pointer must first set to the desired value. The second function of the SRIN-F control word is to apply a specific function opcode and one clock pulse to the floating point chips. This feature is used in assisting the divide operation which requires a sequence of function opcodes.

The SRIN-F control word contains the information in the fields shown below:

CONTROL WORD AT SRIN-F

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L	С		FUN	CTIO	N					ACI	R ADI	DRESS	5		

The L-field determines if the address in the ACR field is to be loaded into the ACR address pointer counters. If this bit is set on a store to SRIN-F, the value in the ACR field is loaded into the address counter.

The C-field is used to indicate that the function opcode should be clocked into the floating point chip. This bit of information is clocked into flip-flop U41-2 (15-A) on the rising edge of PC- on a write to SRIN-F. The output of this flip-flop, FLCBITL, forces FLICK high which causes FLMIDL to generate one clock pulse for the selected floating point chip.

The C-field and SRIN-F FUNCTION field are used primarily to direct the sequencing of the function opcodes required to control the divide operations of the floating point divide chip. When a store to SRIN-F is performed with the C-bit set, the contents of the FUNCTION field will be clocked into the selected floating point chip. This allows any sequence of opcodes to be presented to the chips.

The FUNCTION field contains the five-bit function opcode which is presented to the three floating point chips. This field is the same as the FUNCTION field of the control word at SRIN-E. This five bits of information is latched into U23 (18-A) on the rising edge of PC- on a write to SRIN-E or SRIN-F.

The ACR field contains the data to be stored into the ACR address pointer. This information is latched into two up counters, U49 (16-A) and U59 (17-A), on the rising edge of PC- on a write to SRIN-F that also has the bit in the L-field set high.

The eight bits of the ACR field contain the starting address of the next constant in the ACR to be accessed. The ACR consists of four 512×4 -bit PROMs U69, U79, U89, U99 (25-E, 25-E, 25-D, and 25-D).

Each PROM has nine address lines. The ACR field containing the high eight bits of the PROM address. The low bit of the PROM address is generated by flip-flop U39-5 (17-B). This flip-flop is cleared on all writes to SRIN-E or -F, and is clocked (toggled) whenever a floating point chip receives a clock pulse.

The eight-bit ACR counter is clocked on the rising edge of PC- when both U38-8 (16-B) and U28-3 (13-C) are high. U38-8 is high when the ACR is the source for the a-side operand (FLROM high) and a read from SRIN-E or -F is not occurring. U28-3 is high when either FP_CK2 is asserted (as when both operands are on the floating card), or when RCK is asserted (RCK is asserted for one microcycle after a write to SRIN-D if the low bit of the ACR address had been a high, as when a double precision operand is passed to the card).

9.3.1.3 Transfer of Operands to the FPP

After a control word has been passed to the card at SRIN-F the logic in the PAL chip U12 (12-C) controls the flow of the input operands, determining which operands to accept from the Y-bus and which operands are to come from the FPP card RAM and ROM. When operands are passed to the floating point card they are always stored in an accumulator.

The accumulators on the floating point card appear to the microprogrammer as four-word files of 64-bits each. They are organized as dual port, four-word by 64-bit register files. Physically, there are two sets of four RAMs each made up of U44 - U48 (23-B, -C, and -D) and U54 - U58 (22-B, -C, and -D). These are 16×4 bit RAMs that are organized to be two 16×16 register files.

Each 64-bit accumulator file has four locations and four address lines. The upper two address lines select one of four accumulators. The lower two address lines select a 16-bit fraction of the 64-bit accumulator file.

There are three possible accumulator addresses (upper two address lines) associated with one operation; the a-side address (FLAUO and FLAUI), the b-side address (FLBUO and FLBUI), and the result address (FLDUO and FLDUI). The two address selector chips, U25 and U35 (15-B and 14-B), determine which of the addresses to present to the a- and b-side register files during all phases of an operation.

There are four separate fraction addresses (lower two address lines) associated with one operation; the address of the fraction of the a-side operand being passed to the card (FLLAO and FLLAI), the address of the fraction of the b-side operand being passed to the card (FLLBO and FLLBI), the address of the fraction of the pair of operands being clocked into the floating point chips (FLLCO and FLLCI), and the address of the fraction of the result being saved in an accumulator (FLLDO and FLLDI).

Each of four two-bit counters U26 (16-C), U16 (16-C), and a J-K flip-flop U39-9 (17-C) provide the four lower-fraction addresses by counting input pulses from the operand read control signals (e.g., the FLWA and FLWB outputs of PAL chip U12). Each counter keeps tract of its fraction address and increments to the next fraction address when required.

The counters outputs are passed to address selector U36 (16-C) that generates the lower address signals FLLO and FLL1 that pass through the a-side and b-side address buses to the register-file address lines.

When both operands are to come from the micromachine over the Y-bus, the card accepts the data that was stored to SRIN-D as the a-side operand and the data that was stored to SRIN-C as the b-side operand. When only one operand is required from the Y-bus (the other operand comes from RAM or ROM) the operand must be passed through location SRIN-D regardless of whether the operand is an a-side or b-side operand. The control logic of the programmable arithmetic logic chip U12 (12-C) monitors the SOURCE field and all writes to SRIN-C, -D, and -E, and asserts FLWA- when an a-side operand is being passed to the card, or asserts FLWB- when a b-side operand is being passed to the card. At the same time the lower address a-side or b-side counter is incremented, respectively.

The expressions for FLWA and FLWB generated inside U12 (12-C) are:

```
FLWA- = FLS1- * FLWD-

FLWB- = (FLS0- * FLS1- * FLWC-) + (FLS0- * FLS1 * FLWD-)
```

When an a-side operand is passed to the card it is stored in both RAM register files at the address specified by the A-ADDR field of the control word. Selector U35 (14-B) determines the upper accumulator address (signals FLUAO and FLUAI) for the a-side register file by selecting the FLAUO and FLAUI signals on its C3 inputs for passing to the a-side RAMs. (The b-side and d-address lines also input to U35 inputs for read addressing.)

Similarily, selector U25 (15-B) determines the upper accumulator address for the b-side register file, will also select FLAUO and FLAUI to pass to the b-side register file RAMs so that both sides get the same accumulator address selected. Also selector U26 (16-C) that determines the fraction address, will also select FLLAO and FLLAI to pass to both of the RAM register files. The counter for the FLLAO and FLLAI fraction address is then clocked to be ready for the next a-side operand transfer.

When a b-side operand is passed to the card, operation is the same as for the a-side except that b-side address signals are selected so that the operand is stored in the RAM register files at the address specified by the B-ADDR field of the control word. U35 selects signals FLBUO and FLBUI, and U25 selects FLBUO and FLBUI to pass to the b-side register file RAMs. U26 selects FLLBO and FLLBI to pass to both RAM register files. The counter for the FLLBO and FLLBI fraction address is then clocked to be ready for the next b-side operand transfer.

9.3.1.4 Transfer Of Results

The most significant word of the result is available at the outputs of a floating point chip after a fixed propagation delay after the last function opcode was clocked into the chip. Clocking the function opcode next_out into the chip will allow the next most significant word of the result to be available on the outputs. This is repeated until all words of the result are removed.

When the floating point chips have completed an operation, the result is available to be accessed from either register SRIN-E or SRIN-F. A read from SRIN-E or SRIN-F will assert both FLREF and FLEND from decoder U73 (11-C). These signals enable chips U51 (28-C) and U61 (28-C) to drive the B-bus with the output of the floating point chips, force FLICK high to generate one clock pulse to floating point chip U66, and force the function opcode presented to the floating point chips to all high "next_out."

When the destination for the result is only the B-bus and not an accumulator, the result must be read from SRIN-F.

When the destination is the B-bus and an accumulator the result must be read from SRIN-E. A read from SRIN-E will assert FLRAMWE from OR gate U74-8 (12-C) enabling data to be written into the addressed accumulator. The buffers U53 and U63 are enabled allowing the output of the chips to be fed to the inputs of the RAM files (the outputs of the latches U21 and U31 are disabled at this time). The signal FLBRE is asserted and causes U25 (15-B) and U35 (14-B) to select FLDUO and FLDUI for the accumulator address for both RAM files, and causes U36 (16-C) to select FLDO and FLLDI for the fraction address lines for both RAM files. After the transfer, the fraction address is clocked to the next address.

When the destination is only an accumulator, the data transfer can be performed at two words per microcycle by asserting CK2 during the read from SRIN-E. This asserts FP_CK2 on the frontplane which enables both the floating point chip clocking circuit and the RAM clocking circuit to generate two clock pulses per microcycle.

9.3.1.5 Transfer of Error Conditions

The floating- point chips generate an overflow/underflow indication. These lines, FLERO and FLERI, are valid from the chips when the result is valid. These lines are latched in U62 (28-D) on the rising edge of PC-. An error condition status word can be read at SRIN-D either before, during, or after reading the result of the operation. A read from SRIN-D enables U52 (28-D) and U62 (28-D) to drive the B-bus with the error word. The most significant bit of this word is read as a one if an overflow or an underflow has occurred (according to the HP1000 floating point format) during the last operation. The bit is cleared if no error has occurred.

9.3.2 FLOATING POINT CHIPS

9.3.2.1 Clocking the Floating-Point Chips

The main computational power of the FPP is contained on three special HP CMOS/SOS chips implementing the HP 1000 floating point format. They are the following: 1AE7 is U65 (24-B,C), 1AH4 is U66 (25-B,C), and 1AH7 is U68 (27-B,C). They have two 16-bit input ports (A and B), a 16-bit output port (D), a five-bit control word (F), a two-bit error condition (ERR), a data output enable (DEN), and a single clock input (CLK). Figure 9-3 shows an external view of the chip.




Figure 9-3. External View of Floating-Point Chip

9.3.2.2 Floating Point Chip Operation

To perform an operation with the floating point chips the function opcode must be presented to the control word inputs and the two operands must be presented to the A and B inputs at the falling edge of the chip clock pulse. The operands are clocked into the chip, 16 bits at a time with the most significant word first until the entire operand (either 1, 2, or 4 words) is entered into the chip. The function opcode must also be valid on the control word inputs when the operands are clocked in.

When the required number of operands and control opcodes have been clocked into the chip, the 1AE7 and the 1AH4 chips require no more clock pulse edges for the operation to be performed. The 1AH7 (divide chip) requires from 11 to 21 additional clock pulse edges along with a function opcode.

Figure 9-4 shows the flow of data into and out of the floating point chips for each instruction. A and B are the two 16-bit input ports, D is the 16-bit output port, and OV is the two-bit error condition. The length of the wait period is determined by the final three tables.

```
d.f2, sab.f2, mul.f2, div.f2:
      >----->
      al a0 . . . . .
      ы ьо .
      . . (wait*). dl d0
ov -
mul.i2, mul.12:
      >----->
      il i0 . . . . .
      jl j0 .
      . . (wait*). k3 k2 k1 k0
ov -
div.i2, div.12:
      >------>
      i3 i2 i1 i0 . . . . . . .
      j1 j0 x x . .
               .(wait*). k1 k0 x x 11 10
                                     k=quotient,
D -
            . . . . . 0 0 0 0 0
ov -
                                     1=remainder
 add.f4, sab.f4, mul.f4, div.f4:
      >----time---->
      a3 a2 a1 a0 . . . . .
      b3 b2 b1 b0 . .
         . . . (wait*). d3 d2 d1 d0
          ov -
 shl.i4, shr.i4:
      >------>
      i3 i2 i1 i0 . . . . . .
                                 x=place holder,
         . . . (wait*). k3 k2 kl k0 n=shift lenth
             sign bit overflow on
                                 shl.i4
 ft.il.f4:
      >----time---->
      i0 .
       . . (wait*). d3 d2 d1 d0
 ov -
```

Figure 9-4. Floating-Point Chip Operating Flow (1 of 3)

```
ft.i2.f2:
      >----->
      il i0 . . . . .
                          x=place holder
      x x . . .
        . . (wait*). dl d0
ft.i2.f4:
      >----->
      al a0 . . . . . . .
                                x=place holder
      \mathbf{x} \mathbf{x} . . . . . . . .
      . . (wait*). d3 d2 d1 d0
ov -
fx.f4.i2:
      >-----time---->
      a3 a2 a1 a0 . . . .
     x x x x . . . . . .
      . . . . (wait*). il i0
ov -
fx.f4.i1:
      >-----time---->
      a3 a2 a1 a0 . . . .
      x x x x . . .
       . . . . (wait*). i0
ov -
cv.f4.f2:
      >----->
      a3 a2 a1 a0 · · · · ·
                               x=place holder
     x x x x . . .
       . . . . (wait*). dl d0
a, b, d = floating point number, a3=msw, a0=1sw
i, j, k = integers
     1 = logical (unsigned)
     n = shift length from 0 to 31
     x = place holder, can be any number
     * - wait time is determined by the following tables
         assuming tprop = 710 for 1AE7 - adder
                       850 for 1AH4 - multiplier
                       470 for 1AH7 - divider
```

Figure 9-4. Floating Point Chips Operating Flow (2 of 3)

wait times in states for the adder (1AE7)

		source of operand		
		bus	acc(ck2)	
destination	bus	4	3	
of operand	acc	3	3	

wait times in states for the multiplier (1AH4)

		source of operand		
		bus	acc(ck2)	
destination	bus	4	4	
of operand	acc	4	3	

wait times in states for the divider (1AH7)

		source of operand		
		bus	acc(ck2)	
destination of	bus	3	3	
operand	acc	2	2	

Figure 9-4. Floating-Point Chip Operating Flow (3 of 3)

The floating point card has two clock generating circuits, one for the floating point chips and one for the accumulator. To generate the required clock edges, the card uses quad flip-flop U128 (12-E) as a cascade counter. Signal FLPC- derived from BP_PC-, is the first stage input, and FLFCLK+derived from BP_FCLK- is the clock input to toggle all the flip-flops simultaneously. The cascaded flip-flops in U128 provide five PC clocks each being delayed by one FCLK cycle. These are used by the RAM and the chip clocking circuits. The delayed clocks ensure correct clock operation during irregular-length microcycles (during a memory error correction and micromachine freezes).

The RAM clocking circuit flip-flop Ull8 (14-E) and gate U98-8 (15-E), generate two positive-edge clock pulses, one in the middle of the cycle (FLFRST) and one at the end of the cycle (FLLAST). The clock edge occurring at the end of the cycle is used to clock operands passed to the card over the Y-bus into the RAMs. The clock edge occurring in the middle of the cycle is used to clock the results of an operation back into the RAMs.

The chip clocking circuit consisting of flip-flop Ul08 (16-E), and gates U97 (18-E) and U98-6 (18-E) generate two negative-edge clock pulses, one of these pulses is in the middle of the cycle FLMIDL from Ul08-5, and the other is at the end of the cycle FLWINDO from the AND logic of Ul08-7 and FLPC+. Only one of the floating point chips receives the clock pulse depending on which gate is enabled at the time.

There are two mechanisms to clock operands into the floating point chips. The first mechanism occurs when one or both operands are passed to the card (i.e., when both operands are not already in an accumulator or in the ACR). The state machine in U12 (12-C) monitors the transfer of the operands from the Y-bus and asserts the signal FLENB when one pair of operands (A and B) of the same significance has been received by the card. This signal forces FLICK high which then enables U108 clocking logic to generate one clock pulse, FLMIDL.

Clock pulse FLMIDL is passed to the selected floating point chip through one of the gates of U97. The state machine in U12, then, waits for the next pair of operands of equal significance to be available on the card before asserting FLENB again. The operands can be passed to the card in any order and the state machine will assert FLENB only when a pair of operands of equal significance is available.

Table 9-4 shows the 28 possible states of the state machine in U12 that controls the assertion of FLENB.

Table 9-4. States of the State Machine in U12

STATE (U12-					FLENB 18)	STATE DESCRIPTION
a b	0	0		0 1	0	reset state, no operands in queue have l word of the a-operand waiting
c	0	0	1	1	0	have 2 words of the a-operand waiting
d			1	0	0	have 3 words of the a-operand waiting
e		1		0	0	have 4 words of the a-operand waiting
j k	1	0		0	0	have 1 word of the b-operand waiting
		1		0	0	have 2 words of the b-operand waiting
1	0		0	0	0	have 3 words of the b-operand waiting
m	0	1	0	1	0	have 4 words of the b-operand waiting
f	0	1	1	0	1	lowered to 3 the no. of a-operand words waiting
g	0	0	1	0	1	lowered to 2 the no. of a-operand words waiting
h	0	0	1	1	1	lowered to 1 the no. of a-operand words waiting
i	1	0	0	1	1	lowered to 0 the no. of any operand words waiting
P		1		0		lowered to 1 the no. of b-operand words waiting
P	0	1	0	0	1	lowered to 2 the no. of b-operand words waiting
n	0	1	0	1	1	lowered to 3 the no. of b-operand words waiting
	^	^	^	^	1	manadanad an aranganad ta aranga da aranga da aranga da aranga da aranga da aranga da aranga da aranga da arang
У	0	0	0	0	1	received an a-operand, b-operand in acc
Z	ı	0	0	0	1	received an b-operand, a-operand in acc or ACR
				_		

The second mechanism to clock operands into the floating point chips occurs when both operands already exist on the card (either in an accumulator or in the ACR) which allows two pairs of operands to be clocked into the floating-point chips during one microcycle. The transfer is at twice the normal speed of the input operand transfers and it is only applicable when both the a-side and b-side operands are already on the card. The two-pair operand transfer is initiated by the assertion of the SPO special microorder, CK2.

In this case, the frontplane signal FP_CK2- is asserted by the micromachine. This signal forces the output of OR-gate U14-6 high to generate signal FL1CK+ that, in turn, generates clock pulse FLMIDL through gate U38 and flip-flop U108-5.

Signal FP_CK2- also forces the output U15-1 (15-D) high to generate a second clock pulse, FLWINDO, from flip-flop U108-7 and gate U107-1 (27-E). FLWINDO is the second clock pulse that is passed to the selected floating point chip.

When operands are being clocked into the floating point chips, the data selector U35 (14-B) is addressing the accumulator location of the a-side operand (FLAUO and FLAUI) and the data selector U25 (15-B) is addressing the accumulator location of the b-side operand (FLBUO and FLBUI). The selector U36 (16-C) is addressing the fraction of the operand being clocked into the floating point chips (FLLCO and FLLCI). The counter for the fraction address is clocked after each transfer to address the next fraction.

9.4 DC TO DC CONVERTER

A portion of the floating board contains the traces and connections to accept additional logic which performs a DC to DC conversion of the backplane 12.0 volts to 12.3 volts. At present this logic is bypassed by a jumper and is not loaded into the board.

9.5 INTERFACE

The FPP has a frontplane and a backplane interface. For the backplane interface, the card receives only clock signals (FCLK- and PC-) and dc power. All other required signals come from the frontplane. Refer to section X of this manual for additional details of the backplane.

The FPP receives 89 signals from the system frontplane (refer to Section XI). The Y-bus, B-bus, and N-bus are used to transfer data to and from the card. Additional control signals are received to indicate when the buses are valid.

The control-store address bus and the control-store data bus are used by the portion of the FPP containing control store ROMs. The CSIDFP- and CSIDWC-control store input disable lines are used to determine priority in the control store chain.

9.6 FPP FIRMWARE

The FPP contains sockets for two banks of control store PROMs. There are four jumpers which allow the sockets to accept either $2k \times 8$ -bit or $4k \times 8$ -bit PROMs. The microaddress lines are buffered by Ulll (31-A) and Ul21 (31-B) and are passed to both banks of PROMs. The upper microaddress lines are decoded to generate the enable lines for the banks.

The length of the first bank of control store (FPROMO, FPROM1, FPROM2, FPROM3) is determined by the jumpers W2 and W4 (34-B and 31-B). The starting address of this bank of PROMs is hardwired to be 0x1000 (hex).

The first bank of control store accepts the FPP/SIS/VIS PROMs. Switch position S6 of SW1, U127 (32-C) is used to enable this bank of control store. When S6 is open the bank is disabled, when S6 is closed the bank is enabled.

When switch S6 is enabled the signal FLCS is asserted for all control store accesses to addresses 1000-17FF, causing FLENBFX to enable the bank of PROMs. Switch position S5 of U127 (32-C) is used to enable the jump table overlay. This enables a 64-word location (1180-11BF) of this bank of control store to overlay the 64-word location (0180-01BF) of the jump table that determines the location for floating point dependent instructions. The signal FLOVRLY is asserted when an access to microaddresses 0180-01BF occur, causing FLENBFX to enable the bank of PROMs.

The length of the second bank of control store (VPROMO, VPROM1, VPROM2, VPROM3) is determined by the jumpers Wl and W3 (35-B and 33-C). Three switches (positions S1, S2, S3 of SW1, U127) determine the starting address of the 2k block of control store when 2k x 8-bit PROMs are used, or two switches (S1, S2) determine the starting address of the 4k-word block when 4k x 8-bit PROMs are used. These switches are set to match the upper two or three microaddress lines of the desired location in microaddress space where open = 1 and closed = 0.

The outputs of the control store PROMs are buffered by U71 (38-B), U81 (38-B) U91 (38-C), and U101 (38-C) before being driven on the microdata bus. The frontplane signal FP_CSODWC is asserted by the WCS and PCS cards when they drive the microdata bus. This line disables the buffers on the floating point card giving the WCS and PCS cards priority.

The signal FP_CSIDFP is asserted when the control store on the floating point card is driving the microdata bus. This signal disables the control store on the lower processor card during the access.

All control store on the floating point card has higher priority in the control store chain than the control store on the processor card, but has lower priority than any control store on the WCS or PCS cards.

9.7 PARTS LOCATIONS

The parts locations for the floating point processor are shown in Figure 9-4.

9.8 REPLACEABLE PARTS LIST

The replaceable parts for the floating point processor are listed in Table 9-4. Refer to Table 3-8 for the names and addresses of the manufacturers of the parts in the Manufacturer's Code List.





Figure 9-5. 12156A Parts Locations


Table 9-4. Replaceable Parts for the 12156A


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12156-60001	5	1	PCA-FLOATING PMT	28480	12156-60001
C1 C2 C3 C4 C5	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6	21	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C6 C7 C8 C9 C10	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C11 C12 C13 C14 C15	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C16 C17 C18 C19 C20	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C21	0160-4842	6		CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480	0160-4842
011 012 013 014 015	1820-1197 12156-80009 1820-0683 1820-0688 1820-1322	9 5 6 1 2	1 1 2 2 3	IC GATE TIL LS NAND QUAD 2-INP IC-ROM, STATE MCH IC INV TIL S HEX 1-INP IC GATE ITL S NAND DUAL 4-INP IC GATE ITL S NOR QUAD 2-INP	01295 28480 01295 01295 01295	SN74L500N 12156-80009 SN74504N SN74S20N SN74S02N
U1 6 U18 U19 U21 U22	1820-1989 1820-0683 1820-1208 1820-1676 1820-1196	7 6 3 9 8	2 1 2 2	IC CNTR TTL LS BIN DUAL 4-BIT IC INV TTL 5 HEX 1-INP IC GATE TTL LS OR QUAD 2-INP IC LCH TTL S D-TYPE OCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	07263 01295 01295 01295 01295	74L 9393PC 9N74804N 9N74L 932N 9N748373N 9N74L9174N
U23 U24 U25 U26 U28	1820-1076 1820-0685 1820-0998 1820-1989 1820-0681	3 8 6 7	1 1 3	IC FF TTL S D-TYPE POS-EDGE-TRIG CLEAR IC GATE TTL S NAND TPL 3-INP IC MUXX/DATA-SEL TTL S 4-TD-1-LINE DUAL IC CNTR TTL LS BTN DUAL 4-BIT IC GATE TTL S NAND QUAD 2-INP	01295 01295 01295 01295 07263 01295	SN74S174N SN74S10N SN74S153N 74L5393PC SN74S00N
U29 U31 U32 U33 U34	1810-0235 1820-1676 1820-2024 1820-1449 1820-1196	3 9 3 4 8	2	NETWORK-RES 16-DIP2.2K OHM X 15 IC LCH TIL S D-TYPE OCTL IC DRVR TIL LS LINE DRVR OCTL IC GATE TIL S OR QUAD 2-INP IC FF TIL LS D-TYPE POS-EDGE-TRIG COM	01121 01295 01295 01295 01295	316A222 SN74S373N SN74LS244N SN74S32N SN74LS174N
U35 U36 U39 U39 U41	1820-0998 1820-0998 1820-1367 1820-0629 1820-1112	6 6 5 0 8	1 3 1	IC MUXR/DATA-SEL TTL S 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TTL S 4-TO-1-LINE DUAL IC GATE TTL S AND QUAD 2-INP IC FF TTL S JK NEG-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 01295 01295 01295	5N745153N SN745153N SN7450BN SN745112N SN74L574AN
U42 U43 U44 U45 U46	1820-2024 1820-1449 1820-1985 1820-1985 1820-1985	3 4 3 3 3	8	IC DRUR TIL LS LINE DRUR DOTL IC GATC TIL S OR QUAD 2-INP IC RGIR TIL S D-TYPE IC RGIR TIL S D-TYPE IC RGIR TIL S D-TYPE IC RGIR TIL S D-TYPE	01295 01295 27014 27014 27014	SN74LS244N SN74S32N DH8556BJ DH8556BJ DH8556BJ
U48 U49 U51 U52 U53	1820-1985 1820-1453 1820-1677 1820-1677 1820-1624	3 0 0 0 7	2 4 8	IC RGTR TIL S D-TYPE IC CNTR TIL S BIN SYNCHRO POS-EDGE-TRIG IC FF TIL S D-TYPE OCTL IC FF TIL S D-TYPE OCTL IC BFR TIL S OCTL 1-INP	27014 01295 01295 01295 01295 01295	DM85868J SN748163N SN748374N SN748374N SN748241N
U54 U55 U56 U58 U59	1820-1985 1820-1985 1820-1985 1820-1985 1820-1453	3 3 3 0		IC RGTR TIL S D TYPE IC RGTR TIL S D-TYPE IC CONTR TIL S BIN SYNCHRO POS-EDGE-TRIG	27014 27014 27014 27014 27014 01295	DM85568J DM85568J DM8558BJ DM8558BJ SN74S163N
U61 U62 U63 U69 U71	1820-1677 1820-1677 1820-1624 12156-80011 1820-1624	0 0 7 9 7	1	IC FF TTL S D-TYPE OCTL IC FF TTL S D-TYPE OCTL IC BFR TTL S OCTL 1-INP IC-ROM, CONST 3 IC BFR TTL S OCTL 1-INP	01295 01295 01295 01295 28480 01295	SN74S374N SN74S374N SN74S241N 12156-80011 SN74S241N
U72 U73 U74 U79 U81	1820-1240 1820-1240 1820-0686 12156-80010 1820-1624	3 3 9 8 7	2 1 1	IC DCDR TTL S 3-TO-8-LINE 3-INP IC DCDR TTL S 3-TO-8-LINE 3-INP IC GATE TTL S AND TPL 3-INP IC-ROM, CONST 2 IC BFR TTL S OCTL 1-INP	01295 01295 01295 21295 28480 01295	SN74S138N SN74S138N SN74S11N 12156-80010 SN74S241N
UB9 U91 U 9 7 U9B U99	12156-80004 1820-1624 1820-1158 1820-1158 1820-1158 12156-80003	07229	1 2 1	IC-ROM, CONST 1 IC BFR TTL S OCTL 1-INP IC GATE TTL S AND-OR-INV DUAL 2-INP IC GATE TTL S AND-OR-INV DUAL 2-INP IC-ROM, CONST 0	28480 01295 81295 01295 28480	12156-80004 SN746241M SN74851N SN74851N 12156-80003


Table 9-4 Replaceable Parts for the 12156A (continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U101 U107 U108 U109 U111	1820-1624 1820-1322 1820-0629 1820-1633 1820-1624	7 2 0 8 7	1	IC BFR TTL S OCTL 1-INP IC GATE TTL S NOR QUAD 2-INP IC FF TTL S J-K NEG-EDGE-TRIG IC BFR TTL S INV OCTL 1-INP IC BFR TTL S OCTL 1-INP	01295 01295 01295 01295 01295	SN745241N SN74502N SN745112N SN745240N SN745241N
U117 U118 U121 U122 U123	1810-0235 1820-0629 1820-1624 1820-1322 1820-1275	30724	1	NETWORK-RES 16-DIP2.2K OHM X 15 IC FF TIL S J-K NEG-EDGE-TRIG IC BFR TIL S OCTL 1-INP IC GATE TIL S NOR QUAD 2-INP IC GATE TIL S NOR DUAL 5-INP	01121 81295 01295 01295 01295	316A222 SN74S112N SN74S241N SN74S02N SN74S260N
U124 U125 U126 U127 U128	1820-0688 1820-0681 1820-1211 3101-2492 1820-1195	1 4 3 7 7	1	IC GATE TTL S NAND DUAL 4-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL LS EXCL-OR QUAD 2-INP SWITCH-ROCKER B POSITION IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295 01295 01295 28480 01295	SN74S20N SN74S00N SN74LSB6N 3101-2492 SN74LS175N
W1 W2 W3 W4 W5	0811-3587 0811-3587 0811-3587 0811-3587 0811-3587	55555	5	RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA	28480 28480 28480 28480 28480	0811-3587 0811-3587 0811-3587 0811-3587 0811-3587











BACKPLANE SECTION X

10.1 INTRODUCTION

The backplane provides a link between the A700 Computer System upper processor card, memory controller, memory array, WCS, interface cards and power supply.

In this document the backplane is viewed from two aspects: physical and logical.

10.2 BACKPLANE PHYSICAL DESCRIPTION

The backplane functions as a mother board for the processor, memory and interface cards. It is a printed circuit card on which the traces carry the power, ground and interconnecting signals between all the cards in an A700 Computer. Figure 10-1 shows the physical layout of the 10-slot, 16-slot, and 20-slot backplanes.

The logical backplane defines protocols for the communications between all cards in the system. The definition, function, and timing of the backplane signals, and the protocols for their interaction are all considered to be part of the logical backplane.

Thus, the physical backplane houses a set of communications channels, whereas the logical backplane defines protocols for that communication.

This section covers both aspects of the backplane, and is intended to provide all the information needed to design a hardware interface to the backplane and thereby successfully integrate a design of arbitrary functions into the A700 Computer.





Figure 10-1. HP 1000 A700 Backplanes (Sheet 1 of 2)

Update 1



16-Slot Backplane

Figure 10-1. HP 1000 A700 Backplanes (Sheet 2 of 2)

10.3 OVERVIEW

10.3.1 SYSTEM ENVIRONMENT OVERVIEW

A backplane integrated into a system environment is shown in Section I, Figure 1-2. The backplane holds two sets of connectors for card edge connections as follows:

A. POWER SUPPLY CONNECTOR SLOTS

On the 20-slot backplane, DC power is connected to the backplane directly from the power supply through 50-pin sockets, designated J1 and J2 (sockets XA21 and XA22); i.e, two power supply PC connector cards plug into the opposite side of the backplane from the A700 card side. On the 16-slot backplane a single 35-pin socket is used for DC power.

B. A700 CARD CONNECTOR SLOTS

Each card plugs into a set of dual 50-pin sockets (each set designated J1 and J2 of sockets XA1 through XA20) for a total of 100 connections. These pins carry signals, power, and ground connections between the card and the backplane. The 20-slot backplane shown in Figure 10-2A has a total of 20 dual card slots (the 12030A backplane has slots for ten cards and is basically the same). The 16-slot backplane shown in Figure 10-2B, used in the 2437A and 2487A, has 14 sets of dual 50-pin sockets for the CPU and I/O cards, a single 50-pin socket for the battery backup option, and a 30-pin socket for the 25 KHz card option.

Additional details are given under Specifications, para. 10.3.2.

A700 cards can be plugged into any backplane card slot subject to the following constraints.

- a. The upper processor must be directly above the lower processor unless there is a floating point card which goes between the two processor cards.
- b. The memory controller must go directly above the upper processor.
- c. The first memory array must go directly above the memory controller followed by any additional memory arrays.
- d. The first WCS or PCS card must be directly below the lower processor followed by any additional WCS or PCS cards. WCS cards are usually installed above PCS cards.
- e. All I/O cards must go below the WCS and PCS cards in the order of the desired card priority.

f. Any unused slot between two I/O cards must be filled with a priority jumper card.

The terms "above" and "below" are not to be taken literally. The term "above" refers to a higher priority slot and "below" refers to a lower priority slot where the physical orientation of the slots may be horizontal. The backplane slots are numbered from the highest priority slot XA1 in order down to XAn which is the nth highest priority slot in the card cage (see Figure 10-2).

10.3.2 INTERNAL SPECIFICATIONS OVERVIEW

Refer to Figure 10-2 for backplane parts locations. The 10-slot backplane (not shown) is similar to the 20-slot backplane but arranged in two rows of five sockets each.

The three diodes on each backplane are on the +5V, +12V and -12V lines from the Power Supply. They are transient voltage suppressors, with a clamping action response of one picosecond, and the capability of handling a surge current of 50 amperes. They serve to protect the components on the cards plugged into the backplane from any power supply over-voltage or transient spike.

The physical backplane includes four different types of traces.

a. Bus line: This line is common to the same pin on

each set of card sockets. Examples are

WE- and CRS-.

b. Power Supply line: This line comes from the power supply and runs to the same pin on each set of

card sockets. Examples are PFW and PON+.

c. Ground and Voltage lines: This line comes from the power supply

and typically has two or more pin assignments on each set of card sockets. Grounds and voltages are typically carried on much wider traces than other


signals. Examples are +5V and +12V.

d. Chained lines: This is a set of lines which connect


every pair of adjacent card sockets. Each of these lines is common to exactly two sockets. Examples are ICHID-,

ICHOD-, SCHID-, and SCHOD-.

The distinction between these four types of lines is important when determining backplane compatibility.



A. 20-Slot Backplane Configuration



B. 16-Slot Backplane Configuration

Figure 10-2. Backplane Configurations

Update 1

10.3.3 BACKPLANE INTERFACE HARDWARE

All backplane interface hardware can be broken down into four categories as listed below. It may be helpful to become familiar with one or more of these categories.

10.3.3.1 Processor Interface

The signal interfaces are mainly located on the upper processor card and backplane clocks are located on the lower processor card. The clocks include SCLK and FCLK and the signals include such signals as RNI (Read Next Instruction) and IAK (Interrupt Acknowledge). The processor interface information is presented in Section II of this document.

10.3.3.2 Memory Interface

This interface is responsible for generating such signals as PE (memory Parity Error) and VALID (data bus Valid). The memory interface information is presented in Section IV.

10.3.3.3 I/O Master Interface

The I/O master interface consists of an IOP chip and its support logic. This circuitry is located on every A-Series I/O card and serves to standardize the I/O interface to the backplane by performing all the functions (I/O instruction recognition and execution, interrupt processing, DMA control) common to all I/O cards.

10.3.3.4 Passive Interfaces

Passive interfaces include those that supply, monitor or use power lines, or monitor signals without ever generating signals or interacting on the backplane.

10.4 SPECIFICATIONS

10.4.1 GENERAL HARDWARE SPECIFICATIONS

The backplane uses a six-layer, printed circuit card to provide all the required signal and power traces. One layer provides a +5V plane, and another is a ground plane to minimize signal crosstalk and permit the traces to maintain a consistent characteristic impedance throughout their length.

The four remaining layers are mainly to carry signals and for voltage distribution. The layout provides a characteristic impedance of 47 to 51 ohms that provides a good match with the output impedances of the backplane drivers. The driver impedances are in the range of 25 to 100 ohms; i.e., all impedances are matched within a 2 to 1 ratio.

10.4.2 POWER SUPPLY INTERCONNECT

The dc output connectors P1 and P2 of the 20-slot backplane are the edge connector type. Pin assignments for these power supply connectors are given in Table 10-1. The power supply connector of the 16-slot backplane is described in Table B-12 (Appendix B.)

Ground and +5V lines carry the highest currents and are thus transferred over whole planes. Currents for other voltages are carried over multiple traces.

Table 10-1. Power Supply Connector Pin Assignments

(CONNECTOR P1 DC OUTPUT
PIN NUMBER	SIGNAL NAME
1 THROUGH 36 37 THROUGH 50	+5 VOLTS COMMON (GROUND)
CONNECTOR	P2 DC OUTPUT
PIN NUMBER	SIGNAL NAME
1 THROUGH 28	
29 THROUGH 32	+12V VOLTS
29 THROUGH 32 33 THROUGH 34	+12V VOLTS -12 VOLTS
29 THROUGH 32 33 THROUGH 34 35 THROUGH 38	+12V VOLTS -12 VOLTS +5 VOLTS MEMORY BACKUP
29 THROUGH 32 33 THROUGH 34 35 THROUGH 38 39 THROUGH 42	+12V VOLTS -12 VOLTS +5 VOLTS MEMORY BACKUP 25 kHz PHASE 1
29 THROUGH 32 33 THROUGH 34 35 THROUGH 38 39 THROUGH 42 43 THROUGH 46	+12V VOLTS -12 VOLTS +5 VOLTS MEMORY BACKUP
29 THROUGH 32 33 THROUGH 34 35 THROUGH 38 39 THROUGH 42	+12V VOLTS -12 VOLTS +5 VOLTS MEMORY BACKUP 25 kHz PHASE 1 25 kHZ PHASE 2
29 THROUGH 32 33 THROUGH 34 35 THROUGH 38 39 THROUGH 42 43 THROUGH 46 47	+12V VOLTS -12 VOLTS +5 VOLTS MEMORY BACKUP 25 kHz PHASE 1 25 kHZ PHASE 2 PON+

10.4.3 CARD SOCKET INTERCONNECTS

Each card in the A700 has two 50-pin edge-connectors, Pl and P2, which plug into a set of 50 pin sockets J1 and J2 on the backplane, respectively. The card cage is constructed with card guides, in such a manner that the cards will slide in and then snap into place in the backplane connectors. The cards must be inserted with the component sides of the cards facing the same way as shown in Figure 10-3 (components face to the right when looking into the front of the 20-slot card cage). The pin assignments for these 100 connections are given in Table 10-2. For signal definitions, refer to Table 10-37.

10.4.4 BACKPLANE LOADING RULES

Backplane loading rules were established in order to provide guidelines for the selection of bus drivers and backplane signal drivers, and in order to insure that these drivers are not overloaded. These rules take into account the drive capabilities and loading of certain industry standard parts such as the S and LS 240 and 241. Because there may be a maximum of 16 I/O interface cards in any given A700 system, each card must adhere strictly to the rules in order to prevent possible overloading. These loading rules were established assuming a maximum of 20 cards in a system. Note that the I/O Master is designed such that all backplane lines except the data bus are buffered and cannot be used in the unbuffered form by I/O interface logic external to the I/O Master.

DC loading rules are made to ensure that a device driving any given backplane line can handle sufficient current to keep all the inputs connected to that line at the required voltage level. Low-state load on a given line is the sum of I maximum for all receivers plus I for all IL OZL tri-state drivers. High-state load is the sum of I for all receivers IH plus I for all tri-state drivers.

plus I for all tri-state drivers.
OZH




Figure 10-3. Card Socket Interconnects

Table 10-2. Pin Assignments for Backplane Sockets

PIN	XAnP1 SIGNALS P			PIN	XAnP2 SI	GNALS	PIN
1	ICHID-	ICHOD-*	2	1	CPUTURN	ISOGND	2
3	MCHID-	MCHOD-	4	3	REMEM-	VALID-	4
5	MLOST-	MCHODOC-	6	5	IORQ-	INTRQ-	6
7	PFW-	FETCH-	8	7	MP+	RNI-	8
9	AEO (SCO)	AE1 (SC1)	10	9	MEMGO-	PE-	10
11	AE2 (SC2)	AE3 (SC3)	12	11	SCHID-	SCHOD-**	12
13	GND	GND	14	13	IAK-	IOGO-	14
15	EC-	GND	16	15	ISOGND	SLAVE-	16
17	AE4 (SC4)	SELFC-	18	17	ISOGND	MRQ-	18
19	ABO	AB1	20	19	ISOGND	FCLK-	20
21	AB2	AB3	22	21	ISOGND	CCLK-	22
23	AB4	AB5	24	23	SPRQ-	SCLK-	24
25	AB6	AB7	26	25	CRS-	PON+	26
27	AB8	AB9	28	27	ISOGND	BUSY-	28
29	AB10	AB11	30	29	GND	GND	30
31	AB12	AB13	32	31	GND	GND	32
33	AB14	WE-	34	33	GND	GND	34
35	DB 0	DB1	36	35	+5V	+5V	36
37	DB2	DB3	38	37	+5V	+5V	38
39	DB4	DB5	40	39	+1 2M	-1 2M	40
41	DB6	DB7	42	41	+12V	+12V	42
43	DB8	DB9	44	43	-12V	-12V	44
45	DB 10	DB 1 1	46	45	+5M	+5M	46
47	DB12	DB13	48	47	25kHz Ph2	25kHz Ph2	48
49	DB 14	DB 15	50	49	25kHz Ph1	25kHz Ph1	50

<sup>Above the processor card, this signal is called PS-.
Above the processor card, this signal is called MEMDIS-.</sup>

10.4.4.1 Actual Worst Case Loading

Actual worst case loading for the address bus, select code bus, and the data bus is the following:

ADDRESS BUS AND SELECT CODE BUS:

	Low-State Load	High-State Load
1 Mb RAM Array (times 4)	2.0 mA	200 uA
Memory Controller	O.4 mA	50 uA
A700 Processor	0.05 mA	50 uA
I/O Master (times 13)	5.2 mA	260 uA
TOTAL	7.65 mA	560 uA

DATA BUS:

	Low-State Load	High-State Load
1 MB RAM Array (1 card)	O.4 mA	40 uA
Memory Controller	O.4 mA	40 uA
A700 Processor	0.8 mA	60 uA
I/O Master (times 16)	15.5 mA	1600 uA
TOTAL	17.1 mA	1.74 mA

The design rules and guidelines are shown in Table 10-3.

Table 10-3. Design Rules and Guidelines

Design Rules/Guidelines	Address Bus, AEO - AE4	Data Bus	All Other Bussed Lines	Chained Lines
Maximum allowable load per card - high state	130 uA	250 uA	60 uA	400 uA
Maximum allowable load per card - low state	1.2 mA	1.2 mA	1 mA	10 mA
Minimum allowable drive capability - high state	2.6 mA	5.0 mA	1.2 mA	1 mA
Minimum allowable drive capability - low state	24 mA	24 mA	20 mA	20 mA

10.4.4.2 AC Loading

Every connection made to any given line places a a capacitive load on that line due to PC board trace capacitance and due to the integrated circuit input or output capacitance. Care must be taken to ensure that any given line is not capacitively overloaded as this results in a slowing down of its switching speed to below an acceptable level. Typical delays/capacitive loads are in the range of 2-nanoseconds/50-picofarads for a line driven by an LS240/241 and 4-nanoseconds/50-picofarads for an LS373/374.

The AC loading specifications, as with the DC loading rules, should be strictly adhered to for the I/O interfaces but they can be used as guidelines for processor and memory cards. Signal timing calculations are made considering actual worst case loads as shown in Table 10-3 (a 20-slot system is assumed).

10.4.4.3 Data Bus

Each card may not exceed 60-picofarads load per line.

10.4.4.4 All Other Lines

Each card may not exceed 25 picofarads load per line.

10.5 INTERFACE REQUIREMENTS

The following paragraphs deal exclusively with the logical backplane. The protocols and conventions used by all A700 cards to interact over the backplane are classified and described. An important feature of the A700 computer is its distributed intelligence. Every interface card in the system has the capability of handling its own memory accesses (DMA), of decoding its own instructions, and of forcing the central processor into slave mode processing. Each of these three capabilities and the protocols with which they are implemented are described. You may find it helpful, while working through each handshake protocol, to refer to the glossary of signal definitions in Table 10-37.

Table 10-4. Capacitance Data on 20-Slot System

NOTE: All capacitances shown are worst case figures.

10.5.1 MEMORY ACCESS PROTOCOL

Every card that accesses memory uses the same handshake protocol. This approach greatly simplifies the operation of multichannel DMA. The DMA feature of every A-Series I/O interface allows input or output operations to proceed without processor intervention thus significantly easing the processing requirements on the CPU. The processor is the lowest-priority DMA device because if any other card pulls on the open-collector line MRQ (Memory Request), the processor is held off from doing a memory cycle. processor may be locked out entirely for up to 72 microseconds by high speed interfaces using adjacent memory cycles. In order to prevent being locked out entirely, the processor can assert the RNI- signal which informs the interface cards not to reassert MRQ after their current memory request is satisfied. For more information on RNI-, refer to the definition in Table 10 - 37.

A priority scheme is used in the A700 to resolve contention between interfaces wanting memory cycles. An interface wanting a memory cycle will assert MRQ-, MCHOD-, and MCHODOC-. The first signal, MRQ-, will disable the processor from taking the next memory cycle. MCHOD- is part of a priority chain which will ripple down, disabling all lower-priority interfaces. MCHODOC- is a look-ahead on this chain. It is used as the top of the chain for the stack of lowest-priority slots. Although MRQ- may be asserted by one or more interfaces at any given time, MEMGO- may only be asserted by the one interface that gets the memory cycle.

An interface determines if it is entitled to a memory cycle (to assert MEMGO-) by monitoring certain backplane signals. It can initiate a memory cycle on any falling edge of SCLK- when BUSY- is high, its MCHID- is high, and its MRQ- has been asserted for at least one cycle. This stipulation means that contention among I/O cards for memory always has one cycle of SCLK in which to be resolved, namely, the cycle which occurs just before the assertion of MEMGO-.

The processor card begins its access to memory by asserting MEMGO— on the falling edge of SCLK—. If an I/O interface card desiring a DMA transfer asserts MRQ— on that same edge, the processor card must immediately relinquish its claim to accessing memory by releasing MEMGO— prior to the next rising edge of SCLK—. Therefore, contention between the processor and any I/O interface for memory is resolved during the long half cycle between the falling and rising edges of SCLK—. MEMGO— will be asserted at the completion of all current DMA requests. Refer to Table 10-20 for the aborted MEMGO— timing specifications.

10.5.2 MEMORY HANDSHAKE TIMING

Memory handshake timing is part of the Memory and I/0 state machine operation. The memory handshake timing is shown in Figure 10-4.

10.5.3 INTERRUPT PROTOCOL

In the A700, interrupt priority is determined only by physical proximity to the processor on the interrupt priority chain. The select code is independent of a card's physical location, and it is determined by setting six switches on each I/O card, one per select code bit.

Interrupt timing is shown in Figure 10-5. An interrupt request occurs when a card's CONTROL flip-flop is set and the FLAG flip-flop gets set by either the interface itself or the execution of an STF instruction. This will cause the interface to assert the interrupt-requesting signal INTRQ- on the backplane. INTRQ- is a common signal (open collector, wired-OR) used by all interfaces to notify the processor that one of the interfaces would like an interrupt. An interrupt acknowledgement, IAK-, from the processor card, is triggered by an interrupt request from any one of the I/O interfaces. When the CPU chip reaches the state where it is ready to fetch the next instruction, and if the interrupt system is enabled and interrupts are not temporarily being held off, then the processor will assert IAK-.





Figure 10-4. Memory Handshake Timing



- 1. An interface card pulls on INTRQ- to request interrupt service.
- When the processor has reached the appropriate state and if the interrupt system is enabled, and interrupts are not temporarily being held off, then it will acknowledge the interrupt request by asserting IAK-.
- 3. As soon as the interface card asserts MEMGO, it knows its interrupt will be serviced so it releases INTRQ-.
- 4. The interface card asserts MEMGO- to initiate a memory cycle, and during the one cycle of SCLK it holds MEMGO- low, it drives the lower 6 bits of the address bus with its select code, and the upper 9 bits with zeros.
- 5. The processor releases IAK- upon the assertion of BUSY-.

Figure 10-5. Interrupt Timing

Because interrupt servicing is accomplished with the help of a memory cycle, the handshake in Figure 10-4 is similar to that in Figure 10-5. Since it is transparent to the memory whether or not an interrupt is being serviced, BUSY- and VALID- have exactly the same function in the two timing diagrams. MEMGO- has the same function as in a normal memory cycle except that during its assertion, the address bus is driven with the interface card's select code. The data which is read from this location in memory is used as the next instruction executed by the processor.

This instruction will normally be a jump (JSB, I) to the location of some interrupt service routine. When an interface card asserts INTRQ-, it also pulls on ICHOD-. ICHOD- will disable all lower-priority cards from requesting interrupt service. If a high-priority card preempts the request, ICHID- will go low, disabling the requesting card. The lower-priority card should maintain its request until its ICHID- goes back up and the card can be serviced.

If any contention exists between an IAK- assertion and an MRQ- assertion, the DMA request will win. Both IAK- and MRQ- assertions may occur simultaneously on the falling edge of SCLK-, but IAK- will be deasserted prior to the next rising edge of SCLK-. The assertion of IAK will be permitted at the completion of all current DMA requests. Refer to Table 10-13 for the aborted IAK- timing specifications.

10.5.4 INTERRUPT LATENCY

For this discussion, interrupt latency is defined as the time from the user interrupt request to the assertion of IAK by the processor. In the best case, the interrupt can be serviced as soon as it is received, so that with the 250-nanosecond SCLK time it is 5.25 microseconds. Generally, the interrupt cannot be serviced until a DMA cycle completes or until an instruction has finished executing.

In addition, interrupts are temporarily held off for one instruction time after a JMP,I, JSB,I, or I/O instruction is executed. Therefore, worst case interrupt latency is highly dependent on the software which is running at the time of the interrupt. Assuming no more than three channels of DMA self-configure at once, and no more than three adjacent instructions that hold off interrupts are executed back-to-back, the maximum interrupt latency is 29.75 microseconds.

MINIMUM	TYPICAL	MAXIMUM
5.25 us	7.0 us	30 us

10.5.5 REMOTE MEMORY ACCESS

All I/O interface cards have the capability of accessing a remote memory (i.e., a memory other than that plugged into the backplane directly above the processor card). In order to access the remote memory, an interface card must assert REMEM- with MEMGO-. The assertion of REMEM- will signal the local memory to ignore MEMGO-. Instead, a cycle with the remote memory will be initiated. This function is not currently used in the A700.

10.5.6 EXPANDED MEMORY ACCESS

To facilitate DMA access to expanded memory, each A700 I/O card has been designed with a five bit Address Extension Bus AEO-AE4 (previously called SCO - SC4) that is driven onto the backplane simultaneously with the address bus during a memory access.

10.5.7 I/O TRANSFER PROTOCOL

The A700 I/O structure is such that I/O instructions are not executed by the CPU; instead, they are decoded by the interface card to which they apply, then executed by that interface card in conjunction with the CPU. The instruction decoding and executing capability of the interface card is provided by a silicon-on-sapphire (SOS) chip, the IOP chip, located on each interface card. The I/O handshake uses the two signals IORQ-, I/O request by an interface card, and IOGO-, go ahead signal from the processor card.

The processor card's IOGO- may be preempted by concurrent DMA activity. Both IOGO- and MRQ- are asserted on the falling edge of SCLK-; thus the processor may come into contention with an I/O interface card if both signals occur simultaneously. The DMA activity has higher priority than the processor so that IOGO- must be deasserted prior to the next rising edge of SCLK-. When all concurrent DMA has completed, then IOGO- may be asserted on the backplane to complete the I/O handshake. Figure 10-6 illustrates a normal I/O handshake. For more information on a preempted I/O handshake and aborted IOGO-, refer to the timing specifications in Table 10-16.

10.5.8 I/O INSTRUCTION EXECUTION

The I/O instructions may be broken down into three groups in terms of their execution requirements, as follows:

A. Data Transfer I/O instructions - OTA/B, LIA/B, MIA/B


This group requires a double handshake as shown in Figure 10-6. In the first half of the handshake, a control word is transferred from the interface card to the processor card. In the second half of the handshake, the data is transferred either into or out of the A or B register, according to which of the six instructions above is being executed. I/O transfers over the backplane have lower priority than DMA transfers, and can be preempted. DMA transfers can occur while an I/O instruction is in the process of being executed (i.e., between the two halves of the handshake).

B. Status Sensing Instructions - SFS, SFC

This group requires, at most, a single handshake during which a control word from the interface card to the processor (signaling the program counter) is transferred. If no skip is required, no handshake occurs.

C. Status Altering Instructions - STC, CLC, STF, CLF

This group requires no interaction with the CPU. The interface card executes these instructions itself, and never needs to assert IORQ-.



- Processor asserts RNI- to inform all system cards that an instruction is being fetched from memory.
- Memory asserts VALID— to inform all system cards that data on the backplane will soon be valid. Each interface should now latch the instruction off the data bus, and decode it to see if it is an I/O instruction to its select code.
- 3. An interface card pulls on IORQ- to signal that it recognized the I/O instruction and needs the CPU in order to execute it.
- 4. The processor asserts IOGO- to indicate that it is ready to receive a command from the interface card.
- 5. The interface card releases IORQ- to signal the processor that the control word will be available on the data bus on the second rising edge of SCLK-.
- 6. The processor releases IOGO— when it has clocked the command off the backplane.
- 7. The interface card reasserts IORQ- one cycle after it was released if another handshake is needed in order to transfer a data word.
- 8. The processor reasserts IOGO- in order to indicate that it is ready to receive an operand in the case of an input operation, or that data will be valid on next falling edge in the case of an output operation.
- 9. The interface card releases IORQ- to indicate that it has latched an operand off the backplane in the case of an output operation, or that an operand will be valid on the backplane on second rising edge in the case of an input operation.
- 10. The processor releases IOGO— to indicate that it has clocked data off the backplane in the case of an input operation, or that the handshake is complete in the case of an output operation.

Figure 10-6. I/O Handshake

10.5.9 SLAVE MODE TRANSFERS

An interface card may force the processor card to enter an I/O handshake by pulling down the open-collector line SLAVE-. Once in slave mode, the interface has the capability of accessing the internal CPU registers, and does so with the use of the same handshake signals as in the I/O transfer protocol as illustrated in Figure 10-7.


Once the slave mode has been entered, an interface card may keep the processor in that mode as long as desired by setting a bit in the control word (transferred during the first half of the handshake) which signals that another double handshake will occur. Note that the slave chain (SCHID-, SCHOD-) operates differently from the other chains in that its quiescent state is low or disabled. It is enabled only for one cycle at a time, during which the highest priority interface card pulling on SLAVE- must assert IORQ-, thereby entering slave mode. See Figure 10-7 for slave mode operation.

The control words which are sent to the CPU by an interface card during an I/O instruction (requiring a handshake), and during all slave mode processing are made up of five bits using bits 8 through 4 of the data bus.

Control words for slave mode processing are defined below:

		Data	Bus	Bit	
	8*	7 	6	5 	4
NOP	X	0	0	0	0
Load Program Counter	X	0	0	0	1
Load A	X	0	0	1	0
Load B	X	0	0	1	1
Clear O	X	0	1	0	0
Set 0	X	0	1	0	1
OR into A/B	X	0	1	1	0
Increment Program Counter	X	0	1	1	1
Read E and O	X	1	0	0	0
Enable ROMs	X	1	0	0	1
Read A	X	1	0	1	0
Read B	X	1	0	1	1
Clear E	X	1	1	0	0
Set E	X	1	1	0	1
Read P	X	1	1	1	0
Read and Increment P	X	1	1	1	1

^{*} Loop for next control word if X=1; last handshake if X=0.



NOTE: Same handshake protocols as an I/O handshake. Some slave mode transfers require only one set of IORQ-/IOGO- handshakes.

8200-81

- An interface card asserts SLAVE- to request the processor to enter slave mode.
- When the processor has completed executing the current instruction, it acknowledges the assertion of SLAVE- by de-asserting SCHOD- for one cycle.
- 3. Worse case, the SCHID/SCHOD priority chain has propogated down to the lowest-priority interface card by the end of that cycle, so that the last SCHID- will go high for one cycle.
- 4. The interface card received the enabling signal when its SCHID-signal went high, and can now pull on IORQ- in order to initiate the I/O handshake. The rest of the I/O handshake can then proceed exactly as shown in Figure 10-6.
- 5. The interface card de-asserts SLAVE- once it has asserted IORQ-.

Figure 10-7. Slave Mode Timing

10.6 SIGNAL TIMING SPECIFICATIONS

The A700 cards can be categorized into four types for backplane timing: memory, processor, analysis interface, and I/O Master. Each of these four types of cards has its timing requirements for the signals it receives and its timing guarantees for the signals it generates. In order to insure the basic integrity of all backplane interactions, it is necessary only to ascertain that all requirements are satisfied by the guarantees. All timing guarantees take into account the signal propogation delay due to line length and loading.

In Tables 10-5 through 10-36, timing specifications are given in terms of both requirements and guarantees. All backplane signals are listed in alphabetical order.

The definition of terms used in the timing specifications are provided below. All times are given in nanoseconds unless otherwise indicated.

DEFINITION OF TERMS USED IN TIMING SPECIFICATIONS

- C Cycle One cycle of Slow Clock (SCLK).
- f Frequency
 The number of cycles per unit time of a given signal.
- I/O I/O Master The A700 I/O Master consists of an SOS IOP chip and some TTL logic which together performs all the backplane I/O interfacing functions in the A700 computer.
- LHC Long Half Cycle

 The Long Half Cycle refers to the time period when SCLK- is low.
- M Memory
 A700 memory system.
- P Processor, type A700
 The upper and lower processor cards.
- PS Power Supply
- SHC Short Half Cycle


 The Short Half Cycle is the time period when SCLK- is high.

DEFINITION OF TERMS USED IN TIMING SPECIFICATIONS

D - Delay time


t

The time interval from a signal edge used as a reference point to the point in time when the specified signal is guaranteed to be stable on the backplane.




DHL- Delay time high to low

The time interval from a signal edge used as a reference point, to the point in time when the specified signal is guaranteed to be low if in fact it is going low.




Note: In these timing diagrams, a high notch is 2.0 volts and a low notch is 0.4 volt as shown below.



DEFINITION OF TERMS USED IN TIMING SPECIFICATIONS (CONTINUED)

t DLH- Delay time low to high

The time interval from a signal edge used as a reference time to the point in time when the specified signal is guaranteed to be high if in fact it is going high.




DZ Delay time to high impedance

The time interval from a signal edge used as reference to the point in time when the specified signal will no longer be actively driven.


F - Fall time

The time interval during which a signal is in transition from high to low.




H - Hold time

The period of time during which a specified signal must remain stable at its logic level after a certain reference edge.




t

DEFINITION OF TERMS USED IN TIMING SPECIFICATIONS (CONTINUED)



10.6.1 INTERACTIVE TIMING EXAMPLES

Previous timing examples have shown handshakes or protocols by type of interaction. In actuality, however, transactions may start only to be preempted by other higher priority transactions and held off for an indefinite period of time. Figures 10-8 and 10-9 show various transactions over the backplane which begin, are preempted, and then later are allowed to complete.



- 1. MRQ- is held asserted for 21C during a four-word self- configuration.
- 2. All assertions of MEMGO- are labeled with their source; P for processor, I for I/O Master.
- 3. The processor fetches an LIA instruction.
- 4. The I/O Master asserts IORQ- upon recognition of the LIA, but the processor is held off from responding by [5].
- 5. The first actual DMA data transfer takes place.
- 6. The first half of the I/O instruction handshake can now complete.
- 7. The second DMA data transfer takes place. It happened when memory was refreshing, so BUSY— is asserted for 5C instead of the usual 2C in order that the refresh can complete.
- 8. Now that this DMA transfer is complete, the I/O handshake can complete.

Figure 10-8. Interactive DMA and I/O Instruction Timing




Figure 10-9. Interactive DMA, I/O Instruction, and Interrupt Timing

Table 10-5. Timing Specifications for ABO - 14

		*************************************	GUA R	REQ'D	TIM	E IN ns
PARAMETER	REFERENCE	NOTES	BY	BY	MIN	TYP MAX
t	SCLK-↑	Edges that occur				
su		during MEMGO		М	50	
t D	SCLK-↓	Edge that causes MEMGO-↓	1/0			100
t h	SCLK-↓	Edge that causes MEMGO-↑	1/0		0	
t su	SCLK↑	Edge that occurs during MEMGO-↓	P		53	
t h	SCLK↓	Edge that causes MEMGO-↑	P		20	
t D	SCLK↓	1st after BUSY-↑ following MRQ-↑	P			90
t DZ	MRQ – ↓	CPU can be held off by MRQ- from any interface	P		10	45
t DZ	SCLK-↓	Due to MRQ-↓	P	į		95
t H	SCLK↑	Edge that causes IAK-↓	P			75

AEO - AE4 ADDRESS EXTENSION BUS

This bus was previously called the select code bus SCO - SC4. Refer to Table 10-30, Timing Specifications for SCO - SC4.

Table 10-6. Timing Specifications for BUSY-

			GUAR	REQ'D	TIM	E IN n	s
PARAMETER	REFERENCE	NOTES	BY	BY	MIN	TYP	MAX
t DHL	SCLK-↑	Edge that occurs during MEMGO-	М		0		60
t DLH	SCLK-↑	2C later if memory was not doing refresh	М		0		60
t DLH	SCLK-↑	3C-5C later if memory was doing refresh when MEMGO- occurred	М		0		60
t SU	SCLK-↓	In order to hold off MEMGO-		1/0	5		
t h	SCLK-↓			1/0	5		
t su	SCLK-↑	Any falling edge		P	40		
t H	SCLK-↑	Same edge		P	-4		
t pw		Longer than 2C when doing refresh.	М		2C-50	2C	4C
t pw		Longer than 2C when doing refresh.			2C-50		

Table 10-7. Timing Specifications for CCLK-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
f	asynchronous	To all other backplane signals	P		14.7441 MHz	14.7456 MHz	14.7471 MHz
Duty cycle			P		30%	50%	

Table 10-8. Timing Specifications for CPUTURN-

PARAMETER	REFERENCE	NOTES	GUAR REQ'D BY BY	TIME IN ns MIN TYP MAX
t DHL	SCLK-↑	That causes BUSY-↓	P	165
t DLH	SCLK-↑		Р	145
t SU	SCLK-↓	To inhibit MRQ-	I/O	25
t H	SCLK-↓	Same edge	I/O	- 5
t DHL	RNI-↓		Р	10
t DLH	RNI-↑		Р	10

Table 10-9. Timing Specifications for CRS-

			GUAR	REQ'D	TIM	Œ IN n	s
PARAMETER	REFERENCE	NOTES	ву	BY	MIN	TYP	MAX
t pw	asynchronou 	is 		M	1C		
t pw				I/O	1C		
t SV	SCLK-↓			I/O	-30		
t DHL	SCLK-↑	No concurrent DMA	P				35
t DHL	SCLK-↑	End of DMA	P				50
t N DLH	 ext SCLK↑ 		P				35

Table 10-10. Timing Specifications for DBO - 15

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIM MIN	IE IN ns TYP MAX
t D	SCLK-↑	During MEMGO-,DMA		М		50
t D	SCLK-↑	Processor		М		100
t SU	SCLK-↑	That causes VALID-↑	М		0	
t H	SCLK-↑	That causes VALID-↑	M		100	
t SU	VALID-↑	All cases	M		50	
t D	SCLK-↓	Edge that causes MEMGO-↓ (DMA)	I/O			140
t H	SCLK-↓	Edge that causes MEMGO-1 (DMA)	1/0		35	
t D	SCLK-↓	First SCLK-↓ after IOGO-↓* (I/O instruction)	1/0			315
t H	SCLK-↑	Third SCLK-† during IOGO- (I/O instruction)	I/O		65	
t su	VALID-↑	DMA read		1/0	50	
t H	VALID_↑	DMA read		1/0	50	180
t su	SCLK-↓	Second SCLK-↓* during IOGO- (I/O instr)		1/0	10	
*Provide	d IOGO-4 m	et 10-ns set-up tim	e to r	reviou	s SCLK-↑	

^{*}Provided IOGO-↓ met 10-ns set-up time to previous SCLK-↑.

Table 10-10. Timing Specifications for DBO - 15 (Continued)

			GUA R	REQ'D	TIN	ME IN ns
PA RAMETER	REFERENCE	NOTES	BY	BY	MIN	TYP MAX
t H	SCLK-↑	Third SCLK-↑* during IOGO- (I/O instr)		1/0	40	250
t SU	SCLK-↑	Edge that causes VALID-↑ (memory read)		Р	20	
t H	SCLK-↑	Same edge (memory read)		P	30	
t su	SCLK-↑	Second SCLK-↑ after SCLK-↓ which causes IORQ-↑ (I/O instr)		P	10	
t H	SCLK-↑	Same edge (I/O instr)		P	30	
t D	SCLK-↑	Edge that causes MEMGO-↓ (memory write)	P			225
t H	SCLK-↓	Edge that causes MEMGO-↑ (memory write)	P		160	
t D	SCLK-↑	Edge that precedes SCLK-↓ which causes IOGO-↓ (I/O write)		;	30	180
t H	SCLK-↑	Edge that precedes SCLK-↓ which causes IOGO-↑ (I/Owrite)			160	

^{*}Provided IOGO- \downarrow met 10-ns set-up time to previous SCLK- \uparrow .

Table 10-11. Timing Specifications for EC-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL	SCLK↑	That causes asser- tion of VALID	Mem. array		132		278
t DLH	FCLK-↑	Following SCLK-↑	Mem. array		2		8
t su	FCLK-↑	Following SCLK-↑		LP	15		
t H	FCLK-↑			LP	0		

Table 10-12. Timing Specifications for FCLK-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
T p				М	50		ns
f				М			20.0 MHz
f	While IOGO- is high		Р		19.998 MHz	20.000 MHz	20.002 MHz
duty cycle			P		29%	50 %	71%

Timing Specifications for FETCH

Note: Timing specifications for fetch are the same as for RNI-, refer to Table 10-29.

Table 10-13. Timing Specifications for IAK-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIM MIN	IE IN 1	ns
t SU	SCLK-↑			1/0	10		
t H	SCLK-↑	Same edge		1/0	25		
t PW				I/O	2C		3C
t SU	SCLK-↓	To inhibit MRQ		I/O	25		·
t H	SCLK-↓	Same edge		I/O	0		
t Dl	SCLK-↑		р				50
t H	SCLK-↑	First after VALID-↓	Р		15		

Table 10-14. Timing Specifications for ICHID-/ICHOD-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIM MIN	E IN 1	ns MAX
ICHID- t SU	SCLK-↓	Second SCLK-↓* during IAK-		I/O	10		
ICHID- t H	SCLK-↓	Third SCLK-↓* during IAK-		1/0	50		
t D	Asynch- ronous	ICHID-↓ to ICHOD-↓	1/0			5	7.5
ICHOD- t DHL	SCLK↑	Edge that causes INTRQ-↓	I/O				200
I CHOD- t H	IAK- ↑	ICHOD- is held low during the entire assertion of IAK-	I/O		SHC		

Table 10-15. Timing Specifications for INTRQ-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIN MIN	IE IN 1	ns MAX		
t DHL	SCLK-↓		I/O				200		
t DLH	SCLK-↓	Third SCLK- after IAK-↓*	1/0				300		
t su	SCLK-↓			P	15				
t H	IAK-↓			P	0				
*Provid	*Provided IAK- met 10-ns set-up time to previous SCLK-↑.								

Table 10-16. Timing Specifications for IOGO-

PARAMETER	REFERENCE	NOTES	ву	ВЧ	MIN	TYP	MAX
t SU	SCLK-↑	During IORQ-		I/O	10		
t h	SCLK-↑	Same edge		1/0	25		
t pw		3↑ of SCLK-		I/O	2C + LHC		
t SU	SCLK-↓	To inhibit MRQ		I/O	25		
t H	SCLK-↓	Same edge		I/O	0		
t DHL	SCLK-↓		P				50
t DLH	SCLK-↓	2nd SCLK-↓ after SCLK-↓ that caused IORQ-↑	P				40
t DHL	SCLK-↓	2nd after BUSY-↑ following MRQ-↑	P				50
t DLH	MRQ-↓		P				90
t DLH	SCLK-↓	Due to MRQ-↓	P				85

Table 10-17. Timing Specifications for IORQ-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIME IN ns
t DHL1	Data bus valid during VALID—*	1 refers to first handshake request after RNI-+	1/0		325
t DHL2	SCLK-↓	2 refers to second SCLK-↓ after** IOGO-↓ (double handshake only)	1/0		145
t DHL3	SCLK-↑	SCLK-↑ following SCHID-↑ (3 refers to initial IORQ-↓ on slave cycle)	I/O		45
t DLH	SCLK-↓	First SCLK-↓ after IOGO-↓**	I/0		210
t SU	SCLK-↓	5C+SHC after SCLK- which causes RNI- or VALID-	' ↑ 	P	20
t h	SCLK-↓	Same edge		Р	15
t SU	SCLK-↓	1C after edge which caused second assertion of IORQ-		P	20
t h	SCLK-↓	Same edge		P	15
t SU	SCLK-↓	Following any release of IORQ		P	20
t h	SCLK-↓	Same edge		P	15

^{*} During VALID-, there could be false assertions of IORQ- due to the data bus being in transition. This will not affect system operation, however, because the processor does not check IORQ-until two states after RNI-↑ when IORQ- is guaranteed to be valid.

^{**} Provided IOGO- \downarrow met 10-ns set-up time to previous SCLK- \uparrow .

Table 10-17. Timing Specifications for IORQ- (Continued)

PA RAMETER	REFERENCE	NOTES	GUAR By	REQ'D BY	TIME IN ns MIN TYP MAX
t SU	SCLK-↓	First SCLK-↓ after SCHOD-↓		P	20
t h	SCLK-↓	Same edge		P	15

Table 10-18. Timing Specifications for MCHID-/MCHOD-, MCHODOC-

PA RAMETER	REFERENCE	NOTES	GUAR By	REQ'D BY	TIM MIN	IE IN 1	ns_ MAX
MCHID- t SU	SCLK-↓			1/0	5		
MCHID- t h	SCLK-↓	Same edge		I/O	20		
t DHL		MCHID-↓ to MCHOD-↓	I/0			5	7
MCHOD- t DHL	SCLK-↓	Edge that causes MRQ-↓	1/0				30
MCHODOC- t DHL	SCLK-↓	Edge that causes MRQ-↓	1/0				55
MCHODOC- t DLH	SCLK-↓	Edge that causes MRQ-↑	I/O				165

Table 10-19. Timing Specifications for MEMDIS-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIM MIN	IE IN ns TYP MAX
t SU	SCLK-↑	Edge that occurs during MEMGO-		М	30	
t h	SCLK-↑	Same edge		М	0	
t DHL	SCLK-↓	Next edge	P		5	
t DLH	MRQ − ↓		P			40

Table 10-20. Timing Specifications for MEMGO-

			GUAR	REQ'D	TIME IN	l ne
PARAMETER	REFERENCE	NOTES	BY	BY	MIN TYP	MAX
t SU	SCLK-↑			М	10	
t h	SCLK-↑	Same edge		М	SHC	215
t DHL	SCLK-↓		I/O			45
t DLH	SCLK-↓	Next edge	I/O		30	110
t DHL	SCLK-↓		P			40
t DHL	SCLK-↑ 2	Following an I/O handshake	P			130
t DLH	SCĽK-↓	First SCLK-↓ after BUSY-↓	P			100
t DHL	SCLK-↓	First after BUSY-↑ following MRQ-↑	P			45
t DLH	MRQ − ↓		P			95
t DLH	SCLK-↓	MEMGO- aborted by MRQ- from edge whi	P ch cau	sed ME	MGO	125

Table 10-21. Timing Specifications for MLOST-

PA RAMETER	REFERENCE	NOTES	GUA R BY	REQ'D BY	MIN	TIME TYP	MAX
t, t			BB				50 ns
t su	PO N+ ↑		ВВ		500		us
t h	PO N+ ↑		BB		10 ms		1 s
t h	PO N+ ↑		SW#		5 ms		

^{*} Processor does not latch MLOST-. During the pretest, the state of this line is used by the software to determine whether or not to initialize memory.

Table 10-22. Timing Specifications for MP+

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIN MIN	ME IN n	s Max
t SU	VALID-↑			I/O	0		
t H	SCLK-↑	Second SCLK-↑ after VALID-↑ (non-I/O instr). Second SCLK-↑ after last IOGO↑ (I/O instr)		1/0	0		
t D	SCLK-↑		P				40

Table 10-23. Timing Specifications for MRQ-

PARAMETER	REFERENCE	NOTES	GUAR By	REQ'D BY	TIM MIN	IE IN ns TYP MAX
t DHL	SCLK-↓		I/0			50
t DLH	SCLK↓	Edge that causes MEMGO-↑	1/0		30	110
t SU	SCLK↑			P	85	
t H	SCLK↑	Edge that causes BUSY-↓		P	50	
t su	SCLK↑	Edge that occurs during MEMGO		М	30	
t H	SCKL↑	Edge that occurs during MEMGO		М	10	

Table 10-24. Timing Specifications for PE-

PA RAMETER	REFERENCE	NOTES	GUAR By	REQ'D BY	TIM MIN	E IN ns
t pw	asynchronous	1C=250 ns	M		100	
t DHL	VALID↑	Actually caused by edge of FCLK-	М		0	40
t pw		Must occur during window		1/0	50	
t SU	Start window SCLK-↓	First edge after edge that causes RNI-↓ (instr fetch window)		1/0	0	
t h	End window SCLK-↑	First edge after VALID-↑ (instr fetch window)		I/O	0	
t SU	Start window SCLK-↓	First edge after edge that causes VALID-↓ (DMA window)	I	1/0	0	
t h	End window SCLK-↓	Second edge afte edge that causes VALID-↑ (DMA window)		1/0	0	
t su	SCLK↓	First edge after VALID-↑		P	20	
t su	End window SCLK-↓	First edge after VALID-↑		P	0	

Table 10-25. Timing Specifications for PFW-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIME IN ns MIN TYP MAX
t SU	PON+↓		PS		5 ms
t SU	PON+↑		PS		10 ms
t,t rf			PS		50
t su	PON+↑			P	50
t su	PON+↓	Software requires time for power down routine to execute		SW	5 ms

Table 10-26. Timing Specifications for PON+

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TIME TYP	MAX
t D		Supplies up and within regulation	PS		50	65	100 ms
t,t rf			PS				50 ms
t pw		Time required to fully initialize CPU chip		P	1C +30		ns

Table 10-27. Timing Specifications for PS-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIM MIN	IE IN ns	MAX
A11		Same as data bus requirements for all memory writes		М			
t D	SCLK-↑		P		0		20

Table 10-28. Timing Specifications for REMEM-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIM MIN	IE IN 1	ns
t su	SCLK-↑	SCLK- that occurs during MEMGO-		М	30		
t h	SCLK-↑	Same edge		M	0		
t DHL	SCLK-↓		I/O				45
t DLH	SCLK-↓	Next edge	I/O		30		110

Table 10-29. Timing Specifications for RNI-, FETCH-

	Table 10-2.	. IIming Specifica	GUAR	REQ'D		IN 1	ns
PARAMETER	REFERENCE	NOTES	BY	BY	MIN	TYP	MAX
t SU	SCLK-↓	That occurs during VALID-		I/O	25		
t H	SCLK-↓	Same edge		I/O	30		
t DHL	SCLK-↑	First edge after MEMGO-↓ from CPU	P				45
t DLH	SCLK-↑	Edge that causes VALID - ↑	P				45
t pw			P			1C	
t pw				I/O	1C-t su	1C	

Table 10-30. Timing Specifications for SCO - SC4 (AEO - AE4) Note: In A-Series Computers this bus is labeled AEO - AE4.

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIME IN	ns MAX
t D	sclk-↓	Edge that causes MEMGO-↓	1/0			90
t H	sclk-↓	Edge that causes MEMGO∱	1/0		20	
t su	sclk-∱	Edge that occurs during MEMGO-		М	50	
t H	SCLK-↑	Edge that occurs during MEMGO-		М	-44	
t su	SCLK-↑	Edge that occurs during MEMGO-↓	P		53	
t h	sclk-↓	Edge that causes MEMGO-↑	P		20	
t D	sclk-↓	1st after BUSY-↑ following MRQ-↑	P			90
t DZ	MRQ-∜	CPU can be held off by MRQ- from any interface	P		10	45
t DZ	sclk-↓	Due to MRQ-↓	P			95
t H	sclk-∱	Edge that causes IAK-↓	P			75

Table 10-31. Timing Specifications for SCHID-/SCHOD-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TI MIN	ME IN	ns MAX
t D		SCHID-↓ to SCHOD-↓	1/0			5	7.5
SCHOD- t DHL*	sclk-∱	Edge that caused SCHID-	I/O	:			25
schid- t su	sclk-∱			1/0	0		

Table 10-31. Timing Specifications for SCHID-/SCHOD- (continued)

SCHID- t H	SCLK-∱	Same edge		I/O	15	
t DLH	SCLK-↑		P			50
t DHL	SCLK-↑	Next edge	P			50

^{*} If a low priority interface asserts SLAVE-, a higher priority interface can get the slave cycle if the higher priority interface lowers SCHOD- at any time up until 1C-169 ns after the SCLK-which caused SCHID-.

Table 10-32. Timing Specifications for SCLK-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
f			P		-0.005%	4.000 MHz	+0.005%
t p				1/0	227ns		
t pw		LHC		1/0	135ns		
t pw		SHC		1/0	90ns		

Table 10-33. Timing Specifications for SELFC

	[GUAR	REQ'D	TTM	E IN ns
PARAMETER	REFERENCE	NOTES	BY	BY	MIN	TYP MAX
t DHL	sclk-↓	Edge that causes MEMGO-↓	1/0			80
t H	SCLK-↓	Edge that causes MEMGO∱	1/0		40	180
t su	SCLK-↑	Edge that occurs during MEMGO-		М	50	
t H	SCLK-∱	Edge that occurs during MEMGO-		М	100	
t su	SCLK-↑	Edge that occurs during MEMGO-↓	P		53	

Table 10-33. Timing Specifications for SELFC (continued)

t h	sclk-↓	Edge that causes	P	20	
t D	sclk-↓	1st after BUSY-↑ following MRQ-↑	P		90
t DZ	MRQ-↓	CPU can be held off by MRQ- from any interface	P	10	45
t DZ	sclk-↓	Due to MRQ-↓	P		95
t H	SCLK-↑	Edge that causes IAK-↓	P		75

Table 10-34. Timing Specifications for SLAVE-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	TIME IN ns MIN TYP MAX
t DHL	SCLK-∱		1/0		45
t DLH	SCLK-↑	First edge after SCHID-↓	1/0		130
t su	sclk-↓			P	0
t h	SCLK-†	Edge that causes SCHOD-		P	0

Table 10-35. Timing Specifications for VALID-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY		IN ns TYP MAX
t DHL	sclk-↑	First SCLK-↑ after BUSY-↓,no refresh. Second to fourth SCLK-↑ after BUSY-↓ with refresh.	М		50	70
t DLH	sclk-∱	Second SCLK-↑ after BUSY-↓, no refresh. Third to fifth SCLK-↑ with refresh.	М		50	70

Table 10-35. Timing Specifications for VALID- (continued)

t SU	SCLK-↓		1/0	10
t h	SCLK-↓	Same edge	1/0	30
t SU	SCLK-↑		Р	60
t h	SCLK-↑	Same edge	Р	-1 0
t pw			1/0	1C-t 1C su

Table 10-36. Timing Specifications for WE-

			GUAR	REQ'D		IN ns	
PARAMETER	REFERENCE	NOTES	BY	BY	MIN	TYP	MAX
t SU	SCLK-↑	That occurs during MEMGO		М	20		
t H	SCLK-↑	Same edge		М	10		
t D	SCLK-↓	That causes MEMGO-↓	1/0				100
t H	SCLK-↓	That causes MEMGO-↑	1/0		20		
t D	SCLK-↓	That causes MEMGO-↓	P				100
t H	SCLK-↓	That causes MEMGO↑	P		20		
t D	SCLK-↓	After BUSY-↑ for MRQ-↑	P				90
t DZ	MRQ-↓		P		10		45
t DZ	SCLK-↓	Due to MRQ-↓	P				95
t H	SCLK-↑	That causes IAK-↓	P				75

10.7 SIGNAL DEFINITIONS

Table 10-37 lists all backplane signals. The signals are listed in alphabetical order, along with their definitions, where they originated, where they go, functions, and general timing specifications. Timing values, when given, are nominal. For specific timing values, see Tables 10-5 through 10-37.

Table 10-37. Backplane Signal Definitions

(AB0+)-(AB14+)

FULL NAME: Address Bus 0-14 (Tri-state, high true)

DRIVEN BY: The processor card or the I/O Master during a DMA transfer

or while receiving interrupt service. (In the case of interrupt service, the card drives ABO - AB5 with its

select code and AB6 - AB14 with zeros.)

RECEIVED BY: Memory and processor card.

FUNCTION: The address bus is used to transfer a 15-bit absolute

address to the memory, of which ABO is the least significant bit. The processor will latch the address in case a parity error or memory protect violation occurs.

(Will not check for these during DMA.)

TIMING: The address bus is driven with the assertion of MEMGO-

during a DMA transfer and during an interrupt cycle. In addition, the processor drives the address bus and asserts

MEMGO when accessing the boot ROM.

Note: The default address bus driver is the processor card, which drives the address bus at all times except the

following:

a. During the assertion of IAK-.

b. During the assertion of MRQ-.

c. From the assertion of BUSY- until the first SCLK- \downarrow after the release of BUSY-.

(AEO - AE4)

FULL NAME: Address Extension Bus. This bus was previously called the SC (Select Code) Bus. Refer to (SCO - SC4) for signal definition.

Table 10-37. Backplane Signal Definitions (Continued)

BUSY-

FULL NAME: Memory Busy (Tri-state, low true)

DRIVEN BY: Processor and Memory cards

RECEIVED BY: Processor and interface cards

FUNCTION: BUSY- is asserted by the memory to indicate that it is

unable to begin a new cycle.

TIMING: BUSY- is asserted after the rising edge of SCLK-,

following the assertion of MEMGO-. BUSY- is released following the rising edge of SCLK- that precedes the next

possible memory cycle by one cycle of SCLK-.

CCLK-

FULL NAME: Communications Clock (low true)

DRIVEN BY: Processor card

RECEIVED BY: Interface cards

FUNCTION: This clock provides a fixed frequency which may be used to

drive a state machine, or which may be divided down for

baud rate generation.

TIMING: 14.7456 MHz clock with a 50-percent duty cycle.

CPUTURN-

FULL NAME: Processor Turn

DRIVEN BY: Processor Card

RECEIVED BY: All interface cards

FUNCTION: Asserted during RNI- and in addition,

in order to signal

that the processor card requests backplane priority. The assertion of CPUTURN- inhibits all interface cards from reasserting MRQ- once all current requests are satisfied.

TIMING: When the processor wants to get out on the backplane for

any one of three reasons (assessing memory, acknowledging an interrupt, or participating in an I/O handshake) but is held off by DMA, a counter counts 32 MEMGOs before asserting CPUTURN. CPUTURN stays asserted until the proces-

sor starts its transaction on the backplane.

Table 10-37. Backplane Signal Definitions (Continued)

CRS-

FULL NAME: Control Reset (low true)

DRIVEN BY: Processor Card

RECEIVED BY: All cards

FUNCTION: The assertion of CRS- completely resets the I/O system.
All of the following will occur:

1. All interface control flip-flops will be cleared.

2. All interface flag flip-flops will be cleared.

3. All pending I/O interrupts will be cleared except power fail.

4. The global register will be disabled.

5. Parity valid LED on memory card will be turned on.

In addition, each interface card interprets CRS- to perform its own various test functions.

TIMING: CRS- is asserted for one cycle of SCLK- when a CLC 0

instruction is executed.

(DB0+)-(DB15+)

FULL NAME: Data Bus 0-15 (Tri-state, high true)

DRIVEN BY: Any memory or interface card or the processor card.

RECEIVED BY: Any memory or interface card or the processor card.

FUNCTION: DBO to 15, of which DBO+ is the least significant bit, are

used for all system data transfers.

TIMING: An interface card will drive the data bus during the

assertion of MEMGO- on a DMA write. The RAM card drives the data bus on a read cycle for one cycle, during the assertion of VALID-. The processor card drives the data bus with the assertion of MEMGO- on a memory write (STA), with IOGO- on an I/O write (OTA), and with VALID- clocked by start of long half-cycle on A or B fetch or Boot Read.

Table 10-37. Backplane Signal Definitions (Continued)

E C-

FULL NAME: Error Correct (low true)

DRIVEN BY: Any Memory Card

RECEIVED BY: Lower Processor Card

FUNCTION: Asserted to indicate that the current memory read cycle

requires an error correction. This causes the lower processor to extend the short half cycle of SCLK- by 150

ns.

TIMING: Asserted by the memory array one FCLK-cycle after the

start of the long half cycle of SCLK- which causes the assertion of VALID-. It is held until one FCLK- cycle

after the start of t he next short half cycle.

FCLK-

FULL NAME: Fast clock

DRIVEN BY: Processor card

RECEIVED BY: Memory card

FUNCTION: FCLK- is exactly five times the frequency of SCLK- and is

used by the memory to synchronize various backplane

functions.

TIMING: FCLK- is a 50-percent duty cycle clock with a maximum

frequency of 20.0 MHz. FCLK- is in synchronization with SCLK- such that a positive edge of FCLK- accompanies every

transition of SCLK-.

FETCH-

FULL NAME: Fetch

DRIVEN BY: Processor card

RECEIVED BY: Logical analysis interface (not supplied by HP)

FUNCTION: Asserted to indicate that the present memory reference is

an instruction fetch.

TIMING: Same as for RNI-.

Table 10-37. Backplane Signal Definitions (Continued)

IAK-

FULL NAME: Interrupt Acknowledge (low true)

DRIVEN BY: Processor card

RECEIVED BY: Any interrupting card

FUNCTION: Asserted to signal that an interrupt request is about to

be serviced and to freeze the interrupt priority chain.

TIMING: IAK- is asserted by the processor card following the start

of the short half cycle of SCLK-. It is held until after the trap cell instruction has commenced. (BUSY- \downarrow causes

IAK-↑.)

ICHID-

FULL NAME: Interrupt Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

ICHOD-.

RECEIVED BY: All interface cards

FUNCTION: See ICHOD-

TIMING: See ICHOD-

I CHOD-

FULL NAME: Interrupt Chain Out Disable (low true)

DRIVEN BY: All interface cards, and the processor card (which is the

top of the chain).

RECEIVED BY: The next lower priority card, to whom this signal is

ICHID-.

FUNCTION: Asserted to disable lower priority cards from

interrupting. A high on this line keeps interrupt generation enabled. ICHOD— is part of the ICHID—/ICHOD— $\frac{1}{2}$

daisy chain, used to determine interrupt priority.

TIMING: Asserted by an interface card when its ICHID line goes

low, or when its FLAG and CONTROL flip-flops get set. De-asserted when ICHID- goes high, and on either a CLF, CLC or PON+. Asserted by processor card on power fail,

memory protect, parity error, UIT or TBG interrupts.

Table 10-37. Backplane Signal Definitions (Continued)

INTRQ-

FULL NAME: Interrupt Request (open-collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to signal an interrupt request, and held low

until the interrupt gets service, until PON+ goes low, or

until a CLC 0 is executed.

TIMING: Asserted by an interface card when both its CONTROL and

FLAG flip-flops are set and its ICHID- signal is high. De-asserted when the CONTROL or FLAG flip-flop is cleared, or 2 cycles after the assertion of IAK- while ICHID- is

high.

IOGO-

FULL NAME: I/O Handshake Request Acknowledge (low true)

DRIVEN BY: Processor card

RECEIVED BY: All interface cards

FUNCTION: Asserted to signal that the processor card is ready

to receive a command or send or receive an operand from an interface card. De-asserted when the transfer has been

completed.

TIMING: Pulled low when the data bus is available for transfers

and released as soon as the data has been clocked off the

backplane.

NOTE: For some types of I/O transfers, this signal will

participate in a double handshake (see Figure 10-6).

Table 10-37. Backplane Signal Definitions (Continued)

IORQ-

FULL NAME: I/O Handshake Request (open collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to signal that an interface requires processor

service, and de-asserted when being serviced.

TIMING: Asserted within 2 cycles after the rising edge of RNI-, or

in slave mode (refer to paragraph 10.4.8) on the next rising edge of SCLK- after SCHID- goes high. De-asserted to signal that data will be valid on the second rising edge of SCLK-, or during an input, to signal that data has

just been latched. Refer to paragraph 10.4.7.

NOTE: For some types of I/O transfers, this signal will parti-

cipate in a double handshake. Refer to paragraph 10.4.7.

MCHID-

FULL NAME: Memory Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

MCHOD-.

RECEIVED BY: All interface cards

FUNCTION: Asserted to disable initiation of a memory cycle.

TIMING: MCHID- is asserted a maximum of one cycle after MRQ- goes

low. Released as soon as memory cycle of higher priority

device is complete.

Table 10-37. Backplane Signal Definitions (Continued)

MCHOD-

FULL NAME: Memory Chain Out Disable (low true)

DRIVEN BY: All interface cards and processor card.

RECEIVED BY: The next lower priority card, to whom this signal is

MCHID-.

FUNCTION: Asserted to disable all lower priority cards from

initiating a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MCHOD- at

the end of the short half cycle of SCLK-. MCHOD- is de-asserted at the end of the short half cycle, following the assertion of BUSY-. The processor card is the top of this priority chain. MCHOD- is tied high on the processor

card.

NOTE: All cards not using the memory priority chain must connect

MCHOD- to MCHID-.

MCHODOC-

FULL NAME: Memory Chain Out Disable Open Collector (open collector,

low true)

DRIVEN BY: All interface cards

RECEIVED BY: Head of priority chain on lower priority stack.

FUNCTION: Used as look-ahead for the memory priority chain. If any

interface card in the higher priority stack asserts MCHODOC-, all interface cards in the lower priority stack

will become disabled from initiating a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MCHODOC- at

the end of the short half cycle of SCLK-. MCHODOC- is released at the end of the short half cycle, following the

assertion of BUSY-.

NOTE: As far as the output of any given interface card is

concerned, MCHODOC- is logically identical to MCHOD-.

The pull-up resistor on this line is located on the 2 by 8 backplane. The two smaller backplane configurations are not large enough to require look-ahead in the memory priority chain, so this line is not terminated in these

smaller configurations.

Table 10-37. Backplane Signal Definitions (Continued)

MEMDIS-

FULL NAME: Memory Disable (low true)

DRIVEN BY: Processor card

RECEIVED BY: Memory card

FUNCTION: To initiate boot access on memory controller.

TIMING: Asserted with MEMGO-.

NOTE: MEMDIS- is not bussed up and down the backplane, instead,

it runs above the SLAVE- chain (see PS- signal).

MEMGO-

FULL NAME: Memory Cycle Initiation (open collector, low true)

DRIVEN BY: Processor and interface cards.

RECEIVED BY: Memory, processor, and interface cards.

FUNCTION: Pulled low to signal a memory request and released once

service begins.

TIMING: MEMGO- may be asserted by the card wishing to initiate a

memory cycle after the falling edge of SCLK- that follows the release of BUSY-. MEMGO- is released by the processor card after the assertion of BUSY-. MEMGO- is released by an interface card after being held low for one cycle of

SCLK-.

MLOST-

FULL NAME; Memory Lost (open collector, low true)

DRIVEN BY: Processor, memory, and battery option in power supply

(or battery back-up card).

RECEIVED BY: Processor card, memory controller

FUNCTION: MLOST- is asserted by the optional battery in power supply

(or battery back-up card) to indicate that memory power was lost when system power last went down. Memory will then be cleared on the next power up. Where there is no back-up supply for the memory, MLOST- can be grounded. Do this by setting a switch on the processor card which grounds MLOST-, or by jumper settings on the memory card

which shorts +5V to +5M and grounds MLOST-.

TIMING: Asserted as soon as memory power fails. Released 10 ms

after the rising edge of PON+.

Table 10-37. Backplane Signal Definitions (Continued)

MP+

FULL NAME: Memory Protect (open collector, high true)

DRIVEN BY: Processor card

RECEIVED BY: All interface cards, memory controller

FUNCTION: MP+ is asserted to indicate that the memory protect system is on. When MP+ is high, all I/O interface cards are inhibited from recognizing I/O instructions. DMA is not

affected. Enables memory system protection.

TIMING: MP+ is asserted after an STC 05 instruction. It is released

when IAK- is asserted, but re-asserted if an I/O group instruction is in the trap cell. MP+ is always in the proper state before RNI- is asserted and does not change

until the next instruction fetch is initiated.

MRQ-

FULL NAME: Memory Request (open collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card, memory controller

FUNCTION: Asserted to indicate that an interface card performing DMA has requested a memory cycle. When MRQ- is low, the processor

card is inhibited from requesting a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MRQ- at the start of the long half cycle of SCLK-. MRQ- is de-asserted on the falling edge of SCLK- after the assertion of BUSY-.

PE-

FULL NAME: Parity Error (open collector, low true)

DRIVEN BY: Memory controller.

RECEIVED BY: Processor and interface cards.

FUNCTION: Asserted if last memory read produced a parity error.

TIMING: PE- asserted for one short-half-cycle after release of VALID-.

Table 10-37. Backplane Signal Definitions (Continued)

PFW-

FULL NAME: Power Fail Warning (open collector, low true)

DRIVEN BY: Power supply

RECEIVED BY: Processor card (and battery back-up card in Model 6 only).

FUNCTION: Asserted to signal an ac line voltage failure.

TIMING: Asserted at least 5 ms before the fall of PON+.

Released before the rise of PON+.

NOTE: The pull-up resistor on this open collector line is

located on the processor card.

PON+

FULL NAME: Power On (open collector, high true)

DRIVEN BY: Power supply and processor.

RECEIVED BY: All cards in system.

FUNCTION: PON+ is asserted by the power supply shortly after all

power supply voltages are stable, to allow time for initialization on individual system cards. It is also pulsed low by a momentary switch located on the processor

card in order to reset the computer.

TIMING: Asserted 1 ms after all power supplies are stable.

De-asserted if any supply falls below a tolerable level.

PS-

FULL NAME: Parity Sense

DRIVEN BY: Processor card

RECEIVED BY: Memory controller

FUNCTION: A high level on PS- causes memory to generate and detect

odd parity. A low on PS- causes memory to generate and

detect even parity.

TIMING: The level of PS- is selected by flag 5. An STF 5 selects


even parity and a CLF 5 selects odd parity.

Table 10-37. Backplane Signal Definitions (Continued)

PS- (continued)

NOTE:

On power up, PS- is set for odd parity. Also note that PS- is not bussed up and down the backplane. Instead, it is sent by the processor card only to the memory card located above it. See Figure below.



REMEM-

FULL NAME: Remote Memory (open collector, low true)

DRIVEN BY: Interface cards

RECEIVED BY: Memory

FUNCTION: REMEM- is asserted to indicate that the simultaneous

MEMGO- which occurs should initiate a memory cycle with the remote memory. Any memory card in the system should

ignore MEMGO- if it occurs with REMEM-.

TIMING: REMEM- is asserted and released with MEMGO-.

Table 10-37. Backplane Signal Definitions (Continued)

RNI-

FULL NAME: Read Next Instruction (low true)

DRIVEN BY: Processor card.

RECEIVED BY: All interface cards.

FUNCTION: RNI- is asserted to indicate that the current memory cycle

is a fetch and that an instruction will be on the data

bus.

TIMING: RNI- is asserted with the fetch address for I/O

instructions. It is released after the start of the short

half cycle of SCLK- after VALID- is asserted.

NOTE: The instruction is to be latched on the trailing (rising)

edge of RNI-.

(SCO+) - (SC4+) or (AEO+) - (AE4+)

FULL NAME: Address Extension Bus 0 - 4

DRIVEN BY: Interface Cards and Processor

RECEIVED BY: Memory Controller

FUNCTION: The AE (SC) bus is used to select one of 32 map sets.

TIMING: The Address Extension Bus is driven simultaneously with

AB0 - AB14.

SCHID-

FULL NAME: Slave Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is SCHOD-.

RECEIVED BY: All interface cards

FUNCTION: See SCHOD-

TIMING: See SCHOD-

Table 10-37. Backplane Signal Definitions (Continued)

SCHOD-

FULL NAME: Slave Chain Out Disable (low true)

DRIVEN BY: All interface cards

RECEIVED BY: The next lower priority card, to whom this signal is

SCHID-.

FUNCTION: SCHOD- is asserted to disable lower priority cards from

entering slave mode. SCHOD- is part of the SCHID-/SCHODpriority chain, used to settle conflicts for slave mode

processing (see paragraph 10.5.9).

TIMING: SCHOD- is asserted with SLAVE-, or if a higher priority

card pulls on SCHID-, and is held as long thereafter as it takes the daisy chain to ripple down. Likewise, SCHOD- is

released with SLAVE- or SCHID-.


NOTE: The top of the priority chain is the processor card.

Whenever SLAVE- is asserted, and the processor card has completed executing the current instruction, SCHOD- goes

high for one cycle of SCLK-.

There must be exactly one non-inverting Schottky gate on

each card between SCHID- and SCHOD-. Example:



SCLK-

FULL NAME: Slow clock

DRIVEN BY: Processor card

RECEIVED BY: All system cards

FUNCTION: SCLK- is used to synchronize many diverse system signal

interactions.

TIMING: SCLK- is a derivative of FCLK. It is generated with a

divide-by-5 circuit which produces a signal with a minimum

of a 250-nanosecond period and a 40-percent duty cycle.

(continued next page)

Table 10-37. Backplane Signal Definitions (Continued)

SCLK (continued)

NOTE:

In all timing descriptions, the term "short half-cycle" refers to the time (2/5 period) when SCLK- is high. The "long half-cycle" refers to the 3/5 period when SCLK- is low.

So as to minimize clock skew, all cards are required to receive SCLK- into an S240.

INSERT FIG.

SELFC -

FULL NAME: Self Configure (open collector, low true)

DRIVEN BY: Interface Cards RECEIVED BY: Memory Controller

FUNCTION: SELFC- is asserted to indicate that DMA self-configuration

is occurring. The memory controller enables MAP 0 to use

during DMA self configuration.

TIMING: SELFC- is driven simultaneously with ABO - AB14.

SLAVE-

FULL NAME: Slave Request (open collector, low true)

DRIVEN BY: Interface cards

RECEIVED BY: Processor card

FUNCTION: SLAVE- is asserted to request the processor to enter slave

mode, i.e., to force the processor to enter an I/O

 $\verb|handshake|.$

TIMING: SLAVE- is held asserted until the start of the long half

cycle of SCLK- following the release of SCHID-.

Table 10-37. Backplane Signal Definitions (Continued)

VALID-

FULL NAME: Data Valid (Tri-state, low true)

DRIVEN BY: Memory controller

RECEIVED BY: Processor and interface cards

FUNCTION: VALID- is asserted to signal that the data on the data bus

is about to become valid during a memory read cycle.

TIMING: On a read cycle, the memory will assert VALID- after the

rising edge of SCLK- that precedes the appearance of valid data on the backplane by one cycle. VALID- will be held low for one cycle and then released after the rising

edge of SCLK- right after data becomes valid.

VALID- is asserted during write.

WE-

FULL NAME: Write Enable (Tri-state, low true)

DRIVEN BY: Any card accessing memory

RECEIVED BY: Memory controller

FUNCTION: WE- is asserted to signal a memory write, and held high to

signal a memory read.

TIMING: WE- is asserted and released with (ABO+)-(AB14+).

10.8 PARTS LOCATIONS

Parts locations for the backplane are shown in Figure 10-2.

10.9 PARTS LIST

Parts lists for the backplanes are provided in Table 10-38, and Table 10-39 for the 20-slot card and 16-slot backplanes, respectively. Refer to Table 10-40 for the names and addresses of manufacturers of the parts in the Manufacturer's Code List.

10.10 DIMENSIONS AND ASSEMBLY

The dimensions for the CPU, Memory and I/O cards are as follows:

Length 289mm (11.38 inches) Width 172mm (6.75 inches)Thickness 1.6mm (9.063 inch)

Parts Clearance:

(0.4 inch) Top-of-card 10.2mm 5.1mm Beneath card (0.2 inch

The backplane and card cage dimensions are the following:

20-Slot Backplane

Length 419mm (16.5 inches) 203mm (8.0 inches)Width

16-Slot Backplane

(14.75 inches) Length 375mm Width 140mm (5.50 inches)

12030A Card Cage (Power Module excluded)

362mm (14.25 inches) Width Height 117mm (4.63 inches)(12.3 inches) 313mm Depth

2137A (20-Slot Rack Mounted Box)

483mm (19 inches) Width Height 117mm (10.5 inches) 6120mm (24 inches) Depth

2437A, 2487A (16-Slot Rack Mounted Box)

Width 483mm (19 inches) 178mm (7 inches) Height 648mm (25.5 inches) Depth

Figure 10-10 shows the assembly of the rack mounting 20-slot box and Figure 10-11 shows the assembly of the rack mounted 16-slot box.

Table 10-38. 20-Slot Backplane Replaceable Parts

REF. DESIG.	HP PART NUMBER	QTY	DESCRIPTION	MFR CODE	MFR PART NUMBER
A1	12151-80002	1	20-SLOT BACKPLANE	28480	12151-80002
-	1215-8053	42	CONNECTOR, PC, 2 X 25	28480	1215-8053
CR1 CR2 CR3	1902-0939 1902-0941 1902-0941	1 2	DIODE-ZENER 5.0V DIODE TRANSIENT SUP DIODE TRANSIENT SUP	03287 03287 03287	1N5908 GS ICTE-12 GS ICTE-12
R1 R2	1810-0271 1810-0272	1 1	RES NETWORK 9 X 200 RES NETWORK 9 X 330	04200 04200	1810-0271 1810-0272
W1	1811-3587	1	RESISTOR-FXD 0 OHM	03123	104


Table 10-39. 16-Slot Backplane Replaceable Parts


REF. DESIG.	HP PART NUMBER	QTY	DESCRIPTION	MFR CODE	MFR PART NUMBER
P1-P3 J4 J5 CR1 CR2 CR3 CR4 R1 U1	1251-8053 1251-8331 1251-8346 1251-8396 1902-0939 1902-0941 1902-0939 0757-0280 1810-0182 0811-3587	21 3 1 1 2 2 2	Connector-PC,2X25 Connector-4 pin Connector-35 pin Connector-PC Edge D10DE,IN5908 D10DE,Transient Sup. D10DE,Transient Sup. D10DE,IN5908 Resistor,1K,125W F TC=0+ -100 Res Net 220/330X12 Resistor 0 OHM	28480 00779 00779 28480 03287 03287 03287 03287 24546 04200 03123	1251-8053 350424-2 531920-1 1251-8053 IN5908 GSICTE-12 IN5908 C4 1/8 to 1001 F 1810-0182 104

Table 10-40. Manufacturer's Code List

The following code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks H4-1 and H4-2, and their supplements.

MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
00779	AMP Inc	Harrisburg, PA	17105
01121	Allen-Bradley Co	Milwaukee, WI	53204
01295	Texas Instr Inc Semicond Cmpnt Div	Dallas, TX	75222
03123	Micro Ohm	El Monte, CA	91734
03287	General Semiconductor	Tempe, AZ	85282
03888	K D I Pyrofilm Corp	Whippany, NJ	07981
04200	Sprague Electric	North Adams, MA	01247
04713	Motorola Semiconductor Products	Phoenix, AZ	85008
07263	Fairchild Semiconductor Div	Mt. View, CA	94042
07910	Teledyne Semiconductor	Hawthorne, CA	90250
18324	Signetics Corp	Sunnyvale, CA	94086
19701	Mepco/Electra Corp	Mineral Wells, TX	76067
24546	Corning Glass Works (Bradford)	Bradford, PA	16701
27014	National Semiconductor Corp	Santa Clara, CA	95051
28480	Hewlett-Packard Co. Corporate Hq	Palo Alto, CA	94304
31585	RCA Corp Solid State Div	Somerville, NJ	08876
34335	Advanced Micro Devices Inc	Sunnyvale, CA	94086
34344	Motorola Inc	Franklin Park, IL	60131
56289	Sprague Electric Co	North Adams, MA	01247





Update 1

02430-60005

2200-0103 02430-00028

2360-0429

2360-0113

2360-0192

02430-00021 REF.

02430-00012 REF.

02430-60009

2360-0117

0950-1646





Figure 10-11. Rack Mounted 16-Slot Box Assembly (Sheet 2 of 4)

Update 1



Update 1




Figure 10-11. Rack Mounted 16-Slot Box Assembly (Sheet 4 of 4)

Update 1





Figure 10-12. Micro/1000 Backplane Schematic (Sheet 1 of 2)

Update 1



+		+			-+
1		1			i
i	FRONTPLANE	1	SECTION	XI	1
i		i	DEGITOR	11.1	i
÷		<u>.</u> +			<u>-</u> +

11.1 INTRODUCTION

The processor frontplane has several functions. It connects the processor buses between the upper and lower processor cards, it connects the processor to the external registers in the memory controller, it links an optional floating-point processor to the computer processor using a different version of the frontplane, and it connects the computer processor to the control store. The frontplane also has a diagnostic connector, switch registers to input the B-bus, light registers to read the Y-bus, and a reset switch for self-testing.

The light and switch registers provides the user with status information and direct interface with the virtual control panel and the micromachine. For information on the meaning of the lights and the switch settings refer to the HP 1000 A700 Computer Installation and Service Manual, part no. 02137-90002.

The memory array frontplane connects the memory controller to the memory arrays. Since this frontplane is simply an interconnector, it is not covered in this document. (Installation of memory cards and memory frontplanes are covered in the HP 1000 A700 Computer Installation and Service Manual, part no. 02137-90002.)

11.2 FRONTPLANE PHYSICAL DESCRIPTION

Physically, the frontplane functions as a interconnector for the male connectors that are pushed into the frontplane female connectors of the upper and lower processors, and the connector for the board-edge terminals of the memory controller, and connector for the control-store flexible cable. It also serves as a test and diagnostic panel. This is the basic frontplane, part no. 12160-60001. When a HP 12156A Floating-Point Processor (FPP) card is installed, a different frontplane is used, part no. 12156-60002. Both frontplanes are referred to as the "frontplane" in this manual unless an exception is called out.

The frontplane includes two 160-pin male connectors J2 amd J3 for the processor cards (or an additional 160-pin male connector J6 for an FPP), a 50-pin connector J1 that plugs onto the J2 PC board frontplane terminals of the memory controller, a 50-pin connector J4 for the control store bus, and a 50-pin connector J5 for diagnostic connections. It has a cut-out area adjacent to the memory controller connector to allow room for a memory array connector.

The extension area of the frontplane (above the memory-array connector cutout) contains contains components for self-testing and boot up. The components are Sl and S2 switch registers, LED light registers, and ICs. The ICs are for buffering the B-bus inputs from the switches and Y-bus outputs to the LEDs.

The reset switch S3 is located above J2 and J3 (and J6 if it is a 12156-60002 frontplane).

The location of the frontplane parts are shown in Figure 11-1. Only the 12156-60002 frontplane is shown; however, the 12160-60001 basic frontplane is identical except that the J6 connector is omitted.

11.3 FRONTPLANE CONNECTOR PINOUTS

The bus lines and signals at the frontplane connectors are identified in Tables 11-1 through 11-6.




Figure 11-1. Frontplane Configuration (part no. 12156-60002) (12160-60001 is identical except omit J6)

11.4 FUNCTIONAL DESCRIPTION

The functional description refers to the schematic located at the rear of this section. The 12160-60001 schematic is shown; however, the 12156-60002 schematic is identical except that J6 is added.

The switches (S1 and S2) have the closed side tied to ground and the open side tied high through 4.7K resistors (in resistor packs R1 and R2). The open sides of the switches are input to U1 and U4 which are octal buffers with tristate outputs. The outputs of U1 and U4 connect to the B-bus and to connector J3. The outputs of U1 and U4 are enabled by ELSRB- from connector J3 to pins U1-1 and U1-19, and U4-1 and U4-19.

The register lights are LEDs with the anode side tied to +5V. The cathode side of the LEDs receive signals from the output of U2 and U3 (octal D registers). The inputs of U2 and U3 are tied to the Y-bus from connector J3. The outputs of U2 and U3 are clocked with the signal LDLSR- from connector J3 into pins U2-11 and U3-11. The U2 and U3 registers are cleared on power up with BPON+ from connector J3 into pins U2-1 and U3-1.

The system reset switch is also on the frontplane as S3. It is a normally-closed/momentary-open switch. The common terminal of S3 is tied to ground, the normally closed terminal is tied to RESET+ from connector J3, and the momentary open terminal is tied to RESET- from connector J3.

Table 11-1. Connector Jl Terminal List

	CONNECTOR J1: MEMORY CONTROLLER									
	Pins 1 t	hrough 26		Pins 27 th	rough 50					
1	GND	GND	2	27	EXBB7	EXBB8	28			
3	YBO	YB1	4	29	EXBB9	EXBB10	30			
5	YB2	ҮВ3	6	31	EXBB11	EXBB12	32			
7	YB4	YB5	8	33	EXBB13	EXBB14	34			
9	YB 6	Ү В7	10	35	EXBB15	NO	36			
11	YB8	YB9	12	37	N1	N2	38			
13	YB10	YB11	14	39	N3	LYMAP-	40			
15	YB12	YB13	16	41	IIAK	ESRINB-	42			
17	YB14	YB15	18	43	LYSRIN-		44			
19		EXB BO	20	45	BLC-	EMAPB-	46			
21	EXBB1	EXBB2	22	47		MP V-	48			
23	EXBB3	EXBB4	24	49	GND	GND	50			
25	EXBB5	ЕХВВ6	26							

Table 11-2. Connector J2 Terminal List

	CONNE	CTOR J2: U	PPER PROCESSO	DR.
	A	В	С	D
40	YB3	YB2	YB1	УВО
39	УВ 7	Y B6	Ү В5	У В4
38	YB11	YB10	Ү В9	YB8
37	YB15	YB14	YB13	YB12
36	GND	GND	GND	GND
35	вво	BB1	BB2	ввз
34	вв4	BB5	ВВ6	вв7
33	вв8	вв9	BB10	BB11
32	BB12	BB13	BB14	BB15
31	GND	EXSPEC-	E	GND
30	RDB2-	RDBO-	IP-	FCHB-
29		MIR20-	MIR19-	MIR18-
28		EPRINB-	EMAB-	ENB-
27	EFAB-	EMEMRB-	EMAPB-	EGRINB-
26	EISTB-	ETABB-	EPB-	ESRINB-
25	DC-	GND	CNDXSPA	RE GND
24	GND	LC+	IFCH-	RDPO-
23	LDBR-		IN-	BFB-
22		RDIO-	DN -	FCHP-
21	GND	JTAB-	RDP2-	WRIO-
20		GND	CMID-	INTP+

(continued on next page)

Table 11-2. Connector J2 Terminal List (Continued)

CONNECTOR J2: UPPER PROCESSOR							
19	BPON+	LYN-	PC-				
18	TCNT-	MTO-	GND	FREEZE-			
17		ABWR-	LRMAB0	мав0			
16	LRAB-		LYGRIN-	INT+			
15	LYP-		LYWRP-	LYCWRB-			
14		LYMAP-	LYWRB-	LYIST-			
13	LYPRIN-	LYMEMR-					
12	GND	GND	GND	GND			
11							
10							
9	FFRZ-						
8	EXBB3	EXBB2	EXBB1	EXB BO			
7	EXBB7	EXBB6	EXB B5	EXBB4			
6	EXBB1 1	EXBB10	EXBB9	EXB B8			
5	EXBB15	EXBB14	EXBB13	EXBB12			
4	N 3	N2	N1	NO			
3							
2		BLC-	MP V-	IIAK			
1							

Table 11-3. Connector J3 Terminal List

CONNECTOR J3 LOWER PROCESSOR									
	A.	В	С	D					
40	YB3	YB2	YB1	Ү ВО					
39	У В7	У В6	YB5	Y B4					
38	YB11	YB1 0	Ү В9	Үв8					
37	YB15	YB14	YB13	YB12					
36	GND	GND	GND	GND					
35	вво	BB1	вв2	ввз					
34	BB4	вв5	ВВ6	вв7					
33	вв8	вв9	BB10	BB1 1					
32	BB1 2	вв13	BB1 4	BB15					
31	GND	EXSPEC-	E-	GND					
30	RDB2-	RDBO-	IP-	F CHВ−					
29	CSADIS-	MIR20-	MIR19-	MIR18-					
28	ELSRB-	EPRINB-	EMAB-	ENB-					
27	EFAB-	EMEMRB-	EMAPB-	EGRINB-					
26	EISTB-	ETABB-	EPB-	ESRINB-					
25	DC-	GND	CNDXSPA	RE GND					
24	GND	LC+	IFCH-	RDPO-					
23	LDBR-	CK2-	IN-	BFB-					
22	RESET-	RDIO-	DN -	FCHP-					
21	GND	JTAB-	RDP2-	WRIO-					
20	RESET+	GND	CMID-	INTP+					

(continued on next page)

Table 11-3. Connector J3 Terminal List (Continued)

	CONNECTOR J3: LOWER PROCESSOR								
19	BPON+	LYN-	PC-	TESTSC-					
18	TCNT-	MTO-	GND	FREEZE-					
17	CKDIS-	ABWR-	LRMAB0	маво					
16	LRAB-	ECLK	LYGRIN-	INT+					
15	LYP-	LYSRIN-	LYWRP-	LYCWRB-					
14	LDLSR-	LYMAP-	LYWRB-	LYIST-					
13	LYPRIN-	LYMEMR-	CSD0	CSD1					
12	CSD5	CSD4	CSD3	CSD2					
11	CSD6	CSD7	CSD8	CSD9					
10	CSD13	CSD12	CSD11	CSD10					
9	CSD14	CSD15	CSD16	CSD17					
8	CSD21	CSD20	CSD19	CSD18					
7	CSD22	CSD23	CSD24	CSD25					
6	CSD29	CSD28	CSD27	CSD26					
5	CSD30	CSD31	CSAO	CSA1					
4	CSA5	CSA4	CSA3	CSA2					
3	CSA6	CSA7	CSA8	CSA9					
2	CSA13	CSA12	CSAl l	CSA10					
1	CSIDFP-	CSIDWC-	+5	+5					

Table 11-4. Connector J4 Terminal List

		CONNECTO	R J4:	CONTRO	L STORE		
	Pins 1 th	rough 26			Pins 27 th	rough 50	
1	CSD0	CSD1	2	27	CSD26	CSD27	28
3	CSD2	CSD3	4	29	CSD28	CSD29	30
5	CSD4	CSD5	6	31	CSD30	CSD31	32
7	CSD6	CSD7	8	33	CSA0	CSA1	34
9	CSD8	CSD9	10	35	CSA2	CSA3	36
11	CSD10	CSD11	12	37	CSA4	CSA5	38
13	CSD12	CSD13	14	39	CSA6	CSA7	40
15	CSD14	CSD15	16	41	CSA8	CSA9	42
17	CSD16	CSD17	18	43	CSA10	CSAl 1	44
19	CSD18	CSD19	20	45	CSA12	CSA13	46
21	CSD20	CSD21	22	47		CSIDWC-	48
23	CSD22	CSD23	24	49	GND	GND	50
25	CSD24	CSD25	26				

Table 11-5. Connector J5 Terminal List

	CONNECTOR J5: DIAGNOSTIC CONNECTOR									
	Pins 1 through 26				Pins 27	through 50				
1	УВО	YB1	2	27	FREEZE-	TESTSC-	28			
3	YB2	ҮВЗ	4	29	ECLK	CKDIS-	30			
5	YB4	YB5	6	31	GND	GND	32			
7	Ү В6	ҮВ 7	8	33	INT+	LYGRIN-	34			
9	Үв8	YB9	10	35	LYSRIN-	LYP-	36			
11	YB10	YB11	12	37	LYPRIN-	LYIST-	38			
13	YB12	YB13	14	39	FFRZ-	LYMEMR-	40			
15	YB14	YB15	16	41	N1	NO	42			
17	GND	GND	18	43	N3	N2	44			
19	ESRINB-	CSADIS-	20	45	GND	GND	46			
21	BPON+	JTAB-	22	47	CSIDWC-		48			
23	PC-	INTP+	24	49	GND	GND	50			
25	GND	GND	26							

Table 11-6. Connector J6 Terminal List

	CONNECTOR	R J6: FLOAT	TING POINT P	ROCESSOR
	A	В	С	D
40	УВ 3	YB2	YB1	ҮВО
39	YB7	Ү В6	YB5	YB4
38	YBll	YB10	ҮВ 9	Үв8
37	YB15	YB14	YB13	YB12
36	GND	GND	GND	GND
35				
34				
33				
32				
3.1	GND			GND
30				
29				
28				
27				
26				ESRINB-
25				
24		LC+		
23			CK2-	
22				LYSRIN-
21	BPON+	JTAB-		
20	GND	GND	GND	GND

(Continued on next page)

Table 11-6. Connector J6 Terminal List (Continued)

	CONNECTOR J6: FLOATING POINT PROCESSOR						
19	EXBB3	EXBB2	EXBB1	EXBB0			
18	EXBB7	ЕХВВ6	EXBB5	EXBB4			
17	EXBB11	EXBB10	ЕХВВ9	ЕХВВ8			
16	EXBB15	EXBB14	EXBB13	EXBB12			
15	N3	N2	N1	NO			
14	GND	GND	GND	GND			
13			CSD0	CSD1			
12	CSD5	CSD4	CSD3	CSD2			
11	CSD6	CSD7	CSD8	CSD9			
10	CSD13	CSD12	CSD11	CSD10			
9	CSD14	CSD15	CSD16	CSD17			
8	CSD21	CSD20	CSD19	CSD18			
7	CSD22	CSD23	CSD24	CSD25			
6	CSD29	CSD28	CSD27	CSD26			
5	CSD30	CSD31	CSA0	CSA1			
4	CSA5	CSA4	CSA3	CSA2			
3	CSA6	CSA7	CSA8	CSA9			
2	CSA13	CSA12	CSAl 1	CSA10			
1	CSIDFP-	CSIDWC-					

11.5 PARTS LOCATIONS

Parts locations for the frontplane are shown in Figure 11-1.

11.6 PARTS LIST

The parts list for the frontplane is provided in Table 11-7. Refer to Table 3-8 for the names and addresses of manufacturers of the parts in the Manufacturer's Code List.

Table 11-7. Frontplane Replaceable Parts Note: 12160-60001 parts list is identical to the 12156-60002 provided below except that J6 is omitted.

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1	12156-60002	6	1	PCA-FP FRONT PLAN	28480	12156-60002
D1 D2 D3 D4	1990-0652 1990-0652 1990-0652 1990-0652	8 8 8	4	LED-VISIBLE LED-VISIBLE LED-VISIBLE LED-VISIBLE	28480 28480 28480 28480	1990-0452 1990-0452 1990-0452 1990-0452
J1 J2 J3 J4 J5	1251-4573 1251-7539 1251-7539 1251-7389 1251-4737	4 8 8 6 2	1 3 1 1	CONNECTOR- PC 2 X 25 .100 CONNECTOR- 160 PIN (MALE) CONNECTOR- 160 PIN (MALE) CONNECTOR CONNECTOR- 50 PIN (MALE)	28480 28480 28480 28480 28480	1251-4573 1251-7539 1251-7539 1251-7389 1251-7389
J6	1251-7539	8		CONNECTOR- 160 PIN (MALE)	28480	1251-7539
R1 R2	1810-0279 1810-0279	5	5	NETWORK-RES 10-SIP4.7K OHM X 9 NETWORK-RES 10-SIP4.7K OHM X 9	01121 01121	218A472 218A472
S1 S2 S3	3101-2492 3101-2492 3101-2429	7 7 0	3 1	SWITCH-ROCKER B POSITION SWITCH-ROCKER B POSITION SWITCH-TOGGLE SPDT	28480 28480 28480	3101~2492 3101~2492 3101~2429
01 02 03 04	1820-2024 1820-1730 1820-1730 1820-2024	3 6 6 3	4 2	IC DRVR TIL IS LINE DRVR OCTL IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC DRVR TIL LS LINE DRVR OCTL	01295 01295 01295 01295	SN74LS244N SN74LS273N SN74LS273N SN74LS244N
	0520-0130 1251-7835 2190-0045 7121-2061 12156-80002	1 7 8 2 8	6. 6. 1. 1	SCREW MACH 2-56 .375-IN-EG PAN-HD POZE LOCATING KEY WASHER-IK HLCL NO. 2 .088 IN-ID LABEL-DATE CODF PCB-FP FRONT PLAN	00000 28480 28480 28480 28480	ORDER BY DESCRIPTION 1251-7835 2190-0045 7121-2061 12156-80002

ENGINEERING RESPONSIBILITY SEPIA SEPIA STATE STA D-12160-60001-51 APPROVED DATE

J2 UPPER PROCESSOR

	Α	В	С	D
40	YB3	YB2	YB1	YBO
39	YB7	YB6	YB5	YB4
38	YB11	YB10	YB9	YB8
37	YB15	YB14	YB13	YB12
36	GND	GND	GND	GND
35	BB0	BB1	BB2	BB3
34	BB4	BB5	BB6	BB7
33	BB8	BB9	BB10	BB11
32	BB12	BBI3	BB14	BB15
31	GND	EXSPEC-	E-	GND
30	RDB2-	ADB0-	IP-	FCHB-
29		MIR20-	MIR19-	MIR18-
28		EPRINB-	EMAB-	ENB-
27	EFAB-	EMEMRB-	EMAPB-	EGRINB-
26	EISTB-	ETABB-	EPB-	ESRINB-
25	DC-	GND	CNDX SPARE	GND
24	GND	LC+	IFCH-	RDPO-
23	LDBR-		IN-	BFB-
22		ADIO-	DN-	FCHP-
21	GND	JTAB-	RDP2-	WRIO-
20		GND	CMID-	INTP+
19	BPON+	LYN-	PC-	
18	TCNT-	MTO-	GND	FREEZE-
17		ABWR-	LRMAB0	MAB0
16	LRAB-		LYGRIN-	INT+
15	LYP-		LYWRP-	LYCWRB-
14		LYMAP-	LYWRB-	LYIST-
13	LYPRIN-	LYMEMR-		
12	GND	GND	GND	GND
11				
10				
9	FFRZ-			
8	EXBB3	EXBB2	EXBB1	EXBB0
7	EXBB7	EXBB6	EXBB5	EXBB4
6	EXBB11	EXBB10	EXBB9	EXBB8
5	EXBB15	EXBB14	EXBB13	EXBB12
4	N3	N2	N1	N0
3				
2		BLC-	MPV-	IIAK
1				

REFER TO CONNECTOR LISTINGS FOR J1, J2, J3, J5 Y BUSO-15 Y BUSO-15	
01, J2, J3, J5	
Y814 4 06 66 5 LR14 1 1 8 0 6 66 1 LR13 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
74L S273 VB7 VB7 VB8 VB4 VB4 VB3 VB3 VB2 1990-0852 1 4 1 5 5 1	
180 18 00 00 19 LH0 CLK CLR 111 1	c
R2 4.7% S2 8 8 9 5 4 7 8 2 3 SR15 4 4 16 B815 U2, U3-320 18 19 19 SR13 U2, U3-320 19 SR13 U2, U3-320 19 SR13 U2, U3-320 10 U2, U3-320 U	
1810-0279 R1 4.7K SM3 1 -2024 74LS244 S1 8 2 3 4 5 6 7 8 9 SR7 11 7 SR6 13 8 SR3 4 5 SR3 4 16 B83 U2, U3-340 5 B85 U2, U3-340 1 B84 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-340 1 B85 U2, U3-350 1 B86 U2, U3-350 1 B87 U2, U3-350 1 B88 U2, U3-350 1 B89 U2, U3-350 1 B89 U2, U3-350 1 B89 U2, U3-350	
J3-28A ELSP8- SBANN BY, DATE 3/31/82 A 700 HEWLETT	E
16 17 18 17 18 18 18 18 18	1

NOTE: UNLESS OTHERWISE SPECIFIED: ALL RESISTANCE IN OHMS. RESISTOR SIP +5 PIN 1 4.7K RESISTORS ARE 1810-0279

MEMORY CONTROLLER

J1

6

8

10

12

14

16

18

20

24

26

28

30

32

34

36

38

40

42

44

46

48

50

GND

YB1

YB3

YB5

YB7

YB9

YB11

YB13

YB15

EXBB0

EXBB2

EXBB4

EXBB6

EXBB8

EXBB10

EXBB12

EXBB14

LYMAP-

ESRINB-

EMAPB-

MPV-

GND

N0

Ν2

J1

GND

YB0

YB2

YB4

YB6

11 YB8

13 YB10

15 YB12

17 YB14

21 EXBB1

27 EXBB7

29 EXBB9

31 EXBB11

33 EXBB13

35 EXBB15

37 N1

39 N3

41 IIAK

45 BLC-

49 GND

47

43 LYSRIN-

EXBB3

EXBB5

23

25

3

Ī	ENGINEERING RESPONSIBILITY SEPIA									1	D	-12160-60001-52	2							
ľ	0	1	5	3	4	5	В	7	8	8 _	10	11	15	13	14	15	SYM	REVISIONS	APPROVED	DATE
	18	17	18	19	20	21	55			33	ı	38	1	1	42	43	A	S ISSUED	, a. 4.	
1			63	Π		190	T-		93			Т			Т					

J3 LOWER PROCESSOR

	Α	В	С	D	
40	YB3	YB2	YB1	YB0	
39	YB7	YB6	YB5	YB4	
38	YB11	YB10	YB9	YB8	
37	YB15	YB14	YB13	YB12	
36	GND	GND	GND	GND	
35	BB0	BB1	BB2	ввз	
34	BB4	BB5	BB6	BB7	
33	BB8	BB9	BB10	BB11	
32	BB12	BB13	BB14	BB15	
31	GND	EXSPEC-	E	GND	
30	RDB2-	ADB0-	IP-	FCHB-	
29	CSADIS-	MIR20-	MIR19-	MIR18-	
28	ELSRB-	EPRINB-	EMAB-	ENB-	
27	EFAB-	EMEMRB-	EMAPB-	EGRINB-	
26	EISTB-	ETABB-	EPB-	ESRINB-	
25	DC-	GND	CNDX SPARE	GND	
24	GND	LC+	IFCH-	RDP0-	
23	LDBR-	CK2-	IN-	BFB-	
22	RESET-	RDIO-	DN-	FCHP-	
21	GND	JTAB-	RDP2-	WRIO-	
20	RESET+	GND	CMID-	INTP+	
19	BPON+	LYN-	PC-	TESTSC-	
18	TCNT-	MTO-	GND	FREEZE-	
17	CKDIS-	ABWR-	LRMAB0	MAB0	
16	LRAB-	ECLK	LYGRIN-	INT+	
15	LYP-	LYSRIN-	LYWRP-	LYCWRB-	
14	LDLSR-	LYMAP-	LYWRB-	LYIST-	
13	LYPRIN-	LYMEMR-	CSD0	CSD1	
12	CSD5	CSD4	CSD3	CSD2	
11	CSD6	CSD7	CSDB	CSD9	
10	CSD13	CSD12	CSD11	CSD10	
9	CSD14	CSD15	CSD16	CSD17	
8	CSD21	CSD20	CSD19	CSD18	
7	CSD22	CSD23	CSD24	CSD25	
6	CSD29	CSD28	CSD27	CSD26	
5	CSD30	CSD31	CSAO	CSA1	
4	CSA5	CSA4	CSA3	CSA2	
3	CSA6	CSA7	CSA8	CSA9	
2	CSA13	CSA12	CSA11	CSA10	
1	CSIDFP-	CSIDWC-	+5	+5	

	CONTROL STORE							
	J4	, J4						
1	CSD0	CSD1	2					
3	CSD2	CSD3	4					
5	CSD4	CSD5	6					
7	CSD6	CSD7	8					
9	CSD8	CSD9	10					
11	CSD10	CSD11	12					
13	CSD12	CSD13	14					
15	CSD14	CSD15	16					
17	CSD16	CSD17	18					
19	CSD18	CSD19	20					
21	CSD20	CSD21	22					
23	CSD22	CSD23	24					
25	CSD24	CSD25	26					
27	CSD26	CSD27	28					
29	CSD28	CSD29	30					
31	CSD30	CSD31	32					
33	CSA0	CSA1	34					
35	CSA2	CSA3	36					
37	CSA4	CSA5	38					
39	CSA6	CSA7	40					
41	CSA8	CSA9	42					
43	CSA10	CSA11	44					
45	CSA12	CSA13	46					
47		CSIDWC-	48					
49	GND	GND	50					

DĮAGNOSTIC

	J5	J5	
1	YB0	YB1	2
3	YB2	YB3	4
5	YB4	YB5	6
7	YB6	YB7	8
9	YB8	YB9	10
11	YB10	YB11	12
13	YB12	YB13	14
15	YB14	YB15	16
17	GND	GND	18
19	ESRINB-	CSADIS-	50
21	BPON+	JTAB-	22
23	PC-	INTP+	24
25	GND	GND	26
27	FREEZE-	TESTSC-	28
29	ECLK	CKDIS-	30
31	GND	GND	32
33	INT+	LYGRIN-	34
35	LYSRIN-	LYP-	36
37	LYPRIN-	LYIST-	38
39	FFRZ-	LYMEMR-	40
41	N1	NO	42
43	N3	N2	44
45	GND	GND	46
47	CSIDWC-		48
49	GND	GND	50

4/1/82 A700 FRONT PLANE HEWLETT PACKARD 1/8/82 12160-60001 RELEASE TO PROD D-12160-60001-52

VCP, LOADERS, AND SELF-TEST PROGRAMS

| APPENDIX A

This appendix contains a listing of the Test 2 portion of the self-test, loaders, and Virtual Control Panel programs contained in ROM located on the memory controller card.

The 4k ROM code is identified by HP part number 5180-0164 and 5180-0165 and is contained in ICs U15 and U35, respectively, on the memory controller card. A second set of sockets at U55 and U65 is provided for use by OEM's.

A user who intends to change the ROM code for any reason should keep in mind the considerations described below.

The A700 Computers provide two additional ROM sockets for user loaders implemented in 4k parts. A user who wants to create his own loaders should burn his own loader code into the second set of ROMs (Intel PROM 2732A). The start-up switches on the processor card may be set to execute this code on power-up; the code may also be invoked by VCP commands when the VCP program is being run.

The VCP address space is separate from the main memory of the computer, consisting of 1k words of RAM in the base page and 4k or 8k words of ROM space. The VCP program provided with the computer occupies 4k of ROM space (octal addresses 20000 to 37777). Additional space from addresses 40000 to 57777 may be assigned to user loaders, as described above, with user code starting at location 40002. Thus, locations 40000 and 40001 may be used for revision code and checksum. The RAM area of the VCP address space can be accessed only by the VCP or microcode. However, the VCP can access main memory through the use of cross-map instructions. Because the VCP memory area is not mapped, the VCP can execute even when the maps or main memory is not functional.

As the VCP runs from ROM, any instruction that might need to modify ROM cannot be used. Thus, JLB instructions are used for subroutine linkage, rather than JSB instructions.

When the VCP mode is enabled, trap cells for processor interrupts are in the VCP RAM address space, but DMA self-configuration quadruplets are not since all DMA transfers still access main memory. (I/O interrupt trap cells also remain in main memory.) In order to test DMA, the VCP reserves the last 64 locations of page O in main memory; these locations also are used by the VCP for passing the command string to BOOTEX or diagnostics.

The base page of VCP RAM is divided as follows:

```
00000 to 00077 Reserved for trap cells.
00100 to 00177 Reserved for microcode use.
00200 to 00777 Reserved for HP-supplied VCP.
01000 to 01377 Available for user ROM code (loaders or power-up).
01400 to 01777 Reserved for error logging in A700 computers
(available for user ROM code in A600 computers.)
```

The VCP program is divided into four pages (page 0 through page 3). Page 0 contains the Pretest (Test-2 portion of the self-test). Page 1 contains the user interface. Page-2 contains the drivers for the ASIC card, the intelligent interface cards, and the DS loader. Page 3 contains the ROM loader, the CTU loader, and the disc loader.

User ROM code can call the existing loader routines through a jump table located at the beginning of page 3.

The following is a summary of points to remember about VCP addressing:

- 1. The boot ROM code space begins at address 20000 octal and continues to 57777 octal. Addresses above 57777 produce undefined results.
- 2. Boot RAM space is from 00002 to 17777 octal, but in the A600 and A700 computers, only lk of boot RAM is installed (addresses 2 to 1777 octal).
- 3. Portions of boot RAM have been set aside for system functions and may not be used for other purposes.

The following pages contain a sample 4k-ROM listing of the VCP, loaders, and self-test programs. As ROM firmware is subject to change, later versions will differ in minor details from what is shown in this listing. (Note that there is a Cross Reference Symbol Table at the end of the listing.)

```
00001
                 MACRO, A, Q=S, C
00002*
       A -> ABSOLUTE ASSEMBLY
       Q=S -> SHORT LISTING
00003*
00004*
        C -> PRINT CROSS REFERENCE TABLE
00005*
00007*
00008<del>*</del>
      NAME: &VCP
00009*
00010#
      SOURCE: 24998-18540
00011*
00012*
      BURN TAPE: 24998-16540 AND 24998-16541
00013*
00014*
      ROMS: 5180-0189 HIGH BYTE AND 5180-0190 LOW BYTE
00015*
00016* PGMR: D.A.F.
00017*
00018* LAST MODIFIED: 820706.0954
00019*
00020*******************
00021* (C) COPYRIGHT HEWLETT PACKARD COMPANY 1982. ALL RIGHTS
00022* RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED.
00023* REPRODUCED, OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT *
00024# THE PRIOR WRITTEN CONSENT OF HEWLETT PACKARD COMPANY
00025********************
00026*
00027*
00028*
00029*
```

```
00031*
             020000 EPROM EQU 20000B
00032
00033*
                            MACLIB ^DMS
                                            :PHOENIX OPCODE MACRO FILE
00034
00035*
00036*
00037*
        the first 64 locations of boot memory are reserved for trap cells
00038*
00039*
00040*
00041*
                            ORG 100B
00042 00100
00043*
           VIRTUAL REGISTER AREA FOR PROCESSOR (64 LOCATIONS)
00044*
00045*
                                             OLD WMAP VALUE ON ENTRY
00046 00100 000000 WMAP NOP
00047*
00048*
00049*
              000001 CPUST EQU 1
00050
00051*
00052*
            CPU STATUS IS OBTAINED BY A LIA/B 1
                BIT 8 = BOOT SELECT 0
00053*
        SW 1
                    9 = BOOT SELECT 1
00054*
            2
                   10 = BOOT SELECT 2
00055*
            3
            4
                   11 = BOOT SELECT 3
00056*
            5
                   12 = SELECT ALTERNATE VCP DRIVER
00057*
            6
                   13 = RESERVED
00058*
                   14 = MEMORY LOST (LOW TRUE) ONLY valid for 5 ms
00059*
                   15 = INTERRUPT MASK BIT 1 FOR PROCESSOR BOARD
00060*
00061*
                 SWITCH 7 IS RESERVED ON THE PROCESSOR FOR INT/EXT CLOCK
00062*
00063*
00064*
00065*
            CPU CONTROL OUTPUT BY AN OTA/B 1
00066*
            BIT 0-7 = STATUS LIGHT 0-7
00067*
                            MIC .JLB, 104600B, 1
00068
                            MIC .JLA, 100600B, 1
 00069
 00070*
        00200
                            ORG 200B
00071
```

```
00072*
00073*
           BASE PAGE STORAGE LOCATIONS
00074*
00075
             000000
                            EQU 0
                     Α
             000001
00076
                            EQU 1
                     В
00077
             000002
                     GR
                            EQU 2
00078
             000030
                            EQU 30B
                     DA TA
00079
             000032
                     STATS EQU 32B
00080
                     CMND EQU 31B
             000031
00081
             000030
                     DATA EQU 30B
00082
       00200 000000
                     SAVEI NOP
00083
       00201 000000
                     SAVEO NOP
00084
       00202 000000
                     SAVEE NOP
00085
       00203 000000
                     SAVEP NOP
00086
       00204 000000
                     SAVEA NOP
00087
       00205 000000
                     SAVEB NOP
00088
       00206 000000
                     SAVEG NOP
00089
       00207 000000
                     SAVEX NOP
00090
       00210 000000
                     SAVEY NOP
00091
       00211 000000
                     SAVEO NOP
00092
       00212 000000
                     SAVEZ NOP
00093
       00213 000000
                     SAVEM NOP
00094
       00214 000000
                     SAVEW NOP
00095*
00096
      00215 000000
                     MLOST
                                NOP
                                     MEMORY LOST FLAG LOW TRUE IN SIGN BIT
00097
       00216 000000
                     D1SV
                                NOP
                                     DATA 1 MAP SAVE FOR %CLEAR MEMORY
00098
       00217 000000
                     PNTR
                                NOP
00099
       00220 000000
                     PNTRS
                                NOP
00100
       00221 000000
                     SVCHR
                                NOP
00101
       00222 000000
                     SACOMN
                                NOP
00102
       00223 000000
                     CTR
                                NOP
00103
       00224 000000
                     MCNTR
                                NOP
                                     COUNT FOR MAP DISPLAY
00104
       00225 000000
                     PCNTR
                                NOP
                                     PAGE COUNT FOR MAP DISPLAY
00105
       00226 000000
                     PUTCT
                                NOP
                                     CHAR COUNT FOR PUTS
00106 00227 000000
                     PE TMP
                                NOP
00107
       00230 000000
                     PERTN
                                NOP
                                     RETURN ADDRESS FROM PE ROUTINE
00108
       00231 000232
                     PEJMPI
                                JMP PE.I PUT HERE DURING EXECUTION
00109
       00232 000000
                     PE
                                NOP
                                     PLACE FOR DEF TO PEINT ROUTINE
00110
       00233 000000
                                     DEF TO TBG ROUTINE
                     TBG
                                NOP
00111
       00234 000000
                      ILI
                                NOP
       00235 000000
00112
                     PFW
                                NOP
                                     ETC
00113
       00236 000000
                     MPT
                                NOP
00114
       00237 000000
                     UITRTN
                                NOP
                                     RETURN ADDRESS FROM UIT ROUTINE
00115
       00240 000241
                     UIJMPI
                               JMP UIT.I PUT HERE DURING EXECUTION
00116
       00241 000000
                                NOP
                     UIT
00117
       00242 000000
                     INTIO
                                NOP
                                     DEF TO I/O INT ROUTINE
00118
       00243 000000
                     PEFLAG
                                NOP
                                     1 IF PARITY ERROR DURING LAST COMMAND
00119
       00244 000000
                     DISPLAY
                                NOP
                                     ERROR DISPLAY
```

```
COUNT FOR 10 MS FROM TBG
                                NOP
       00245 000000 TBGCNT
00120
                                NOP
                                     NUMBER OF 32K BLOCKS OF PHYSICAL MEMORY
00121
       00246 000000
                     MSIZE
       00247 000000
                     ECCCNT
                                NOP
                                     NUMBER OF 32K ECC BLOCKS
00122
                                     NUMBER OF SINGLE BIT CORRECTIONS
       00250 000000
                     CORCNT
                                NOP
00123
00124
       00251 000000
                                NOP
                     CNTR
                                     RETRY COUNTER FOR AUTO BOOT
                                NOP
                     TRYCT
00125
       00252 000000
                                     TIME OUT FOR DISC LOADER
                     DCTO
                                NOP
00126
       00253 000000
                                             POINTER TO MAP REG BEING OUTPUT
       00254 000000
                     MPTR
                                NOP
00127
                                NOP
00128
       00255 000000
                     PPNTR
                                               0 \Rightarrow OCTAL, -1 \Rightarrow HEX
       00256 000000
                     BASE
                                NOP
00129
                                NOP
00130
       00257 000000
                      HPIT
00131
       00260 000000
                     TEMP
                                NOP
       00261 000000
                     CHAR
                                NOP
00132
       00262 000000
                                     TEMPORARY FOR RF ROUTINE
                      RFTMP
                                NOP
00133
                                     I/O REGISTER NUMBER FOR RXX COMMAND
                                NOP
00134
       00263 000000
                      IORGN
                                      2127 OR WHATEVER TYPED IN AFTER LOAD OR
00135 00264 000000
                      SCETC
                                NOP
                                         BOOT
                                NOP
                                     LOADER ERROR
00136 00265 000000
                     LERR
                                      PARTIAL COUNT FOR DISC LOADER
                     PARTIAL
                                NOP
00137
       00266 000000
00138*
                                      NOP
       00267 000000
00139
                      UNIT
                                      NOP
00140
       00270 000000
                      SUBCH
                                      NOP
00141
       00271 000000
                      DISC.ID
                                                    FLAG
                                      NOP
00142
       00272 000000
                      UNIT. HEAD
                                      NOP
00143
       00273 000000
                      CYLNDR.OFFSET
                                                    VECTOR WORD 1
00144
       00274 000000
                      FILE
                                      NOP
                                                    VECTOR WORD 2
                                      NOP
00145
       00275 000000
                      HEAD. CYLINDER
                                                     VECTOR WORD 3
                                      NOP
       00276 000000
                      SECTR. TRACK
00146
                                                     ; WHEN TALKING TO
                                      NOP
00147
       00277 000000
                      VW 1
                                                       LINUS THESE WILL
00148
       00300 000000
                      VW2
                                      NOP
                      W 3
                                      NOP
                                                        DIFFER FROM ABOVE
       00301 000000
00149
00150*
                                        PARITY ADDRESS
       00302 000000
                                 NOP
                      PEADD
00151
00152
       00303 000000
                      PEMAP
                                 NOP
                                        BLOCK FOR PARITY ADDRESS
                      VCPTFLG
                                 NOP
                                        FLAG FOR %TEST COMMAND
       00304 000000
00153
                                 NOP
                                        FLAG FOR TRAP CELLS CLOBBERED
00154
       00305 000000
                      TRAPFLAG
                                          :BOOT COMMAND STRING (ALLOW 80
                                 BSS 40
                      STRNG
00155
       00306
                                             CHARACTERS)
00156*
                                 NOP
                                               LENGTH OF STRING
       00356 000000
                     LSTR
00157
                                               LEFT/RIGHT BYTE FLAG
                                 NOP
00158
       00357 000000
                      GSLR
                                               POINTER TO STRNG
                     STORE. POINTER
                                         NOP
       00360 000000
00159
00160
                                 NOP
       00361 000000
                     DPNTR
        00362 000000
                      BFLAG
                                 NOP
00161
        00363 000000
                                 NOP
                                      DIGIT FLAG MSB = 1 => ONE DIGIT
00162
                      DFLAG
                                      ROM FLAG USED IN "TREG" ROUTINE
                                 NOP
        00364 000000
                      RFLAG
00163
                                      TRACE FLAG MSB = 1 => TRACE IN PROGRESS
        00365 000000
                                 NOP
00164
                      TFLAG
                                              CURRENT MAP
                                 NOP
00165
        00366 000000
                      MAP
                                               CURRENT PAGE
00166 00367 000000
                     PAGE
                                 NOP
```

00167	00370	MPBUF	BSS	32 COPY OF CURRENT MAP
00168	00430	MZSV	BSS	-
00169	00470 000000	DIG1	NOP	JE GOLL OF HM. ZERO
00170	00471 000000	DIG2	NOP	
00171	00472 000000	DIG3	NOP	
00172	00473 000000	DIG4	NOP	
00173	00474 000000	DIG5	NOP	
00174			NOP	
00175	00476 000000	DIGS	NOP	
00176*				
00177	00477 000000	PO.CT	NOP	
00178	00500 000000		NOP	
00179	00501 000000		NOP	
00180	00502 000000		NOP	
00181	00503 000000		NOP	
00182	00504 000000		NOP	
00183	00505 000000		NOP	
00184	00506 000000	PO.B	NOP	
00185*				
00186	00507 000000		NOP	
00187	00510 000000		NOP	
00188	00511 000000		NOP	
00189	00512 000000		NOP	
00190	00513 000000		NOP	IS THERE A VCP??
00191	00514 000000		NOP	SELECT CODE OF VCP
00192	00515 000000	ASFLG	NOP	NONZERO FOR TIC, ZERO FOR DS
00193*	00516 00000	EVI OAD	wan	TUTTUTT LOAD COUNTY TO DO DO LOAD
00194	00516 000000			EXTENDED LOAD COUNTER FOR DS LOADER
00195 00196	00517 000000	-		RECORD COUNT FOR DS LOADER
00190	00520 000000 00521 000000			ASCII P AND UNIT NUMBER FOR CTU LOADER
00197	00521 000000			WORD COUNT FOR ABS BINARY IN DS LOADER
00198	00523 000000			ADDRESS COUNT FOR DS LOADER
00200*	00323 000000	DOCUK	NOP	CHECKSUM FOR DS LOADER
00200	00524 000000	XEQT NOP		THIS IS USED IN THE I/O
00202	00525 000000	•		REGISTER ROUTINE
00202	00526 000524		YF OT	I PLANTED HERE DURING EXECUTION
00203	00720 000724	orif A	AL WIL,	T LEWMIED HEVE DOWING EVECUITON

```
00204*
           THESE ARE THE SUBROUTINE RETURN REGISTERS
00205*
00206*
       00527 000000
                      RPUTS NOP
00207
       00530 000000
00208
                      RENDV NOP
                      RENQAK NOP
       00531 000000
00209
                      RGETS NOP
00210
       00532 000000
                      ROUT1 NOP
00211
       00533 000000
00212
       00534 000000
                      ROUTN NOP
                      RLCH1 NOP
00213
       00535 000000
                      RLCHR NOP
00214
       00536 000000
       00537 000000
                      ROUTD NOP
00215
                      RECHO NOP
00216
       00540 000000
       00541 000000
                      RPUTC NOP
00217
00218
       00542 000000
                      RGETC NOP
                      RGETREG NOP
00219
       00543 000000
00220
       00544 000000
                      RGETN NOP
00221
       00545 000000
                      RSCNSC NOP
       00546 000000
                      RRSTO NOP
00222
                      RCOMN NOP
00223
        00547 000000
00224*
                      RCTU NOP
00225
       00550 000000
       00551 000000
                      RTI.W NOP
00226
                      RTI.B NOP
00227
       00552 000000
       00553 000000
                      RTO. B NOP
00228
       00554 000000
                      RTO.W NOP
00229
                      RCTIO NOP
00230
       00555 000000
00231#
                      RRMLD
00232
        00556 000000
                              NOP
                      RDCLD
                              NOP
00233
        00557 000000
00234
        00560 000000
                      RPHI?
                              NOP
                              NOP
        00561 000000
                      RPHI
00235
                              NOP
        00562 000000
                      RPHII
00236
                      RHPIB
00237
        00563 000000
                              NOP
00238
        00564 000000
                      RPHIF
                              NOP
00239
        00565 000000
                      RHPIBX NOP
                      RDCIN
                              NOP
00240
        00566 000000
00241
        00567 000000
                      RDTPC
                              NOP
                      R DC RW
                              NOP
00242
       00570 000000
00243
        00571 000000
                      RDSLD
                              NOP
        00572 000000
                       RS.SC
                              NOP
00244
00245
        00573 000000
                       RDS.B
                              NOP
                       RDS.GT NOP
00246
        00574 000000
                       RCI.IZ NOP
 00247
        00575 000000
        00576 000000
                       RCI.ID NOP
 00248
                       RTG. BF NOP
 00249
        00577 000000
        00600 000000
                       RTG. TB NOP
 00250
```

```
00251 00601 000000 RCL.IZ NOP
00252 00602 000000 RDS.FT NOP
00253 00603 000000 RDS.CM NOP
00254 00604 000000 RCS.FT NOP
      00605 000000 RCS.CM NOP
00255
00256 00606 000000 ROUT2C NOP
00257*
00258 00607 000000 RGT01 NOP
00259 00610 000000 RI.O
                           NOP
00260*
00261*
00262*
           256 LOCATIONS RESERVED FOR USER ROM CODE
00263*
00264 01000
                           ORG 1000B
00265 01000
                           BSS 256
00266*
00267*
           LAST 256 LOCATIONS RESERVED FOR ERROR LOGGING
00268 01400
                           ORG 1400B
00269 01400
                           BSS 256
            002000 LAST
00270
                           EQU *
00271*
00272*
00273 20000
                          ORG EPROM
```

```
EQU *
                                          PAGE O REFERENCE
             020000 PO
00275
00276*
           I.
               PRETEST
               THE PRETEST IS USED TO VERIFY EXECUTION OF THE BASIC
00277*
               INSTRUCTIONS USED IN THE BOOT LOADERS. THE ASUMPTION IS
00278*
               MADE THAT THE JMP INSTRUCTION IS FUNCTIONAL AND WILL BE
00279*
                                         THE PRETEST IS NOT ENTENDED TO BE
               USED TO STOP EXECUTION.
00280*
               A COMPLETE CHECK OF THE CPU BUT ONLY THAT THE INSTRUCTIONS
00281*
               USED IN THE BOOT ARE FUNCTIONAL SO THAT A BOOT LOAD MAY BE
00282*
               POSSIBLE.
00283*
00284*
00285 20000 000006 RVCODE OCT 6
                                          CONSTANT
                                                     (REV CODE GOES HERE)
                                          CHECKSUM SPOT
00286 20001 000000 CHKSUM NOP
           THE FOLLOWING INSTRUCTIONS CHECK THE CPU ONLY
00289*
           macrocode execution starts here after power up or reset
00290*
00291*
00292 20002 002400
                     START CLA
                                          NO TEST. POWER UP
                            STA VCPTFLG
00293
      20003 000304
                            LIA CPUST
                                          get mlost bit
00294
       20004 102501
                            STA MLOST
00295
       20005 000215
                                          TRY TO INDICATE IN INSTRUCION TEST
       20006 021711
                            LDA B3
00296
                            CMA
       20007 003000
00297
                            OTA CPUST
00298
       20010 102601
                                          A=000000 B=XXXXXX
                                                                         +SKP
                                                               E=1
                                                                    0=X
       20011 002701
                            CLA, CCE, RSS
00299
                            JMP *
                                          RSS FAILED
00300
       20012 020012
                                                                         -SKP
                                          A=000000 B=000000
                                                               E=1
                                                                    0=X
       20013 006440
                            CLB, SEZ
00301
                                                                         +SKP
                                          A=000000 B=000000 E=0
                                                                    O=X
       20014 002102
                            CLE. SZA
00302
                                          CCE-SEZ OR CLA-SZA FAILED
                            JMP *
       20015 020015
00303
                                          A=177777 B=000000 E=0
                                                                         -SKP
                                                                    0=X
                            CMA, SEZ, RSS
00304
       20016 003041
                                          A=177777 B=000000 E=1
                                                                    0=X
                                                                         +SKP
00305
       20017 006202
                            CME.SZB
                            JMP *
                                           CCE OR CLB-SZB FAILED
       20020 020020
00306
                                                                         -SKP
                                          A=177777 B=177777 E=1
                                                                    O=X
                            CMB, SEZ
      20021 007040
00307
                                                                         +SKP
                            SZB.RSS
00308
       20022 006003
                                           CME OR CMB FAILED
                            JMP *
00309
       20023 020023
                                                                          -SKP
       20024 000001
                            CPA B
00310
                            CLA, SLA, INA
                                           A=000001 B=177777 E=1
                                                                    0=X
                                                                          +SKP
       20025 002414
00311
                                           CMA-CPA B-SLA, INA FAILED
00312 20026 020026
                            JMP *
                                                                          -SKP
                            SZA
00313
       20027 002002
                                                                          +SKP
00314
       20030 002020
                            SSA
                            JMP *
                                           INA OR SSA FAILED
       20031 020031
00315
                                                                   O=X
                                           A=000001 B=000000
                                                               E=1
00316 20032 006400
                            CLB
                                                                          -SKP
                                           A=177777 B=000000
                            CCA,SSA
       20033 003420
00317
                                                                          +SKP
                            SZA, RSS
00318
       20034 002003
                                           CCA-SSA OR SZA, RSS FAILED
       20035 020035
                            JMP *
00319
                            OCT 002010
                                           ASG SLA
                                                                          -SKP
00320
       20036 002010
                            CLE, SSA, SLA, RSS A=177777 B=000000 E=0 O=X
                                                                          +SKP
       20037 002131
00321
                                           SLA OR SSA, SLA, RSS FAILED
       20040 020040
                            JMP *
00322
                                           A=177777 B=000000 E=0 O=1
00323 20041 102101
                            STO
```

00324 00325 00326 00327 00328 00329 00330	20042 1 20043 1 20044 0 20045 1 20046 1 20047 1 20050 0	02301 020044 03101 02301 02201	SOC SOS JMP * CLO SOS SOC JMP *	A=177777	OS FAILED B=000000 OC FAILED	E=0	0=0	-SKP +SKP -SKP +SKP
00332 00333	20051 0 20052 0	006003	LDA ALT1 SZB,RSS	A=125252	B=000000	E=0	0=0	
00334 00335	20053 0 20054 0		CPA B JMP *	CPA B OR	CLB-SZB,RS	S FAI	LED	+SKP
00336	20055 0	•	CPA ALT1		, , , , , , , , , , , , , , , , , , ,			-SKP
00337 00338 00339	20056 0 20057 0 20060 0	21761	STA B LDA ALT1	A=125252	B=125252	E=0	0=0	avn
00339	20061 0 20062 0	03401	CPB A CCA, RSS JMP *		B=125252 PB FAILED	E=0	0=0	+SKP +SKP
00342	20063 0 20064 0	21760	AND ALTO CPA ALTO	A=052525	B=125252	E=0	0=0	-SKP
00344 00345	20065 0 20066 0		RSS JMP *	AND ODA E	ATIED			+SKP
00345	20067 0		AND ALT1	AND-CPA F A=000000	B=125252	E=0	0=0	
00347	20070 0	•	SZA	R-000000	D-129292	E-0	0=0	+SKP
00348	20071 0		JMP *	AND FAILE	D			
00349	20072 0	21721	LDA B24	A=000024	B=125252	E=0	0=0	
00350	20073 0		IOR ALTO	A=052525	B=125252	E=0	0=0	
00351	20074 0	•	CPA ALTO					-SKP
00352	20075 0	_	CCA, RSS	A=177777	B=125252	E=0	0=0	+SKP
00353	20076 0	•	JMP *	XOR FILED				
00354	20077 0	•	XOR ALT1	A=052525	B=125252	E=0	0=0	
00355 00356	20100 C	•	CPA ALTO	4 000000	D 405050	п о		-SKP
00357	20101 0		CLA,SEZ JMP *	A=000000 IOR-XOR F	B=125252	E=0	0=0	+SKP
00358	20102 0		ADA ALT1	A=125252	B=125252	E=0	0=0	
00359	20104		CPA ALT1	11-16-56-56	D=123232	L-0	0-0	-SKP
00360	20105	· · · · · · · · · · · · · · · · · · ·	SEZ					+SKP
00361	20106 0		JMP *	CLA OR AD	A FAILED			
00362	20107 0	21760	ADA ALTO	A=177777	B=125252	E=0	0=0	
00363	20110 1		SOS					-SKP
00364	20111	_	CMA, SZA	A=000000	B=125252	E=0	0=0	+SKP
00365	20112		JMP *	ADA FAILE				
00366	20113 0	-	CCA,SEZ	A=177777		E=0	0=0	+SKP
00367	20114 0		JMP *	ADA FAILE		n 4		
00368	20115 0		ADA M1	A=177776	B=125252	E=1	0=0	0115
00369 00370	20116 C	•	CPA .N2					-SKP
00370	20117 0		SEZ,RSS JMP *	ADA FAILE	D			+SKP
00511	20120	20120	0111	UNN LHIFE	ע			

```
-SKP
00372 20121 102301
                            SOS
                                                                    0=0
                                                                         +SKP
                                          A=177776 B=125252 E=0
00373 20122 002101
                            CLE. RSS
00374 20123 020123
                            JMP *
                                          ADA FAILED
                                          A=177777 B=125252
                                                                    0=0
                                                                         -SKP
00375 20124 000000
                            ISZ A
                                                               E=0
                                          A=000000 B=125252
                                                               E=0
                                                                    0=0
                                                                         +SKP
00376 20125 000000
                            ISZ A
                            JMP *
                                          ISZ FAILED
00377 20126 020126
      20127 021743
                                          A=100000 B=125252
                                                               E=0
                                                                    0 = 0
00379
                            LDA B100K
                                          A=077777 B=125252
                                                                    0 = 1
                                                               E=1
      20130 021751
                            ADA M1
00380
                                                                          -SKP
00381
       20131 102201
                            SOC
                                                                          +SKP
       20132 002141
                            SEZ, CLE, RSS
                                          A=077777 B=125252
                                                               E=0
                                                                    0 = 1
00382
                            JMP *
                                          ADA FAILED
00383
       20133 020133
                                          A=077777 B=125252
                                                               E=0
                                                                    0 = 0
                            CLO
00384
       20134 103101
00385
                                          A=100000 B=125252
                                                               E=0
                                                                    0 = 1
       20135 002004
                            INA
                                                                          -SKP
                            CPA B100K
       20136 021743
00386
                                                                          +SKP
       20137 002040
                            SEZ
00387
       20140 020140
                            JMP *
                                          ADA FAILED
00388
                            LDA B
                                          A=125252 B=125252 E=0 O=1
00389 20141 000001
                                                                          -SKP
                            CPA ALT1
00390 20142 021761
                                                                          +SKP
                                                                   0=0
                            SOS C
                                          A=125252 B=125252
                                                               E=0
00391
       20143 103301
00392 20144 020144
                            JMP *
                                          B-REG. WAS MODIFIED
           THE FOLLOWING SEQUENCE IS USED TO CHECK
00394*
           JLA. JMP X,I, AND STA X,I
00395*
00396*
                                          WILL GET RETURN ADDR IN A
                            LDA PTJPR
00397 20145 020207
                            LDB A
00398
       20146 000000
                            .JLA PTRTO
                                           JLA TO PTRTO
       20147 100600
00399
       20150 020152
00400
       20151 020151
                            JMP *
                                           JLA FAILED
                      PTRTO CPA PTDF1
                                           CORRECT RETURN ADDRESS?
00401
       20152 020206
                                           YES
00402
                            CCE.RSS
       20153 002301
                            JMP *
                                           NO
00403
       20154 020154
00404
       20155 002400
                            CLA
                                           CLEAR A
                                                 В
00405
       20156 006400
                            CLB
                                             &
                            CAX
                                             &
                                                 χ
00406
       20157 101741
                            CBY
                                             &
                                                 Y
00407
       20160 105751
                                           JMP & LOAD Y W/P+2
00408
       20161 105762
                            JLY PTRT1
       20162 020164
                                            DID NOT MAKE IT
00409
       20163 020163
                            JMP *
00410 20164 002002
                     PTRT1 SZA
                                           A STILL CLEAR ?
                            JMP *
0.0411
       20165 020165
                                           COPY Y TO A
00412 20166 101754
                            CYA
                                           P+2 ?
00413
       20167 020211
                            CPA PTJYO
00414 20170 006002
                            SZB
                                            YEP , B STILL ZERO ?
                            JMP *
                                           LOOSE
00415 20171 020171
```

```
00416 20172 105744
                            CXB
                                           CHECK X WHILE WE ARE AT IT
00417
       20173 006002
                            SZB
                                            ?
00418
       20174 020174
                            JMP *
                                            UH UH!
00419
       20175 020205
                            LDA PTDFO
                                           SET PAGE ADDRESS
00420
       20176 021707
                            STA B1.I
                                           PUT IT IN B-REG. INDIRECTLY
00421
       20177 000001
                            CPA B
00422
       20200 020205
                            LDA PTDFO.I
00423
       20201 021710
                            ADB B2
                                           POINT PAST CONSTANTS & SUCH
00424
       20202 020210
                            CPA PTJMP
                                           INDIRECT OK?
00425
       20203 000000
                            JMP 0
                                           YES EXECUTE B-REG.
00426
       20204 020204
                            JMP *
       20205 020210
00427
                      PTDFO DEF *+3
                      PTDF1 DEF PTRT0-1
00428
       20206 020151
00429
       20207 020152
                      PTJPR JMP PTRTO
00430
      20210 000001
                      PTJMP JMP 1.I
00431
       20211 020163
                      PTJYO DEF PTRT1-1
00433
       20212 021762
                            LDA SRGP1
                                                B-REG.
                                                            Ε
                                                                     A-REG.
                            LDB A
00434
       20213 000000
                                          1000100100100111 1
00435
       20214 021763
                            LDA SRGP2
                                                              1001100000100000
                                                            1
00436
       20215 005025
                            BLS, ERB
                                          1100100100100111 0
00437
       20216 005661
                            ELB, CLE, BRS
                                          1100100100100111 0
00438
       20217 001124
                            ARS, ALR
                                                              0001100000100000
00439
       20220 005026
                            BLS, ELB
                                          0100100100100111 0
00440
       20221 005523
                            ERB.RBR
                                          0100100100100111 0
00441
       20222 001720
                            ALF, ALS
                                                              1000010000000010
00442
       20223 005124
                            BRS, BLR
                                          0100100100100110 0
00443
       20224 001330
                            RAR, SLA, ALS
                                                            0 0000010000000010
00444
       20225 005221
                            RBL, BRS
                                          1100100100100110 0
00445
       20226 002300
                            CCE
00446
       20227 001726
                            ALF.ELA
                                                            0 100000001000001
00447
       20230 001522
                            ERA, RAL
                                                              100000001000000
00448
       20231 005427
                            BLR, BLF
                                          0010010011000001 1
00449
       20232 001122
                            ARS. RAL
                                                              1000000001000001
                                                            1
00450
       20233 005220
                            RBL. BLS
                                          0001001100000100 1
00451
       20234 001135
                            ARS, SLA, ERA
                                                            0 111000000010000
00452
       20235 020235
                            JMP *
                                          SLA FAILED
00453
       20236 001623
                            ELA, RAR
                                                             1 0110000000010000
00454
       20237 005327
                            RBR, BLF
                                          1001100000100000
00455
       20240 002040
                            SEZ
                                          CHECK E-REG.
00456
       20241 001460
                            ALR, CLE, ALS
                                                               0000000001000000
00457
       20242 021764
                            CPA SRGP3
00458
       20243 102201
                            SOC
00459
       20244 020244
                            JMP *
                                          SRG INST A-REG.
       20245 000001
00460
                            LDA B
                                          CHANGE HANDS
00461
       20246 021763
                            CPA SRGP2
00462
       20247 006640
                            CLB, SEZ, CME
00463
       20250 020250
                             JMP *
                                          SRG INST B-REG.
```

00465 00466 00467	20252	102101 021767 000000	STO LDA LDB	BEAUS A	START WITH SET B=1302 AND			
00468	_	021765		AEAUS	A=0763	R10	E=1	
00469		101021	ASR		A=037144		E=1	0=0
00470		102301	SOS					
00471		100117	RRL	15	A=066056	B=117462	E=1	0=0
00472		100022	ASL		A=130270	B=176311	E=1	0=1
00473	20261	102201	SOC					
00474	20262	101100	RRR	16	A=176311	B=130270		
00475	20263	100041	LSL	1	A=174622	B=060561		
00476	20264	101025	ASR	5	A=107714	B=001413		0=0
00477	20265	021770	CPA	ASR.O	CHECK PRL	IMINARY RE	SULTS	
00478	20266	102201	SOC					
00479	20267	020267	JMP	*	EAU SHIFT	FAILED		
00480	20270	101040	LSR	16	A=01413	B=0		
00481	20271	006002	SZB			WAS CLEARE		
00482	20272	020272	JMP	*	WAS NOT E	AU SHIFT F	AILED	
00483		102101	STO					
00484		100020	ASL	16	A=0	B=001413		
00485		102301	SOS					
00486	•	100026	ASL	6	A= 0	B=041300		
00487		102201	SOC					
00488	_	101100	RRR		A=041300	B=0		
00489	_	021771		ASR.1	FINAL OK?			
00490	-	006002	SZB			TOO DATED		
00491		020303	JMP			IFT FAILED		0 V
00492	_	021742		B76K	A=076000	B=XXXXXX	E=X	0=X
00493	_	102101	STO		A -1 EU 000	B=003120	E=X	0=1 0=0
00494	_	100200	MPI	B6412	A=154000	D=003120	E=V	0=0
00495		021740 102201	SOC		•			
00495		020311	JMP	*	O WAS NOT	CLEARED B	Y MPY	
00497	_	100400		ALT1	A=166416			
16400		021761	D1.	ALI I	N=100410	D-02020.		
00498		100200	MPY	MU2	A=156224	B=002046		
	-	021772						
00499		100400	DIV	B7777	A=041161	B=007405		
	_	021741						
00500		100101	RRL	1	A=102342	B=017012		
00501	_	100200		ALTO	A=024412	B=15336		
		021760						
00502	20323	100400	DIV	В76К	A=125507	B=142412		
	20324	021742						
00503	20325	100200	MPY	ALT1	A=161446	B=016075		
	20326	021761						
00504	20327	102101	STO				0=1	
00505		100400	DIV	DV4	A=126760	B=006606		
	20331	021773						

```
00506 20332 021774
                           CPA RESUA
                                         RESULT IN A
00507 20333 102201
                           SOC
                                         0=0
                           JMP *
00508 20334 020334
                                         MPY OR DIV FAILED
00509 20335 101100
                           RRR 16
                                         CHANGE HANDS
                                         RESULT IN B
00510 20336 021775
                           CPA RESUB
                           JMP *+2
00511 20337 020341
                           JMP *
                                         MPY OR DIV ERROR
00512 20340 020340
00513 20341 100400
                           DIV B1
                                         TRY OVER FLOW
       20342 021707
00514
       20343 102301
                           SOS
                                         WAS IT ?
00515 20344 020344
                           JMP *
                                         NO
00516 20345 100400
                           DIV .DO
                                         TRY ZERO TO SET OVER FLOW
       20346 021706
00517 20347 102301
                           SOS
                                         WAS IT ?
00518 20350 020350
                           JMP *
                                         NO
00519*
                         TEST SBT AND LBT
00520 20351 003004
                           CMA, INA
00521 20352 021766
                           LDB BLBT
                                         GET DEF TO LBT THING
00522 20353 005200
                           RBL.
                                         MAKE IT A BYTE ADDRESS
00523 20354 105763
                           LBT
                                         A HAS HIGH BYTE
00524 20355 001727
                           ALF, ALF
00525 20356 000260
                           STA TEMP
                                         SAVE ONE BYTE
00526 20357 105763
                           LBT
                                         GET OTHER BYTE
                                         GET OTHER BYTE BACK
00527 20360 000260
                           IOR TEMP
00528 20361 021765
                           CPA AEAUS
00529 20362 002001
                           RSS
                           JMP *
00530 20363 020363
00532*
00533*
00534*
           AT THIS POINT THE BASIC INSTRUCTION TEST HAS PASSED
00535*
00536*
           VERY DESTRUCTIVE TEST OF 1K VCP RAM - CLEARS RAM MEMORY
00537*
00538*
00539 20364 105745
                           LDX VCPTFLG MUST SAVE AND RSTORE VCPTFLAG
       20365 000304
00540
                           LDY MLOST
                                       must save and restore mlost flag bit
      20366 105755
       20367 000215
00541
       20370 021715
                           LDA B7
                           CMA
00542 20371 003000
                           OTA CPUST
00543 20372 102601
                                         INDICATE IN BOOT RAM TEST
00544 20373 021727
                           LDA B100
                                         RAM MEMORY TEST
00545 20374 006400
                           CLB
00546 20375 101105 .MELO RRR 5
```

```
STA @A
                                          PUT ADDRESS IN LOCATION
00547 20376 000000
                           LDB A
00548 20377 000000
                                          DID IT STORE?
00549 20400 000000
                           CPB @A
                                          YES
                           CMB.RSS
00550
       20401 007001
       20402 020402
                           JMP *
                                           BUMMER !
00551
                                          SAVE COMPLEMENT
00552
       20403 000000
                           STB @A
00553
       20404 000000
                           CPB @A
00554
       20405 006401
                           CLB, RSS
                                      NEXT LOCATION
                            JMP *
                                          DIDNT STORE, BAD BOOT RAM
       20406 020406
00555
00556 20407 000000
                            STB @A
                                          STORE ZERO
00557
       20410 000000
                            CPB @A
                                          DID IT STORE?
00558
      20411 002005
                            INA, RSS
      20412 020412
                            JMP *
00559
                                          TEST BIT 10
                            RRL 5
00560 20413 100105
       20414 002021
00561
                            SSA, RSS
                                          DONE 1K ?
                                          NOT YET
00562
       20415 020375
                            JMP .MELO
00563*
                            STX VCPTFLG
                                          RESTORE VCP TEST FLAG
00564 20416 105743
       20417 000304
       20420 105753
                            STY MLOST
                                          restore mlost bit
0.0565
       20421 000215
00567*
           THE BOOT RAM TEST HAS PASSED
00568*
00569*
           SET UP TRAP CELLS
00570*
00571*
00572 20422 020000
                            LDA RVCODE
                            STA SAVEB
                                          REV CODE IN THE B REGISTER
       20423 000205
00573
                            LDA ILDEF
00574
       20424 021505
                                          DEF TO ILINT IN LOCATION ILI
      20425 000234
                            STA ILI
00575
                            STA PE
00576
       20426 000232
                            STA TBG
      20427 000233
00577
                            STA PFW
                                          FOR NOW ALL INTERRUPTS ARE ILLEGAL
00578 20430 000235
00579 20431 000236
                            STA MPT
                                           DEF TO UIT ROUTINE
00580 20432 021703
                            LDA UIT1
00581
       20433 000241
                            STA UIT
       20434 021716
                            LDA B11
00582
                            LDB ILJMP
                                           JMP ILI, I IN ALL TRAP CELLS
00583
       20435 021677
                            STB A.I
00584
       20436 000000
                      ILLP
       20437 002004
00585
                            INA
00586
       20440 021727
                            CPA B100
                                           STOP AT LOCATION 77B
       20441 002001
                            RSS
00587
       20442 020436
00588
                            JMP ILLP
                                           SET UP OTHER TRAP CELLS
                            LDA PFWJMP
00589 20443 021676
       20444 000004
                            STA 4
00590
       20445 021673
                            LDA PEJMP
00591
00592 20446 000005
                            STA 5
```

00594 00595 00596 00597 00598 00599	20447 000231 20450 021700 20451 000007 20452 021672 20453 000006 20454 021702 20455 000010 20456 021701 20457 000240	LDA MPTJMP STA 7 LDA TBGJMP STA 6 LDA UITJSB STA 10B LDA UITJMP	SET UP FOR JSB IN PE TRAP CELL
00602 * 00603 * 00604 *	BASIC I/O	ON CPU BOARD	
	20460 021733	LDA B170360 OTA CPUST	INDICATE (IF POSSIBLE) IN IO TEST
00609	20462 102300 20463 102200	SFS 0 SFC 0	CHECK INTERRUPT FF
00611 00612*	20464 021503		INTERRUPT FF ERROR
	20465 102202	SFC 2	CHECK GLOBAL REG.
00614	20466 102302	SFS 2	SHOULD BE OFF (FLAG SET)
00615 00616 *		JMP PROER	
00617	20470 107706	CLC 6,C	INSURE TBG IS OFF
	20471 102100	STF 0	TURN ON INTERRUPTS
	20472 102200	SFC 0	CHECK IT
	20473 102300	SFS 0	
00621		JMP PROER	INTERRUPTS NOT ON
	20475 002400	CLA	
	20476 102600 20477 102604	OTA O OTA 4	CLEAR INTERRUPT MASK
	20500 020507	LDA TBGDEF1	CLEAR INTERRUPT REGISTER
00626	20501 000233	STA TBG	SET JUMP IN TRAP CELL
	20502 103706	STC 6.C	TRY TIME BASE TIC
00628	20503 002400	CLA	START COUNT AT ZERO
	20504 002306	CCE, INA, SZA	
00630	20505 020504	JMP * -1	
00631	20506 021503	JMP PROER	LONG ENOUGH NOW ERROR
00633*			
	20507 020510	TBGDEF1 DEF ITBG	DEF TO TBG INTERRUPT
	20510 103100	ITBG CLF O	TURN OF INTERRUPTS
_	20511 003004	CMA, INA	NEGATE COUNT FOR FUTURE USE
	20512 001121 20513 001100	ARS, ARS	DIVIDE DV 0
	20514 000245	ARS STA TBGCNT	DIVIDE BY 8 SAVE COUNT FOR 1.25 MS
30003	E0014 000240	DIA IDUCINI	DUAT COOMI LOU 1.50 MO

```
CLC 6.C
                                          TURN OFF TIC
00640 20515 107706
                           LDA ILDEF
00641
       20516 021505
                            STA TBG
                                          TBG IS ILLEGAL INT NOW
00642 20517 000233
                                          CHECK CENTRAL INTERRUPT
                           LIA 4
00643 20520 102504
00644 20521 021714
                            CPA B6
                                          WAS IT THE TBG?
                           SFC 6
                                          FLAG SHOULD STAY CLEAR
00645 20522 102206
                            JMP PROER
                                          NOT SO ERROR (OR CIR NOT = 6)
00646 20523 021503
00647*
                          DONT TEST TBG MASK BIT ON PROC SINCE NOT
00648*
                          IMPLEMENTED ON A700
00649*
           LIA CPUST
00650*
                          DID IT STAY CLEAR?
           SSA
00651*
           JMP PROER
                          NO PROCESSOR ERROR
00652*
                          NOW SET MASK BIT
00653*
           LDA B2
00654*
           O ATO
                          GET MASK BIT
00655*
           LIA CPUST
                          DID IT SET
00656*
           SSA, RSS
00657*
           JMP PROER
                          NO THEN ERROR
           CLA
                          NOW RESTORE MASK BIT
00658*
                          IT WAS ORIGINALLY CLEAR
           OTA 0
00659#
00660*
00661*
                          SEE IF WE HAVE A VCP
00662*
00663*
                                          first SELECT CODE TO TRY
                            LDB B20
00664 20524 021720
                            OTB GR.C
                                          SET SELECT CODE
00665
       20525 107602 VCPL
                                          DIAGNOSE MODE 2
                            LDA B2
00666
       20526 021710
00667 20527 102602
                            OTA GR
                                          SET CARD
                                          GET RESULT
00668 20530 102502
                            LIA GR
                            ALF, SLA
                                          BREAK BIT SET?
       20531 001710
00669
                                          YES. FOUND
                            JMP VCPL1
00670 20532 020541
00671*
00672 20533 006004
                            INB
                                          NEXT SELECT CODE
                            CPB 'B100
                                          LAST SELECT CODE DONE??
00673
       20534 021727
                                           YES. NO VCP FOUND
      20535 020552
                            JMP ION6
00674
00675*
                                           TURN OFF DIAGNOSE MODE
00676 20536 002400
                            CLA
                            OTA GR
00677
       20537 102602
                                          GO AROUND AGAIN FOR NEW SELECT CODE
00678 20540 020525
                            JMP VCPL
00679*
00680 20541 003400
                      VCPL1 CCA
                                           GOOD VCP PRESENT !!!
       20542 000513
                            STA VCP.FLAG
00681
                                           VCP SELECT CODE
                            STB VCPSC
00682 20543 000514
       20544 002404
                            CLA, INA
                                           DIAGNOSE MODE 1
00683
       20545 102602
                            OTA GR
00684
                                         GET RESPONSE
                            LIA GR
00685 20546 102502
                                         GET ID ONLY
00686 20547 021726
                            AND IDM
                                         IS TICK CARD??? (ZERO ID)
00687
        20550 002003
                            SZA, RSS
                            STB ASFLG
                                         ASIC INTERFACE, NOT INTELLIGENT CARD
00688 20551 000515
```

00689*										
00690*										
_	20552	0001100	TONG	OT 4		01 E 4 D				
		002400	TONO		_	CLEAR	DIAGNOSE M	ODE		
00692	20553	102602		OTA G	R					
00694*										
00695*	SI	CART MEMO	ORY ACC	CESS F	OR FIRST	TIME				
00696*	CL	EAR MEMO	ORY IF	IT WA	S LOST I	OURING	POWER DOWN			
00697*	AN	D CHECK	MEMORY	BUT	DON'T DE	STROY	ANY DATA I	F NOT L	OST.	
00698*										
00699	20554	000215	MTST	LDA M	LOST	GET M	LOST BIT			
		001200		RAL			LOST BIT I	N SIGN		
00701	20556	000304		IOR V	CPTFLG		MEMORY IF		;	
00702	20557	000215		STA M		YES			NOT LOS	Т
00703	20560	021732			100340	INDIC	ATE IN MEM			_
00704	20561	102601		OTA C	PUST					
00705	20562	000302		STA P	EADD	NEGATI	VE NUMBER	FOR NO	PARITY E	RROR
00706*										
00707	20563	021047		LDB P	FWDEF1	GET DE	F TO PFW H	ANDLER	FOR MEM	TEST
00708	20564	000235		STB P			CELL, ALL			
						IL	LEGAL FOR	NOW		
00709				LWD1		POINT A	AT MAP ZER	0		
		021706		DEF .	D0					
00711	20567	102704		STC 4		TURN (ON POWER F.	AIL INT	ERRUPTS	(IS
						TH	IS RIGHT??	????)		
00712				SMAP		GET M.	AP ZERO DA	TA		
		021706		DEF .						
00714	20572	000370	MBUF	DEF	MPBUF	TEST I	MAP ZERO F	OR CORR	ECT INIT	IAL-
						IZ	ATION			
		002400		CLA						
00716	20574	020572		LDB .	.MBUF	GET PO	DINTER TO 1	MAP BUF	FER	
00717*										
00718			MPLP	CPA B	,I	IS MAI	P RIGHT?			
00719				RSS						
00720	20577	020774		JMP M	TSTE	NO, GO	O REPORT E	RROR		
00721				INA						
		006004		INB			ADDRESS AN	D VALUE	1	
00723				CPA B	40	DONE?				
00724				RSS			GO SET UP			HECK
00725				JMP M	PLP	NO, GO	O AROUND L	OOP AGA	IN	
00726				CCA						
00727	20606	000366		STA M	AP					

```
00728*
                         SET UP MAP FOR NEXT 32K AND CHECK PARITY SYSTEM
00729*
00730*
                                         CHECK IF END OF MEMORY
00731 20607 000366 MTSTM LDA MAP
                                         MOVE TO NEXT BLOCK
       20610 002004
                           INA
00732
                           STA MAP
      20611 000366
00733
                                         IS IT END OF ADDRESSABLE MEMORY ?
      20612 021735
                           CPA B1000
00734
                                         YES
                           JMP MTST5
00735
       20613 021072
                                         SET UP NEXT MAP
                           JLY STMAP
00736 20614 105762
       20615 027647
                         CHECK FIRST WORD TO SEE IF MEMORY THERE
00737*
                                         disable parity interrupts
                           CLC 5
00738 20616 106705
                           CLB
00739
       20617 006400
                                          POINT AT FIRST WORD
00740 20620 000215
                           LDA MLOST
                                         WAS MEMORY LOST?
                           SSA.RSS
00741
      20621 002021
                                          YES, SKIP LOAD
                            JMP MTM1
       20622 020626
00742
00743*
                           CLA
00744 20623 002400
00745 20624
                           XLB1 '@A'
                                        READ A WORD
                           CMB
00746 20626 007000 MTM1
                            CLA
00747 20627 002400
                                        COMPLEMENT AND STORE
00748 20630
                           XSB1 '@A'
                                        STORE AGAIN FOR RAM POWER UP PROBLEM
                           XSB1 '@A'
00749
       20632
                           XCB1 '@A'
                                        GET DATA BACK
00750 20634
                                        COMPLEMENT DATA BACK
                            CMB.RSS
00751
       20636 007001
                                        DIDNT STORE. END OF MEMORY
                            JMP MTST5
00752 20637 021072
00753*
                            CLA
                                          ADDRESS ZERO AGAIN
00754 20640 002400
                                          STORE ORIGINAL DATA BACK
                           XSB1 '@A'
       20641
00755
                            XCB1 '@A'
                                          DID IT STORE?
00756
       20643
                                          YES. GO TEST NEXT 32K
00757 20645 002001
                            RSS
                                          FOUND END OF MEMORY
00758 20646 021072
                            JMP MTST5
00759*
00760*
                                          POINT PE TRAP AT OTHER ENTRY
                     MTST3 LDA PEDEF2
00761 20647 021071
00762 20650 000232
                            STA PE
                            LDB MAP
 00763
       20651 000366
                                          MAP OVER 2 FOR WHICH 64K BLOCK
 00764 20652 005100
                            BRS
                                          ADD START OF LOGGING RAM
                            ADB B1400
 00765 20653 021736
                                          SAVE ADDRESS
 00766 20654 000503
                            STB TEMPO
                                          WAS MEMORY LOST??
 00767 20655 000215
                            LDA MLOST
                            SSA
 00768 20656 002020
                                          GET CURRENT DATA
 00769 20657
                            XLB1 '1700B'
 00770 20661 002400
                            CLA
                            XSA1 '1700B'
                                          GET DATA
 00771 20662
 00772 20664 102105
                            STF 5
                                          CHANGE PARITY SENSE
                                          MAKE IT A ONE BIT ERROR
       20665 021707
                            XOR B1
 00773
 00774 20666
                            XSA1 '1700B'
                                          ESTABLISH BAD PARITY
```

00776 00777 00778 00779 00780 00781 00782 00783 00784 00785 00786 00787 00788	20674 00 20675 02 20676 00 20677 00 20700 02 20702 00 20703 00 20704 20706 10 20707 02 20710 20712 10 20713 20715 02	02705 02002 20774 00503 02003 20774 00247 02400 00503 02105 21711	SZA,RSS JMP MTSTE ISZ ECCCNT CLA STA TEMPO,I	CORRECTED?? NO, ERROR GET ERROR LOG ERROR LOGGED AND CORRECTED?? IT DIDN'T SO ERROR CLEAR ERROR LOGGING RAM RESTORE GOOD PARITY MAKE TWO BIT ERROR STORE BAD PARITY READ BAD PARITY
00796 00797 00798	20717 02 20720 20722 02 20723 00	21706 21004 00232	LWD1 DEF .D0 XSB1 '1700B' LDA PEDEF1 STA PE STC 5	PUT DATA 1 MAP BACK LIKE IT WAS RESTORE GOOD PARITY TO LOCATON 1700 PARITY ERRORS TO OTHER HANDLER NOW TURN PARITY INTS BACK ON AGAIN
00802 00803				TEST A 32K BLOCK OF MEMORY IF MEMORY WAS LOST SKIP LOADING DATA
00805 00806*	20727 02	20740	JMP MTSTL	MEMORY CONTENTS LOST
00807 00808	20730 00		CLA CLB	CLEAR A AND B TO COPY DATA TO SELF
00809		05745	LDX B77777	COUNT FOR 32K
00810 00811 00812 00813*	20734 20735 20737 02	20607	MW11 XLA1 '@A' JMP MTSTM	READ EVERY LOCATION TO CHECK PARITY READ LAST LOCATION
00814 00815 00816 00817	20740 00 20741 00 20742 20744 00	02400	CCB CLA XSB1 '@A' CMB,INB	MAKE ALL ONES STORE IT IN FIRST LOCATION MAKE B ONE
00818	20746 02		LDX B77777 MW11	COUNT FOR 32K WRITE ONES IN EVERY LOCATION AND READ BACK

```
XLB1 '@A'
                                        READ THE LAST LOCATION
00820 20750
                           INB,SZB
                                        IS IT ONES???
00821 20752 006006
                                        NO. MEMORY ERROR
00822 20753 020774
                           JMP MTSTE
00823 20754 002400
                           CLA
00824 20755 006400
                           CLB
                           XSB1 '@A'
                                        STORE ZERO IN FIRST LOCATION
00825 20756
00826 20760 006004
                           INB
                                        COUNT FOR 32K
00827 20761 105745
                           LDX B77777
       20762 021744
                                        WRITE ZERO IN ALL LOCATIONS & READ
00828
      20763
                           MW 11
                                        READ LAST LOCATION
                           XLB1 '@A'
00829
      20764
                           SZB
                                        IS IT ZEROS
00830 20766 006002
00831
                           JMP MTSTE
                                        NO. MEMORY ERROR
      20767 020774
00832 20770 000503
                                        GET ERROR LOG
                           LDA TEMPO, I
                                        ZERO STILL??
                           SZA
00833 20771 002002
                                        ONE MORE CORRECTION
                           ISZ CORCNT
00834 20772 000250
00835 20773 020607
                           JMP MTSTM
00836
           MEMORY ERROR ROUTINE
00838*
           EXTENDED MEMORY ERROR DISPLAY
00839*
00840*
00841 20774 002400 MTSTE CLA
                           JLY STMAP
                                        PUT MAP ZERO BACK
00842 20775 105762
       20776 027647
                                        GET 32K BLOCK ADDRESS
                           LDA MAP
00843 20777 000366
                                        SAVE MEMORY SIZE
00844 21000 000246
                           STA MSIZE
                                        PUT IT IN UPPER HALF
                           ALF, ALF
00845 21001 001727
                           IOR B100340
                                        ADD EXTENDED MEMORY SECTION
00846 21002 021732
                                        GO DISPLAY IT
00847 21003 021515
                           JMP DSPLY
00848*
           PARITY INTERRUPT ROUTINE
00849*
           A SOFT ERROR WILL NOT CAUSE CPU TO STOP
00850*
00851*
00852 21004 021005 PEDEF1 DEF IPRTY
                                        DEF TO PARITY HANDLER
                     IPRTY LWD1
                                        RESTORE DATA 1 MAP (KILLED BY
00853 21005
                                           INTERRUPT)
                           DEF .DO
00854 21006 021706
                           LDA MLOST
                                        MEMORY LOST??
00855 21007 000215
                                         NO. CHECK FOR SOFT ERROR
                           SSA, RSS
00856 21010 002021
                                         YES. NO SOFT ERRORS IF MEMORY LOST
                           JMP MTSTE
00857 21011 020774
00858*
00859 21012 002400
                           CLA
                            JLY STMAP
                                        SET UP MAP TO FIRST 32K
00860 21013 105762
       21014 027647
00861 21015 006400
                            CLB
                                        MEMORY LOST NOW
                           STB MLOST
00862 21016 000215
                                        CLEAR RESTART CONDITION
                           XSB1 '4'
00863 21017
```

```
00864 21021 000366
                           LDA MAP
00865 21022 000303
                           STA PEMAP
                                        SAVE BLOCK WITH PARITY ERROR
00866 21023 105762
                           JLY STMAP
                                        SET MAP BACK LIKE BEFORE
       21024 027647
00867
      21025 102505
                           LIA 5
00868 21026 021744
                           AND B77777
00869 21027 000302
                           STA PEADD
                                        SAVE ADDRESS OF THIS PARITY ERROR
00870 21030 007400
                           CCB
00871
      21031
                           XSB1 '@A'
                                        RESTORE GOOD PARITY TO LOCATION
      21033
00872
                           XCB1 '@A'
                                        READ IT BACK
00873
      21035 006005
                           INB, RSS
00874 21036 020774
                           JMP MTSTE
                                        NO. A REAL MEMORY PROBLEM
00875*
00876 21037
                           XSB1 '@A'
                                        STORE ZEROS
00877 21041
                           XLB1 '@A'
00878
      21043 006002
                           SZB
                                        WAS A SOFT ERROR
00879 21044 020774
                           JMP MTSTE
                                        NO. REAL MEMORY PROBLEM
00880*
00881 21045 102705
                           STC 5
                                        TURN ON PARITY INTS AGAIN
00882 21046 020725
                           JMP MTSTO
                                        GO TEST THIS 32 K AGAIN
00884*
                         POWER GOING DOWN
00885
      21047 021050
                     PFWDEF1 DEF PDOWN
                                         POWER DOWN DEF
00886 21050 106704
                     PDOWN CLC 4
                                         TURN OF POWERFAIL INTERRUPTS
00887
       21051
                           LWD1
                                         RESTORE DATA 1 MAP
00888 21052 021706
                           DEF .DO
00889 21053 000302
                           LDA PEADD
                                         YES CHECK IF THERE
00890 21054 002020
                           SSA
                                           WAS A PARITY ERROR
00891 21055 021065
                           JMP IPF
                                         NO
00892*
00893 21056
                           XLA1 '@A'
      21060 021711
00894
                           XOR B3
                                         MAKE TWO BIT ERROR
00895 21061 102105
                           STF 5
                                         YES - CHANGE PARITY SENSE
00896
      21062
                           XSB1 '@A'
                                         WRITE AN ERROR
00897
      21064 103105
                           CLF 5
                                         PUT PARITY BACK
                           SFS 4
00898
      21065 102304 IPF
                                         WAIT FOR POWER TO GO DOWN
                           JMP IPF
00899
      21066 021065
       21067 107700
00900
                           CLC O.C
                                         TURN OFF MACHINE
00901 21070 020002
                           JMP START
                                         DIDN'T GO ALL THE WAY SO RESTART
00902*
00903 21071 020716 PEDEF2 DEF MTST4
                                         PARITY TEST ENTRY
00904*
00905 21072 000366
                     MTST5 LDA MAP
                                         GET LAST BLOCK NO.
00906 21073 000246
                           STA MSIZE
                                         SAVE MEMORY SIZE
00907 21074 002003
                           SZA, RSS
00908 21075 020774
                           JMP MTSTE
                                         GO SAY NO MEMORY ERROR
00909 21076 002400
                           CLA
00910 21077 000366
                           STA MAP
                                         RESET MAP ZERO
```

```
00911 21100 105762
                           JLY STMAP
       21101 027647
00912*
00913 21102 103100
                           CLF 0
                                          RESET THINGS
00914
      21103 102704
                           STC 4
                                          REENABLE ALSO
00915
      21104 021720
                           LDA B20
00916
      21105 021735
                           LDB B1000
00917 21106 105745
                           LDX B100
                                          SAVE TRAP CELL AREA OF MAIN MEMORY
       21107 021727
00918
       21110
                           MW10
00919
      21111 003400
                           CCA
                           STA TRAPFLAG
                                          FLAG THAT TRAP CELLS ARE SWAPPED
00920 21112 000305
                                          NEED TO PRESET IF BREAK DURING
00921
      21113 000510
                           STA NDCLR
                                             IO TEST
                                          SET POINTER FOR I/O TABLE
00922 21114 021671
                           LDA IOLP
00923
       21115 000503
                           STA TEMPO
00924 21116 002004
                           INA
                           STA TEMP1
                                          SAVE PAGE ADDRESS
00925 21117 000502
00927*
           START OF I-O INTERFACE CHIP TESTS
00928*
00929*
           USE DIAG. MODE 1 TO BUILD A SELECT CODE TABLE
00930*
00931 21120 021747
                           LDA B177700 INDICATE IN IO INTERFACES
00932 21121 102601
                           OTA CPUST
00933
       21122 102102
                           STF 2
                                         INSURE GLOBAL REGISTER IS OFF
00934 21123 002404
                                         SET TEST MODE 1 (PRIORITY RESPONSE)
                           CLA, INA
                           OTA 2
                                         GIVE MODE TO CHIPS
00935 21124 102602
                                         INCASE OF NO RESPONSE
       21125 002400
00936
                    IOLO
                           CLA
00937 21126 000503
                           ISZ TEMPO
00938 21127 000503
                           STA TEMPO.I
                                         GET TABLE POINTER
00939
       21130 102502
                           LIA 2
                                         GET SELECT CODE
00940 21131 002003
                           SZA, RSS
                                         ANY SELECT CODE
00941
      21132 021157
                            JMP IONO
                                         NO END-OF-IO CHIPS
00942
       21133 021725
                           AND SCM
                                         YES - USE SELECT CODE ONLY
00943
       21134 000503
                            STA TEMPO, I
                                         PUT IT IN TABLE
00944
       21135 001665
                           ELA, CLE, ERA
                                         SUBTRACT 20B
00945 21136 021753
                           ADA .N20
00946 21137 002020
                           SSA
                                         IS IT A VALID SELECT CODE?
00947
       21140 021155
                            JMP IOE4
                                         NO - INDICATE ERROR 4 ON LEDS
00948 21141 000502
                           LDA TEMP1
                                         CHECK FOR DUPLICATE SELECT CODES
00949 21142 000503
                           CPA TEMPO
                                         END OF TABLE?
                     IOL1
                            JMP IOLO
                                         YES MOVE TO NEXT IO CHIP
00950
       21143 021125
                                         GET SC FROM TABLE
00951
      21144 000000
                           LDB A.I
00952
      21145 005665
                            ELB, CLE, ERB
                            CPB TEMPO, I
                                         IS IT THE SAME AS THE NEW SC?
00953
       21146 000503
00954
       21147 021152
                            JMP *+3
                                         YES-DUPLICATE SELECT CODES ERROR 3
00955
      21150 002004
                            INA
00956 21151 021142
                            JMP IOL1
                                         NO DO NEXT ENTRY
```

```
00957*
00958 21152 000205
                           STB SAVEB
                                        DUPLICATE SELECT CODE IN B REGISTER
00959 21153 021711
                           LDA B3
00960 21154 021513
                           JMP IOER
00961
       21155 021712
                    IOE4
                           LDA B4
00962 21156 021513
                           JMP IOER
00964*
           CHECK IF ANY SELECT CODES DID NOT RESPOND TO MODE 1
00965*
           IF THEY DIDN'T PRIORITY CHAIN IS BROKEN
00966*
00967 21157 102102 IONO
                           STF 2
                                         INSURE GLOBAL REGISTER IS OFF
00968 21160 002400
                           CLA
                                         TURN OFF DIAGNOSE MODE
00969 21161 102602
                           OTA 2
00970 21162 021717
                           LDA B17
                                         START WITH FIRST SELECT CODE -1
00971
      21163 000477
                           STA PO.CT
      21164 000477 IOL2 ISZ PO.CT
00972
                                         MOVE TO NEXT SC
00973 21165 000502
                           LDA TEMP1
                                         CHECK IF IN TABLE
00974
       21166 000000
                    IOL3
                           LDB A,I
                                         GET SC FROM TABLE
00975
      21167 006003
                           SZB, RSS
                                         END OF TABLE?
00976
      21170 021176
                           JMP ION1
                                         YES
00977
      21171 005665
                           ELB, CLE, ERB
00978 21172 000477
                           CPB PO.CT
                                         NO IS SC IN TABLE?
00979
       21173 021164
                           JMP IOL2
                                         YES
00980 21174 002004
                           INA
00981
       21175 021166
                           JMP IOL3
                                         NO MOVE TO NEXT ENTRY
00982 21176 000477 ION1
                           LDA PO.CT
                                         GET SC
00983
      21177 021727
                           CPA B100
                                         END OF SC'S
00984
      21200 021210
                           JMP ION2
                                         YES
00985
      21201 102602
                           OTA 2
                                         NO TRY IT
00986 21202 002400
                           CLA
00987
       21203 102502
                           LIA 2
00988 21204 002003
                           SZA, RSS
                                         DID IT COME BACK?
00989 21205 021164
                           JMP IOL2
                                         NO MOVE TO NEXT ONE
00990 21206 021710
                           LDA B2
                                         YES - INDICATE ERROR 2
00991 21207 021513
                           JMP IOER
00993*
           CHECK INDIVIDUAL I/O CHIPS
00994*
00995 21210 000502 ION2 LDB TEMP1, I
                                         START IO CHECK WITH FIRST ENTRY
00996 21211 002400
                           CLA
                           SZB,RSS
00997
      21212 006003
                                         WERE THERE ANY ENTRIES?
00998 21213 021513
                           JMP IOER
                                         NO IO CHIPS PRESENT ERROR O
00999
      21214 021275
                           LDA IOIDEF
                                         SET UP DEF FOR TRAP CELL JUMP
01000 21215 000242
                           STA INTIO
01001
       21216 000502
                           LDB TEMP1
                                         GET SC TABLE POINTER
01002 21217 000503
                           STB TEMPO
                                         SET POINTER
01003 21220 000503 IOL4 LDB TEMPO,I
                                         GET SELECT CODE
01004 21221 006103
                           CLE, SZB, RSS
                                         END OF TABLE?
01005 21222 021332
                           JMP ION3
                                         YES CHECK FOR BREAK ENABLE
```

01006*			
01007	21223 105762	JLY CHKIO	CHECK I/O CHIP ON THIS CARD
	21224 021546		
	21225 021512	JMP IOESC	* DISPLAY SELECT CODE WITH ERROR
01009*			
01010*		INTERRUPTS	
01011*			
	21226 000503		GET SELECT CODE
	21227 021724	AND B77	
	21230 103602	OTA GR,C	SET GLOBAL REGISTER
	21231 021675	LDB IOIJMP	DUM TO THESDRIPE THAN THE MOAD CELL
	21232 000000		PUT I/O INTERRUPT JUMP IN TRAP CELL
	21233 021720	LDA B20	
	21234 021720	LDB B20	
01019	21235 105745	LDX BIOO	UPDATE TRAP CELL AREA FOR THIS
01000	21236 021727	MUO1	INTERRUPT
01020	21237 21240 021330	MWO1	INCLUDE DMA ADDRESS
	21241 102620	OTA 20B	PASS IT TO SELF CONFIGURATION REG
01022		XSA1 'DMA+1'	
	21244 021327	LDA DMAQD	GET DMA CONTROL WORD
01025	_	XSA1 'DMA'	del bill control none
		LDA DMAQD+2	AND COUNT
01020		XSA1 'DMA+2'	
		LDA B7	DISABLE SRQ INTERRUPTS
	21253 102602	OTA 2	DIAGNOSE MODE 7!!! MUST CLC 0,C TO
0.025	21295 102002	01 2	GET OUT OF THIS MODE
01030	21254 103720	STC 20B,C	DO SELF CONFIGURATION
	21255 102324	SFS 24B	DID IT COMPLETE
	21256 021512	JMP IOESC	NO SO ERROR
	21257 102521	LIA 21B	CHECK CONTROL WORD
	21260 021327	CPA DMAQD	
	21261 002001	RSS	
01036	21262 021512		BAD SO ERROR
01037	21263 102523	LIA 23B	CHECK COUNT
	21264 021331	CPA DMAQD+2	
01039	21265 002001	RSS	
01040	21266 021512	JMP IOESC	NO GOOD SO ERROR
01041	21267 021711	LDA B3	NOW USE DIAG. MODE 3
01042	21270 102602	OTA 2	
01043	21271 102100	STF 0	TURN ON INTERRUPTS
01044	21272 002006	INA,SZA	WAIT FOR IT
01045	21273 021272	JMP *-1	
01046	21274 021512	JMP IOESC	NO GOOD
01047*			

01049	21275	021276	IOIDEF	DEF	IOINT	DEF FOR TRAP CEEL
01050	21276		IOINT	LWD1		PUT DATA 1 MAP BACK
01051	21277	021706		DEF	.DO	
01052	21300	102504		LIA	4	CHECK CENTRAL INTERRUPT
01053	21301	106502		LIB	2	AGAINST GLOBAL REGISTER
01054	21302	000001		CPA	В	WELL?
01055	21303	002001		RSS		
01056	21304	021512		JMP	IOESC	CARD ERROR
01057	21305	021330		LDB	DMACF	
01058	21306	021713		ADB	B5	MOVE TO CONFIGURATION ADDRESS
01059	21307			XCB1	'DMA+2'	DID IT STORE
01060	21311	102224		SFC	24B	AND DID IT TURN OFF
01061	21312	021512		JMP	IOESC	NO SO ERROR
01062	21313	102523		LIA	23B	CHECK COUNT IS ZERO
01063	21314	002002		SZA		
01064	21315	021512		JMP	IOESC	
01065	21316	107720		CLC	20B,C	INSURE DMA IS OFF
01066	21317	107721		CLC	21B,C	
01067	21320	000503		LDA	TEMPO,I	GET SELECT CODE
01068	21321	021724		AND	B77	
01069	21322	021674		LDB	ILIJMP	PUT TRAP CELL BACK TO ILLEGAL
						INTERRUPT
01070	21323	000000		STB	A,I	
01071	21324	000503		ISZ	TEMPO	MOVE TO NEXT ENTRY
01072	21325	000204		ISZ	SAVEA	COUNT THIS I/O CARD
01073	21326	021220		JMP	IOL4	AND DO IT
01074*						
01075		001760	DM A	EQU	1760B	
01076	21327	000200	DM AQD	OCT	200	
01077	21330	001760	DMACF	DEF	DM A	
01078	21331	177775		DEC	- 3	
010048	۵.		m			
01081*				ONE	INTF. HAS	A BREAK ENABLE
01082*		ONE IS O	K			
01083*		004540	70110			WAR DIAGNOOD WARD A
01084		021710	ION3			USE DIAGNOSE MODE 2
01085		000502			TEMP 1	SET POINTER FOR SELECT CODE
		000503			TEMPO	
01087		006400		CLB	5 5345 0	0. D. D. G. G. T. J. G.
01088		000501			TEMP2	CLEAR SC FLAG
01089		102102		STF		TURN OFF GLOBAL REGISTER
01090		102602	TO! =	OTA		GURAR THE GAGE OF US STORAGE
01091		002400	IOL5	CLA		CLEAR IN CASE OF NO RESPONSE
01092	-	102502		LIA		GET PARAMETERS
01093		002002		SZA		DONE WITH I O
01094		021350			ION4	NO
		102602		OTA		TURN OFF DIAG. MODE 2
01090	21346	006400		CLB		NO ERRORS

01097 01098		021364 001710			PTSTX SLA	YES NOW CHECK IF VCP OR LOADER CHECK BREAK ENABLE BIT
01099	21351	021354		JMP	* +3	
		000503			TEMPO	MOVE TO NEXT ONE
		021341 002740			IOL5 SEZ,CCE	WAS THERE A PREVIOUS ONE
		021361		-	IOEN4	YES SO ERROR 1
01104	21356	000503			TEMPO	NO OK SAVE THIS ONE
		000501			TEMP2	
01106	21360	021341		JMP	IOL5	NOW TRY NEXT ONE
01107*	21361	000513	IOEN4	STA	VCP.FLAG	NO VCP IF TWO BREAK ENABLES
		002004		INA	701 11 2	
		021513		JMP	IOER	DISPLAY ERROR 1
01112*						
01113 * 01114 *		RETEST E RETEST I				
01115*		(LILD) I	O LINIC	מבוונ		
		105762	PTSTX	JLY	.PSET	CLEAR I/O SYSTEM FROM DIAGNOSE
		021633				MODE 7
		021776			ENT	
		102603		OTA		INITIALIZE BREAK ENTRY POINT
		103603 000305			3,C	CHECK VCP TEST
		002003			RSS	CHECK VCI 1E51
		021401			PTS2	
		021735		LDA	B1000	
01124		021720			B20	
01125		105745		LDX	B100	
01106		021727		MILO	1 D	ESTORE TRAP CELL AREA OF MAIN MEMRY
01126 01127			CPTG		1 R VCPTFLG	
-		000304	FISZ	SSA		CHECK VOI 1851
01129		021471			PTS1	IF TEST DONT CHECK SWITCHES
01130*						
01131		102501			CPUST	GET SWITCHES
		001727			, ALF	GELE MEST LOODS
		021715			B7 .RSS	SELF TEST LOOP??
01134	-	002003				YES, GO AROUND AGAIN
01136*		020002		0	2	227, 00 111100112 10011211
01137		000244		LDB	DISPLAY	GET SELF TEST STATUS
01138	21412	006002		SZB		DID SELF TEST PASS
01139		021471		JMP	PTS1	NO, MUST GO TO VCP
01140*		001710		anı	Di	LOOD ON SELE TEST
		021712 020002			B4 START	LOOP ON SELF TEST YES. GO AROUND AGAIN
01172	21717	020002		01.11	~ + 11 II I	120, do milouis muntain

```
01143*
01144 21416 021710
                          CPA B2
                                         JMP TO USER ROM??
01145 21417 021437
                          JMP .. USER, I YES, GO
01146*
01147*
          IF USER WANTS TO CONTINUE TO VCP MUST ENTER AT VCP IN PAGE 1
01148*
          NOTE THAT USER ROM WILL NOT BE ENTERED IF SELF TEST FAILS
01149*
01150*
          NOW SEE IF CAN AUTO RESTART
01151*
01152 21420 002011
                           SLA.RSS
01153 21421 021440
                           JMP PTSO
                                         AUTO RESTART NOT ENABLED
01154*
01155 21422 000215
                           LDB MLOST
                                         CHECK MEMLOST
01156 21423 006021
                           SSB.RSS
                                         SKIP IF MEMORY SAVED
01157 21424 021440
                           JMP PTSO
                                         MEMORY LOST. GOTO VCP
01158*
01159 21425
                           XLB1 '4'
                                         GET TRAP CELL FOR AUTO RESTART
01160 21427 006003
                           SZB,RSS
                                         IS INSTRUCTION THERE?
01161 21430 021440
                           JMP PTSO
                                         NO INSTRUCTION. GOTO VCP
01162*
01163 21431 102702
                           STC 2
                                         ENABLE BREAK
01164 21432 002400
                           CLA
01165 21433 102601
                           OTA CPUST
                                         INDICATE USER PROGRAM EXECUTING
                           XJMP '.DO'.'4' JUMP TO LOCATION 4 IN SYSTEM MAP
01166 21434
01167*
01168 21437 030002 ..USER DEF 30002B
                                         START OF USER ROM
01169*
01170*
           CANT AUTO RESTART, SEE IF MUST AUTOLOAD
01171*
01172 21440 021715 PTSO CPA B7
                                     DISC LOADER
01173 21441 021455
                           JMP .PTDC,I
                                        GO DO DISC LOADR
01174*
01175 21442 021711
                           CPA B3
01176 21443 021456
                           JMP PTDS
                                         DS LOADER
01177*
01178 21444 021713
                           CPA B5
01179 21445 021447
                           JMP PTRM
                                      PROM LOADER
01180*
01181 21446 021471
                           JMP PTS1
                                      NO. LOADR, GO TO VCP
01182*
01183 21447 021705 PTRM LDA .RMSC
01184 21450 000264
                           STA SCETC
                                          DEFAULT SELECT CODE
01185 21451 104600
                           .JLB RMLDR
                                          LOAD FROM ROM CARD
       21452 026364
01186 21453 021465
                           JMP .MRBT.I
                                           GO START IT UP
01187 21454 021466
                           JMP PTLER
                                           GO REPORT ERROR
01188*
01189 21455 026503 .PTDC DEF PTDC
                                         DISC LOADER
```

01190*						
-		02170H	PTDS	ΙDΔ	.DSSC	DS AUTOBOOT
-		000264	1 1 00		SCETC	
		104600				LOAD FROM DS
01193		025040		. 0 111	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Long I had be
01194		002001		RSS		
					PTLER	ERROR, GOTO VCP
01196	_	021465			.MRBT, I	•
01197*		_			•	
01198	21465	024072	.MRBT	DEF	MRBT	GO SET UP BOOT PARAMS
01199*						
01200	21466	021470	PTLER	LDA	DSCER	DISC ERROR CODE
01201	21467	021515		JMP	DSPLY	
01202*						
		100200	DSCER	OCT	100200	
01204*						
01205*		. .	TE DO	a a Thi		
01206*		TO VCP	IF PU	POTRI	_E	
		000512	DTC1	I DV	VCP FIAG	IS THERE A VCP??
		002003			RSS	15 THERE A VOI::
		021501			NVCP	NO. NOTHING MORE TO DO
01211	. •	021501		0111	NVCI	NO, NOTHING HORE TO DO
		102702		STC	2	ENABLE BREAK
		021715				
						SAY IN FRONT PANEL
		021500				
01216	21500	022000		DEF	VF P	
01217*						
01218						
						ERROR 5, NO VCP
01220	21502	021513		JMP	IOER	
01222*	E	RROR REP	ORTING	TO	PROCESSOR	LEDS
01223*						
		021733	PROER	LDA	B170360	INDICATE PROCESSOR ERROR
01225		021515			DSPLY	
01226						
01227						
01228	21505	021506				POINT TO ILEGAL INT ROUTINE
		102504	ILINT			GET CENTRAL INTERRUPT REGISTER
_		001727			, ALF	PUT IT IN DATA
		021731			B100300	INDICATE ILLEGAL INTERRUPT
01232	21511	021515		JMP	DSPLY	

01233 * 01234 01235	21512 21513	000503 001727	IOESC IOER	LDA ALF	TEMPO,I	GET SELECT CODE FOR DISPLAY PUT DATA IN UPPER HALF
01236	21514	021731		IOR	B100300	INDICATE IO TEST ERROR
01238*					(SECTION)	
01239 * 01240 *		THEN UI				
01241*						
01242 01243*	21515	000244	DSPLY	STA	DISPLAY	SAVE DATA AND SECTION
01243	21516	000244	POCOO	T DA	DICDIAV	
		002300	1 00 00	CCE	DISPLAT	SET TO DO SECOND PART
		021734			B377	DET TO DO DECOMD TAKE
		102601			CPUST	
01248	21522	021753		LDB	.N20	
		000000		ISZ		
		021523		JMP		
		000001		ISZ		
		021523			*-3	
		002041			RSS	
		021535			PRTLP	
		000244			DISPLAY	
		001767			CLE, ALF	
01257		021755 021520			BIT7 POCOO+2	UDDED HAVE DAMA
01259*	21334	021520		JMP	PUCUU+2	UPPER HALF DATA
01260	21535	102501	PR TI.P	Τ.ΤΔ	CPUST	CHECK IF LOOP
		001727	111121	ALF,		CHECK II LOOF
		021715		AND		
01263		002003			RSS	??
01264		021067			IPF+2	
01265*						
01266		000513		LDA	VCP.FLAG	IS THERE A VCP??
		002002		SZA		
		021364			PTSTX	GO TO VCP
01269	21545	021516		JMP	P0C00	

```
01271*
01272*
01273*
           CHECK AN I/O CARD B HAS SELECT CODE TO CHECK
01274*
01275*
01276*
                     CHKIO ELB, RBR
                                          SAVE SELF TEST FLAG
01277 21546 005623
                           OTB GR.C
                                          SET GLOBAL REGISTER
01278 21547 107602
                                          CLEAR IN CASE OF NO RESPONSE
01279 21550 002400
                           CLA
                                          GET GLOBAL REGISTER
01280
      21551 102502
                           LIA GR
       21552 000001
                           CPA B
                                          DID IT COME BACK ?
01281
                                          YES
                            RSS
01282
       21553 002001
                                          NO ERROR
                           JPY 0
01283 21554 105772
                     CHBR
       21555 000000
                                         DOES THIS INTERFACE HAVE SELF TEST
       21556 002041
                            SEZ.RSS
01284
                                         NO - THEN DON'T WAIT
       21557 021574
                            JMP ION. 2
01285
                                         YES THEN WAIT 10 SECS FOR SELF TEST
                            LDA .N40
      21560 021754
01286
                                                       11111111111
                            SFC DATA
01287
      21561 102230
      21562 021570
                            JMP ION. 1
01288
                            ISZ B
      21563 000001
01289
                            JMP *-3
01290 21564 021561
                            ISZ A
       21565 000000
01291
01292
       21566 021561
                            JMP *-5
                                         TIME OUT SO ERROR
                            JMP CHBR
01293 21567 021554
      21570 103530 ION. 1 LIA DATA, C
                                         GET SELF TEST STATUS & CLEAR FLAG
01294
                                         WAS IT GOOD?
      21571 002020
                            SSA
01295
                            SLA
01296
      21572 000010
                            JMP CHBR
                                          NO SO ERROR
01297 21573 021554
                                          USE ALTERNATING PATTERN
                     ION. 2 LDA ALTO
01299 21574 021760
                                            TO CHECK I/O CHIP BUS UPPER
01300 21575 102623
                            OTA 23B
                                          AND OPPSITE PATTERN
       21576 001300
                            RAR
01301
                                            FOR I/O CHIP BUS LOWER
                            OTA 24B
      21577 102624
01302
                                          CLEAR INCASE NO RESPONSE
                            CCB
01303
       21600 007400
                                          READ PATTERNS BACK
01304
       21601 102523
                            LIA 23B
01305
       21602 106524
                            LIB 24B
                            RBL
01306 21603 005200
                                          DO PATTERNS AGREE
                            CPA B
01307 21604 000001
                                          YES
01308
       21605 006401
                            CLB, RSS
                                          NO - I/O CHIP BUS ERROR
       21606 021554
                            JMP CHBR
01309
                                          REVERSE PATTERN AND
01310 21607 102624
                            OTA 24B
                                          CHECK BUS AGAIN
       21610 001300
                            RAR
01311
01312 21611 102623
                            OTA 23B
                            LIA 24B
01313 21612 102524
                            LIB 23B
01314 21613 106523
                            RBL
01315 21614 005200
```

```
01316 21615 000001
                           CPA B
                                         DO PATTERNS AGREE?
01317 21616 102230
                           SFC DATA
                                         YES CHECK FLAG
01318 21617 021554
                           JMP CHBR
                                         BUS OR FLAG ERROR
01319 21620 102130
                                         SET THE I O FLAG
                           STF DATA
01320 21621 102230
                           SFC DATA
                                         DID IT GET SET?
01321
       21622 102330
                           SFS DATA
01322 21623 021554
                           JMP CHBR
                                         NO I/O FLAG ERROR
01323 21624 103130
                           CLF DATA
                                         NOW CLEAR IT
01324 21625 102330
                                         DID IT GET CLEARED
                           SFS DATA
01325 21626 102230
                           SFC DATA
01326
       21627 021554
                           JMP CHBR
                                         NO I/O FLAG ERROR
01327*
01328
       21630 106723
                           CLC 23B
                                         RESET DMA MACHINE
01329
       21631 105772
                           JPY 1
                                         P+3 (GOOD) RETURN
       21632 000001
01330*
01331*
01332 21633 104600
                    .PSET .JLB ENDVCP
                                         EXIT FROM VCP MODE
       21634 023533
01333
                           CLC O.C
       21635 107700
                                         BLOW AWAY I/O SYSTEM
01334 21636 021746
                           LDA B100000
01335
       21637 000211
                           STA SAVEQ
                                         CS MODE IS OFF!
01336 21640 002400
                           CLA
01337 21641 000214
                           STA SAVEW
                                         CLEAR WMAP
01338 21642 000366
                           STA MAP
01339 21643 000200
                           STA SAVEI
                                         INTS OFF
01340 21644 000206
                           STA SAVEG
                                         GLOBAL REG OFF
01341
       21645
                                         POINT DATA 1 MAP
                           LWD1
01342 21646 000000
                           DEF 0
01343 21647 021650
                           JMP +1,I
                                        SET UP MAP ZERO
01344
       21650 027647
                           DEF STMAP
01345*
01346* UIT HANDLER TO IGNORE UITS FOR R3 INSTRUCTIONS
01347*
01348
       21651 000227 UITINT STA PETMP
01349
       21652 000214
                           LDA SAVEW
01350
       21653 021722
                           AND .B37
01351 21654
                           LWD1
01352 21655 000000
                           DEF A
01353 21656 000227
                           LDA PETMP
01354 21657 000237
                           JMP UITRTN, I
01355*
```

```
01356*
01357*
       PARITY ERROR HANDLER FOR USER INTERFACE. IT SETS PEFLAG
01358*
       SO THAT PARITY ERROR WILL BE OUTPUT BEFORE NEXT COMMAND ACCEPTED
01359*
01360*
01361 21660 000227 PEINT STA PETMP
                                        SAVE A REGISTER
                                        SET DATA ONE MAP BACK LIKE BEFORE
                          LDA SAVEW
01362 21661 000214
01363
      21662 021722
                          AND .B37
                          LWD1
01364 21663
01365 21664 000000
                          DEF A
                                        RESTORE A REGISTER
                          LDA PETMP
01366 21665 000227
                                        TURN PARITY INTERRUPTS BACK ON
01367 21666 102705
                          STC 5
01368 21667 000243
                          ISZ PEFLAG
                                        GO GET ANOTHER COMMAND
01369 21670 000230
                          JMP PERTN, I
01370*
01372*
01373*
           CONSTANTS
01374*
01375*IOLP DEF PO.CT-77B-PO-1
                                         PLACE FOR I/O SELECT CODE TABLE
01376 21671 000370 IOLP DEF MPBUF
                                          TRAP CELL INSTRUCTION FOR TBG
01377 21672 000233
                    TBGJMP JMP TBG, I
                                             11
                                                      11
                                                              " PARITY
01378 21673 000232 PEJMP JMP PE.I
01379 21674 000234 ILIJMP JMP ILI,I
01380 21675 000242
                    IOIJMP JMP INTIO, I
                                         I/O TRAP CELL CONTNTS
      21676 000235 PFWJMP JMP PFW,I
                                         ETC.
01381
01382 21677 000234
                    ILJMP
                            JMP ILI.I
      21700 000236 MPTJMP JMP MPT.I
01383
01384 21701 000241
                    UITJMP JMP UIT, I
01385 21702 000237
                     UITJSB JSB UITRTN
                     UIT1
                           DEF UITINT
01386 21703 021651
                     .DSSC OCT 0024
      21704 000024
01387
                    .RMSC OCT 22
01388 21705 000022
01389*
01390 21706 000000
                     .DO
                           OCT 0
                     В1
                           OCT 1
01391 21707 000001
                           OCT 2
01392 21710 000002
                    B2
01393 21711 000003
                     B3
                           OCT 3
01394 21712 000004
                     B4
                           OCT 4
                           OCT 5
                     B5
01395 21713 000005
                           OCT 6
01396 21714 000006 B6
                           OCT 7
01397 21715 000007 B7
01398 21716 000011
                    B11
                           OCT 11
                           OCT 17
01399 21717 000017
                    B17
01400 21720 000020
                    B20
                           OCT 20
                           OCT 24
01401 21721 000024
                    B24
01402 21722 000037
                     .B37
                           OCT 37
                           OCT 40
01403 21723 000040 B40
```

```
01404 21724 000077
                    B77
                          OCT 77
01405 21725 100077
                          OCT 100077
                    SCM
01406 21726 077000
                    IDM
                          OCT 077000
                                        ID ONLY NO SC OR REV.
01407 21727 000100 B100 OCT 100
01408
      21730 000200 B200 OCT 200
01409 21731 100300 B100300 OCT 100300
01410 21732 100340
                    B100340 OCT 100340
      21733 170360
                    B170360 OCT 170360
01411
01412 21734 000377
                    B377 OCT 377
01413 21735 001000
                    B1000 OCT 1000
01414 21736 001400
                    B1400 OCT 1400
01415 21737 003004
                    B3004 OCT 3004
01416 21740 006412 B6412 OCT 6412
01417 21741 007777
                    B7777 OCT 7777
01418 21742 076000
                    B76K OCT 76000
                    B100K OCT 100000
01419
      21743 100000
01420 21744 077777
                    B77777 OCT 77777
01421
      21745 100024
                    B100024 OCT 100024
                                         DS SELECT CODE & SELF TEST ENABLE
01422 21746 100000
                    B100000 OCT 100000
                                         CS OFF BIT
01423
      21747 177700
                    B177700 OCT 177700
01424 21750 177777
                    B177777 OCT 177777
01425 21751 177777
                          OCT -1
                    M1
01426 21752 177776
                    .N2
                          OCT -2
01427 21753 177760
                    .N20 OCT -20
01428 21754 177740
                    .N40 OCT -40
01429
      21755 000200
                    BIT7 OCT 200
01430 21756 102700
                    NOVCP OCT 102700
                                        NO VCP ERROR CODE
01431
      21757 021760
                    DALTO DEF ALTO
01432 21760 052525
                    ALTO OCT 052525
01433
      21761 125252
                    ALT1 OCT 125252
01434
      21762 104447
                    SRGP1 OCT 104447
                                        1000100100100111
01435 21763 114040
                    SRGP2 OCT 114040
                                        1001100000100000
01436
      21764 000100
                    SRGP3 OCT 000100
                                        000000001000000
01437
      21765 076310 AEAUS OCT 076310
01438 21766 021765
                    BLBT DEF AEAUS
                                        DEF FOR LBT TEST
01439
      21767 130272
                    BEAUS OCT 130272
01440
      21770 107714
                    ASR. 0 OCT 107714
01441
       21771 041300
                    ASR.1 OCT 041300
                          OCT 143746
01442
      21772 143746
                    MU2
01443
      21773 123746
                    DV4
                          OCT 123746
      21774 126760
01444
                    RESUA OCT 126760
01445 21775 006606
                    RESUB OCT 006606
01446 21776 022114
                    .. ENT DEF ENTRY
01447*
01448
            021777 EOPO EQU *
                                        END OF PAGE O
01449*
```

01451 * 01452 *	ENTRY	HERE ON	I POWERUP	AFTER	MICROCO	DDED SE	LF TEST &	PRETEST
01453*								
01454*	USER	ROM SHOU	JLD ENTER	HERE	FOR VCP	USER I	NTERFACE	
01455*	DISPL	LAY HAS S	SELF TEST	ERROR	CODE			
01456*								
01457	22000		ORG E	PROM+2	000B			

01459 * 01460 *		ITRY HERE	ON PO	WERUP AFTER MI	ICROCODE SELF TEST & PRETEST
01461*					
01462		022000	P1	EQU *	
01463		104600 024411	VF P	.JLB CI.IZ	SET GLOBAL REGISTER
01464	22002	104600 024270		.JLB .ENQAK	DO ENQ ACK OR SEND BUFFER
01465		000244		LDA DISPLAY	GET SELF TEST ERROR CODE
01466		002003		SZA, RSS	
01467		022037		JMP VFP.0	NO ERRORS IN SELF TEST
01468*		022051		0 11.0	NO EMMOND IN DELL TEDI
01469		023766		LDA SELFERR	OUTPUT ERROR MESSAGE
01470	-	104600		.JLB PUTS	COTTOT EMMON THEODINGE
01.70		024245		.010	
01471	22012	000244		LDA DISPLAY	
		023654		AND B377	LOW BYTE
		104600		.JLB OUTN	
	22015	024344			
01474	22016	000244		LDA DISPLAY	
01475	22017	001727		ALF, ALF	
		023654		AND B377	
		104600			OUTPUT HIGH BYTE OF ERROR CODE
	22022	024344			
01478*					
01479*	Ci	HECK FOR	LOADER	RERRORS	
01480*					
01481	22023	000265		LDA LERR	
		002003		SZA, RSS	
01483		022037		JMP VFP.0	NO LOADER ERRORS
01484*					
01485	22026	023746		LDA CRLF	OUTPUT CRLF
01486	22027	104600		.JLB PUTS	
	22030	024245			
01487		023614		LDA .LDER	OUTPUT LOADER ERROR MESSAGE
01488		104600		.JLB PUTS	
	22033	024245			
01489		000265		LDA LERR	
		104600		.JLB OUTD	OUTPUT ERROR NUMBER
-		024312			_
01491*		• • •			
01492	22037	000302	VFP.0	LDA PEADD	ANY SOFT ERRORS???
-		002020		SSA	
		022057		JMP VFP.1	NO, GO TO FRONT PANEL

011105			
01495*		IDA GOETERR	GET SOFT ERROR MESSAGE
	22042 023707		
01751	22044 024245	.010	001101 11
0.13108	22044 024245	LDA PEMAP	
	22045 000303		
	22047 005200	RBL	GET PAGE NUMBER OF PARITY ERROR
	22050 100105		der man manden of maneral enter
	22051 104600		OUTPUT BLOCK NUMBER
01702	22052 024344	.022 001	
01503	22053 000302	LDA PEADD	
	22054 023655		GET OFFSET IN PAGE
	22055 104600		
כטכוט	22056 024344	.022 001	001.01
01506*			
		VFP.1 LDA VCPTFLG	IS TEST??
01508	22060 002020	SSA	
	22061 022176		GET NEXT COMAND
01510*			
01511	22062 023747	LDA VERMG	OUTPUT VERSION
01512	22063 104600	.JLB PUTS	MESSAGE
• . • . =	22064 024245		
01513*			
	22065 000246	LDA MSIZE	
01515	22066 001722	ALF, RAL	MULTIPLY BY 32
01516	22067 001200	RAL	MULTIPLY BY 2
01517	22070 104600	.JLB OUTD	OUTPUT THE MEMORY SIZE
	22071 024312		
01518	22072 023763	LDA KMES	
01519	22073 104600	.JLB PUTS	OUTPUT "K MEMORY IN SYSTEM"
	22074 024245		
01520	22075 000247		GET AMOUNT OF ECC
	22076 001722	ALF, RAL	
	22077 001200	RAL	MULTIPLY BY 64
01523	22100 104600	.JLB OUTD	
	22101 024312		
	22102 023764	LDA ECMES	
01525	22103 104600	.JLB PUTS	
	22104 024245		CONTRACTOR TO THE TOTAL TO THE TOTAL CONTROLLED
01526	22105 104600	.JLB .ENQAK	
04=0=	22106 024270	nun numo	BUFFER
01527		JMP ENT2	GET FIRST COMMAND
01528*		DOM DOD DOTTION	
	22110 021660	PE1 DEF PEINT	
_	_	PEJSB JSB PERTN	
01531*	•		

```
01532*
01533*
            BREAK COMES HERE !!!!!!
01534*
            SO DO HALT INSTRUCTIONS
01535*
01536*
01537 22112 024137
                    .RENT DEF REENT
01538 22113 022114
                    .ENT DEF *+1
01539 22114 103105 ENTRY CLF 5
                                        SET PARITY TO "ODD"
01540 22115 103200
                           OCT 103200
                                        SFC O,C
01541 22116 000200
                           ISZ SAVEI
                                        SET INTERRUPTS ON FLAG
01542 22117 000507
                           ISZ FIRST
01543 22120 002001
                           RSS
                                        CHECK NOT FIRST TIME FLAG
01544 22121 022172
                           JMP AGAIN
                                        BREAK WAS DURING VCP SO DONT CHANGE
                                           REGISTERS
01545 22122 104400
                           DST SAVEA+2000B SAVE "A" REGISTER & B REGISTER
       22123 002204
01546
      22124
                           CCQA
                                         GET Q
01547
      22125 000211
                           STA SAVEQ
01548 22126
                           CZA
                                         GET Z
01549
      22127 000212
                           STA SAVEZ
                                         SAVE IT
01550 22130 002400
                           CLA
01551
      22131 102201
                           SOC
                                         IS "O" CLEAR ?
01552 22132 002004
                           INA
                                         NO. INCREMENT "A"
01553 22133 000201
                           STA SAVEO
                                         SAVE "O" REPLICA
01554 22134 001522
                           ERA, RAL
                                         "E" INTO LSB OF "A"
01555 22135 000202
                           STA SAVEE
                                         SAVE IT
01556 22136 102502
                           LIA GR
                                         GET CURRENT VALUE
01557
      22137 102202
                           SFC GR
                                         IS GLOBAL REGISTER ON ?
01558 22140 023721
                           IOR BIT15
                                         YES. SET MSB
01559 22141 000206
                           STA SAVEG
                                         SAVE FOR EXIT
01560 22142 105743
                           STX SAVEX
                                         SAVE X AND Y REGISTERS
       22143 000207
01561
       22144 105753
                           STY SAVEY
       22145 000210
01562 22146 000100
                           LDA WMAP
01563 22147 000214
                           STA SAVEW
                                         SAVE WMAP VALUE
01564
       22150 023720
                           AND B37
01565 22151
                           LWD1
                                         SET DATA 1 MAP TO OLD XQT MAP
01566 22152 000000
                           DEF 0
01567 22153 102503
                           LIA 3
                                         FETCH "P" VALUE
01568 22154 001665
                           ELA, CLE, ERA
                                         NO SIGN BIT ON P REGISTER
01569 22155 000203
                           STA SAVEP
                                         SAVE IT
01570 22156 023724
                                         IF NO. DECREMENT "P"
                           ADA N1
01571
       22157 000213
                           STA SAVEM
                                         SAVE "M" VALUE
01572 22160
                           XLB1 '@A'
                                         GET INSTRUCTION WHICH GOT US HERE
01573 22162 023644
                           CPB
                               .ENTI
                                         IS BOOTEX CALL BACK?
01574 22163 022112
                           JMP
                               .RENT, I YES, GO DO REQUIRED OPERATION
```

01575*			
01576	22164 102501	LIA CPUST	IS BREAK DISABLED?
01577	22165 001727	ALF, ALF	
01578	22166 023717	AND .B10	ISOLATE BREAK SWITCH
01579	22167 002002	971	IF ITS A ONE, BREAK DISABLED
01580	22170 023530	JMP EXEX2	RESTART IMMEDIATELY IF DISABLED
01581*			
	22171 022176	JMP ENT2	
01583*			
01584*			
			DO WE HAVE TO PRESET??
01586	22173 022176	JMP ENT2	NO WE DON'T
01587	22174 105762	JLY .PSET	PRESET
0.4500	22175 021633		
01588*		224	
01589	22176 003400 ENT2	CUA CTA ETDOT	
01590	22177 000507 22200 000302	SIM LIUDI	NO PARTTY FRROR
01591	22201 022111	I DA DE ISB	PUT JSB IN TRAP CELL
	22202 000005	STA 5	FOI OSD IN THAN CELL
	22203 022110		
	22204 000232		SET PARITY TRAP CELL FOR PE INTS
	22205 023745		DEL HINETT INIT COME FOR THE INTE
01597	22206 000526	STA XEOT+2	SET RETURN POINT FOR I/O INSTRUC-
01551	22200 000320		TION SUBROUTINE
01598*			
01599	22207 104600	.JLB CI.IZ	SET GLOBAL REGISTER
	22210 024411		
01600*			
01601	•	STC 2	ENABLE BREAK
01602*			
_	OUTPUT THE REGIS	STERS (P, A,	B, RW, M, & T)
01604*			
	22212 002400		INITIALIZE NUMBER
	22213 000243		
	22214 000510		
	22215 000363		
	22216 023771	LDA PMESS	OUTPUT A 'P' AND
01610	22217 104600	.JLB PUTS	
01611	22220 024245	LDA SAVEP	THE CURRENT P VALUE
01611 01612	-	.JLB OUTN	THE COURTS I VALUE
01012	22222 104600	*APD OOTH	
	44C430 C2224		

01613*			
_	22224 023772	LDA AMESS	OUTPUT AN 'A' AND
	22225 104600	.JLB PUTS	
	22226 024245		
01616	22227 000204	LDA SAVEA	THE CURRENT A VALUE
01617	22230 104600	.JLB OUTN	
	22231 024344		
01618*			
01619	22232 023773	LDA BMESS	SAME LIKE BEFORE
01620	22233 104600	.JLB PUTS	
	22234 024245		
01621	22235 000205	LDA SAVEB	ONLY THE NAMES HAVE CHANGED
01622	22236 104600	.JLB OUTN	
	22237 024344		
01623	22240 023753	LDA SPC2	
01624	22241 104600	.JLB PUTS	OUTPUT TWO SPACES
	22242 024245		
	22243 023702	LDA .R	
01626	22244 104600	.JLB PUTCH	
	22245 024560		
	22246 023707		
01628	22247 104600	.JLB PUTCH	
	22250 024560		
	22251 000214		OUTPUT WMAP VALUE
01630	22252 104600	.JLB OUTN	
04604	22253 024344		
01631	_	JMP .TO2	EARLY EXIT FROM .TREG
01632*			
01633		NEXT .JLB CI.IZ	ENABLE VCP
016014	22256 024411		
01634*			
01635 * 01636 *	UPDE TO MA	TH COMMAND THREDDO	TATION LOOP
01637*	HERE IS MA	IN COMMAND INTERPRE	TATION LOOP
01638*			
_		COMND LDA D7	SAY IN FRONT PANEL TO LIGHTS
01640		OTA CPUST	SAI IN PRONT PANEL TO LIGHTS
01641	22261 000243	LDA PEFLAG	WAS PARITY ERROR IN LAST COMMAND??
01642	_	SZA, RSS	WAS TARTIT ERROR IN LAST COMMAND::
01643	22263 022271	JMP COMN1	NO, GO ON
01644*	2220) 022211	om com	NO, GO ON
01645	22264 023765	LDA PEMES	
01646	22265 104600	.JLB PUTS	SAY PARITY ERROR
0.0.0	22266 024245	.000 1010	one inner binon
01647	_	CLA	
01648	22270 000243	STA PEFLAG	
01649	22271 023750	COMN1 LDA PRMPT	OUTPUT THE PROMPT
01650	22272 104600	.JLB PUTS	CHARACTER ">"
	22273 024245		

01651*					
		002400		CLA	CLEAR COMMAND
01653		000503		STA TEMPO	SAVE
01654*				D111 12111 0	O. VE
01655		104600	COM 1	.JLB TG.BF	INITIALIZE TO XMITT & GET BUFFER
01000	•	024533	00111	. OLD IG. DI	INTITABLE TO ANTIT & GET BOTTER
01656		104600		.JLB GETCH	FETCH A CHARACTER
01000		024540		.old delon	PETCH A CHARACTER
01657		023645		CPA .CR	"CR" ?
				JMP COMND	
01658		022257			JUST TESTING
01659 01660		023653		CPA .?	AH A PLEA FOR HELP
		022416		JMP .HELP	GO DUMP HELP MESSAGE
01661	_	023704		CPA .T	HOW ABOUT THE "T" REGISTER ?
01662		022422		JMP .TREG	GOOD GUESS
01663		023647		CPA .%	CONTROL SEQUENCE ?
01664		023371		JMP CNTRL	YEP, GO SEE WHICH ONE
01665	_	023675		CPA .M	IS IT "MEMORY ADDRESS" ?
01666		022512		JMP .MREG	TO THE UTOLANTON DEGTONEDOO
01667	_	023706		CPA .V	IS IT VIOLATION REGISTER??
01668		023164		JMP .VIO	TO THE A CONTOURN DESCRIPTION OF
01669	_	023702		CPA .R	IS IT A SPECIAL REGISTER ?
01670		022667		JMP .REGS	
		023674		CPA .L	
01672	_	022551		JMP .LIST	LIST MEMORY
01673*					
01674	_	023726		LDB N4	INITIALIZE DATA FLAG
01675		023712		CPA .Z	
01676	-	006005		INB, RSS	
01677		023701		CPA .Q	
01678		006005		INB,RSS	
01679		023711		CPA .Y	IS IT "Y REGISTER" ?
01680		006005		INB, RSS	YES, BUMP DATA FLAG
01681		023710		CPA .X	
01682		006005		INB,RSS	
01683		023672		CPA .G	
01684		006005		INB,RSS	
01685	22335	023665		CPA .B	
01686	22336	006005		INB, RSS	
01687	22337	023663		CPA .A	
01688	22340	006005		INB, RSS	
01689		023700		CPA .P	
01690		006005		INB,RSS	
01691		023670		CPA .E	
01692		006005		INB,RSS	
01693		023677		CPA .O	
01694		006005		INB,RSS	
01695		023673		CPA .I	
01696	22350	006005		INB, RSS	

		022412		P CERR	
01698 01699*	22302	000307	217	A PAGE	SAVE CHAR
	22353	000363 023742	ST	B DFLAG	SET TYPE FLAG (< 0 => SINGLE DIGIT)
01701	22354	023742	LD	A BUFF	BUILD ADDRESS OF
01702	22355	000363	AD.	A DFLAG	DESIRED REGISTER
01703	22356	000361	ST	A DPNTR	SAVE IT FOR LATER
01704	22357	000000 104600	LD	A A,I LB OUTN	FETCH CURRENT VALUE
01705	22360	104600	. J	LB OUTN	PRINT IT
		024344			
01706	22362	104600	. J	LB TG.BF	OUTPUT BUFFER AND GET INPUT
		024533			
01707		104600	. J	LB GETN	NEW VALUE
		024647			
01708	22366	023211	JM	P COMO1	
01709	22367	006002			TERMINATION ON "CR" ?
		022412	JM	P CERR	NO, TELL 'EM ABOUT IT
01711	22371	000363	LD	B DFLAG	WAS THIS THE "P" REGISTER (IF DFLAG = 0)
01712	22372	006003	SZ	B,RSS	REGISTER (IF $DFLAG = 0$)
01713	22373	001665	EL	A, CLE, ERA	IF YES THEN FORCE MSB TO 0
					YES, UPDATE REGISTER DATA
		023746		A CRLF	
01716		104600	. J	LB PUTS	
		024245			
		023754		A SPC3	
01718		104600	. J	LB PUTS	
		024245			
01719	22403	000367		A PAGE	OUTPUT CHARACTER
01720		104600	. J	LB PUTCH	
		024560			
				A DPNTR,I	
		023050	JM	P .OUTIT	GO SEE WHAT'S NEXT
01723*					
01724*					
01725		104600	CERR2 .J	LB CI.IZ	RESTORE INTERFACE
		024411			
01726	22412	023752	CERR LI		BEEP
01727	22413	104600	• 0	ILB PUTS	
		024245			
		022257	JM	IP COMND	ONE MO' TIME
01729*					

```
01730*
          OUTPUT THE HELP MESSAGE
01731*
01732*
01733*
01734 22416 023751 .HELP LDA HELP
                                        OUTPUT THE HELP
01735 22417 104600
                          .JLB PUTS
                                            MESSAGE
       22420 024245
01736 22421 022257
                                         TRY AGAIN
                          JMP COMND
01737*
01738*
01739*
          TOGGLE BASE BETWEEN HEX AND OCTAL
01740*
01741*
01742*
01743*
           ROUTINE TO HANDLE "T" REGISTER ACCESSES
01744*
01745*
01746 22422 000363 .TREG STA DFLAG
                                         SET DFLAG FOR MULTIPLE DIGITS
                                            (DFLAG > 0)
                                         OUTPUT CR
01747 22423 023746
                    .TOO LDA CRLF
01748 22424 104600
                           .JLB PUTS
       22425 024245
01749 22426 023753
                           LDA SPC2
                                         SPACE SPACE
01750 22427 104600
                           .JLB PUTS
       22430 024245
                    .TO2 LDA MMESS
01751
       22431 023755
                                         OUTPUT "M"
01752 22432 104600
                           .JLB PUTS
                                         AND THE CURRENT
       22433 024245
01753
       22434 000213
                           LDA SAVEM
                                            "M" REGISTER
                           .JLB OUTN
01754 22435 104600
                                             CONTENTS
       22436 024344
01755
       22437 023756
                           LDA TMESS
                                         NOW OUTPUT "T" OR "t" DEPENDING
01756 22440 104600
                           .JLB PUTS
       22441 024245
01757 22442
                           XLA1 '@SAVEM'
                                             GET MAIN MEMORY DATA
01758 22444 104600
                           .JLB OUTN
                                        OTPUT THE VALUE
       22445 024344
01759 22446 000363
                           LDB DFLAG
                                         WAS THIS PART OF ( P.A.B.M.& T ) ?
01760 22447 006003
                           SZB.RSS
                                          IF DFLAG NO. O THEN GET INPUT
01761
       22450 022257
                           JMP COMND
                                           ELSE BAIL OUT
01762 22451 104600
                           .JLB TG.BF
       22452 024533
01763 22453 104600
                           .JLB GETN
                                        GET NEW DATA, MAYBE
       22454 024647
01764 22455 022474
                           JMP .T?
                                         NO NEW DATA, CHECK FOR "N" OR "P"
01765 22456 006003
                           SZB.RSS
                                         CR?
01766 22457 022465
                           JMP .T03
01767 22460 023667
                           CPB .D
```

```
01768 22461 022465
                           JMP .T03
01769 22462 023676
                           CPB .N
                           JMP .T03
01770 22463 022465
01771 22464 022412
                           JMP CERR
                                         BAD INPUT AFTER VALUE
                     .TO3 XSA1 '@SAVEM'
01772 22465
                                            STORE INTO MAIN MEMORY
01773*
01774 22467 006002
                           SZB
                                         WAS IT CR
                           JMP .T?
                                         NO. SEE WHAT ELSE IT COULD BE
01775 22470 022474
01776*
01777 22471 002400
                           CLA
01778 22472 000363
                           STA DFLAG
                                         INDICATE ECHOING
                           JMP .TOO
                                         ECHO NEW RESULT
01779 22473 022423
01780*
                                          "CR" ?
01781 22474 023645 .T?
                           CPB .CR
                           JMP COMND
                                          YES. EXIT
01782 22475 022257
                                         FETCH "M"
01783 22476 000213
                           LDA SAVEM
                                         INCREMENT. JUST IN CASE
01784
      22477 002004
                           INA
                           CPB .N
      22500 023676
                                         WAS IS "NEXT" ?
01785
                                         NOT BAD. MUST HAVE BEEN LUCK
      22501 022506
                           JMP PREV+1
01786
                                         WAS IT "DECREMENT" ?
      22502 023667
                           CPB .D
01787
01788 22503 022505
                           JMP PREV
                                         YES. DECREMENT "M"
                                         ERROR
                           JMP CERR
01789 22504 022412
01790*
                                         DECREMENT "M"
01791 22505 023725 PREV ADA N2
                                         IS MSB SET ? NOT VALID FOR "M"
01792 22506 002020
                           SSA
01793 22507 000213
                           LDA SAVEM
                                         USE OLD VALUE
                                         UPDATE "M" SAVE BUFFER
01794 22510 000213
                           STA SAVEM
                                         GO DISPLAY RESULTS
01795 22511 022423
                           JMP .TOO
01796*
01797*
01798*
01799*
           ROUTINE TO HANDLE "M" REGISTER STUFF
01800*
01801*
                                         MSB = 0 => MULTI DIGIT OUTPUT
01802 22512 000363 .MREG STA DFLAG
                                          AND M
01803
       22513 000213
                           LDA SAVEM
01804 22514 104600
                            .JLB OUTN
                                             VALUE
       22515 024344
01805*
                                         TRANSMIT AND GET BUFFER
01806 22516 104600
                            .JLB TG.BF
       22517 024533
01807 22520 104600
                            .JLB GETN
                                        GET NEW VALUE
       22521 024647
                            JMP MT?
                                          NO NEW DATA
01808 22522 022546
                                          NEW DATA, DID IT END WITH "CR" ?
01809 22523 006002
                            SZB
                                           NO. WAS IT "T" ?
01810 22524 023704
                            CPB .T
01811 22525 022527
                            JMP STORM
                                          EITHER WAY GO STORE NEW VALUE
                            JMP CERR
                                          ERROR, GO BEEP AT THE TURKEY
01812 22526 022412
01813*
```

```
01814 22527 001665 STORM ELA, CLE, ERA
                                         FORCE MSB TO 0
01815 22530 000213
                           STA SAVEM
                                         SAVE WHAT'S LEFT
01816 22531 006002
                           SZB
                                            CR IS OK RESULT
01817 22532 022546
                           JMP MT?
01818
                           LDA CRLF
      22533 023746
      22534 104600
                           .JLB PUTS
01819
       22535 024245
01820
      22536 023753
                           LDA SPC2
01821
       22537 104600
                           .JLB PUTS
       22540 024245
01822 22541 023755
                           LDA MMESS
01823 22542 104600
                           .JLB PUTS
       22543 024245
01824
       22544 000213
                           LDA SAVEM
                                         ECHO THE NEW VALUE
01825 22545 023050
                           JMP .OUTIT
01826
01827 22546 023704 MT?
                           CPB .T
                                         WAS IT "T" ?
01828
       22547 022423
                           JMP .TOO
                                          YES, GO TO "T REGISTER" DISPLAY
                           JMP COM01
       22550 023211
01829
01830*
01831*
01832*
01834*
01835*
01836*
           ROUTINE TO LIST MEMORY CONTENTS
01837*
01838
       22551 000363
                    .LIST STA DFLAG
                                         MORE THAN ONE DIGIT
                           .JLB GETN
01839
       22552 104600
                                         GET NUMBER TO LIST
       22553 024647
01840 22554 002404
                           CLA, INA
                                         NO NUMBER, ONE LINE
01841
       22555 003004
                           CMA, INA
01842
       22556 000224
                           STA MCNTR
                                         SAVE IN LINE COUNT
01843
       22557 006002
                           SZB
01844
                           CPB .CR
                                         ENDED WITH CR?
       22560 023645
01845 22561 002001
                           RSS
01846 22562 022412
                           JMP CERR
                                         ERROR. NO CR AT END
01847 22563 023746
                           LDA CRLF
01848 22564 104600
                           .JLB PUTS
                                         OUTPUT CRLF
       22565 024245
01849
                           LDA MMESS
       22566 023755
01850
       22567 104600
                           .JLB PUTS
                                         OUTPUT M
       22570 024245
01851
       22571 000213
                           LDA SAVEM
                           STA MPTR
01852
       22572 000254
01853
       22573 104600
                           .JLB OUTN
                                         OUTPUT M VALUE
       22574 024344
01854 22575 023761
                           LDA MPMES
```

01855	22576 104600		.JLB PUTS	SAY MAP
01856	22577 024245 22600 000214		LDA SAVEW	
	22601 023720		AND B37	
01858				OUTPUT MAP NUMBER
0.050	22603 024344		•••••	
01859	22604 023746		LDA CRLF	
01860			.JLB PUTS	OUTPUT CR AND LF
	22606 024245			
	22607 023727			
01862	22610 000225		STA PCNTR	
01863	22611 000254		LDA MPTR	
01864	22612 000367		STA PAGE	REMEMBER START OF LINE FOR CHAR OUTPUT
01865	22613	.LLP2	XLA1 '@MPTR'	GET DATA
01866	22615 104600		.JLB OUTN	OUTPUT IT
	22616 024344			
01867	22617 000254			NEXT MEMORY LOCATION
01868	22620 002004		INA	
	22621 001665			CLEAR SIGN BIT
	22622 000254		STA MPTR	SAVE IT
01871	22623 000225		ISZ PCNTR	
01872	22624 022613		JMP .LLP2	
	22625 023727		LDA N8	
	22626 000251		STA CNTR	CEM A HORD
	22627		XLA1 '@PAGE'	GEI A WORD
	22631 001727		ALF, ALF	OUTDUT A CHAD
01877	22632 104600 22633 022654		.JLB .LCH1	OUTPUT A CHAR
01878			XLA1 '@PAGE'	
01879	-		.JLB .LCH1	OUTPUT SECOND CHAR
01019	22637 022654		. OLD . LOIN	COIT OF SECOND CHAIN
01880	22640 000367		ISZ PAGE	NEXT WORD
	22641 000251		ISZ CNTR	
01882			JMP .LCLP	
01883*				
01884	22643 023746		LDA CRLF	
01885	22644 104600		.JLB PUTS	OUTPUT CRLF AT END OF LINE
	22645 024245			
01886			ISZ MCNTR	DONE?
01887			RSS	
01888			JMP COMND	YES, GET NEXT COMMAND
01889	22651 104600		.JLB .ENQAK	DO ENQACK HANDSHAKE
04000	22652 024270		WD 115	
01890	22653 022607		JMP .LLP	

```
01891*
01892 22654 000535
                     .LCH1 STB RLCH1
                                          SAVE RETURN ADDRESS
01893 22655 023664
                           AND .DEL
                                            ONLY LOW BYTE
01894
      22656 023664
                           CPA .DEL
                                          IS DELETE??
01895
       22657 023645
                           LDA .CR
                                          YES, MAKE SMALLER ILLEGAL CHAR
01896
      22660 023735
                           ADA N32
                                          SUBTRACT 32
01897
       22661 002020
                           SSA
                                          NEGATIVE??
01898
      22662 002400
                           CLA
                                          YES, MAKE SPACE
01899
       22663 023741
                                          PUT CHAR BACK
                           ADA D32
01900 22664 104600
                                          OUTPUT CHAR
                           .JLB PUTCH
       22665 024560
01901 22666 000535
                           JMP RLCH1, I
                                          RETURN
01903*
01904*
01905*
           ROUTINE TO HANDLE THE SPECIAL REGISTER STUFF
01906*
01907*
01908 22667 000363 .REGS STA DFLAG
                                          SET FOR MORE THAN ONE DIGIT
01909*
01910 22670 104600
                           .JLB GETCH
                                         GET THE NEXT CHARACTER
       22671 024540
       22672 000221
                           STA SVCHR
01911
                                          SAVE CHAR FOR ECHO
01912 22673 023737
                           LDB D2
                                          SET "B" JUST IN CASE
01913 22674 023666
                           CPA . C
                                          IS IT "CIR" ?
01914
       22675 023043
                           JMP .CIR
                                          HOW ABOUT "INTERRUPT MASK" ?
01915 22676 023673
                           CPA .I
01916 22677 023144
                           JMP .MASK
01917
      22700 023707
                           CPA .W
                                          IS IT WMAP REGISTER
01918
       22701 023131
                           JMP .WMP
01919 22702 023664
                           CPA .DEL
                                          IS DELETE?
01920 22703 022257
                           JMP COMND
01921
       22704 023675
                           CPA .M
                                          HOW ABOUT MAP REGISTERS
                           JMP .MAPS
01922 22705 023214
01923 22706 023700
                                          "PARITY ERROR" MAYBE ?
                           CPA . P
                           JMP .PAR
01924 22707 023152
01925 22710 023703
                           CPA .S
                                          "CPU STATUS SWITCHES" ?
01926 22711 023162
                           JMP .STAT
01927
      22712 023651
                           CPA .2
                                            I/O REG?
01928
       22713 022717
                           JMP IONXT
01929
       22714 023652
                           CPA .3
01930 22715 006005
                           INB, RSS
01931
                           JMP GLCHK
       22716 022726
01932
       22717 005723 IONXT BLF, RBR
                                            MULT BY 8
01933 22720 000263
                           STB IORGN
01934 22721 104600
                           .JLB GETCH
                                            GET NEXT
       22722 024540
```

01935	22723	023650		XOR	ZERO	SAVE LOW BITS
01936	22724	000263		A DA	IORGN	•
01937	22725	000263		STA	IORGN	I/O REGISTER NUMBER
				LDB	SAVEG	CHECK GLOBAL REGISTER
	22727			OTB		TURN ON GLOBAL REGISTER
01940				CLB	2,0	TORN ON GEODRE REGISTER
	22731			LIB	2	
01942				SZB,		
						EDDOD TE NO T/O AM MUAM GELEGM GODE
01943					CERR2	
		000221			SVCHR	GET FIRST CHAR BACK AGAIN
		023667		CPA		
		023102			.DIAG	
		023671		CPA	.F	
01948	22740	023053		JMP	.FLAGS	
01949	22741	023651		CPA	.2	"I/O" 20 THRU 27 ?
		022746		JMP	IOREG	
		023652		CPA		"I/O" 30 THRU 32 ?
		002001		RSS	• 3	_,
		022410			CERR2	YOU BLEW IT
01954*		022710		0111	OLIME	100 BEEN 11
		000262	TOPEC	I DA	IORGN	AND SAVE THE RESULT
			TOKEG			
		023734			N27	WAS IT GREATER
	22750				RSS	THAN 33B ?
		022410			CERR2	YES, TOO BEEG
		000263			IORGN	CLEAN COPY
01960	22753	023733		ADA	N24	WAS IT LESS
01961	22754	002021		SSA,	RSS	THAN 30B ?
01962	22755	022766		JMP	REGOK	NO => 30, 31, OR 32
01963	22756	000263		LDA	IORGN	FRESH COPY
	22757				N23	WAS IT GREATER
	22760				RSS	THAN 26B ?
-	22761				CERR2	
		000263			IORGN	ONCE MORE
-		023731			N16	IS IT LESS THAN
		002020		SSA		20B ?
	-				CERR2	
01970	22105	022410		JMP	CERRZ	NOW IT'S TOO SMALL
01971*	00566	4.014.600	2500			ODE DECLOSED WILLIE
01972		104600	REGOK	. JLi	3 GETREG	GET REGISTER VALUE
		023027				
01973	22770	104600		.JL	B TG.BF	TRANSMIT AND GET NEW BUFFER
	22771	024533				
01974	22772	104600		.JLI	B GETN	GET NEW VALUE
	22773	024647				
01975	22774	023211		JMP	COMO1	NO NEW VALUE
	22775	_		SZB		
	22776				CERR	
		000525			XEQT+1	NOW MAKE
01979		023722			.B100	IT AN
01717	2 3000	063166		מעה	• 5100	TI DI

01980	23001	000525	STB XEQT+1	"OTA"
_	_	000206	LDB SAVEG	
01982		107602	OTB GR, C	TO THE DESIRED VICTIM
-		000524	JSB XEQT	
01983				
01984		104600	.JLB CI.IZ	PUT GLOBAL REGISTER BACK
04005	-	024411	1 D4 DVDGG	
		023770	LDA RMESS	
01986		104600	.JLB PUTS	ECHO R
	_	024245		
-	_	000221	LDA SVCHR	GET REGISTER NUMBER BACK
01988		104600	.JLB PUTCH	OUTPUT IT
	_	024560		
		000525	LDA XEQT+1	
01990	23016	023740	AND D7	GET SECOND CHAR
01991	23017	023650	ADA ZERO	MAKE ASCII
01992	23020	104600	.JLB PUTCH	
	23021	024560		
01993	23022	000206	LDA SAVEG	
01994	23023	103602	OTA GR, C	ENABLE GLOBAL REGISTER
01995	23024	104600	.JLB GETREG	GET NEW VALUE AND OUTPUT IT
	_	023027	2	
01996		022257	JMP COMND	SEE WHAT'S NEXT
01997*		·,	6	
	23027	000543	GETREG STB RGETREG	
		023744	LDA .LIA	BUILD THE
02000		000263	IOR IORGN	APPROPRIATE
02001		000525	STA XEQT+1	"LIA" INSTRUCTION
		000524	JSB XEQT	GO DO IT !
02002		000503	STA TEMPO	SAVE RESULT
02003		104600	.JLB CI.IZ	
02004		024411	.JLB C1.12	FOI THE GLODAL REGISTER DACK
02005			I DA TEMBO	RESTORE RSULT
		000503	LDA TEMPO	
02006	-	104600	.JLB OUTN	OUTPUT THE VALUE
	_	024344		_
02007	23042	000543	JMP RGETREG,	I
02008*				
02009*				
		102504	.CIR LIA 4	GET CURRENT CIR
02011	23044	104600	.JLB COMN	OUTPUT IT AND GET NEW VALUE
	23045	023166		
02012	23046	102604	OTA 4	UPDATE THE CIR
02013	23047	102504	LIA 4	
02014	23050	104600	.OUTIT .JLB OUTN	ECHO NEW VALUE
	23051	024344		
02015	_	022257	JMP COMND	SPLIT
02016*				

02017*		•	
	23053 002400	.FLAGS CLA	
02019	23054 102220	SFC 20B	
02020	23055 002004	INA	
02021	23056 001723	ALF, RAR	
	23057 102221	SFC 21B	
	23060 002004	INA	
	23061 001723	·	
	23062 102222	SFC 22B	
	23063 002004	INA	
	23064 001723	ALF, RAR	
	23065 102223	SFC 23B	
	23066 002004	INA	
	23067 001723	ALF, RAR	
	23070 102224	SFC 24B	
	23071 002004	INA	
	23072 001723	ALF, RAR	
-	23073 102230	SFC 30B	
	23074 002004	INA	
	23075 000262	STA RFTMP	
02037	23076 104600	.JLB CI.IZ	
02020	23077 024411	I DA DEMAD	
	23100 000262		
02039	23101 023050	JMP .OUTIT	
02040*		DIAC CLA TNA	
02041	23102 002404 23103 102602	.DIAG CLA,INA OTA GR	
	23104 000206	LDA SAVEG	
	23105 023654		CET CLODAL DECTUSTED
	23106 023744	ANDB377 IOR .LIA	GET GLOBAL REGIUSTER MAKE LIA INSTRUCTION
	23107 000525	STA XEQT+1	MAKE LIA INSTRUCTION
	23110 000524	JSB XEQT	
	23111 000503	STA TEMPO	
	23112 023737	LDA D2	
	23113 102602	OTA GR	ESTABLISH DIAGNOSE MODE 2
	23114 000206	LDA SAVEG	
02052	23115 023654	AND B377	
02053		IOR .LIA	
02054	23117 000525	STA XEQT+1	
02055	23120 000524	JSB XEQT	
02056	23121 000502	STA TEMP1	
02057	23122 104600	.JLB CI.IZ	PUT GLOBAL REGISTER BACK
	23123 024411		
02058	23124 000503	LDA TEMPO	
02059	_	.JLB OUTN	
	23126 024344		
02060	23127 000502	LDA TEMP1	
02061	23130 023050	JMP .OUTIT	GET NEXT COMMAND

02062 * 02063 * 02064 *					
02065			.WMP	LDA SAVEW	TO COMPLETE THE LINES WAT UP
02066		104600 023166		.JLB COMN	KOUTPUT THE WMAP VALUE
02067		002001		RSS	
02068		022257		JMP COMND	NO NEW VALUE
02069*					
02070		000214		STA SAVEW	
		023720		AND B37	
02072		000000		LWD1 DEF 0	
		000000 000214		LDA SAVEW	ECHO NEW VALUE
02074		023050		JMP .OUTIT	LONG NEW VREGE
02076*	23113	023030		000121	
02077*					
02078*					
02079	_	102500	.MASK	LIA O	FETCH INTERRUPT MASK
02080		104600 023166		.JLB COMN	SAME OLE'
02081	_	102600		OTA O	NEW INTERRUPT MASK VALUE
		102500		LIA O	NEW INTERMOTT IMEN WILES
02083	•	023050		JMP .OUTIT	
02084*	_	_			
02085*				-	
02086	_	102505	.PAR		CURRENT PARITY REGISTER
		107505		LIB 5,C ASR 10	
02088	_	101032 104600		.JLB OUTN	
02009	_	024344		.000 00111	
02090	_	102505		LIA 5	
02091	23160	023655		AND B1777	•
02092		023050		JMP .OUTIT	
02093*					
02094 * 02095		102501	ተለጥ 2	1 TA 1	FETCH THE SWITCHES
	23163	102501	.SIAI	JMP .OUTIT	PETCH THE SWITCHES
02097*		023030			
02098*					
				LIA 7,C	GET THE CURRENT VALUE
		023050		JMP .OUTIT	
02101 * 02102 *					
		000547	COMN	STB RCOMN	SAVE RETURN ADDRESS
		104600			OUTPUT THE CONTENTS OF "A"
		024344			
02105		104600		.JLB TG.BF	
	23172	024533			

02106	23173 104600 23174 024647		JLB GETN	TRY FOR SOME NEW DATA
02108 02109	23175 023211 23176 006002 23177 022412 23200 000222		JMP COMO1 SZB JMP CERR STA SACOMN	NO SUCH LUCK (NO NEW DATA) DATA, BUT WAS THERE A CR ? NO, SORRY CHARLIE SAVE A REGISTER
02111 02112	23201 023770 23202 104600 23203 024245	I	LDA RMESS JLB PUTS	
02114	23204 000221 23205 104600 23206 024560		LDA SVCHR .JLB PUTCH	OUTPUT THE REGISTER NAME
	23207 000222 23210 000547			GET THE VALUE BACK AGAIN YES, WE DONE SOMETHING RIGHT
02118 02119 02120	23211 023645 23212 022257 23213 022412	,	CPB .CR JMP COMND JMP CERR	NO DATA, BUT WAS IT A CR? YES, GOOD EXIT NO, NOT SO GOOD EXIT
02122 * 02123 *				
02124* 02125* 02126*		EGISTER	M (MAPS) COM	1MANDS
		.MAPS	.JLB GETN	GET THE MAP NUMBER
02128 02129*	23216 022412	•	JMP CERR	NO NUMBER, ERROR
	23217 002020 23220 022412		SSA JMP CERR	IS MAP NUMBER NEGATIVE? YES, ERROR
02132 * 02133	23221 000260	;	STB TEMP	SAVE B
02135	23222 023735 23223 000000	,	ADB A	SUBTRACT 32 FROM MAP NUMBER
	23224 006021 23225 022412		•	
02139	23226 000366 23227 000260		STA MAP LDB TEMP	SAVE MAP NUMBER (0-31)
	23230 006003 23231 023235		SZB,RSS JMP MAPO1	TERMINATED WITH CR? YES, GO OUTPUT A MAP
02144 02145	23232 023700 23233 023264 23234 022412		CPB .P JMP MAPPG JMP CERR	TERMINATED WITH P? YES, GO FIND OUT WHAT PAGE HE WANTS OTHER TERMINATIONS ARE ERRORS

02148*				
02149	23235	MAP01	SMAP	XSM READ MAP (A) INTO MEMORY (B)
02150	23236 000000		DEF 0	
	23237 000370		DEF MPBUF	
	23240 023726		LDA N4	
	23241 000225			4 LINES OF OUTPUT
				GET ADDRESS OF MAP
				SAVE POINTER TO IT
	23244 023727			8 NUMBERS PER LINE
	23245 000224		STA MCNTR	V 12 2
02158	23246 023746		LDA CRLF	
02159	23247 104600		.JLB PUTS	OUTPUT CR LF
02.57	23250 024245			
02160			I.DA MPTR. T	GET A MAP CONTENTS
02161			.JLB OUTN	OUTPUT IT
02101	23253 024344		. OLD COIN	
02162			TS7 MPTR	POINT TO NEXT MAP REGISTER
02162	23255 000234		TSZ MCNTR	POINT TO NEXT MAP REGISTER DONE WITH LINE?
02164			JMP MAPO2	NO. GO DO ANOTHER REGISTER
02165*			UNI MAI UZ	NO, GO DO ANOTHER REGISTER
02105	23257 104600		.JLB .ENQAK	TERMINAL READY??
02100	23260 024270		. OLD . LINGAIL	TOMITAME MANDE.
02167			TS7 PONTR	DONE 4 LINES YET?
02107	23261 000225 23262 023244		JMP MAP15	NO. OUTPUT MORE REGISTERS
02169*			Uni marij	NO, COTTOT MORE REGISTERS
			JMP COMND	DONE, GO GET NEXT COMMAND
02171*	23203 0222.31		UNI COMMD	DONE, GO GET NEXT COMMAND
02171*				
•		MAPPG	.JLB GETN	INPUT PAGE NUMBER
02113	23265 024647		. OLD GLIN	INIOI INGL NONDLA
02174	23266 022412		IMP CERR	NO NUMBER, ERROR
02175	23267 023347		IMP MAPP2	no nonzany zamon
02176*			••••	
=	23270 002020	MAPP1	SSA	IS NUMBER NEGATIVE?
	23271 022412		JMP CERR	YES, ERROR
02179*			• • • • • • • • • • • • • • • • • • • •	
02180			ADA N32	
	23273 002021		SSA, RSS	IS NUMER >= 32?
02182			JMP CERR	YES, ERROR
02183*				•
02184			LDA MAP	GET MAP INTO MEMORY
02185	23276		SMAP	XSM READ MAP (A) INTO MEMORY (B)
02186	23277 000000		DEF O	
	23300 000370		DEF MPBUF	
02188			LDB MBUF	GET BUFFER ADDRESS
	23302 000367		ADB PAGE	ADD TO POINT AT PAGE NEEDED
	23303 000254		STB MPTR	SAVE PAGE ADDRESS
02191			LDA B,I	GET PAGE
-			•	

02192	23305 104600		OUTPUT VALUE AND GET NEW VALUE
	23306 024344		
02193	23307 104600	.JLB TG.BF	TRANSMIT AND GET RESULTS
	23310 024533		
0210H	23311 104600	JILB GETN	GET NEW VALUE
02134	23312 024647	. OLD GETH	GET NEW VILLOS
00105		IMD NVDC	NO NEU VALUE CEE TE UE MANTS
02195	23313 023334	JMP NXPG	
			A NOTHER PAGE
02196*			
	23314 000260		
02198	23315 006003	SZB,RSS	ERROR IF T INPUT SO DONT UPDATE MAP
02199	23316 023324	JMP NXPG1	CR ENTERED AT END
02200	23317 023676	CPB .N	
	23320 023324		ONLY CR, N, OR D ARE LEGAL HERE
	23321 023667		• • • • • • • • • • • • • • • • • • •
			•
	23322 002001		EDDOD STACE DAD CUAD INDUTO
02204	23323 022412	JMP CERR	ERROR SINCE BAD CHAR INPUTQ
02205*			
		•	PUT NEW PAGE VALUE IN BUFFER
•	23325 000366		
02208	23326	LMAP	XLM STORE MAP (A) FROM MEMORY (B)
02209	23327 000000	DEF O	
		DEF MPBUF	
	23331 000260		GET LETTER BACK
	23332 006003		WAS CR?
02213		•	YES, DONE
02214*		JHI COHED	TED, DONE
		NADO ODD OD	
	23334 023645		
	23335 022257		
			GET CURRENT PAGE NUMBER
02218	23337 023676	CPB .N	IS NEXT?
02219	23340 023346	JMP NXPG2	YES, NEXT PAGE
02220	23341 023667	CPB .D	IS PREVIOUS?
02221	23342 002001	RSS	
02222	23343 022412	JMP CERR	
	23344 023724		YES. SUBTRACT 1
	23345 002001		,
	23346 002004		
		MAPP2 STA PAGE	SAVE NEW PAGE NUMBER
	23350 023746	LDA CRLF	ON TO NEXT LINE
02228	23351 104600	.JLB PUTS	
	23352 024245		
	23353 023761	LDA MPMES	
02230	23354 104600	.JLB PUTS	OUTPUT MAP
	23355 024245		
02231	23356 000366	LDA MAP	
_	23357 104600	.JLB OUTN	OUTPUT MAP NUMBER
عر عد ب	23360 024344	. JUD COIN	COLICI IIII NONDIN
	23300 024344		

02234	23361 023762 23362 104600 23363 024245	.JLB PUTS	OUTPUT "PAGE"
	23364 000367 23365 104600 23366 024344	LDA PAGE .JLB OUTN	OUTPUT NEW PAGE NUMBER
	23367 000367 23370 023270		PAGE FOR MAPP1 GO OUTPUT PAGE AND GET NEW VALUE
02241*			
02242*	PROCESS "	6" COMMANDS	
02244*	·	• COMMANDO	
02245*		y - 2	
02246	•••	CNTRL .JLB GETS	GET REST OF STRING
02247	23372 024766 23373 023746	LDA CRLF	
02248		.JLB PUTS	OUTPUT CRLF
· · · ·	23375 024245	.025 .015	
02249	23376 023643	LDA SPTR,I	GET FIRST CHAR
02250			
	23400 000503	STA TEMPO	110 ED
	23401 023705	CPA .U	USER
	23402 023434 23403 023674	JMP .USER,I CPA .L	LOAD SOMETHING ?
	23404 023553	JMP .LOAD	GO SEE WHAT IT IS
	23405 023707	CPA .W	WRITE SOMETHING
02257		JMP .LOAD	SORT IT OUT LATER
02258	23407 023665	CPA .B	BOOT MAYBE ?
02259		JMP .LOAD	LOAD 'EM AND RUN
02260		LDA SPTR	
	23412 002004 23413 000000	INA	CET SECOND HORD
	23414 001727	LDA A,I ALF,ALF	GET SECOND WORD
	23415 023654		MASK OFF NEXT CHAR
02265	23416 002002	SZA	MUST BE ZERO (NO NEXT CHAR FOR FOLLOWING COMMANDS)
	23417 022412	JMP CERR	ERROR SINCE CHARS AFTER COMMAND
02267		LDA TEMPO	GET CHAR BACK AGAIN
02268		CPA .E	EXECUTE?
02269		JMP .EX	GO EXECUTE PROGRAM
02270 02271		CPA .R JMP .RUN	RUN? GO RUN FROM CURRENT P
02272		CPA .T	TEST?
02273		JMP .TRAC	GO DO PRETEST
	23427 023666	CPA .C	MEMORY CLEAR ?
02275	23430 023445	JMP CLRM	GO ZERO MEMORY

```
02276 23431 023700
                           CPA .P
                                         PRESET ??
02277 23432 023435
                           JMP PRSET
                                          YES. GO DO A "CLC O,C"
02278 23433 022412
                           JMP CERR
                                         NUTHIN'
02280*
02281 23434 030002 .USER DEF 30002B
                                         JUMP TO USER ROM CODE
02282*
02283*
02284*
02285*
02286*
02287*
           PRESET THE MACHINE
02288*
02289*
02290*
02291 23435 105762 PRSET JLY .PSET
                                         BLOW EVERYTHING AWAY
       23436 021633
02292
      23437 104600
                           .JLB CI.IZ
                                          FIX UP THE INTERFACE CARD
       23440 024411
02293
      23441 023760
                           LDA PRMES
02294 23442 104600
                           .JLB PUTS
                                         :*** PRESET ***
       23443 024245
                                         THAT'S ALL GET NEXT COMMAND
02295 23444 023502
                           JMP FXRX
02296*
02297*
02298*
           ROUTINE TO CLEAR MEMORY ( ADDRESS 2 TO 77777 )
02299*
02300*
02301*
02302 23445 023757 CLRM LDA CLMES
02303 23446 104600
                                            SAY CLEARING MEMORY
                           .JLB PUTS
       23447 024245
02304 23450 002400
                           CLA
02305 23451 000366
                           STA MAP
                                         START WITH MAP O
02306 23452
                           SMAP
                                         STORE MAP TO MEMORY
                           DEF 0
02307 23453 000000
02308 23454 000430
                           DEF MZSV
                                        SAVE MAP ZERO IN MAP ZERO SAVE AREA
02309 23455 002400
                           CLA
02310 23456
                           LWD1
                                         USE MAP ZERO FOR CLEAR MEMORY
                                            GET ZERO FROM A REGISTER
02311 23457 000000
                           DEF 0
02312*
02313 23460 000366 CLRM1 LDA MAP
                                         GET NEXT MAP TO DO
02314 23461 000246
                           CPA MSIZE
                                         DONE?
02315 23462 023476
                           JMP CLDN
                                         YES, NO MORE MAPS
02316*
02317 23463 105762
                           JLY STMAP
                                        SET MAP ZERO SEQUENTIALLY
       23464 027647
```

O2319 23466 O2400 CLA START ADDRESS ZERO	02318*							
02321 23470 105745	02319	23465	002400		CLA		START ADDRESS ZERO	
O2322 23471 105745 23472 023656	02320	23466			XSA1	101	CLEAR FIRST LOCATION	
O2322 23471 105745 23472 023656	02321	23470	006404		CLB.	INB		
02323 23473 MW11 CLEAR 32K MEMORY 02324 23474 000366 ISZ MAP ON TO NEXT 32K 02327 023274 02327 02326 02327 02326 02328 23476 002400 CLDN CLA 02330 23477 LMAP RESTORE MAP ZERO AS WAS 02331 23500 000000 DEF 0 02332 23501 000430 DEF MZSV RESTORE FROM BUFFER 02334 23503 023720 AND B37 02335 23504 LWD1 02336 23505 000000 DEF O 02337 23506 022257 LWD1 02338 023378 OXAMIN 02341 23510 000204 STA SAVEM FOR %E B HAS ZERO 02342 23511 003000 CMA 02343 23512 000204 STA SAVED START AT P=2 02346 023478 02347 02351 023537 LDA D2 02346 023478 02347 02351 023537 CAN 02348 23515 003400 STA SAVED START AT P=2 0236 02352 02353 02351 23521 104600 EXEX JLB ENDVCP TELL CARD TO LEAVE VCP MODE 02353 23524 102702 STC 2 TURN ON BREAK 02354 02355 UNION 02355 02355 UNION 02355 02355 UNION 02356 02353 024411 02358 02353 024411 02358 02353 024411 02358 02353 024411 02358 02350 02350 02357 02350 02350 02357 02350 02350 02358 02351 024411 02358 023510 024411 02358 023510 02460 02357 02350 02350 02351 024411 02358 02351 024411 02358 023510 02460 02357 02350 02350 02351 024411 02358 024411 02358 024411 02358 023510 04600 02359 UNION RESTART 02359 UNION RESTART 02450 UNION RESTART 02569 UNION OND OND OND OND OND OND OND OND 02350 02351 024411 02358 023510 02460 02357 02350 02351 02358 023510 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02357 02460 02360 02460 02360 02460 02360 02660 0260 0267 0260 0267 0260 0							COUNT FOR 32K	
02324		23472	023656				_	
02324 02327 023460	02323	23473			MW 1 1	l	CLEAR 32K MEMORY	
02326 23475 023460 JMP CLRM1 023278 02328	02324*							
02327* 02328* 02329* 02330 23477	02325	23474	000366		ISZ	MAP	ON TO NEXT 32K	
023288	02326	23475	023460		JMP	CLRM1		
02329 23476 002400 CLDN CLA 02331 23500 000000 DEF 0 02332 23501 000430 DEF MZSV RESTORE FROM BUFFER 02334 23503 023720 AND B37 02335 23504 CLDN BEF 0 02336 23505 000000 DEF 0 02337 23505 000000 DEF 0 02338 23506 022257 JMP COMND YES BACK TO PROMPT 02338 023737 DATE DATE DATE 02340 23510 000205 STA SAVEA A HAS ALL IS 02341 23510 000204 STA SAVEP START AT 02345 23514 000203 STA SAVEP START AT 02346 23514 000203 STA SAVEP START AT 02348 23515 003400 CMA 02349 23516 102624 DATE DATE 02348 23516 102624 DATE DATE 02349 23511 104600 SAVEP START AT 02349 23511 104600 SAVEP START AT 02345 23521 104600 SAVEP START TELL 02350 23523 102400 STC 2 02356 23523 102400 STC 2 02357 23524 102702 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02357 23530 104600 STC 2 02358 23523 1024411 02358 23530 1024411 02358 23530 1024411 02358 23532 023515 JMP RUN RESTART 02358 SEND END VCP MODE IF INTELLEGENT DRIVER	02327*							
02330	02328*							
02331 23500 000000 DEF 0 02332 23501 000430 DEF MZSV RESTORE FROM BUFFER 02333 23502 000214 FXRX LDA SAVEW RESTORE REGISTER X (WMAP VALUE) 02335 23504 DEF 0 02336 23505 000000 DEF 0 PUT ALT 1 MAP BACK AS IT WAS 02337 23506 022257 JMP COMND YES, BACK TO PROMPT 02338** 02339** 02340 23510 000205 STA SAVEB FOR %E B HAS ZERO 02341 23510 000205 STA SAVEB FOR %E B HAS ZERO 02342 23511 003000 CMA 02343 23512 000204 STA SAVEB FOR %E B HAS ZERO 02344 23513 023737 LDA D2 02345 23514 000203 STA SAVEP START AT P=2 02346 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02347** 02348 23510 104600 23520 023533 02351 23521 104600 SEXEX JLB RSTOR NOW PUT EVERTHING BACK 02349 23510 104600 STC 2 TURN ON BREAK 02350 23524 102702 STC 2 TURN ON BREAK 02350 23525 XJMP 'SAVEW', '@SAVEP' ;LAUNCH THE USER WITH HIS OLD WMAP 02358 23531 024411 02358 23531 024411 02358 23531 024411 02358 23531 024411 02358 23531 024411 02358 23539 023515 JMP .RUN RESTART 0289 END END VCP MODE IF INTELLEGENT DRIVER	02329	23476	002400	CLDN	CLA			
O2332 23501 000430 CAMBER CAM	02330	23477			LMAF		RESTORE MAP ZERO AS WAS	S
02333	02331	23500	000000		DEF	0		
02333					DEF	MZSV	RESTORE FROM BUFFER	
O2334 23503 023720	02333	23502	000214	FXRX				(WMAP VALUE)
02335								
02336								
02337		-					PUT ALT 1 MAP BACK A	S IT WAS
02340 02341 02341 02341 02342 02341 023510 000005 002442 02343 023512 000204 02344 02344 02345 02345 02345 02346* 02347* 02348 023515 003400 02348 023517 004600 02350 02352 02352 02352 02353 02354 02355* 02356* 02357 02358 02358 02358 02358 02358 02358 02358 02358 02358 02358 02358 02359*					JMP	COMND	YES. BACK TO PROMPT	
02340 02341 02341 02341 02342 02341 023510 000005 002442 02343 023512 000204 02344 02344 02345 02345 02345 02346* 02347* 02348 023515 003400 02348 023517 004600 02350 02352 02352 02352 02353 02354 02355* 02356* 02357 02358 02358 02358 02358 02358 02358 02358 02358 02358 02358 02358 02359*	02338*						·	
02340 23507 002400 .EX CLA 02341 23510 000205 STA SAVEB FOR %E B HAS ZERO 02342 23511 003000 CMA 02343 23512 000204 STA SAVEA A HAS ALL 1S 02344 23513 023737 LDA D2 02345 23514 000203 STA SAVEP START AT P=2 02346* 02347* 02348 23515 003400 .RUN CCA SENT ALL 1'S 02349 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02355* 02355* 02356* 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART SEND END VCP MODE IF INTELLEGENT DRIVER								
02341 23510 000205 STA SAVEB FOR %E B HAS ZERO 02342 23511 003000 CMA 02343 23512 000204 STA SAVEA A HAS ALL 1S 02344 23513 023737 LDA D2 02345 23514 000203 STA SAVEP START AT P=2 02346* 02347* 02348 23515 003400 .RUN CCA SENT ALL 1'S 02349 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP' ;LAUNCH THE USER WITH HIS 02358 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 02359* IF BREAK DISABLED EXEX2 .JLB CI.IZ FIX INTERFACE CARD 02359* SEND END VCP MODE IF INTELLEGENT DRIVER		23507	002400	.EX	CLA			
02342 23511 003000 CMA 02343 23512 000204 STA SAVEA A HAS ALL 1S 02344 23513 023737 LDA D2 02346* 02347* 02348 23515 003400 .RUN CCA SENT ALL 1'S 02349 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP' ;LAUNCH THE USER WITH HIS 02356*						SAVEB	FOR %E B HAS ZERO	
02344								
02344 23513 023737 LDA D2 02346* 02347* 02348 23515 003400 .RUN CCA SENT ALL 1'S 02349 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02355* 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* EXEX SEND END VCP MODE IF INTELLEGENT DRIVER							A HAS ALL 1S	
02345					L DA	D2		
02346* 02347* 02348							START AT P=2	
02348 23515 003400 .RUN CCA SENT ALL 1'S 02349 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP'; LAUNCH THE USER WITH HIS 0LD WMAP 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER	02346*							
02359 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW','@SAVEP';LAUNCH THE USER WITH HIS 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359*	02347*							
02359 23516 102624 OTA 24B TO TELL OS WE'VE BEEN HERE 02350 23517 104600 EXEX .JLB ENDVCP TELL CARD TO LEAVE VCP MODE 23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW','@SAVEP';LAUNCH THE USER WITH HIS 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359*	02348	23515	003400	. RUN	CCA		SENT ALL 1'S	
23520 023533 02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP' ;LAUNCH THE USER WITH HIS 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER					OTA	24B	TO TELL OS WE'VE BEEN H	IERE
02351 23521 104600 BEXEX .JLB RSTOR NOW PUT EVERTHING BACK 23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP'; LAUNCH THE USER WITH HIS 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER	02350	23517	104600	EXEX	.JLE	BENDVCP	TELL CARD TO LEAVE VCP	MODE
23522 024205 02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP' ; LAUNCH THE USER WITH HIS 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER								
02352 23523 102100 STF 0 TURN 'EM BACK ON, IF THEY WERE ON 02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP' ; LAUNCH THE USER WITH HIS 0LD WMAP 02355*	02351			BEXEX	.JL	B RSTOR	NOW PUT EVERTHING BACK	
02353 23524 102702 STC 2 TURN ON BREAK 02354 23525 XJMP 'SAVEW', '@SAVEP' ; LAUNCH THE USER WITH HIS 0LD WMAP 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER		23522	024205					
02354 23525 XJMP 'SAVEW', '@SAVEP' ; LAUNCH THE USER WITH HIS 02355* 02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER	02352	23523	102100				TURN 'EM BACK ON, IF TH	HEY WERE ON
OLD WMAP 02355* 02356*	02353	23524	102702		STC	2	TURN ON BREAK	
02355* 02356*	02354	23525			XJMI	P 'SAVEW',	@SAVEP' ; LAUNCH THE USE	ER WITH HIS
02356* IF BREAK DISABLED 02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER							OLD WMAP	
02357 23530 104600 EXEX2 .JLB CI.IZ FIX INTERFACE CARD 23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER	02355*							
23531 024411 02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER	02356*			I	F BRI	EAK DISABL	ED	
02358 23532 023515 JMP .RUN RESTART 02359* SEND END VCP MODE IF INTELLEGENT DRIVER	02357	23530	104600	EXEX2	.JL	3 CI.IZ	FIX INTERFACE CARD	
02359* SEND END VCP MODE IF INTELLEGENT DRIVER								
	02358	23532	023515		JMP	.RUN	RESTART	
02360 *						SEND	END VCP MODE IF INTELLED	GENT DRIVER
	02360*							

```
02361 23533 000530 ENDVCP STB RENDV
                                      SAVE RETURN ADDRESS
02362 23534 104600
                           .JLB CI.ID
                                        IS INTELLEGENT??
      23535 024513
02363
     23536 000530
                          JMP RENDV. I
                                        NO. DO NOTHING
02364
     23537 023544
                          LDA VCPEX
                                        YES, GET END VCP COMMAND
02365 23540 104600
                          .JLB DS.FT
                                         SEND IT TO CARD AND WAIT FOR FLAG
      23541 024463
02366 23542 000000
                          NOP
                                         TIME OUT. DONT WORRY ABOUT IT
02367 23543 000530
                          JMP RENDV.I
                                         RETURN
02368 23544 062000 VCPEX OCT 62000
                                        EXIT VCP COMMAND
02369*
02370*
          SINGLE STEP ROUTINE
02371*
02372*
02373*.STEP .JLB GETCH
                         GET ONE CHARACTER
02374*
            CPA .CR
                          IS IT "CR" ?
            JMP *+2
02375*
                          YES, GO TO IT
02376*
            JMP CERR
                          NO. YOU BLEW IT
02377*
            STA TFLAG
                         SET FLAG NON-ZERO => STEP OR TRACE
02378*STEP1 .JLB RSTOR
                         RESTORE THE REGISTERS
02379*
            STF 0
                          TURN INTERRUPTS BACK ON, IF NEEDED
            CLC 3
02380*
                          START I/O CHIP SEQUENCE
02381*
            STC 2
                          ENABLE "BREAK"
02382*
           XJMP SAVEW, @SAVEP; LAUNCH THE USER WITH HIS OLD WMAP
02383*
02384*
02385*
           SELF TEST. GO DO CLC O, C AND THEN ON TO START
02386*
02387*
02388 23545 003400 .TRAC CCA
02389 23546 000304
                           STA VCPTFLG
                                         FLAG FOR SELFTEST
02390 23547 105762
                           JLY .PSET
                                        CLEAR OUT MACHINE TO POWER ON STATE
       23550 021633
02391
                           JMP *+1.I
                                         GO TEST
      23551 023552
02392 23552 020004
                           DEF START+2
02393*
02394*
02395 23553 105762 .LOAD JLY .PSET
                                         RESET I/O FOR LOADERS
       23554 021633
02396 23555 023643
                           LDA SPTR
                                         GET FIRST CHAR
02397 23556 002004
                           INA
02398 23557 000000
                           LDA A,I
02399 23560 023657
                                         CARTRIDGE TAPE ?
                           CPA .CT
02400 23561 023571
                           JMP .CTU
                                          YES. THE LEFT ONE
                           CPA .RM
02401 23562 023662
                                         THAT'S "R" AS IN PROM
02402 23563 023602
                           JMP .ROM
                                          LOAD FROM PROM
02403 23564 023661
                           CPA .DC
                                         DISC MAYBE ?
02404 23565 023624
                           JMP .DISC
                                         A LITTLE HPIB IF YOU PLEASE
```

		023660		CPA .DS	DS LOADER??
02406	23567	023615		JMP .DISTS	LOAD OVER DS
02407	23570	022410		JMP CERR2	THAT AIN'T ONE OF MINE
02408*					
02409	23571	023716	.CTU	LDA .B20	DEFAULT
02410	23572	104600		.JLB SCNSC	PARSE SCETC
	23573	027572			
02411	23574	002404		CLA, INA	
02412	23575	102601		OTA CPUST	SAY IN LOADER
02413	23576	104600		.JLB CTU	DO THE LOAD
	23577	026004			
02414	23600	023723		JMP .BOOT?,I	ARE WE BOOTING
02415	23601	023632		JMP BTERR	ERROR RETURN
02416*					
02417*					
02418*					
-	-				READ OR WRITE ?
02420	23603	023707		CPA .W	
02421	23604	022410			CANNOT WRITE TO ROM
02422	23605	023715			DEFAULT
02423	23606	023715 104600		.JLB SCNSC	GET SELECT CODE AND FILE NUMBER
	23607	027572			
02424	23610	104600		.JLB RMLDR	GO TO PROM LOADER
	23611	026364			
02425	23612	023723		JMP .BOOT?,I	GOOD RETURN
02426	23613	023632		JMP BTERR	ERROR RETURN
02427	23614	025772	.LDER	DEF MES62	
02428*					
02429*					
02430	23615	023714	.DISTS	S LDA DSSC	DEFAULT
02431	23616	104600		.JLB SCNSC	PARSE SELECT CODE
		027572			
02432	23620	104600		.JLB DSLD	GO TO DS LOADER
	23621	025040			
02433	23622	023723		JMP .BOOT?,I	GOOD RETURN
02434	23623	023632		JMP BTERR	ERROR
02435*					
02436	23624	023713	.DISC	LDA DCSC	DEFAULT
02437	23625	104600		.JLB SCNSC	GET SELECT CODE ETC FROM STRING
	23626	027572			
02438	23627	104600		.JLB DCLDR G	O TO HPIB LOADER
		026531			
02439	23631	023723		JMP .BOOT?,I	GOOD RETURN
02440*					
02441			BTERR	.JLB CI.IZ	ENABLE VCP
		024411			
02442	23634	023614		LDA .LDER	OUTPUT ERROR MESSAGE

```
02443 23635 104600
                            .JLB PUTS
       23636 024245
02444
                                          GET ERROR NUMBER
       23637 000265
                            LDA LERR
02445
      23640 104600
                            .JLB OUTD
                                          OUTPUT ERROR NUMBER
       23641 024312
02446
       23642 022257
                            JMP COMND
                                          ERROR RETURN
02447*
02448*
02449*
02450 23643 000306 SPTR DEF STRNG
                                              POINTER TO STRING
02451*
02453*
           CONSTANTS AND EQUATES
02454*
02455*
02456 23644 103003
                      .ENTI OCT 103003 HALT 03,C FOR REENTERING FRONT PANEL
                                                 "CARRIAGE RETURN"
02457
       23645 000015
                      . CR
                            OCT 15
                      .CTLT OCT 24
                                           CONTROL T
02458 23646 000024
                                                 11% 11
                      . %
                            OCT 45
02459
       23647 000045
                                                 11011
02460
      23650 000060
                      ZERO
                            OCT 60
02461
       23651 000062
                      .2
                            OCT 62
02462
      23652 000063
                      .3
                            OCT 63
                                                 11?11
                      .?
02463
       23653 000077
                            OCT 77
02464
       23654 000377
                      ..B377 OCT 377
02465
       23655 001777
                      ..B1777 OCT 1777
02466
      23656 077777
                      ..B77777 OCT 77777
                      .CT
02467
      23657 041524
                            OCT 041524
02468 23660 042123
                      .DS
                            OCT 042123
       23661 042103
                      .DC
                            OCT 042103
02469
                      .RM
02470
       23662 051115
                            OCT 051115
                                                 11 A11
02471
       23663 000101
                      . A
                            OCT 101
02472
       23664 000177
                      .DEL
                            OCT 177
       23665 000102
                            OCT 102
                                            ETC
02473
                      .B
02474
       23666 000103
                      . C
                            OCT 103
                                             ETC
                      .D
02475
       23667 000104
                            OCT 104
                                              ETC
       23670 000105
                            OCT 105
02476
                      .E
02477
       23671 000106
                      .F
                            OCT 106
                      .G
02478
       23672 000107
                            OCT 107
                            OCT 111
02479
       23673 000111
                      .I
                            OCT 114
      23674 000114
02480
                      .L
02481
       23675 000115
                      . M
                            OCT 115
02482 23676 000116
                      .N
                            OCT 116
                            OCT 117
02483
       23677 000117
                      .0
02484
       23700 000120
                      .P
                            OCT 120
02485
       23701 000121
                      .Q
                            OCT 121
02486
       23702 000122
                            OCT 122
                      .R
                            OCT 123
02487
       23703 000123
                      .S
02488 23704 000124
                      .T
                            OCT 124
```

```
02489 23705 000125
                      .U
                            OCT 125
                      . V
02490 23706 000126
                            OCT 126
                      .W
02491
       23707 000127
                            OCT 127
02492
       23710 000130
                      . X
                            OCT 130
                            OCT 131
02493
       23711 000131
                      .Y
02494
       23712 000132
                      .Z
                            OCT 132
                                           SELECT CODE OF DISC
02495
                      DC SC
                            OCT 002027
       23713 002027
                                        SELECT CODE FOR DS LOADER
02496
       23714 000024
                      DSSC
                            OCT 000024
02497
                      RMSC
                            OCT 000022
                                           SELECT CODE OF ROM CARD
       23715 000022
02498
       23716 000020
                      .B20
                            OCT 000020
                      .B10
                            OCT 000010
02499
       23717 000010
                            OCT 000037
02500
      23720 000037
                      B37
02501
                      BIT15 OCT 100000
       23721 100000
                      .B100 OCT 000100
02502
      23722 000100
02503
       23723 024077
                      .BOOT? DEF BOOT?
02504
                            DEC -1
       23724 177777
                      N 1
02505
                            DEC -2
       23725 177776
                      N2
02506
                            DEC -4
       23726 177774
                      N4
02507
       23727 177770
                            DEC -8
                      N8
02508
                      N10
                            DEC -10
      23730 177766
                            DEC -16
02509
       23731 177760
                      N16
02510
       23732 177751
                      N23
                            DEC -23
                            DEC -24
02511
       23733 177750
                      N24
       23734 177745
02512
                      N27
                            DEC -27
02513
       23735 177740
                      N32
                            DEC -32
02514
                      N48
                            DEC -48
       23736 177720
02515
       23737 000002
                      D2
                            DEC +2
02516
       23740 000007
                      D7
                            DEC +7
02517
       23741 000040
                      D32
                            DEC +32
                            DEF SAVEP
02518
       23742 000203
                      BUFF
02519
       23743 000470
                      .DIG1 DEF DIG1
02520
       23744 102500
                      .LIA
                            OCT 102500
02521
       23745 000524
                      .RTRN JMP XEQT,I
02523*
02524*
02525*
           MESSAGE "DEFS"
02526*
       23746 025340
02527
                     CRLF
                            DEF MESOO
02528
       23747 025313
                      VERMG DEF MESO1
02529
       23750 025342
                      PRMPT DEF MESO2
02530
       23751 025350
                      HELP DEF MESO9
                      ERMES DEF MES46
02531
       23752 025762
02532
       23753 025667
                      SPC2
                            DEF MES11
02533
       23754 025703
                      SPC3
                            DEF MES22
02534
       23755 025677
                      MMESS DEF MES15
02535
       23756 025701
                      TMESS DEF MES16
02536 23757 025705 CLMES DEF MES32
```

```
02537 23760 025714 PRMES DEF MES33
02538 23761 025720 MPMES DEF MES35
02539 23762 025723 PGMES DEF MES36
02540 23763 025726 KMES DEF MES37
                   ECMES DEF MES43
02541 23764 025751
02542 23765 025734 PEMES DEF MES38
02543 23766 025742
                   SELFERR DEF MES41
02544 23767 025734
                   SOFTERR DEF MES38
02545 23770 025756 RMESS DEF MES44
02546 23771 025671
                   PMESS DEF MES12
02547 23772 025675
                   AMESS DEF MES13
02548 23773 025676 BMESS DEF MES14
02549
            023774 EOP1 EQU #
02550*
02551 24000
                         ORG EPROM+4000B
```

```
024000 P2
                            EQU *
02553
02554*
02555*
           CONSTANTS AND SUCH FOR THIS PAGE
02556*
                     ..BKS
02557 24000 000010
                             OCT 10
                                            ASCII "BACKSPACE"
                     ..B
02558 24001 000102
                             OCT 102
       24002 023632
02559
                      .BTERR DEF BTERR
                                           DISC ERROR
                      ..DEL
                             OCT 177
02560
       24003 000177
                                            ASCI DELETE
02561
       24004 000005
                      .ENQ
                             OCT 5
                                           ASCII ENQ
02562
       24005 023435
                      .PRSET DEF PRSET
                                             ENTRY FOR PRESET
02563
       24006 022172
                      .AGAIN DEF AGAIN
02564
                      .COMND DEF COMND
       24007 022257
                      .SPC1
02565
       24010 025704
                             DEF MES22+1
                      .SPC2
02566
       24011 025667
                             DEF MES11
02567
       24012 025347
                      ..BEL
                             DEF MESO7
02568
       24013 001700
                      STRTR
                            DEF 1700B
                                            COMMUNICATION AREA
02569
       24014 023517
                      EXEX.P1 DEF EXEX
                                            CROSS TO PAGE 1
       24015 022412
                      CERR.P1 DEF CERR
02570
                      ..RUN
02571
       24016 023521
                               DEF BEXEX
       24017 022255
                      ..NEXT
                               DEF NEXT
02572
02573
       24020 000015
                      ...CR
                             OCT 15
                                                   "CARRIAGE RETURN"
                      ...W
02574
       24021 000127
                              OCT 127
                             OCT 77
                                                   11?11
       24022 000077
02575
                      ..?
                                                   11011
02576
       24023 000060
                      .ZERO
                             OCT 60
02577
       24024 000001
                      .B1
                             OCT 000001
                      .B7
02578
       24025 000007
                              OCT 7
02579
                      .B17
                             OCT 000017
       24026 000017
                      .B24
02580
       24027 000024
                              OCT 000024
       24030 000101
                      .B101
                             OCT 000101
02581
02582
              024003
                      .B177
                             EQU ..DEL
02583
       24031 000377
                      .B377
                             OCT 000377
                      .B60K
02584
       24032 060000
                             OCT 060000
                      .N1
02585
       24033 177777
                              DEC -1
02586
       24034 177400
                      .BLR
                              OCT
                                  177400
                              DEC -5
02587
       24035 177773
                      .N5
                      .N6
                              DEC -6
02588
       24036 177772
02589
       24037 177771
                      .N7
                              DEC -7
       24040 177770
                      .N8
02590
                              DEC -8
02591
       24041 177766
                      .N10
                              DEC -10
                               DEC -40
02592
        24042 177730
                      ..N40
                      .N48
       24043 177720
                              DEC -48
02593
                                            THIS IS NEGATIVE "ASCII ZERO"
02594
       24044 177745
                      .N27
                              DEC -27
02595
       24045 177746
                      .N26
                              DEC -26
                      .N32000 DEC -32000
02596
       24046 101400
       24047 177677
02597
                      .N65
                              DEC -65
                                            THIS IS NEGATIVE "ASCII A"
02598
       24050 177637
                      .N97
                              DEC -97
02599
       24051 177645
                      .N91
                              DEC -91
02600 24052 000002
                     .D2
                              DEC +2
```

```
02601 24053 000012 .D10
                          DEC +10
02602 24054 000020
                   .D16
                          DEC +16
02603 24055 000040
                   .D32 DEC +32
02604 24056 000050
                   .D40 DEC +40
02605 24057 000100
                   .D64 DEC +64
02606 24060 000141
                   .D97 DEC +97
02607 24061 000133
                   .D91
                          DEC +91
02608 24062 000466
                   .D310 DEC 310
02609 24063 000470
                   .D312 DEC 312
02610 24064 000467
                   .D311 DEC 311
02611 24065 000472
                   .D314 DEC 314
02612 24066 000500
                   .D320 DEC 320
02613 24067 000473
                   .D315 DEC 315
02614 24070 000475 .D317 DEC 317
02615 24071 000470 ..DG1 DEF DIG1
02617*
02618 24072 024001 MRBT LDA ..B
                                        MAKE IT A BOOT
02619 24073 000503
                          STA TEMPO
02620 24074 024765
                   MRBT2 LDA .SPTR
02621 24075 001200
                          RAL
02622 24076 000360
                          STA STORE. POINTER
02623*
02624 24077 024052 BOOT? LDA .D2
02625 24100 000203
                          STA SAVEP
                                        SET P FOR STARTING ADDRESS
02626 24101 002400
                          CLA
02627 24102 000366
                          STA MAP
02628 24103
                         LWD1
                                          STORE STRING THROUGH MAP O
02629 24104 000000
                         DEF 0
                                          POINT AT ZERO
02630 24105 105762
                          JLY STMAP
                                         SET UP MAP ZERO AGAIN
      24106 027647
02631 24107 024013
                         LDA STRTR
                                          POINT AT COMMUNICATION AREA
02632 24110 000205
                         STA SAVEB B SHOULD POINT AT COMMUNICATION AREA
02633 24111 000246
                         LDB MSIZE
                                          GET MEMORY SIZE
02634 24112
                         XSB1 '@A'
                                            CROSS STORE
02635 24114 002004
                         INA
02636 24115 000360
                         LDB STORE.POINTER
02637 24116 007004
                          CMB.INB
                                          SUBTRACT STORE, POINTER
02638 24117 024765
                         ADB .SPTR
02639 24120 024765
                         ADB .SPTR
                                          ADD START OF CHARS # 2
02640 24121 000356
                         ADB LSTR
                                          LAST CHAR B HAS NUMBER OF CHARS
                                             IN STRING
02641 24122
                          XSB1 '@A'
                                          SAVE NUMBER OF CHARS
02642 24124 002004
                          INA
02643 24125 001200
                          RAL
                                          MAKE IT A BYTE ADDRESS
02644 24126 006004
                          INB
                                          COPY ONE EXTRA CHARACTER
02645 24127 105741
                         CBX
                                          SAVE COUNT IN X
02646 24130 000000
                         LDB A
                                          STORE LOCATION
```

```
LDA STORE. POINTER GET FROM LOCATION
02647 24131 000360
                                            MOVE STRING TO USER MAP
                           MB01
02648 24132
                           LDA TEMPO
02649 24133 000503
                                           IS BOOT?
                           CPA ..B
02650 24134 024001
                                              YES, GO DO IT
02651 24135 024016
                           JMP ..RUN, I
                                               NO. GO GET COMMAND
02652 24136 024017
                           JMP ..NEXT, I
02653*
02654*
           REENT IS WHEN BOOTEX OR A DIAGNOSTIC CALLS BACK THE FRONT PANEL
02655*
02656*
02657
02658 24137 002004 REENT INA
                                   POINT AT HPIB ADDRESS
                                            GET SUBCHANNEL
                           XLB1 '@A'
02659 24140
                           STB SUBCH
02660 24142 000270
                                   POINT AT UNIT NO.
      24143 002004
                           INA
02661
                           XLB1 '@A'
                                            GET UNIT
      24144
02662
      24146 000267
                           STB UNIT
02663
                                   POINT AT SECTOR NUMBER
02664 24147 002004
                           INA
                                            GET SECTOR NUMBER
                           XLB1 '@A'
02665
      24150
                                            SAVE IT
                                                              W=1
02666 24152 000274
                           STB FILE
                                   POINT AT CYLINDER OFFSET
02667 24153 002004
                           INA
                           XLB1 '@A'
                                            GET CYLINDER OFFSET
02668 24154
                           STB CYLNDR.OFFSET
02669
      24156 000273
                                                              W=2
                           STB HEAD. CYLINDER ; SAVE IT
02670
      24157 000275
      24160 002004
                           INA
02671
                                            GET VECTOR WORD THREE
                           XLB1 '@A'
      24161
02672
                                                              W=3
                           STB SECTR.TRACK
       24163 000276
02673
                           JLY .PSET
02674 24164 105762
       24165 021633
                            CLA
02675
       24166 002400
                                          NO LOADER ERROR
                            STA LERR
       24167 000265
02676
                                              GO LOAD FROM DISK
                            .JLB DCRLD
      24170 104600
02677
       24171 026524
                            JMP RENT2
                                          GOOD RETURN
02678 24172 024175
                            STC 2
                                          ENABLE BREAK
02679 24173 102702
                            JMP .BTERR, I ERROR RETURN
02680 24174 024002
                                          B FOR BOOT
       24175 024001
                     RENT2 LDA ..B
02681
                                          GET E REG VALUE
02682 24176 000202
                            LDB SAVEE
                                          IS SET?
02683 24177 004010
                            SLB
                                          ZERO FOR BOOT FLAG
       24200 002400
                            CLA
02684
                                          SAVE BOOT FLAG
       24201 000503
                            STA TEMPO
02685
                            CCA
       24202 003400
 02686
                                          A GETS -1 FOR CALL BACK
 02687 24203 000204
                            STA SAVEA
 02688 24204 024074
                            JMP MRBT2
 02689*
```

```
02691*
02692*
          ROUTINE TO RESTORE "A", "B", ETC BEFORE RUNNING
02693*
02694*
          CALLING SEQUENCE:
02695*
02696*
                  JLB* RSTOR
02697*
                  P+1 INTERRUPTS WERE ON
02698*
                  P+2 INTERRUPTS WERE OFF
02699*
02700*
02701*
02702 24205 000546 RSTOR STB RRSTO
                                       SAVE RETURN ADDRESS
02703 24206 002400
                          CLA
02704 24207 102601
                          OTA CPUST
                                       INDICATE IN USER PROGRAM
02705 24210 105745
                          LDX SAVEX
                                       RESTORE X AND Y
       24211 000207
02706 24212 105755
                          LDY SAVEY
       24213 000210
02707 24214 000200
                          LDA SAVEI
                                       GET INTERRUPT STATUS
02708 24215 006400
                          CLB
                                        CLEAR IT FOR
02709 24216 000200
                          STB SAVEI
                                        NEXT TIME
02710 24217 000507
                          STB FIRST
                                       RESET NOT FIRST TIME FLAG
02711 24220 002011
                          SLA.RSS
                                        WERE INTERRUPTS ON ?
02712 24221 000546
                          ISZ RRSTO
                                        NO. BUMP RETURN ADDRESS
02713 24222 000206
                          LDA SAVEG
                                        FETCH OLD GLOBAL REGISTER
02714 24223 001621
                          ELA, ARS
                                        IF IT WAS ON \Rightarrow E \iff 1
02715 24224 002002
                          SZA
                                        WAS THE GR ZERO, IF SO NO OTA
02716 24225 102602
                          OTA GR
                                        RESTORE GLOBAL REGISTER VALUE
02717 24226 002040
02718 24227 103102
                          SEZ
                                        WAS IT ON ?
                          CLF GR
                                        YES, TURN IT BACK ON
02719 24230 000201
                          LDA SAVEO
                                        FETCH "O" REPLICA
02720 24231 103101
                          CLO
                                        WAS IT
02721 24232 000010
                          SLA
                                         OFF ?
02722 24233 102101
                          STO
                                         NO. BUT YOU WERE CLOSE
02723 24234 000202
                          LDA SAVEE
                                       PUT "E" BACK
02724 24235 001500
                          ERA
                                         THE WAY YOU FOUND IT
02725 24236 000212
                          LDA SAVEZ
                                        RESTORE Z
02726 24237
                          CAZ
02727 24240 000211
                          LDA SAVEQ
                                        RESTORE Q. POSSIBLY TURN ON R3
02728 24241
                          CACO
02729 24242 104200
                          DLD SAVEA+2000B NOW "A" AND "B"
       24243 002204
02730 24244 000546
                          JMP RRSTO, I
02731*
02732*
          OUTPUT A MESSAGE, TERMINATE ON NULL BYTE
02733*
02734*
          ENTER WITH "A" = DEF MESSAGE
02735*
```

02736*						
	24245	000527	PUTS	STB	RPUTS	SAVE RETURN ADDRESS
		001200		RAL		MAKE IT A BYTE ADDRESS
02739	24247	000255			PPNTR	SAVE MESSAGE DEF
		024042		I.DA	N40	
02741	24251	000226		STA	PUTCT	COUNTER FOR ENQ ACK
02742*		000220				
		000255	P. 1	T.DB	PPNTR	FETCH A WORD
		105763		LBT		
		002003			RSS	NULL ?
		002003		IM D	אסטאר ד פידווסק	VES RATI OUT
		104600		.11 1	RIOIS, I	YES, BAIL OUT NO, PRINT IT
02141		024560		. 0 131	7 101011	no, man 21
02748		000255		T 9.7	PPNTR	YES, BUMP POINTER
		000226		T97	PUTCT	CHECK CHAR COUNT
		024252		IMD	P. 1	DO IT ALL AGAIN
		024252		1 DV	N40	DO II ALL AGAIN
02752	2112611	000226				COUNT FOR NEXT 40 CHARS
02752	21265	104600		III	B .ENQAK	DO ENQ ACK HANDSHAKE
02155		024270		اما 0	S .ENWAR	DO ENG NOR HANDSHARE
0275)		024270		TM D	P. 1	
		024252		JHF	F. 1	
02755*						
02756	2/1270	000531	ENOA	ע פידיו	B RENQAK	
					B CI.ID	I DENT IF Y
02/58		104600		اسال.	P CI.ID	I DENI IF I
02750		024513		TM D	.ENQAS	ASCII
		024277				TRANSMIT BUFFER TO DS
02760	•	104600		اسال.	B TG.TB	TRANSMIT BUFFER TO DS
00761		024520		TM D	DENOAR T	RETURN
02761		000531		JMP	RENQAK, I	REIORN
02762*		100001	ENOA	стт	A CDUCT	GET SWITCHES
-					A CPUST	GET SWITCHES
		001727			F,ALF	MACK ENO CUITCH
	_	024055				MASK ENQ SWITCH
		002002			A D DENOAK T	
	24303	000531		JM	P RENGAK, I	RETURN DOING NOTHING
02768*	0 112 011	00110011				GET THO GUAD
		024004			A .ENQ	GET ENQ CHAR
02770		104600		· JL	B PUTCH	
0.0554	_	024560			D CEMAN	
02771		104600		ىلل.	B GETCH	
0.0550		024540		T1.4 P	DENOTE T	D.C.TUD.M
02772	_	000531		JMP	RENQAK, I	KEIUKN
02773*						

02775*			
02776*	DOUGLAGE TO OUT	DUT LILAT TO TH	A AC A DECIMAL THRECED
02777*			A AS A DECIMAL INTEGER.
02778*	POSITIVE NUMBE	RS UNLY	
02779*	24312 000537 OUTD	מידים החוויים	
	24313 024071		POINT TO DIGIT BUFFER
-	24314 000217	STB PNTR	POINT TO DIGIT BUFFER
	24315 006400	CLB	
	24316 000251	STB CNTR	DIGIT COUNTER
	24317 006400 OTDL		MAKE TWO WORD VALUE
	24320 100400 OIDE	DIV .D10	DIVIDE BY 10
02100	24321 024053	DIV .DIO	DIVIDE DI 10
02787	24322 000217	STB PNTR,I	SAVE RMAINDER AS DIGIT
	24323 000217	ISZ PNTR	POINT AT NEXT DIGIT
	24324 000251	ISZ CNTR	ADD 1 TO COUNT
	24325 002002	SZA	QUOTIENT ZERO YET??
02791	24326 024317	JMP OTDL	NO, GET NEXT DIGIT
02792*			• • • • • • • • • • • • • • • • • • • •
	24327 000251	LDA CNTR	
02794	24330 003004	CMA, INA	MAKE COUNT NEGATIVE
02795	24331 000251	STA CNTR	
02796	24332 000217 OTDL	2 LDA PNTR	
02797	24333 024033	ADA .N1	SUBRACT ONE
02798	24334 000217	STA PNTR	POINT AT THE PREVIOUS CHAR
02799	24335 000217	LDA PNTR,I	GET DIGIT
02800	24336 024023	ADA .ZERO	MAKE ASCII
02801	24337 104600	.JLB PUTCH	OUTPUT THE CHAR
	24340 024560		
	24341 000251	ISZ CNTR	MORE LEFT??
02803	24342 024332	JMP OTDL2	YES
02804*	0 110 110 000 000		5 7 7 W
02805	24343 000537	JMP ROUTD, I	RETURN
02007#			
02807 * 02808 *			
02809*	DOUTTHE TO OUT	PUT HEX OR OCTA	U DIGITS *
02810*		BER IN "A" REGI	
02811*		THEN OUTPUT ON	
02812*	II DI LAG	Then correct or	di ond bidii
02813*			
	24344 000534 OUTN	STB ROUTN	RETURN ADDRESS
-	24345 000260	STA TEMP	SAVE NUMBER
	24346 024010	LDA .SPC1	GO OUTPUT ONE SPACE
	24347 104600	.JLB PUTS	SPACE
	24350 024245		
	24351 000260	LDA TEMP	RESTORE NUMBER
02819	24352 000363	LDB DFLAG	FETCH DATA TYPE FLAG

```
02820
      24353 006021
                           SSB, RSS
                                          ONE DIGIT ? ( < 0 => ONE DIGIT )
                           JMP OT1
02821
       24354 024362
                                           NOPE. MORE THAN THAT
      24355 024024
                           AND .B1
02822
                           IOR .ZERO
02823 24356 024023
02824 24357 104600
                           .JLB PUTCH
                                          YEP. JUST ONE OUTPUT IT
       24360 024560
                           JMP OT2
02825
      24361 024405
                                          NOW LEAVE
                                                         ( DEC -5 )
02826 24362 024035 OT1
                           LDB .N5
                                           SET DIGIT
                           STB CNTR
                                           COUNTER
02827 24363 000251
02828#
           NONSENSE TO HANDLE SIGN BIT IN OCTAL MODE
02829*
02830*
                           CLE, ELA
02831 24364 000066
                           STA TEMP
                                          SAVE PARTIAL
02832 24365 000260
                                           IS IT
02833 24366 024023
                           LDA .ZERO
                                           ZERO ?
02834
      24367 002040
                            SEZ
                                            NO, MAKE IT A ONE
02835
      24370 002004
                            INA
                                            PRINT IT
02836 24371 104600
                            .JLB PUTCH
       24372 024560
                                          FETCH PARTIAL
                           LDA TEMP
02837 24373 000260
                                          NEXT DIGIT
02838 24374 001723 L1
                           ALF, RAR
       24375 000260
                            STA TEMP
                                          SAVE NEW PARTIAL
02839
                           AND .B7
                                          SAVE ONLY LOW NIBBLE
                                                                 (DEC + 15)
02840 24376 024025
                                                                 ( DEC -10 )
                                           IS IT GREATER
02841
      24377 024023
                           ADA .ZERO
                            .JLB PUTCH
                                           PRINT IT
02842 24400 104600
       24401 024560
02843
       24402 000260
                            LDA TEMP
                                          FETCH PARTIAL
                                          DONE ?
02844
      24403 000251
                            ISZ CNTR
                                           NOPE
02845
      24404 024374
                            JMP L1
                                            YEP. NOW
      24405 024010 OT2
                            LDA .SPC1
02846
                            .JLB PUTS
                                         OUTPUT 2 SPACES
02847 24406 104600
       24407 024245
02848 24410 000534
                                          BYE BYE
                            JMP ROUTN, I
02849*
02850*
02851*
02852*
           ROUTINE TO "BEEP" AT ERRORS
02853*
02854*
02855*
02856*
02857*
02858*
           OUTPUT WHAT EVER IS IN "A"
02859*
```

```
02860#
02861#UTCH STB RPUTC
02862*
           OTA DATA
                         SEND CHARACTER TO TERMINAL
           STC DATA, C
02863*
                         START OPERATION
02864*
           SFS DATA
                         DONE YET ?
           JMP *-1
02865*
                          NOPE
                          YES, EXIT
02866*
           JMP RPUTC.I
02867*
02868*
02869*
           GET ONE CHARACTER, RETURNED IN THE LOW END OF "A"
02870*
02871*
02872*ETCH STB RGETC
02873*
           LDA ..ICW
                           PUT ASIC INTO
02874*
           OTA CMND
                          INPUT MODE
02875*
           STC DATA, C
                         START INPUT OPERATION
02876*T.00 SFC DATA
                         IS IT SOUP YET?
02877*
           JMP GT. 01
                          YES !
02878*
           LIA STATS
                         NO - CHECK FOR BREAK
02879*
           RAL.
02880*
           SSA
02881*
           JMP .PRSET.I
                         YES - BREAK
02882*
           JMP GT.00
                         NO KEEP WAITING
02883*
02884*T.01 LIA DATA
                         OK. LET'S SEE WHAT YOU'VE DONE
02885*
           AND . B377
                          WELL, HALF OF IT ANYWAY
02886*
           STA CHAR
                         SAVE IT FOR ECHO
02887*
           JMP RGETC.I
02889*
02890*
02891 24411 000575 CI.IZ STB RCI.IZ
02892 24412 102102
                           STF GR
                                          CLEAR ALL INTERFACES
02893 24413 002400
                           CLA
02894 24414 102602
                           OTA GR
02895
      24415 000514
                           LDA VCPSC
                                         (P+1) ASCII
02896
      24416 103602
                           OTA GR, C
                                          TURN ON CARD
02897 24417 107723
                           CLC 23B,C
                                          TURN OFF DMA
02898 24420 104600
                            .JLB CI.ID
                                          INITIALIZE INTERFACE
       24421 024513
02899 24422 024616
                           JMP AS.IZ
02900*
02901 24423 002400 DS.IZ CLA
                                          INITIALIZE DS INTERFACE
                           ISZ A
02902 24424 000000
                                          DELAY TIME this must be > 1 MS
02903 24425 024424
                            JMP *-1
                                          FOR SET UP
02904 24426 024434
                           LDA VCPDS
                                          VCP COMMAND
02905 24427 104600
                            .JLB DS.FT
                                          TRY IT
       24430 024463
```

02906	24431	024005		JMP .PRSET, I	NO GOOD
02907	24432	104600		.JLB CS.CM	TELL CARD AGAIN TO GO INTO VCP MODE
	24433	024577			
02908	24434	067400	VCPDS	OCT 67400 .	
02909	24435	000575		JMP RCI.IZ,I	RETURN
02910*					
02911	24436	024031	DS.TG	LDA .B377	ADD RUB OUT <request input=""></request>
02912	24437	104600		.JLB OUT2C	OUTPUT TWO CHARACTERS <<<<<
	24440	024566			
02913	24441	104600		.JLB CS.CM	TELL CARD TO TRANSMITT
	24442	024577			
02914	24443	060400		OCT 60400	
02915	24444	104600		.JLB CS.CM	NOW ASK FOR BUFFER
	24445	024577			
02916	24446	061400		OCT 61400	
02917	24447	000577		JMP RTG.BF,I	RETURN
02918*					
02919		104600	DS.IN	.JLB CS.CM	ASK FOR INPUT
		024577			
02920	24452	061000		OCT 61000	
02921	24453	024031		AND .B377	MASK
02922	24454	024545		JMP GETCR	RETURN VIA GETCH
02923*					
02924		024032	DS.OT	IOR .B60K	DS PUT BYTE REQUEST
02925	_	104600		.JLB I.O	
		024607			
02926	24460	000541		JMP RPUTC,I	
02927*					

Macro/1000 Version 2226

02929*					
02930	24461 000602	DS.WF	STB RDS.FT	SAVE RETURN ADDRESS	
02931	24462 024466		JMP DS.FT+3	SKIP OUTPUT JUST FLAG	
02932*					
02933	24463 000602	DS.FT	STB RDS.FT	RETURN ADDRESS	
02934	24464 102630		OTA DATA		
02935	24465 103730		STC DATA, C		
02936	24466 024046		LDB .N32000	40 SEC TIME OUT, MACHINE	INDEPENDENT
02937	24467 102230	FTLP	SFC DATA	WAIT FOR FLAG	
02938	24470 024477		JMP FTGF	GOT IT	
02939	24471 000245		LDA TBGCNT		
02940	24472 002306		CCE, INA, SZA	WAIT 1.25 MS	

02942 02943 02944 02945	24474 24475 24476 24477 24500	000602	FTGF	ISZ JMP JMP ISZ JMP	FTLP RDS.FT,I RDS.FT RDS.FT,I	•
02950 02951 02952 02953 02954 02955 02956	24503 24504 24505 24506 24507 24510 24511	000001 104600 024463 025140 102530 000603 000000		LDA .JLI JMP LIA ISZ LDB	DSLER DATA	GET COMMAND WAIT FOR FLAG DS LOADER ERROR GET DATA ADJUST RETURN ADDRESS BOTH !!!!
02967 02968 02969 02970 02971*	24514 24515 24516 24517	000576 000515 006003 000576 000576		LDB SZB ISZ JMP	ASFLG ,RSS	INTELEGENT TYPE
02973	24521 24522	104600 024513		.JL	B CI.ID	IDENTIFY INTERFACE
02974 02975		000600 003400		JMP	•	ASCII, DO NOTHING TRANSMIT TWO -1 BYTES TO SAY TRANSMIT BUFFER
•	24526	104600 024566			B OUT2C	
02977	24530	104600 024577 060400			B CS.CM 60400	TELL CARD TO TRANSMIT
•		000600			RTG. TB, I	RETURN

02981 02982	24534	000577 104600 024513	TG. BF		RTG.BF TI	RANSMIT BUFFER & REQUEST NEW IDENTIFY INTERFACE	BUFFER
02983 02984 02985*	24536	000577			RTG.BF,I DS.TG	RETURN <no function=""> DS 1000</no>	
02986		024540	GETCH	FOII	*		
	24540	000542			RGETC		
		104600	11110		CI.ID	IDENTIFY THE INTERFACE	
	24542	024513			01.12	IDENTIAL THE INTERINOR	
02989	24543	024632		JMP	AS.IN	ASCII	
02990	24544	024450			DS.IN	DS 1000	
02991*							
		024050	GETCR	A DA	.N97	FOLD 6BIT ASCII BY	
		002020		SSA		SUBTRACTING TO TEST	
02994		024556		JMP	GETCR2	IS < a SO DO NOTHING	
02995		024045			.N26	CHECK FOR Z	
02996	24551	002021		SSA	RSS	GREATER THAN Z???	
02997	24552	024055		ADA	.D32	DONT FOLD THESE	
		024061				DO FOLDING	
02999	24554	000261	GETCR3	ST	A CHAR	SAVE CHARACTER	
03000	24555	000542		JMP	RGETC, I	RETURN	
03001*							
_		024060	GETCR2		.D97	UNDO SUBTRACT	
03003	24557	024554		JMI	P GETCR3		
03004							
03005		024560		-			
_		000541	OUT1C		RPUTC		
03007		024031			.B377		
03008	-	104600		. JLI	3 CI.ID	IDENTIFY	
02000		024513		TVD.	4.C. O.T.		
03009		024640			AS.OT	PG 1000	
03011	24505	024455		JMP	DS.OT	DS 1000	
_	211566	000606	OUTTOC	מידים	ROUT2C		
		000260	00120		TEMP	SAVE	
03014		001727			.ALF	POSITION	
		104600			B PUTCH	OUTPUT UPPER HALF	
9,01,		024560				COLICI CITEM INDI	
03016		000260		I.DA	TEMP	GET WORD AGAIN	
-		104600			B PUTCH	OUTPUT LOWER HALF	
		024560					
03018		000606		JMP	ROUT2C,I		
03019*					•		

03021*						
	24577 (200605	CS CM	STR	RCS.CM	SAVE RETURN ADDRESS
		000001			B,I	GET COMMAND
		104600			I.0	DO I/O
03024		024607		. 01.10	1.0	DO 170
03025	24602 (000605		TS7	RCS CM	ADJUST RETURN ADDRESS
03025		000605			RCS.CM.I	
03027*				0111	1100.011,1	N B I ON N
		000602	CS WE	STR	RDS.FT	RETURN ADDRESS
	24606		00.111			WAIT FOR FLAG ONLY
03029		024400		Olili	ביין זייטע	WHII I ON I DING ONDI
03031*						
		000610	I.0	STB	RI.O	RETURN ADDRESS
	24610		0		DATA	
	24611				DATA, C	
		102330	I.00		DA TA	
03035	24613	024612	1.00			KEEP TRYING
		102530	I.01			GET DATA
	24615				RI.O,I	
03039*		000010		0		
0,0,0,0						
03041	24616	102532	AS. T7.	I.TA	STATS	CLEAR BREAK BIT
		024645				
					STATS	SET TRANSMITT
		_			CMND	
		002400				(
_		102630			DA TA	TRANSMIT A NUL
					DATA, C	
		102230				WAIT FOR FLAG
03049	24626	000575		JMP	RCI.IZ,I	
03050	24627	000000		TSZ	A	TEST FOR TIME OUT
		024625			* - 3	
		024005			.PRSET, I	GO RESET COMPUTER
03053*					, , ,	
		024646	AS.IN	LDA	TCCWI	INPUT CONTROL WORD
03055		102631			CMN D	
				.JL	3 I.O	DO I/O
•		024607				
03057	24636	024031		AND	.B377	MASK UPPER BYTE
		024545		JMP	GETCR	RETURN VIA GETCH
03059*						
		024645	AS.OT	LDB	TCCWO	OUTPUT CONTROL WORD
03061	24641	106631			CMND	
	24642			.JLI	B I.O	DO I/O
-		024607				
03063	24644			JMP	RPUTC, I	RETURN
03064*		<i>*</i>			•	
03065	24645	001010				
		006412				

```
03068*
03069*
03070*
           ROUTINE TO INPUT HEX OR OCTAL DIGITS
           CALLING SEQUENCE:
03071*
                   JLB*
                        GETN
03072*
                       NO DATA ENTERED: JUST CHARACTER NOT BS OR ?
03073*
                   P+1
                        NEW DATA ENTERED
                   P+2
03074*
03075*
           IF P+1: A = XXXX B = LAST CHAR
03076*
           IF P+2: A = DATA B = 0 IF LAST CHAR WAS CR
03077*
           IF P+2: A = DATA B = LAST CHAR
03078*
03079*
03080 24647 000544 GETN STB RGETN
03081 24650 002400
                           CLA
                                         INITIALIZE
03082 24651 000470
                           STA DIG1
                                          DIGIT
03083 24652 000471
                           STA DIG2
                                           STORAGE
03084
      24653 000472
                           STA DIG3
                                            LOCATIONS
                           STA DIG4
03085
      24654 000473
03086
      24655 000474
                           STA DIG5
                           STA DIG6
03087
      24656 000475
03088*
03089 24657 024036
                           LDA .N6
                                          SETUP FOR OCTAL
03090
      24660 000251
                           STA CNTR
                                         INITIALIZE COUNTER
03091
      24661 000476
                           STA DIGS
                                          AND SPARE
03092 24662 024071
                           LDA ..DG1
                                         DEF FOR OCTAL
                                                          ( DIG1 )
03093
      24663 000217
                           STA PNTR
                                         SET POINTER
      24664 000220
                           STA PNTRS
                                          AND SPARE
03094
03095*
03096 24665 104600 GET1
                          .JLB GETCH
                                        GET ONE CHARACTER
       24666 024540
03097
       24667 105762
                           JLY ISDIG
                                         IS DIGIT IN RANGE??
       24670 027632
                           JMP EXIT?
03098
      24671 024703
                                          MAKE "O" THRU "9" OUT OF IT
03099 24672 024043
                           ADA . N48
03100 24673 000251
                           LDB CNTR
                                          IS THE DIGIT
03101
      24674 006003
                           SZB,RSS
                                           ZERO ?
03102 24675 024711
                           JMP IERR
                                          YES, THE BUFFER IS FULL
                           STA PNTR.I
                                          SAVE IT IN A DIGIT BUFFER
03103 24676 000217
                                          UPDATE THE DIGIT POINTER
                           ISZ PNTR
03104 24677 000217
03105 24700 006004
                                          UPDATE THE
                           INB
03106 24701 000251
                           STB CNTR
                                           DIGIT COUNTER
03107 24702 024665
                           JMP GET1
                                          WE NEED MORE
03108*
03109 24703 000261
                     EXIT? LDB CHAR
                                          A FRESH COPY OF "IT"
03110 24704 024000
                           CPB .. BKS
                                          IS IT BACKSPACE?
      24705 024721
                           JMP BKUP
                                          YES, GO PROCESS IT
03111
03112 24706 024003
                           CPB ..DEL
03113 24707 024007
                           JMP . COMND, I
03114 24710 024735
                           JMP EX1
```

```
03115*
03116 24711 024012 IERR LDA ..BEL
                                         INDICATE ERROR AND
                         .JLB PUTS
03117 24712 104600
      24713 024245
03118 24714 024720
                         LDA BKKMS
03119 24715 104600
                         .JLB PUTS
                                     WIPE OUT THE OFFENDING CHAR
      24716 024245
03120 24717 024665
                          JMP GET1
                                         GIVE 'EM ANOTHER TRY
03121 24720 025770 BKKMS DEF MES48
03122*
03123 24721 000251 BKUP LDA CNTR
                                       IS THERE ANYTHING
03124 24722 000476
                          CPA DIGS
                                       LEFT ?
03125 24723 024015
                          JMP CERR.P1.I NO. END OF BUFFER
03126 24724 024033
                          ADA .N1
                                        MOVE DIGIT COUNTER
03127 24725 000251
                          STA CNTR
                                       BACK ONE
03128 24726 000217
                          LDA PNTR
                                       NOW BACKUP
03129 24727 024033
                         ADA .N1
                                       THE BUFFER
03130 24730 000217
                          STA PNTR
                                        POINTER
                         LDA BKSMES
03131 24731 025037
                                      MAKE THE CHAR GO AWAY
03132 24732 104600
                         .JLB PUTS
       24733 024245
                          JMP GET1
03133 24734 024665
                                       TRY AGAIN
03134*
                          LDA CNTR
                                      ANY NEW
03135 24735 000251 EX1
                          CPA DIGS
03136 24736 000476
                                       DATA?
03137 24737 000544
                          JMP RGETN, I
                                       NO. COUNTER NOT INC'ED
03138*
03139 24740 000544
                          ISZ RGETN
                                       SET FOR "GOOD" RETURN
03140 24741 000251
                                      HOW MANY DIGITS
                          LDA CNTR
                                       HAVE BEEN
03141 24742 003004
                          CMA, INA
                          ADA DIGS
                                        INPUT ?
03142 24743 000476
03143 24744 000251
                          STA CNTR
03144 24745 000220
                          LDA PNTRS
                                       INITIALIZE DIGIT
                                        POINTER
03145 24746 000217
                          STA PNTR
03146 24747 002400
                          CLA
                                       START WITH A CLEAN SLATE
03147 24750 000217 EX2
                          ADA PNTR.I
                                       ADD A DIGIT TO PARTIAL SUM
03148 24751 000217
                          ISZ PNTR
                                       POINT TO NEXT DIGIT
                                       DONE ?
03149 24752 000251
                          ISZ CNTR
                                       NO, MORE TO GO
03150 24753 024755
                          JMP *+2
03151 24754 024761
                          JMP EX3
                                        YEP
03152 24755 000066
                          CLE, ELA
03153 24756 000066
                          CLE, ELA
                                       MULTIPLY BY 8
03154 24757 000066
                          CLE, ELA
                                       PROCESS NEXT DIGIT
03155 24760 024750
                          JMP EX2
03156*
03157 24761 000261 EX3 LDB CHAR
                                       RETRIEVE LAST CHARACTER
03158 24762 024020
                          CPB ...CR
03159 24763 006400
                          CLB
03160 24764 000544
                          JMP RGETN, I
```

```
03162*
                 INPUTS A STRING FROM THE TERMINAL. IT PUTS IT IN
03163*
         GE TS
03164*
          STRNG WITH THE LENGTH IN LSTR. THE FIRST CHAR SHOULD BE IN CHAR
03165*
         40 CHARS IS MAXIMUM INPUT.
          IT ALLOWS BACKSPACING.
03166*
03167*
03168 24765 000306 .SPTR DEF STRNG
03169*
03170 24766 000532 GETS STB RGETS
                                          SAVE RETURN
03171 24767 002400
                          CLA
03172 24770 000356
                          STA LSTR
                                          LENGTH OF STRING
03173 24771 002004
                          INA
03174 24772 000357
                          STA GSLR
                                       TEMP IS LEFT/RIGHT BYTE FLAG 1 LEFT
                                           O RIGHT
03175 24773 024765
                          LDA .SPTR
03176 24774 001200
                          RAL
                                           MAKE IT A BYTE ADDRESS
                          STA STORE. POINTER
03177 24775 000360
                                                  STRING POINTER
03178 24776 000261 GETSL LDA CHAR
                                          GET CHARACTER
03179 24777 024000
                         CPA ..BKS
                                          WAS BACKSPACE
03180 25000 025021
                          JMP GSBS
                                          BACK OUT A CHARACTER
03181 25001 024020
                          CPA ...CR
                                          CARRIAGE RETURN?
                          JMP RGETS, I
03182 25002 000532
                                          YES, RETURN. DONE WITH STRING
03183 25003 024003
03184 25004 024007
                          CPA ..DEL
                          JMP . COMND, I
03185*
03186 25005 000360
                          LDB STORE POINTER GET FLAG
03187 25006 105764
                          SBT
03188 25007 002400
                          CLA
03189 25010 105764
                          SBT
                                          CLEAR NEXT WORD
03190 25011 000356
                          LDA LSTR
03191 25012 024057
                          CPA .D64
03192 25013 024015
                          JMP CERR.P1.I
03193 25014 000356
                          ISZ LSTR
                                          ADD TO CHARACTER COUNTER
03194
       25015 000360
                          ISZ STORE. POINTER NEXT CHAR
03195 25016 104600 GET. .JLB GETCH
                                         GET ANOTHER CHARACTER
       25017 024540
03196 25020 024776
                          JMP GETSL
                                          GO AROUND AGAIN
03197*
03198*
03199 25021 000356 GSBS LDA LSTR
                          CPA .B1
03200 25022 024024
                                          CANT BACKSPACE OVER % CHAR
03201 25023 024015
                         JMP CERR.P1.I CANT BACKSPACE IF NO CHARACTERS
03202*
```

```
03203 25024 024033
                           ADA .N1
                                           DECREMENT NUMBER OF CHARS
03204
      25025 000356
                           STA LSTR
                           LDB STORE.POINTER
03205 25026 000360
03206 25027 024033
                           ADB .N1
                           STB STORE.POINTER BACK UP A CHAR
03207 25030 000360
03208 25031 002400
                           CLA
                           SBT
                                         CLEAR OUT THE LAST CHAR
03209 25032 105764
03210 25033 025037
                           LDA BKSMES
03211
       25034 104600
                           .JLB PUTS
                                         OURPUT SPACE BACKSPACE
       25035 024245
03212
       25036 025016
                           JMP GET.
                                           GET NEXT CHARACTER
03213 25037 025766 BKSMES DEF MES47
03215* DISTIBUTED SYSTEMS LOADER
03216*
03217*
03218*
03219 25040 000571 DSLD
                           STB RDSLD
03220 25041 024024
                           LDA .B1
                           OTA CPUST
                                           SAY IN LOADER
03221
       25042 102601
                                          ALLOWED TO BREAK FROM DS LOADER
03222 25043 102702
                           STC 2
                                          SET SELECT CODE
03223 25044 104600
                           .JLB S.SC
       25045 026330
                                         ERROR IN SELECT CODE SPECIFIED
03224
                           JMP DSLER
       25046 025140
       25047 024062
                           LDA .D310
03225
                                         ERROR 310=TIME OUT AFTER SELF TEST
03226
      25050 000265
                           STA LERR
                           .JLB DS.WF
03227 25051 104600
                                          WAIT FOR DS SELF TEST
       25052 024461
                           JMP DSLER
                                         TIMED OUT
03228 25053 025140
                                         CHECK IF THIS IS A DUMP
03229 25054 000503
                           LDA TEMPO
03230 25055 024021
                           CPA ...W
                                          READ OR WRITE?
                           JMP DSWR
                                         IT'S A WRITE!!
03231
       25056 025225
03232 25057 006400
                           CLB
                                         CLEAR EXTENDED LOAD FLAG
                           STB EXLOAD
03233 25060 000516
03234
       25061 024063 DSLD0 LDA .D312
                                       ERROR 312=TO AFTER DOWN LOAD REQUEST
03235
       25062 000265
                           STA LERR
                           LDA DSDNL
                                         ASK FOR A DOWN LOAD
03236
       25063 025312
                                          WAIT FOR COMPLETION OF REQUEST
       25064 104600
                           .JLB DS.FT
03237
       25065 024463
03238
      25066 025140
                           JMP DSLER
                                         TIMED OUT
      25067 000274
                           LDB FILE
                                         GET FILE NUMBER
03239
03240 25070 000265 DSLD1 ISZ LERR
                                           ERROR 313 TO AFTER FILE NUMBER
                                            PASS IT TO THE CARD
03241
       25071 107630
                           OTB DATA, C
                                          WAIT FOR IT TO COMPLETE
03242 25072 104600
                           .JLB DS.WF
       25073 024461
       25074 025140
                           JMP DSLER
                                          TIMED OUT SO ERROR
03243
03244 25075 007400
                           CCB
                                          SET TO READ A FRAME
                                          (FRAME COUNT TO -1)
03245 25076 000517
                           STB P3.CT
```

03247*		RE	AD IN ONE RECO	DRD
03248	25077 10	4600 DSRD	.JLB DS.GT	GET WORD COUNT
	25100 02			
	25101 10			POSITION COUNT IN B
	25102 00			S MAKE COUNT NEG. (DONE?)
	25103 02		JMP DSDUN	YES
_	25104 00			SAVE COUNT
	25105 10		.JLB DS.GT	GET LOAD ADDRESS
	25106 02	· · · · · · · · · · · · · · · · · · ·	amp passo	CAUD LOAD ADDDEGG
	25107 00		STB DSADD	
03255	25110 00	10523	STB DSCHK	AND START CHECKSUM
03256			JLB DS.GT	GET WORD REQUEST
0.0057	25112 02	15175	VOD4 LADOADDI	GMODE TM
03257		0500	XSB1 '@DSADD'	STORE IT
	25115 00		ISZ DSADD	ADD TO GUEGUGIN
	25116 00		ADB DSCHK	ADD TO CHECKSUM
	25117 00 25120 00		STB DSCHK ISZ DSCNT	DONE WITH RECORD
-				NO
	25121 02 25122 10		JMP DSRDL	GET CHECKSUM
03203	25122 10		.JLB DS.GI	GET CHECKSOM
03264	25124 00		CPB DSCHK	DOES CHECKSUM AGREE?
	25125 02		JMP DSRD	YES DO NEXT RECORD
	25126 02		LDA .D311	TED DO NEXT RECORD
	25127 00		STA LERR	ERROR 311 = CHECKSUM ERROR
03268	25130 02		JMP DSLER	NO RETURN WITH ERROR
0,200	25150 02	.5110	0 2022	NO NOTONN WITH DANGE
03270	25131 10	14600 DSDUN	.JLB DS.GT	GET ADDRESS AS FLAG
	25132 02	25175		
03271	25133 00	06003	SZB,RSS	GOOD OR BAD
03272	25134 02	25142	JMP DSCONT	GOOD COMPLETED
03273	25135 02	24065	LDA .D314	
03274	25136 00	0265	STA LERR	ERROR 314 = BAD TRANSFER
03275	25137 00	0205	STB SAVEB	SAVE STATUS IN B REG
			ISZ RDSLD	INDICATE ERROR
03277		00571 DSEX	JMP RDSLD, I	RETURN
03278*				
	25142 00		r isz exload	DONE?
	25143 00		RSS	NO
03281		25141	JMP DSEX	YES, ALL BLOCKS LOADED
03282*		20546	. D	ETDOM MTVF MUDOUSOS
	25145 00		LDA EXLOAD	FIRST TIME THROUGH??
	25146 00		SSA	NO CO CEM NEVE ETTE
03285	25147 02	20105	JMP DSNXT	NO, GO GET NEXT FILE

03286*					
03287	25150			XLA1 '0'	
03288	25152			XLB1 '1'	
		002003		SZA, RSS	
		025141			LESS THAN ONE 32K CHUNK WE ARE DONE
		006002		SZB	IF PARTIAL ADD ONE
		002004		INA	
		003004		CMA, INA	MAKE IT NEGATIVE
		000516		STA EXLOAD	
		000516		ISZ EXLOAD	
03296	25163	025165		JMP DSNXT	NO, GO GET NEXT FILE
03297	25164	025141		JMP DSEX	ALL BLOCKS LOADED
03298*		023111		OIII DOLL	
		000366	DSNXT	ISZ MAP	NEXT 32K BLOCK
		000366		LDA MAP	Harry Jan Darver
03301	25167	105762		JLY STMAP	SET MAP REGISTERS
05501	25170	027647		obi biimi	ODI IIM KEGIOTEKO
03302		003400		CCA	
		001665			ELIMINATE BIT 15
03304	25173	000274			INDICATE CONTINUE LOAD
03305	25174	025061		JMP DSLDO	DO NEXT LOAD
03306*		02300.		2020	20 11.2112
		000574	DS. GT	STB RDS.GT	
03308	25176	000517		ISZ P3.CT	TIME FOR NEW FRAME?
03309	25177	025216 024067 000265		JMP DS%G0	NO JUST READ A WORD
03310	25200	024067		LDA .D315	No cost name ii wone
03311	25201	000265		STA LERR	ERROR 315=TO AFTER BUFFER REQUEST
03312	25202	025250		LDA DSINR	
03313	25203	104600		.JLB DS.FT	GIVE IT TO CARD
		024463			
03314		025140		JMP DSLER	TIMED OUT
		102530		LIA DATA	NO GET BUFFER COUNT
		000001		STA B	
		007004		CMB, INB	MAKE FRAME COUNT NEGATIVE
		000517		STB P3.CT	SAVE IT
		000265		ISZ LERR	ERROR 316 = TO AFTER COUNT ECHO
03320	25213	104600		.JLB DS.FT	TELL CARD HOW MUCH TO TRANSFER
	25214	024463			
03321	25215	025140		JMP DSLER	TIMED OUT
03322	25216	024070	DS%G0	LDA .D317	ERROR 317 = TO WAITING FOR DATA
03323	25217	000265		STA LERR	
03324	25220	104600		.JLB DS.WF	WAIT FOR FLAG
		024461			
03325	25222	025140		JMP DSLER	IT DID SO ERROR
03326	25223	107530		LIB DATA, C	OK GET DATA
03327	25224	000574		JMP RDS.GT, I	RETURN

03329*		INE DUM	IPS A MEMORY IM	MAGE TO A REMOTE COMPUTER
03330*				
	25225 024066	DSWR	=	
	25226 000265			ERROR 320 = VCP MODE TIME OUT
	25227 024501		LDA DSVCP	TELL INTF TO GO INTO VCP MODE
03334	25230 104600		.JLB DS.FT	
02225	25231 024463		MD DOLED	MTM.ED. OUM
	25232 025140		JMP DSLER	TIMED OUT
	25233 006400		CLB	SET STARTING ADDRESS
	25234 000522 25235 002404		STB DSADD	SAVE IT 1 PLUS RUBOUT
	25236 104600	DSM KO		OUTPUT 1 BYTE
03339	25237 025302		.010 00.0	COTTOT I BITE
υззπυ	25240 024031		LDA .B377	NOW RUBOUT
	25241 104600		.JLB DS.B	NOW NODOUI
05541	25242 025302		.000 05.0	
03375	25243 104600		.JLB DS.CM	TRANSMITT BUFFER
03342	25244 024502		.000 00.00	TRANSPILLI DOLLER
03343	25245 060400		OCT 60400	
	25246 104600		.JLB DS.CM	ASK FOR BUFFER
	25247 024502			
03345	25250 061400	DSINR	OCT 61400	
	25251 104600		.JLB DS.CM	ASK FOR BYTE
	25252 024502			
03347	25253 061000		OCT 61000	
03348	25254 024031		CPA .B377	CAN IT BE ACCEPTED?
	25255 025277		JMP DSWEX	NO SO ERROR
	25256 002003		SZA, RSS	DONE?
	25257 025141		JMP DSEX	YES
	25260 003004		•	MAKE IT NEGATIVE
	25261 000517		STA P3.CT	
03354			XLA1 '@DSADD'	
	25264 000504		STA TEMP3	SAVE DATA
	25265 001727		ALF, ALF	MDANGEED GUADAGMED
03357			.JLB DS.B	TRANSFER CHARACTER
V33E0	25267 025302		IDA TEMBO	
03358	25270 000504		LDA TEMP3 .JLB DS.B	
03359	25271 104600 25272 025302		. 3LD DO. D	
03360			TOT DOADD	MOVE ADDRESS UP ONE
	25274 000517		ISZ DSADD ISZ P3.CT	MOVE ADDRESS UP ONE DONE WITH THIS ONE?
	25275 025262		JMP DSWR1	NO
03363			JMP DSWRO	YES THEN MOVE TO NEXT TRANSFER
03364*			OUNCO JUS	Na Tonnai Ivan oi avon nani cai
03365		DSWFY	STA SAVER	
	25300 000265	n =A	ISZ LERR	ERROR 321=CENTRAL WONT ACCEPT DATA
03367			JMP DSLER	ERROR RETURN
~ J J ~ I			VIII DOLLIN	Dinon Halvilli

```
03369 25302 000573 DS.B STB RDS.B
                           AND . B377
03370 25303 024031
03371
      25304 024032
                           IOR .B60K
                                          DS PUT BYTE REQUEST
                                          WAIT FOR FLAG
03372 25305 104600
                           .JLB DS.FT
       25306 024463
                                         TIMED OUT
                           JMP DSLER
03373
      25307 025140
                                         GET DATA
03374
       25310 102530
                           LIA DATA
                           JMP RDS.B.I
                                          RETURN
03375 25311 000573
03376*
03377 25312 161001 DSDNL OCT 161001
                                         DOWN LOAD COMMAND
03378*
03380#
03381*
           MESSAGES AND WORDS OF WISDOM
03382*
03383*
           SUP
03384*
03385 25313 006412 MES01 OCT 6412
03386 25314 044120
                           ASC 8, HP A600/700 VCP
       25315 020101
       25316 033060
       25317 030057
       25320 033460
       25321 030040
       25322 053103
       25323 050040
03387 25324 006412
                                         THESE ARE "CARRIAGE RETURN"
                           OCT 6412
                                          AND "LINE FEED" IN DISGUISE
                           OCT 6412
03388 25325 006412
                           ASC 9, Type ? for help
03389 25326 020040
       25327 052171
       25330 070145
       25331 020077
       25332 020146
       25333 067562
       25334 020150
       25335 062554
       25336 070040
                           OCT 6412
03390 25337 006412
03391 25340 006412
                     MESOO OCT 6412
                                          NULL CHARACTER TO TERMINATE
03392 25341 000000
                           OCT 0
03393*
                     MESO2 OCT 6412
03394 25342 006412
03395 25343 053103
                     MESO3 ASC 2, VCP>
       25344 050076
03396 25345 020021
                           OCT 020021
                                          SPC AND DC1
03397 25346 000000
                           OCT 000000
03398*
03399 25347 003400 MESO7 OCT 003400
                                          BELL AND NULL
03400*
```

```
03401*
03402 25350 006412 MES09 OCT 6412
03403 25351 006412
                           OCT 6412
03404 25352 015463
                           OCT 015463
                                         ESC 3
                                                   CLEAR ALL TABS
03405 25353 015446
                           OCT 015446
                                          ESC &
                                                   MOVE THE
03406 25354 060464
                           OCT 060464
                                          a 4
                                                    CURSOR TO
03407 25355 030103
                           OCT 030103
                                          0
                                              C
                                                     COLUMN 40
                           OCT 015461
                                          ESC 1
03408 25356 015461
                                                   SET A TAB HERE
03409 25357 006412
                           OCT 6412
03410 25360 040454
                           ASC 9, A, B, X, Y, Q, Z, P, G, V
       25361 041054
       25362 054054
       25363 054454
       25364 050454
       25365 055054
       25366 050054
       25367 043454
       25370 053040
03411
       25371 015511
                           OCT 015511
                                          ESC I
                                                   TAB
03412 25372 051062
                           ASC 6, R20-R32 I/O
       25373 030055
       25374 051063
       25375 031040
       25376 044457
       25377 047440
03413 25400 006412
                           OCT 6412
03414
       25401 042454
                           ASC 3, E, O, I
       25402 047454
       25403 044440
03415
       25404 015511
                           OCT 015511
03416
       25405 051103
                           ASC 3, RC CIR
       25406 020103
       25407 044522
                            OCT 6412
03417 25410 006412
03418 25411 046440
                            ASC 9, M Address T data
       25412 040544
       25413 062162
       25414 062563
       25415 071440
       25416 020124
       25417 020144
       25420 060564
       25421 060440
       25422 015511
03419
                            OCT 015511
03420
       25423 051111
                            ASC 6, RI Int Mask
       25424 020111
```

```
25425 067164
       25426 020115
       25427 060563
       25430 065440
                           OCT 6412
03421 25431 006412
03422 25432 046156
                           ASC 8, Lnn List memory
       25433 067040
       25434 046151
       25435 071564
       25436 020155
       25437 062555
       25440 067562
       25441 074440
                           OCT 015511
03423 25442 015511
                           ASC 5.RP Parity
03424 25443 051120
       25444 020120
       25445 060562
       25446 064564
       25447 074440
03425 25450 006412
                           OCT 6412
03426 25451 015511
                           OCT 015511
03427 25452 051123
                           ASC 6, RS Switches
       25453 020123
       25454 073551
       25455 072143
       25456 064145
       25457 071440
                           OCT 6412
03428 25460 006412
03429 25461 041517
                           ASC 4, COMMANDS
       25462 046515
       25463 040516
       25464 042123
                           OCT 015511
03430 25465 015511
03431 25466 051115
                           ASC 13, RMnn Map nn [Pnn Page nn]
       25467 067156
       25470 020115
       25471 060560
       25472 020156
       25473 067040
       25474 055520
       25475 067156
       25476 020120
       25477 060547
       25500 062440
       25501 067156
       25502 056440
```

	25503 006412 25504 022522 25505 020122 25506 072556	OCT 6412 ASC 3,%R Run
03434 03435	25500 072530 25507 015511 25510 051127 25511 020127 25512 046501 25513 050040	OCT 015511 ASC 4,RW WMAP
	25514 006412 25515 022505 25516 020122 25517 072556 25520 020120 25521 036462	OCT 6412 ASC 5, % E Run P=2
03438 03439	25522 015511 25523 051104 25524 020104 25525 064541 25526 063556 25527 067563 25530 062440 25531 046557 25532 062145	OCT 015511 ASC 8,RD Diagnose Mode
	25533 006412 25534 022524 25535 020124 25536 062563 25537 072040	OCT 6412 ASC 4,%T Test
	25540 015511 25541 051106 25542 020111 25543 027517	OCT 015511 ASC 6,RF I/O flags
03444 03445	25544 020146 25545 066141 25546 063563 25547 006412 25550 022503 25551 020103 25552 066145 25553 060562 25554 020155 25555 062555 25556 067562 25557 074440	OCT 6412 ASC 8,%C Clear memory

```
03446 25560 006412
                           OCT 6412
03447 25561 022520
                           ASC 5,%P Preset
       25562 020120
       25563 071145
       25564 071545
       25565 072040
03448 25566 006412
                           OCT 6412
03449 25567 022530
                           ASC 9,%XDVFFBUSC[string]
       25570 042126
       25571 043106
       25572 041125
       25573 051503
       25574 055563
       25575 072162
       25576 064556
       25577 063535
03450 25600 006412
                           OCT 6412
03451 25601 054072
                           ASC 13,X: Boot, Load, Write, User
       25602 020102
       25603 067557
       25604 072054
       25605 020114
       25606 067541
       25607 062054
       25610 020127
       25611 071151
       25612 072145
       25613 026040
       25614 052563
       25615 062562
03452 25616 006412
                           OCT 6412
03453 25617 042126
                           ASC 15, DV: Cart. Tape, RoM, DisC, DS
       25620 035040
       25621 041541
       25622 071164
       25623 027040
       25624 052141
       25625 070145
       25626 026040
       25627 051157
       25630 046454
       25631 020104
       25632 064563
       25633 041454
       25634 020104
       25635 051440
```

```
03454
      25636 006412
                        OCT 6412
03455 25637 043106
                         ASC 22, FF File, B Bus add., U Unit, SC Select code
       25640 020106
       25641 064554
      25642 062454
       25643 020102
       25644 020102
       25645 072563
       25646 020141
       25647 062144
       25650 027054
       25651 020125
       25652 020125
       25653 067151
       25654 072054
       25655 020123
       25656 041440
       25657 051545
       25660 066145
       25661 061564
       25662 020143
       25663 067544
       25664 062440
03456 25665 006412
                           OCT 6412
03457 25666 000000
                           OCT 0
03458*
03459 25667 020040 MES11 OCT 020040
                                         2 SPACES
03460 25670 000000
                           OCT 0
03461*
03462 25671 006412 MES12 OCT 6412
03463
      25672 020040
                           ASC 2.
                                         3 SPACES AND P
                                    P
       25673 020120
03464 25674 000000
                           OCT 0
03465*
03466 25675 040400 MES13 OCT 040400
                                         A AND NULL
03467*
03468 25676 041000 MES14 OCT 041000
                                         B AND NULL
03469*
03470 25677 020115 MES15 ASC 1, M
                                         M AND NULL
03471
       25700 000000
                           OCT 0
03472*
03473 25701 052000 MES16 OCT 052000
                                         T AND NULL
03474 25702 072000
                           OCT 072000
                                         t and null
03475*
                                         SPC AND NULL
03476 25703 020040 MES22 OCT 020040
03477 25704 020000
                           OCT 020000
03478*
```

03479*					
	25705	041514	MES32	ASC	6, CLEAR MEMORY
		042501			• • • • • • • • • • • • • • • • • • • •
	25707	051040			
	25710	046505			
		046517			
		051131			
03481		020000		OCT	020000
03482*					
_		050122	MES33	ASC	3, PRESET
		042523			
		042524			
03484		020000		OCT	020000
03485*					
03487	25720	020115	MES35	ASC	2, MAP
		040520			•
03488		000000		OCT	0
03489*					
		050101	MES36	ASC	2. PAGE
		043505			_,
		000000		OCT	000
03492*					
		045502	MES37	ASC	5, KB MEMORY
		020115			3,112
		042515			
		047522			
		054440			
03494		020000		OCT	20000 SPACE NULL
03495*					
		006412	MES38	OCT	6412 CRLF
		050101			4, PAR ERR
		051040			•
		042522			
		051040			
03498		000000		OCT	0
03499*				•••	
		006412	MES41	OCT	6412 CRLF
		050124			5. PTEST ERR
03301		042523		noo	J,11201 E
	•	052040			
		042522			
		051040			
03502		000000		ОСТ	000000
2002	27170	300000		001	00000

03503*								
03504		045502	MES43	ASC	3,KB	ECA		
		020105 041501						
03505		006412		OCT	6412			
		000000		OCT	0			
03507*								
		006412						
03509		020040		ASC	2,	R	SPACE	SPACE
03510		020122 000000		OCT.	00000	20	R AND	MIII T
03511*	- •	000000		001	00000	JU	n AND	NULL
-		006412	MES46	OCT	6412	CR	LF	
-		020477			2,1?			
	25764	020040						
03514	- • -	000000		OCT	000			
03515*		020010	MECHA	o c m	0000	10	CDACE	DACKGDACE
03510		020010 000000	MES47	OCT		10	SPACE	BACKSPACE
03518*		000000		001	U			
_		004040	MES48	OCT	00404	40	BACKS	PACE SPACE
03520		004000			0040			PACE NULL
03521*								
03522		046104	MES62	ASC	4,LD	ER ER	R	
		042522						
		020105 051122						
03523		020000		ОСТ	0200	00	SDA	CE AND NULL
03524*		020000		001	0200	00	DIA	CE AND NOLL
03525		025777	EOP2	EQU :	H			
-	26000			•	EPRO	4+600	OB	

```
026000 P3 EQU *
03528
03529***********************
03530*
03531*
03532*
         LOADER ROUTINES
03533*
03534*
03535***********************
03536*
03537 26000 026004
                      JMP CTU
03538 26001 026364
                       JMP RMLDR
03539 26002 026531
                       JMP DCLDR
03540 26003 026524
                       JMP DCRLD
03541*
03542* THESE JUMPS ARE FOR USER ROM CODE ENTRY TO THE LOADERS.
03543* CALL THE LOADERS WITH A JLB INSTRUCTION. (JUMP AND LOAD B).
03544*
03545* THE CALLING SEQUENCE IS
03546*
              .JLB LOADER
03547*
              JMP ERROR
                            ERROR RETURN ERROR NUMBER IN LERR
03548*
                            GOOD RETURN
03549*
      GOOD
03550*
              . . .
03551*
03552*
       BEFORE CALLING THE LOADERS CERTAIN PARAMETERS MUST BE SET UP
03553*
03554* SCETC CONTAINS THE SELECT CODE, BUS ADDRESS, AND UNIT IN OCTAL
       FILE
              CONTAINS THE FILE NUMBER.
03555*
       TEMPO CONTAINS ASCII W IN THE LOW 8 BITS IF A WRITE IS TO BE DONE
03556*
03557*
03558* THE LOADERS ASSUME THAT MAP ZERO IS SET UP PROPERLY FOR THE FIRST
       32K OF THE LOAD, THAT THE DATA 1 MAP IS SET TO ZERO, AND THAT A
03559*
03560* CLC O.C INSTRUCTION HAS JUST BEEN EXECUTED. (THE I/O SYSTEM IS
03561* QUIESCENT)
03562*
03563* FOR THE CTU LOADER FILE O MEANS CURRENT LOCATION ON THE TAPE
03564* FILE 1-N MEANS FIND THAT FILE ON TAPE FIRST, THEN LOAD.
03565*
       UNIT IS O FOR LEFT TAPE AND 1 FOR RIGHT TAPE.
       THE FORMAT OF THE TAPE IS ABSOLUTE BINARY. A ZERO LENGTH RECORD
03566*
03567* WHICH IS NOT THE FIRST RECORD OF THE FILE INDICATES A SWITCH TO
03568* THE NEXT 32K OF PHYSICAL MEMORY.
03569* A WRITE TO TAPE WILL WRITE 4K WORDS WHERE THE BUS ADDRESS INDICATES
       WHICH 4K TO WRITE. IT WRITES IN ABSOLUTE BINARY. AND DOES
03570*
03571* NOT WRITE A FILE MARK WHEN IT IS DONE.
03572*
03573* FOR THE ROM LOADER TEMPO IS IGNORED. IT ALWAYS READS THE ROM.
03574* THE FIRST TWO WORDS OF A ROM FILE ARE THE NUMBER OF 32K WORD CHUNKS
03575* (BLOCK) AND THE REMAINDER AFTER THE LAST CHUNK (PARTIAL).
```

```
A FILE CAN HAVE MORE THAN ONE BLOCK IF IT STARTS ON A CARD BOUNDRY.
       THE LOADER WILL GO TO THE NEXT CONSECUTIVE SELECT CODE WHE IT RUNS
03577*
       OUT OF THE CURRENT CARD.
03578*
       THE ROM LOADER IGNORES THE BUS ADDRESS AND UNIT FIELDS OF SCETC.
03579*
03580*
03581*
       THE DISC LOADER HAS TWO ENTRY POINTS, DCLDR AND DCRLD.
       DCLDR LOADS A DISC FILE USING THE FILE NUMBER.
03582*
       DCRLD LOADS A DISC FILE USING A STARTING TRACK AND SECTOR.
03583*
03584*
03585*
        A DISC FILE HAS THE SAME FORMAT AS A ROM FILE. THE FIRST TWO WORDS
03586*
        ARE BLOCK AND PARTIAL. FOR A LOAD THESE INDICATE HOW MUCH MEMORY TO
03587*
        LOAD & THE BLOCK GOES IN PHYSICAL MEMORY LOCATION O (NOT THE A REG)
03588*
        AND THE PARTIAL GOES INTO MEMORY LOCATION 1. FOR A WRITE
        (TEMPO IS W) THESE TWO WORDS OF MEMORY INDICATE HOW MUCH TO WRITE
03589*
03590*
        THUS A CRASH DUMP WOULD DUMP AS MUCH AS WAS PREVIOUSLY READ IN.
03591*
        NOTE HOWEVER THAT THE LOADER ALWAYS TRANSFERS AT LEAST 32K WORDS.
        BUS ADDRESS IS USED AS THE HPIB ADDRESS AND UNIT IS THE HEAD NUMBER
03592*
        FOR 7906 DISC OR UNIT FOR FLOPPIES OR MINIFLOPPIES.
03593*
03594*
03595*
        DCLDR MULTIPLIES THE FILE NUMBER BY 256 TO GET THE STARTING SECTOR
03596*
       OF THE FILE. FILE ZERO IS AT TRACK ZERO, SECTOR ZERO.
03597*
03598*
        DCRLD EXPECTS THE GLOBAL REGISTER TO
03599*
        BE SET TO THE SELECT CODE, THE HPIB ADDRESS IN SUBCH, THE UNIT
03600*
        IN UNIT. THE SECTOR NUMBER OR VECTOR WORD ONE IN FILE.
        THE CYLINDER OFFSET OR VECTOR WORD 2 IN CYLNDR.OFFSET AND
03601*
        HEAD. CYLINDER. AND VECTOR WORD 3 IN SECTR. TRACK.
03602*
03603*
        DCRLD DOES NOT LOOK AT SCETC. THE VECTOR WORDS ARE FOR COMMAND SET
03604* 80 DISCS.
03605
03606
03607*
03608*
           CARTRIDGE TAPE LOADER
03609*
03610*
03611 26004 000550 CTU
                           STB RCTU
                                         RETURN ADDRESS
03612
       26005 002400
                           CLA
                                         CLEAR RECORD
03613
       26006 000501
                           STA TEMP2
                                          FLAG
                           .JLB S.SC
03614 26007 104600
                                          SET SELECT CODE
       26010 026330
03615
       26011 026157
                           JMP CTER
                                           ERROR RETURN
03616*
03617 26012 027756
                           LDA ..D110
                                         ERRORS IN 100 RANGE FOR CTU
03618 26013 000265
                           STA LERR
03619 26014 000267
                           ISZ UNIT
                                          LEFT CTU IS UNIT 1
03620 26015 027677
                           LDA .PO
03621 26016 000267
                           IOR UNIT
                                         MAKE P UNIT
03622 26017 000520
                           STA .PU
```

03623	26020	000274		LDB	FILE	F	ILE ZERO	?	
03624		006003			RSS				
		026061		JMP	CTLD	Y	ES, SKIF	FILE F	IND
03626		027676		LDA	ECSAND	FI	ND THE F	TILE	
03627		104600		.JLE	CTO.W	OC	T 15446		
	26025	026317							
03628	26026	000520		L DA	.PU	OC	T 70060		
03629	26027	104600		.JLE	CTO.W				
	26030	026317							
03630	26031	000274		L DA	FILE				
03631	26032	006400		CLB		TO	GET 1S7	C NUMBER	}
03632	26033	100400		DIV	012	DI	VIDE BY	10	
	26034	027720							
03633	26035	000502		STB	TEMP 1				
03634	26036	027705		IOR	.UO	OC	T 72460		
03635		104600		.JLE	B CTO.W				
		026317							
		000502			TEMP 1		SECOND		
03637		027723			060	ΜA	KE IT A	NUMBER	
03638		104600		.JLE	B CTO.B				
		026310							
03639		027703			.P2				
03640		104600		.JLE	B CTO.W				
	•	026317							
03641		027674			CDC1	OC	T 41421		
03642		104600		.JLE	B CTO.W				
		026317							
03643		104600		.JLE	B CTI.B	GE	T STATUS	3	
		026301			_				
03644		027710		CPA			?		
-	_	026061			CTLD	YE			
_	-	000205			SAVEB		VE STAT	US CODE	IN B
03647		026157		JMP	CTER	ER	ROR		
03648*						~			
		000503	CTLD		TEMPO	CH	ECK IF	READ OR	WRITE
03650		027711		CPA					
	26063	026167		JMP	CT.DP	W	ANTS TO	WRITE	
03652*							200		
		027676	GTREC		ECSAND		ESC	&	
03654		104600		.JLI	B CTO.W				
00655		026317			D.1.				
03655		000520			.PU				
03656		104600		.JL	B CTO.W				
00655		026317			20				
03657		027704			.S2				
03658	_	104600		. J Li	B CTO.W				
03659		026317		T DA	PDC 1		D	(DC1)	
0 2023	20013	027675		LDH	RDC 1		R	(DC1)	

03660		104600 026317	.JLB	CTO.W	
03661*	20011	020317			
03662	26100	104600	11 12	CTI.W	GET FIRST WORD
03002		026270	. 01.0	CII.W	GET FIRST WORD
02662		020270	CDA	CTRS	DONE ?
03664	20103	026161	JMP	DONE	YES, DONE WITH LOAD
03665*	26101	1011600	TT T	CTI.W	CVID TUE
03666		104600	· OLE	CII.W	SKIP THE
02667		026270	77 -	CTT D	COUNT HORDS
03667		104600	· JLE	CII.B	COUNT WORDS
00660#	20107	026301			
03668*	06110	007706	7 DA	DG 1	ACCIT HDC4H
		027706		.DC1	ASCII "DC1"
		000501		TEMP2	
03671		104600	.JL	CTO.B	TELL TERMINAL TO TRANSMIT
		026310			
03672*		4.04.600	•• •		COM DIRECT / DECORD LENGUIL \
03673		104600	.JL	CTI.B	GET FIRST BYTE (RECORD LENGTH)
		026301			TO NO. O. O. T.
		003004		INA	MAKE IT NEGATIVE
		000251		CNTR	INITIALIZE COUNTER
03676		104600	.JL	CTI.B	SKIP UNUSED BYTE
	26121	026301			
03677*					
03678		104600	.JL	CTI.W	GET LOAD ADDRESS
		026270			
		000511		POINTER	INITIALIZE POINTER
03680	26125	000502	STA	TEMP 1	AND CHECKSUM
03681	26126	000251	L DA	CNTR	CHECK FOR ZERO COUNT
03682	26127	002002	SZA		
03683	26130	026141	JMP	CTLDL	NONZERO, GO LOAD A RECORD
03684*					
03685	26131	104600	. JLI	B CTI.W	SKIP THE CHECKSUM
	26132	026270			
03686	26133	000366	LDA	MAP	
03687	26134	002004	INA		
03688	26135	000366	STA	MAP	NEXT MAP
		105762	JLY	STMAP	SET UP THE MAP
-	_	027647			
03690		026064	JMP	GTREC	GET RECORDS FOR NEW MAP
03691*					
03692		104600	CTLDL .JL	B CTI.W	GET A WORD OF DATA
		026270	•		
03693*		•			

03694	26143			XSA1 '@POINT	ER' STORE IT IN MAIN MEMORY
03695*					
		000502		ADA TEMP1	ADD IT TO THE
03697	26146	000502		STA TEMP1	CHECKSUM
03698	26147	000511		ISZ POINTER	
03699	26150	000251		ISZ CNTR	DONE WITH RECORD ?
03/00	20151	026141		JMP CTLDL	NO, GET ANOTHER WORD
03701*				·	
03702		104600		.JLB CTI.W	GET CHECK SUM FROM THE TAPE
		026270			
	26154	000502		CPA TEMP1	
03704		026064		JMP GTREC	YES, GET ANOTHER RECORD
03705*					
				ISZ LERR	ERROR 111 = CHECKSUM ERROR
		000550	CTER	ISZ RCTU	BUMP RETURN ADDRESS TO
03708		000550		JMP RCTU, I	ERROR RETURN
03709*		000501	DONE	INR TEMPS	WAS A RECORD
		006002	DOME	SZB	READ ? (FLAG NO. 0)
03711	26162	000550	CTEX	JMP RCTU, I	
		000265	OILA	ISZ LERR	ibo, ordii
		000265		ISZ LERR	ERROR 112 = EOF ONLY
03715		026157		JMP CTER	OUTPUT ERROR MESSAGE
03716*		020151		0111 01111	out of amon indicated
		000270	CT.DP	LDA SUBCH	WRITE TO CTU
		001727		ALF, ALF	
		001700		ALF	SET ADDRESS
		000511		STA POINTER	ADDRESS POINTER
03721	26173	027751		LDA M64	
03722		000501		STA TEMP2	SET NUMBER OF BLOCKS
03723*					
03724	26175	000501	CTDPO	LDB TEMP2	END OF WRITE ?
03725	26176	006003		SZB,RSS	
03726	26177	026163		JMP CTEX	
		027676		LDA ECSAND	ESC &
03728		104600		.JLB CTO.W	
		026317			
03729		000520		LDA .PU	
03730		104600		.JLB CTO.W	
0.0704		026317			
03731		027700		LDA .\$D1	
03732		104600		.JLB CTO.W	
02722		026317		T DA A GCON	3 4
03733		027701		LDA ASC34	3 4
03734		104600 026317		.JLB CTO.W	
03735	_	020317		LDA WENQ	W (ENQ)
رداده	20214	021102		DOU HELLA	u (Dud)

```
03736 26215 104600
                          .JLB CTO.W
       26216 026317
03737 26217 104600
                          .JLB CTI.B
       26220 026301
03738
      26221 027715
                          CPA 06
                                        WAIT FOR ACKNOWLEDGEMENT
03739
      26222 002001
                          RSS
03740 26223 026175
                          JMP CTDPO
                                        TRY AGAIN
03741 26224 027751
                          LDA M64
03742 26225 000251
                          STA CNTR
                                        SET FOR ONE BLOCK
03743 26226 003004
                          CMA, INA
03744 26227 001727
                          ALF, ALF
                                        PUT POSITIVE COUNT IN UPPER HALF
03745 26230 104600
                           .JLB CTO.W
       26231 026317
03746 26232 000511
                          LDA POINTER
                                        GET ADDRESS
03747 26233 000502
                           STA TEMP1
                                        START CHECKSM
03748 26234 104600
                           .JLB CTO.W
                                        SEND ADDRESS
       26235 026317
03749 26236
                     CTDPL XLA1 '@POINTER' GET WORD
03750 26240 000000
                          LDB A
03751
      26241 000502
                          ADB TEMP1
                                        ADD TO CHETEMP1
03752 26242 000502
                          STB TEMP1
03753 26243 104600
                           .JLB CTO.W
       26244 026317
03754 26245 000511
                          ISZ POINTER
03755
      26246 000251
                          ISZ CNTR
                                        DONE ?
03756 26247 026236
                           JMP CTDPL
                                        NO
03757 26250 000502
                          LDA TEMP1
03758 26251 104600
                           .JLB CTO.W
                                        OUTPUT CHECKSUM
       26252 026317
03759 26253 000501
                          ISZ TEMP2
                                        MORE?
03760 26254 000000
                          NOP
                                        NO
03761 26255 027706
                          LDA 021
                                        DC 1
03762 26256 104600
                           .JLB CTO.B
       26257 026310
03763 26260 104600
                           .JLB CTI.B
                                        CHECK RESULTS
       26261 026301
03764 26262 027710
                          CPA S
                                        OK ?
03765
                           JMP CTDPO
       26263 026175
                                       YES
03766 26264 000205
                          STA SAVEB
                                        SAVE STATUS CODE RETURNED
03767 26265 027757
                          LDA ..D120
03768 26266 000265
                          STA LERR
                                        LOADER ERROR 120 = CTU WRITE ERROR
03769 26267 026157
                          JMP CTER
                                        ERROR
03770*
03771*****************************
```

```
03772*
03773 26270 000551 CTI.W STB RTI.W
                                       RETURN ADDRESS
                          .JLB CTI.B
03774
      26271 104600
                                      GET THE FIRST BYTE
      26272 026301
03775
      26273 001727
                          ALF, ALF
                                       PUT IN UPPER BYTE
                          STA TEMP
                                       SAVE IT
      26274 000260
03776
                                      NOW THE SECOND BYTE
03777
      26275 104600
                          .JLB CTI.B
       26276 026301
03778 26277 000260
                          ADA TEMP
                                       BUILD A WORD
                          JMP RTI.W,I
03779 26300 000551
03780*
03781* * * * * * *
03782*
03783 26301 000552 CTI.B STB RTI.B
03784
                          LDA .ICW
                                       PUT ASIC INTO
      26302 027671
03785
       26303 102631
                          OTA CMND
                                        INPUT MODE
03786
       26304 104600
                          .JLB I.O
                                        READ A BYTE
       26305 024607
                                       SAVE LOW BYTE ONLY
       26306 027731
                          AND 0377
03787
03788 26307 000552
                          JMP RTI.B,I
03789*
03790* * * * * * * * *
03791*
03792 26310 000553 CTO.B STB RTO.B
                                       MASK OFF UPPER BYTE
03793 26311 027731
                          AND 0377
      26312 027672
                          LDB .OCW
                                       PUT ASIC INTO
03794
                          OTB CMND
                                        OUTPUT MODE
03795
      26313 106631
                                       OUTPUT A BYTE
       26314 104600
                          .JLB I.O
03796
       26315 024607
03797 26316 000553
                          JMP RTO.B,I
03798*
03800*
03801 26317 000554 CTO.W STB RTO.W
03802
       26320 000260
                          STA TEMP
                                        SAVE A COPY
03803 26321 001727
                          ALF, ALF
                                        POSITION FIRST BYTE
                                       GO OUTPUT ONE BYTE
                          .JLB CTO.B
03804 26322 104600
       26323 026310
                                       GET A FRESH COPY
                          LDA TEMP
03805
       26324 000260
      26325 104600
                          .JLB CTO.B
                                       OUTPUT THE OTHER BYTE
03806
       26326 026310
03807 26327 000554
                          JMP RTO.W,I
03808#
```

03809 * 03810 *	SI	ET SELEC	T CODE	AND	OTHER USE	FUL VALUES
03811 03812	26331	000572 027713	s.sc	STB LDA	RS.SC O2	SAVE RETURN ADDRESS
03813 03814	26333	000265 000264		LDA	LERR SCETC	ERROR 2 = SELECT CODE < 20 GET DEFAULT SELECT CODE
03816	26335	000204 027723		AND		GOING TO START WITH THIS VALUE MUST BE OVER 20 OCT
03818	26337	002003			SCER	INTERNAL.ERROR
03820	26341	000265 000264 027725			LERR SCETC	ERROR 3 = I/O CARD NO RESPONSE]
03822	26343	103602 002400			GR,C	SET AND ENABLE GLOBAL REGISTER
03824	26345	103502 002003			GR,C RSS	CHECK FOR RESPONCE
03826 03827*		026363			SCER	NO RESPONSE
03829	26351	000264 005700		BLF	SCETC	
03831	26353	005723		BLF,	В	MOVE TO BUSS ADDRESS
03833	26355	027716 000270 005723		AND STA BLF,	SUBCH	MASK
03835	26357	000001 027716		LDA AND	В	
03837 03838*		000267			UNIT	
		000572			RS.SC	
03841	26363	000572	SCER	JMP	RS.SC,I	AND RETURN
03844*						
03846 * 03847 *		on Londe				
03848 03849*	_	000556	RMLDR	STB	RRMLD	SAVE RETURN ADDRESS
03851	26366	002404 102601		CLA, OTA	INA CPUST	SAY IN LOADR
	26370	104600 026330			S.SC	SET SELECT CODE
03853 03854*		026475		JMP	RMERR	ERROR RETURN

02055	26272 000271		LDA FILE	CET HETTEN
	26372 000274			
	26373 003000		CMA	MAKE IT NEGATIVE AND SET FILE COUNTER
	26374 000274			AND SEL FILE COUNTER
	26375 027762		LDAD211	
	26376 000265		STA LERR	ERROR 211 = END OF PROGRAMS
	26377 002400		CLA	START AT ADDRESS 0
	26400 006400		CLB	
03862	26401 000260	ROM2	STB TEMP	SAVE CURRENT ADDRESS
03863	26402 106631		OTB CMND	OUTPUT IT TO THE PROM CARD
03864	26403 102730		STC DATA	READ ONE LOCATION
03865	26404 007400		CCB 1	SETUP FOR END-OF-PROGRAM TEST
	26405 106530		LIB DATA	FETCH ONE WORD
	26406 006007			
	26407 026475		JMP RMERR	
	26410 006020			SHOULD BE POSITIVE FOR NEW FORMAT
	26411 026474			
	26412 102530		LIA DATA	
	26413		XSA1 '0'	STORE NUMBER OF BLOCKS
	26415 102730			ON TO PARTIAL
	26416 106530		LIB DATA	
03875			XSB1 '1'	
	26421 000266			SAVE PARTIAL
	26422 006002		SZB FARTIAL	PARTIAL?
				YES, ANOTHER BLOCK
	26423 002004			COMPLEMENT BLOCK
	26424 003004		-	
	26425 000216			SAVE BLOCK NUMBER
-	26426 002007			ONLY ONE BLOCK?
	26427 026433			YES, DONT CHECK FOR CARD BOUNDRY
	26430 000260			MODE WHAN ONE DIOCK MICH CHAPT ON
03884	26431 002002		SZA	MORE THAN ONE BLOCK MUST START ON
			44	CARD BOUNDARY
03885			JMP RMERN3	
03886	26433 000260	ROM4	ADB TEMP	
				ADDRESS
03887	26434 000274		ISZ FILE	
	26435 026401		JMP ROM2	NO, KEEP TRYING
03889	ŀ			
03890	26436 027713		LDA 02	ALREADY READ FIRST 2 LOCATION
03891	26437 027742	ROM5	LDB 0100000	32K COUNT
03892	26440 000216		ISZ D1SV	LAST BLOCK?
03893	26441 002001		RSS	
03894			LDB PARTIAL	YES, USE PARTIAL AS COUNT
	26443 007004		CMB, INB	
03896			ADB A	ADD A TO COUNT SINCE IS TWO FIRST
- 3-7-				TIME THROUGH
03897	26445 000251		STB CNTR	STOR COUNT IN CNTR
	26446 102730			NEXT ADDRESS
	26447 106530		LIB DATA	READ CONTENTS
0 3093	_0.11 100,500		~	

03900	26450	XSB1 '@A'	STORE IN MAIN MEMORY
03901	26452 002004	INA	NEXT ADDRESS
	26453 000251	ISZ CNTR	COUNT THE WORD, DONE ?
	26454 026446	JMP ROM3	NO, JUST TRY ONE MORE
	26455 000216	LDA D1SV	,
	26456 002003		DONE?
03906		JMP RRMLD, I	GO SEE WHAT KIND OF LOAD THIS WAS
03907*		, ,	
03908	26460 000366	LDA MAP	
	26461 002004	INA	
	26462 000366	STA MAP	
03911	_		SET UP MAP FOR NEXT 32K
03711	26464 027647	021 01	obi of the for what jen
03012	26465 102502	LIA 2	
	26466 002004	INA	ON TO NEXT CARD
	26467 102602	OTA 2	ON TO NEXT CARD
	26470 002400		START AT ADDRESS ZERO
	26471 102631		SET ADDRESS ON CARD
03917			GO LOAD NEXT BUNCH
03918*		Chon the	GO LOAD NEXT BUNCH
03919		RMERR3 ISZ LERR	LOADER ERROR 113 = BIGGER THAN 32K
	10 1,5 000205		MUST START ON CARD
03920*		BOUNDA RY	
03921	26474 000265	RMERR2 ISZ LERR	LOADER ERROR 112 = BAD FORMAT
03922	26475 000556	RMERR ISZ RRMLD	BUMP RETURN ADDRESS
03923	26476 000556	JMP RRMLD, I	ERROR RETURN
00005#			
03925*			
03926*			
03927*	HPIB DISC	LOADER	
03928*			
03929*	AUTO BOOT	FROM DISC	
03930*			
		MRBT DEF MRBT	
		.PTLER DEF PTLER	
03933	26501 177704	TRYNM DEC -60	TRY 60 TIMES EVERY 2 SECONDS FOR 2 MINUTES
03934	26502 002027	.DCSC OCT 2027	DEFAULT SELECT CODE FOR DISC
03935*			
03936	26503 026501	PTDC LDA TRYNM	NUMBER OF RETRYS ON POWERUP
03937	26504 000252	STA TRYCT	
03938	26505 102702	STC 2	BREAK ALLOWED DURING DISC LOAD
03939	26506 026502		T DEFAULT SELECT CODE FOR AUTO BOOT
03940	26507 000264	STA SCETC	SAVE IT
03941	26510 104600	.JLB DCLDR	- · - · - ·
	26511 026531		
03942		JMPMRBT.I	GOOD BOOT, GO FINISH IT
03943		LDB M1600	WAIT 2 SECONDS BEFORE RETRY

```
03944 26514 000245 PTWLP LDA TBGCNT
                                         GET COUNT FOR 1.25 MS
03945 26515 002306
                           CCE, INA, SZA
03946 26516 026515
                           JMP *-1
                                         WAIT 1.25 MS
03947 26517 000001
                           ISZ B
03948 26520 026514
                           JMP PTWLP
03949 26521 000252
                           ISZ TRYCT
                                         ANOTHER RETRY?
03950 26522 026506
                           JMP PTLP
03951*
03952 26523 026500
                           JMP .PTLER, I
                                          NO. DISC ERROR
03953*
03954*
03955 26524 000557 DCRLD STB RDCLD
                                         REENTER FOR DISK CALL BACK ENTRY
                                            TO LOADER
03956 26525 103102
                            CLF 2
03957 26526 002404
                            CLA, INA
03958
      26527 102601
                            OTA CPUST
03959
       26530 026546
                            JMP DISCO
03960*
03961*
03962*
            NORMAL ENTRY AFTER %BOOT DISC OR %LOAD DISK
03963*
03964*
03965 26531 000557 DCLDR STB RDCLD
                                         SAVE RETURN ADDRESS
03966*
03967 26532 002404
                           CLA, INA
03968 26533 102601
                           OTA CPUST
03969*
03970 26534 006400
                           CLB
                                         ZERO SELECT CODE, UNIT, FILE, ETC
03971
       26535 000273
                           STB CYLNDR.OFFSET
                           STB HEAD.CYLINDER
03972 26536 000275
03973
                           STB SECTR.TRACK
      26537 000276
03974*
03975 26540 104600
                           .JLB S.SC
                                         SET SELECT CODE
       26541 026330
03976
      26542 026632
                           JMP DCER
                                         ERROR RETURN
03977 26543 000274
                           LDA FILE
03978 26544 001727
                           ALF, ALF
                                          MULT BY 256 TO GET SECTOR NUMBER
03979 26545 000274
                           STA FILE
03980*
03981*
03982 26546 002400
                     DISCO
                            CLA
03983
       26547 000271
                            STA DISC.ID
03984
                           .JLB DC.IN
       26550 104600
                                         INITIALIZE
       26551 026634
03985*
03986
      26552 002400
                           CLA
                                           DO 64KB TRANSFER
       26553 104600
                           .JLB DC.RW
                                              NOW READ/WRITE IT
03987
       26554 027137
03988 26555 026632
                           JMP DCER
                                              ERROR, CAN WE RETRY ?
```

```
03989*
03990 26556
                           XLA1 '0'
                           XLB1 '1'
03991 26560
                                         SAVE PARTIAL
03992 26562 000266
                           STB PARTIAL
                           SZA, RSS
                                         ZERO BLOCKS?
03993
      26563 002003
                                         YES. WE ARE DONE THEN
03994
      26564 026633
                           JMP DCEX
03995*
                                         NONZERO PARTIAL??
03996 26565 006002
                           SZB
03997 26566 002004
                           INA
                                          IF SO GET NEXT BLOCK
                           ADA .M1
                                       SUBTRACT ONE SO COUNT STARTS AT ZERO
03998 26567 027743
       26570 002003
                           SZA, RSS
                                      ONE BLOCK NO PARTIAL or partial only?
03999
04000 26571 026633
                           JMP DCEX
                                         yes, we are done
04001*
                           STA D1SV
                                          SAVE BLOCK NO.
04002 26572 000216
04003*
04004 26573 000366
                                          CURRENT MAP (ZERO)
                           LDA MAP
04005
       26574 002104
                     DCLP
                           CLE, INA
                                              BUMP TO NEXT BLOCK
04006 26575 000366
                           STA MAP
                                         SET IT UP
04007
       26576 105762
                           JLY STMAP
       26577 027647
04008*
04009*
           BUMP TO NEXT DISC ADDRESS (NEXT FILE?)
04010*
04011 26600 000274
                           LDA FILE
                                          ADD VALUE OF 32K TO FILE
04012 26601 027732
                           ADA 0400
                                          IE. 256 BLOCKS
04013 26602 000274
                           STA FILE
                                          SAVE AS SECTOR ADDRESS
04014 26603 000275
                           LDB HEAD.CYLINDER
04015 26604 002040
                           SEZ
                                          RIPPLE THROUGH VECTOR
04016 26605 006104
                           CLE, INB
04017
       26606 000275
                           STB HEAD. CYLINDER
04018 26607 000276
                           LDB SECTR.TRACK
04019
       26610 002040
                            SEZ
04020 26611 006004
                            INB
                            STB SECTR.TRACK
04021
       26612 000276
04022*
04023 26613 104600
                            .JLB DC.IN
                                          SET UP
       26614 026634
04024*
04025 26615 002400
                            CLA
                                          DO 64KB TRANSFER
04026 26616 000366
                            LDB MAP
                                          LAST TRANSFER??
       26617 000216
                            CPB D1SV
04027
04028 26620 000266
                            LDA PARTIAL
                                          YES, ONLY LOAD PARTIAL
04029 26621 001200
                            RAL
04030 26622 003004
                            CMA, INA
                                          COMPLEMENT FOR NEGATIVE COUNT
                                          DO THE XFER
04031 26623 104600
                            .JLB DC.RW
       26624 027137
04032 26625 026632
                            JMP DCER
                                          BAD NEWS
04033*
```

```
04034 26626 000366
                           LDA MAP
                                         GET MAP JUST USED
04035 26627 000216
                           CPA D1SV
                                         DONE?
04036 26630 026633
                            JMP DCEX
                                         YES
04037 26631 026574
                           JMP DCLP
                                         KEEP ON TRUCKING
04038*
04039*
04040 26632 000557
                     DCER ISZ RDCLD
                                         SET FOR ERROR
04041
       26633 000557 DCEX JMP RDCLD.I
                                          RETURN
04042*
04044*
04045*
           INITIALIZE BUSS
04046*
04047
       26634 000566 DC.IN STB RDCIN
                                         SAVE RETURN ADDRESS
04048
       26635 027760
                           LDA ..D411
04049
       26636 000265
                           STA LERR
                                         ERROR 411 = TO READING DISC TYPE
04050
       26637 027751
                           LDA M64
04051
       26640 000253
                           STA DCTO
                                         SET TIME OUT TO 30 SECONDS
04052
       26641 000271
                           LDA DISC.ID
04053
       26642 027714
                           CPA 03
                                         7906 ?
                           JMP *+3
04054
       26643 026646
                                         MUST INITIALIZE !!
04055*
04056
       26644 002002
                           SZA
                                         FIRST TIME ?
04057
       26645 026710
                           JMP DC.IO
                                         NO SKIP INITIALIZE
04058
       26646 027744
                           LDA M2
04059
       26647 104600
                           .JLB PHIN
       26650 027476
04060
       26651 070200
                           OCT 070200
                                         PHI ON-LINE
04061
       26652 060063
                           OCT 060063
                                          REN. IFC, WRITE, FLUSH FIFO
04062 26653 000245
                           LDA TBGCNT
                                          SET TIME OUT. GET 1.25 MS TIME
04063 26654 002306
                           CCE, INA, SZA
                                          THIS IS WORTH MACHINE INDEPENDENT
                                              IFC TIME
04064
       26655 026654
                           JMP *-1
                                           1.25 mSEC
04065
       26656 000272
                           STA UNIT. HEAD
                                            : HEAD NUMBER ZERO
04066
       26657 104600
                           .JLB PHIFL
                                             FLUSH THE FIFO
       26660 027535
04067*
04068*
           READ AND SET DISC TYPE
04069*
            AND FILE POSITION
04070*
04071
       26661 104600
                            .JLB PHI.L
                                             TELL PHI TO LISTEN
       26662 027436
04072
       26663 000537
                           OCT 000537
                                               WITH A SECONDARY OF UNTALK
04073
       26664 000270
                                           BUILD SECONDARY WITH HPIB ADDRESS
                           LDA SUBCH
04074
       26665 027667
                           IOR TLK
04075
       26666 027670
                           IOR LSN
04076
       26667 104600
                           .JLB HPIB
                                             SEND IT TO THE CARD
       26670 027521
```

```
04077
      26671 104600
                           .JLB PHI
       26672 027475
04078
      26673 001002
                           OCT 001002
04079*
04080
      26674 104600
                           .JLB PHI.I
                                             GET DISC TYPE
       26675 027507
04081
       26676 001727
                           ALF, ALF
04082
      26677 000271
                           STA DISC.ID
                                             SAVE UPPER BYTE
04083
      26700 104600
                           .JLB PHI.I
                                              GET SECOND BYTE
       26701 027507
04084
                           ADA DISC.ID
       26702 000271
                                             MERGE
                           STA DISC.ID
04085
       26703 000271
                                              DISC TYPE
04086*
04087* DO A UNIVERSAL CLEAR AND READ STATUS
04088*
04089 26704 104600
                           .JLB PHI.TALK
                                            PHI TALK
       26705 027435
04090
      26706 000424
                           OCT 00424
                                            UNIVERSAL DEVICE CLEAR
04091*
04092*
          SEE IF DISC IS CS80 TYPE ??
04093*
04094 26707 000271
                           LDA DISC.ID
                                            DISC TYPE
04095
      26710 027737 DC.IO AND 01101
                                             MASK
04096 26711 027163
                           CPA 01001
                                            DISC PLUS LINUS ?
04097 26712 027107
                           JMP DC80
                                            YEP
04098 26713 027672
                           CPA 01000
                                            DISC ONLY?
04099 26714 027107
                           JMP DC80
                                            YEP
04100 26715 027736
                           CPA 01100
                                            LINUS ONLY ?
04101 26716 027121
                           JMP DC80.
                                            YEP
04102*
04103*
           NOPE CHECK FUTHER
04104*
04105 26717 000265
                           ISZ LERR
                                         ERROR 412 = TO UDC OR READ STSTUS
04106
       26720 104600
                           .JLB PHI.TALK
       26721 027435
04107
       26722 000550
                           OCT 00550
                                            PHI TALK
04108*
04109
      26723 104600
                           .JLB PHI
       26724 027475
04110 26725 000003
                           OCT 3
                                            READ STATUS
04111*
04112 26726 000267
                           LDA UNIT
04113 26727 000271
                           LDB DISC.ID
                                            CHECK FOR IDC
04114
       26730 027714
                           CPB 03
                                           IF IT IS THEN
04115
      26731 002400
                            CLA
                                          MAKE UNIT ZERO
04116
      26732 027672
                           IOR BIT9
                                         ADD BIT 9
04117
       26733 104600
                           .JLB HPIB
                                         PASS IT TO CARD
       26734 027521
```

```
.JLB PHI.L
                                         PHI LISTEN
      26735 104600
04118
       26736 027436
                           OCT 00550
04119
       26737 000550
04120*
04121
       26740 104600
                           .JLB PHI
       26741 027475
                           OCT 1003
                                         TRANSFER 3 BYTES
04122 26742 001003
04123*
                           .JLB PHI.I
                                         GET BYTE
04124 26743 104600
       26744 027507
                                       ERROR 413 = STSTUS ERROR, STSTUS IN B
04125
                           ISZ LERR
       26745 000265
                           STA SAVEB
                                          SAVE STATUS IN B
04126 26746 000205
                                          CHECK FOR ERROR
       26747 002002
                           SZA
04127
                                            ERROR 13 POSSIBLE RETRY !!
      26750 026632
                            JMP DCER
04128
                                          ERROR 414 = TO DURING FILE MASK
                           ISZ LERR
04129 26751 000265
                                              COMMAND
       26752 104600
                            .JLB PHI.I
                                          SKIP NEXT BYTE
04130
       26753 027507
                                          READ DISC TYPE
                            .JLB PHI.I
       26754 104600
04131
       26755 027507
                                          ELIMINATE BIT ZERO
04132 26756 001300
                            RAR
                                          USE 4 BITS FOR ID
                            AND 017
04133 26757 027721
                                          SAVE.DISC.TYPE
                            STA TEMP
04134 26760 000260
04136*
            USE DISC TYPE TO CONVERT DISC PARAMETERS
04137*
04138*
                                          SET "DISC TYPE"
                            LDB DCTYP
04139 26761 027766
04140 26762 000217
                            STB PNTR
                                           POINTER
                            LDA DISC.ID
                                          RETREIVE DISC TYPE
04141
       26763 0.00271
                            CPA 0406
                                          MSC 9800L?
04142 26764 000626
                            JMP DTYPE
                                          YES
       26765 027042
04143
                            ISZ PNTR
04144 26766 000217
       26767 027730
                            CPA 0204
                                          MINI-FLOPPY ?
04145
                            JMP DTYPE
04146 26770 027042
                            CPA 0404
                                          sparrow
04147 26771 027733
                            JMP DTYPE
04148 26772 027042
                            ISZ PNTR
       26773 000217
04149
                                          88020 FLOPPY ?
                            CPA 0201
04150 26774 027727
       26775 027042
                            JMP DTYPE
04151
                            ISZ PNTR
       26776 000217
04152
                                          7910 FIXED DISC ?
04153 26777 027712
                            CPA 01
                            JMP DTYPE
04154
       27000 027042
       27001 000217
                            ISZ PNTR
04155
                                          INTEGRATED DISC CONTROLLER?
                            CPA 03
04156
       27002 027714
                            JMP DC.ID
                                          YES
04157
       27003 027013
04158 27004 000205 DTYER STA SAVEB
                            LDA ..D460
                                          DISC NOT IDENTIFIED
 04159 27005 027763
```

04161 04162	27006 000 27007 000 27010 006 27011 026	274 002		ERROR 460 CHECK IF FILE NO. IS ZERO IF SO THEN GO AHEAD
04164 04165 *	27012 027	026	JMP DCFM	; ELSE, ERROR USE CYLINDER MODE
04167	27014 027	260 DC.ID 712		SAVE.DISC.TYPE 7920?
04169	27015 027 27016 000	217	JMP DCFM ISZ PNTR	YES, DO FILE MASK FIRST
04171	27017 027 27020 027	026	CPA 03 JMP DCFM	7925? YES, DO A FILE MASK FIRST
04173	27021 000 27022 002	002	ISZ PNTR SZA	7906?
04175	27023 027 27024 007	400	CCB	;NOT IDENTIFIED
04177*	27025 000 27026 104			;FLAG TO INDICATE (UNIT = HEAD)
	27027 027 27030 000	435		SEND MASK TO 7906
04180*			.JLB PHI	DEND HADE TO 1900
	27032 027	475		SET FILE MASK
04183	27034 027	740	•	ENABLE AUTO TRACK INCREMENT AND SPARING
04185	27035 000 27036 006	003		IS THIS A 7906?
	27037 027 27040 104 27041 027	600	IOR O2 .JLB HPIB	NO THEN CYLINDER MODE
04189 * 04190 * 04191 *	CONVER	T FILE NO.	TO CYLINDER.HE	CAD. SECTOR
04192	27042 104 27043 027	045		GO CALCULATE SEEK INFO FROM FILE NUMBER
04193 04194 *	27044 000	566	JMP RDCIN,I	

```
04195*
04196*
                           STB RDTPC
04197 27045 000567 DTPC
                                         GET NUMBER OF SECTORS PER TRACK
      27046 000217
                           LDA PNTR, I
04198
                           AND 0377
       27047 027731
04199
                                         MAKE IT NEGATIVE
                           CMA, INA
04200
      27050 003004
                           STA SECTR.TRACK ; SAVE IT
04201
      27051 000276
                           LDA PNTR.I
04202 27052 000217
                                         SET NUMBER OF HEADS PER CYLINDER
                           ALF, ALF
04203 27053 001727
                           AND 017
04204 27054 027721
                           CMA.INA
04205 27055 003004
                           STA HEAD.CYLINDER
04206 27056 000275
04207 27057 002400
                           CLA
                                         NOW GET NO SECTRS
04208 27060 000274
                           LDB FILE
                           STB TEMP
04209 27061 000260
04210 27062 000276
                           ADB SECTR.TRACK
04211 27063 006020
                            SSB
                            JMP *+3
04212 27064 027067
                            INA
04213 27065 002004
                            JMP *-5
04214 27066 027061
                                          REMAINDER IS THE SECTOR OFFSET
                           LDB TEMP
04215 27067 000260
                                               :SAVE IT
04216 27070 000276
                            STB SECTR.TRACK
                                          NOW GET NUMBER OF CYLINDERS
      27071 000000
                            LDB A
04217
                            CLA
04218 27072 002400
                            STB TEMP
04219 27073 000260
                            ADB HEAD.CYLINDER
04220 27074 000275
       27075 006020
                            SSB
04221
                            JMP *+3
04222 27076 027101
                            INA
 04223
       27077 002004
                            JMP *-5
 04224 27100 027073
                            STA HEAD. CYLINDER ; SAVE CYLINDER
 04225 27101 000275
                                          NOW ADD HEAD TO SECTOR WORD
       27102 000260
                            LDB TEMP
 04226
                            BLF, BLF
 04227
       27103 005727
                            ADB SECTR.TRACK
 04228 27104 000276
                            STB SECTR.TRACK :SAVE
 04229 27105 000276
                            JMP RDTPC, I ; NOW RETURN
 04230 27106 000567
 04232*
 04233*
           SET SINGLE VECTOR
 04234*
 04235 27107 000274 DC80 LDB FILE
                            STB VW1
        27110 000277
 04236
                            LDB HEAD.CYLINDER
 04237
        27111 000275
                            STB VW2
 04238 27112 000300
                            LDB SECTR.TRACK
 04239 27113 000276
                            STB VW3
        27114 000301
 04240
                            LDB UNIT
 04241 27115 000267
```

```
04242 27116 000010
                           SLA
                                               IF ODD UNIT
04243 27117 006011
                           SLB.RSS
                                               AND LINUS TYPE
04244
      27120 027134
                           JMP DC80A
                                               THEN USE LINUS NUMBERS
04245
      27121 000274
                     DC80. LDA FILE
                                               LINUS TYPE
04246
      27122 000275
                           LDB HEAD.CYLINDER: THEN DEVIDE BY
04247 27123 101042
                                             : FOUR
                           LSR 2
04248 27124 000277
                           STA VW1
04249 27125 027753
                           LDA M350
                                           160 SEC TIME OUT FIRST TIME FOR
                                             LONG LINUS TAPES
04250 27126 000253
                           STA DCTO
04251
      27127 000275
                           LDA HEAD.CYLINDER
04252 27130 000276
                           LDB SECTR.TRACK
04253 27131 101042
                           LSR 2
04254 27132 000300
                           STA VW2
04255 27133 000301
                           STB VW3
04256 27134 002404
                    DC80A CLA, INA
                                             : INDICATE CS80 TYPE
04257
      27135 000272
                           STA UNIT. HEAD
04258 27136 000566
                           JMP RDCIN.I
                                             : RETURN
04260*
04261*
         SEEK READ/WRITE DSJ
04262*
04263 27137 000570 DC.RW STB RDCRW
04264
      27140 102623
                           OTA 23B
                                         OUTPUT COUNT
04265 27141 027764
                           LDA ..D415
04266
      27142 000265
                           STA LERR
                                         ERROR 415 = TO DURING SEEK COMMAND
04267*
04268*
04269*
           CHECK IF READ OR WRITE
04270*
04271 27143 027665
                           LDA DMACW
                                         GET DMA CONTROL WORD
04272
      27144 000503
                           LDB TEMPO
                                         GET LBW CHAR
04273
      27145 027711
                           CPB W
                                         WRITE?
04274
      27146 027726
                           XOR 0200
                                         YES. CLEAR BIT 7
04275
      27147 102621
                           OTA 21B
                                         OUTPUT TO DMA
04276
      27150 002400
                           CLA
                                         SET ADDRESS TO ZERO
04277
      27151 102622
                           OTA 22B
04278
      27152 000272
                           LDB UNIT.HEAD
                                            :CHECK FOR CS 80
04279 27153 004010
                           SLB
04280 27154 006020
                           SSB
04281 27155 027252
                           JMP DSEEK
                                         NO. NOT CS 80
```

04283 * 04284 *	FOR CS 80	DO THE SPECIAL DANG	Œ
04285*			
	27156 104600	.JLB PHI.L	PHI LISTEN
0 .200	27157 027436		
04287	27160 000560	OCT 000560	SECONDARY (DSJ)
	27161 104600	.JLB PHI	
04200	27162 027475	.000 1111	
04280	27163 001001	01001 OCT 001001	COUNTED TRANSFER OF ONE
	27164 104600	.JLB PHI.I	GET IT BUT IGNORE IT
-	27165 027507	.025 1111.1	421 11 201 14
	27166 104600	.JLB PHI.TALK	
	27167 027435	.015	
	27170 000545	OCT 000545	COMMAND MESSAGE
	27171 000267		Oddining Habbinda
04294	27172 027735 27173 104600		SEND SET UNIT
04295	27174 027521	.010 111 10	DEND DET UNIT
011206	27175 027722	LDA 020	
	27176 104600		SET ADDRESS
04291	27170 104600	. JLD HIT ID	DEI ADDRESS
0.1120.9	27200 000301	LDA VW3	
	27200 000301		
04299	27201 104000	. OLD III IDA	
011200	27203 000300	LDA VW2	
	27204 104600		
04301	27205 027557		
りがろいろ	27206 000277		
_	27207 104600		
04303	27210 027557		
U113U11	27211 027724		SET STATUS MASK
	27212 104600	·	
04305	27213 027521		
011306	27214 027717		MESSAGE LENGTH
	27215 104600		
04301	27216 027557	.025 III 15x	
011208	27217 002400	CLA	
04309		.JLB HPIBX	
04309	27221 027557	:015 III 15X	
04310	27222 002400	CLA	
04310	27223 104600	.JLB HPIBX	`
04311	27224 027557	.old in lox	
01212	27225 003400	CCA	OVERRUN
	27226 104600	.JLB HPIBX	
C1 CF U	27227 027557	OLD III IDA	
04314			
0731 7 "			

04315	27230	000265		ISZ LERR	ERROR 416 = TO DURING READ/WRITE COMMAND
04318	27232 27233 27234	000503 027711 027243 104600		LDB TEMPO CPB W JMP DC.01 .JLB PHI	GET RW CHAR WRITE? GO WRITE
04320 04321*	27236	027475 001000		OCT 001000	LOCATE > READ + EOI
_	27237	104600 027436		.JLB PHI.L	
	27241 27242	000556		OCT 000556 JMP DS.01	<exe cute=""></exe>
	27243	104600 027475	DC.01	.JLB PHI	
04327 04328 *	27245	001002		OCT 001002	LOCATE > WRITE + EOI
• -	27246	104600 027435		.JLB PHI.TALK	
	27250	000556 027351		OCT 000556 JMP DCOMN	<execute></execute>
04333*		EEK F	OR NON	CS80	
04334*		1011600	Daren	IID DUT MAKK	DUT MAY V
	27252	104600 027435	DSEEK	.JLB PHI.TALK	PHI TALK
04335	27252 27253	104600 027435 000550		.JLB PHI.TALK	PHI TALK
04335	27252 27253 27254 27255	027435 000550 104600			PHI TALK
04335 04336 04337	27252 27253 27254 27255 27256	027435 000550 104600 027475		OCT 000550 .JLB PHI1	
04335 04336 04337 04338	27252 27253 27254 27255 27256 27257	027435 000550 104600		OCT 000550	SEEK
04335 04336 04337 04338 04339 04340	27252 27253 27254 27255 27256 27257 27260 27261	027435 000550 104600 027475 000002 000272 000267		OCT 000550 .JLB PHI1	SEEK
04335 04336 04337 04338 04339 04340 04341	27252 27253 27254 27255 27256 27257 27260 27261 27262	027435 000550 104600 027475 000002 000272 000267 006020		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP
04335 04336 04337 04338 04339 04340 04341 04342	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263	027435 000550 104600 027475 000002 000272 000267 006020 002400		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP
04335 04336 04337 04338 04339 04340 04341 04342	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP
04335 04336 04337 04338 04339 04340 04341 04342 04343	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD
04335 04336 04337 04338 04339 04340 04341 04342 04343	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265 27266	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER
04335 04336 04337 04338 04339 04340 04341 04342 04343	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265 27266 27267	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275 000273		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER
04335 04336 04337 04338 04339 04340 04341 04342 04343	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265 27266 27270	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275 000273 104600		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER
04335 04336 04337 04338 04339 04340 04341 04342 04343 04344 04345 04346	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27266 27266 27270 27271	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275 000273 104600 027557		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF .JLB HPIBX	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER FSET CYLINDER OFFSET
04335 04336 04337 04338 04339 04340 04341 04342 04343 04344 04345 04346	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265 27266 27267 27270 27271 27272	027435 000550 104600 027475 000002 000267 006020 002400 104600 027521 000275 000273 104600 027557 000276		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF .JLB HPIBX LDA SECTR.TRA	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER
04335 04336 04337 04338 04339 04340 04341 04342 04343 04344 04345 04346 04347 04348	27252 27253 27254 27255 27256 27257 27261 27262 27263 27264 27265 27266 27267 27270 27271 27272 27273	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275 000273 104600 027557		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF .JLB HPIBX	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER FSET CYLINDER OFFSET
04335 04336 04337 04338 04339 04340 04341 04342 04343 04344 04345 04346 04347 04348 04349 04350	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265 27266 27270 27271 27272 27273 27274 27275	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275 000275 000276 001727 027731 000272		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF .JLB HPIBX LDA SECTR.TRA ALF,ALF	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER FSET CYLINDER OFFSET CK; SET HEAD
04335 04336 04337 04338 04339 04340 04341 04342 04343 04344 04345 04346 04347 04348 04349 04350 04351	27252 27253 27254 27255 27256 27257 27260 27261 27262 27263 27264 27265 27266 27270 27271 27272 27273 27274 27275 27276	027435 000550 104600 027475 000002 000267 006020 002400 104600 027521 000275 000273 104600 027557 000276 001727 027731 000272 006020		OCT 000550 .JLB PHI1 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF .JLB HPIBX LDA SECTR.TRA ALF,ALF AND 0377	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER FSET CYLINDER OFFSET CK; SET HEAD
04335 04336 04337 04338 04339 04341 04342 04343 04344 04345 04346 04347 04348 04349 04350 04351 04352	27252 27253 27254 27255 27256 27257 27260 27261 27262 27264 27266 27270 27271 27272 27273 27274 27275 27276 27277	027435 000550 104600 027475 000002 000272 000267 006020 002400 104600 027521 000275 000275 000276 001727 027731 000272		OCT 000550 .JLB PH11 OCT 000002 LDB UNIT.HEAD LDA UNIT SSB CLA .JLB HPIB LDA HEAD.CYLI ADA CYLNDR.OF .JLB HPIBX LDA SECTR.TRA ALF,ALF AND 0377 LDB UNIT.HEAD	SEEK GET UNIT CHECK FOR UNIT HEAD SWAP YEP SWAP SEND TO THE CARD NDER; SET UPPER CYLINDER FSET CYLINDER OFFSET CK; SET HEAD

04354		104600 027521		.JLB HPIB	
04356	27303 27304	000276 027731		AND 0377	K ; SET SECTOR
	27306	027672 104600 027521		IOR BIT9 .JLB HPIB	SECTOR + EOI
04360*					
04361*	RI	EAD OR WI	RITE		
04362*					
		000265		ISZ LERR	ERROR 416 = TO DURING READ/WRITE COMMAND
04364	27311	104600		.JLB PHI.TALK	PHI TALK
	27312	027435			
04365	27313	000550		OCT 000550	
		000503		LDB TEMPO	CHECK READ OR WRITE
		027711		CPB W	
		027337		JMP DWRT	NOPE
04369		104600		.JLB PHI1	
		027475			
04370	-	000005		OCT 000005	READ
		000267		LDA UNIT	GET UNIT
04372	27323	027672		IOR BIT9	ADD EOI
		104600		.JLB HPIB	SEND IT TO THE CARD
	27325	027521			
04374	27326	104600		.JLB PHI.L	PHI LISTEN
	27327	027436			
04375	27330	000540		OCT 000540	SECONDARY
04376	27331	027744	DS.01	LDA M2	
04377	27332	104600		.JLB PHIN	
	27333	027476			
04378	27334	001400		OCT 001400	UNCOUNTED TRANSFER
04379	27335	060040		OCT 060040	TELL PHI TO INPUT
04380		027351		JMP DCOMN	
04381*					
04382	27337	104600	DWRT	.JLB PHI1	
		027475			
		000010		OCT 000010	WRITE
		000267		LDA UNIT	GET UNIT
		027672		IOR BIT9	ADD EOI
04386		104600		.JLB HPIB	OUTPUT TO THE CARD
		027521			
04387		104600		.JLB PHI.TALK	
		027435			
04388	27350	000540		OCT 000540	WRITE

```
04390*
04391*
            COMMON DMA ROUTINE
04392*
04393 27351 027666 DCOMN LDA CMDF
                                         SET PHI FOR BYTE PACKED DMA
04394
                           ISZ LERR
      27352 000265
                                         ERROR 417 = TO DURING DATA READ
04395
      27353 000503
                           LDB TEMPO
                                         CHECK READ OR WRITE
04396
      27354 027711
                           CPB W
                                         WRITE??
04397
      27355 001665
                           ELA, CLE, ERA
                                          YES, CLEAR THE MSB
04398 27356 102631
                           OTA CMND
                                         SEND TO THE PHI
04399 27357 103721
                           STC 21B,C
                                        START DMA
04400 27360 002400
                           CLA
04401 27361 000253
                           LDB DCTO
                                         LONG TIME OUT
04402*
                                       START
04403 27362 101117
                    DC.NO RRR 15
                                         DELAY WITHOUT MEMORY ACCESS
04404
                           RRL 15
      27363 100117
04405
      27364 102223
                           SFC 23B
                                         DONE ?
04406
       27365 027400
                           JMP DC.N1
                                           YEP
04407 27366 101117
                           RRR 15
04408 27367 100117
                           RRL 15
04409
       27370 000000
                           ISZ A
                                        WAIT
04410 27371 027362
                           JMP DC.NO
                                        GO WAIT SOME MORE
04411
      27372 101117
                           RRR 15
04412 27373 100117
                           RRL 15
04413
      27374 000001
                           ISZ B
                                        TIMED OUT?
04414
      27375 027362
                           JMP DC.NO
                                        NO. GO WAIT
04415 27376 107721
                           CLC 21B,C
                                        STOP DMA
04416 27377 027434
                           JMP DCRWE
                                         TIMED OUT
04417*
04418 27400 107721
                     DC.N1 CLC 21B.C
                                         KILL ANY ADDITIONAL DMA
04419 27401 027765
                           LDA ..D420
04420 27402 000265
                           STA LERR
                                         ERROR 420 = PARITY ERROR
04421
      27403 102222
                           SFC 22B
                                         CHECK FOR PARITY ERROR
04422 27404 027434
                           JMP DCRWE
                                          YEP, BAIL OUT
04423
      27405 000265
                           ISZ LERR
                                         ERROR 421 = TO DURING PHI FLUSH
04424
      27406 027445
                           LDA UNL
                                         GET UNLISTEN
04425 27407 000503
                           LDB TEMPO
                                         READ OR WRITE??
04426 27410 027711
                           CPB W
04427
       27411 027415
                           JMP DC.N2
                                         YES, FLUSH FIFO
04428
      27412 104600
                           .JLB PHIFL
                                         FLUSH FIFO FOR READ
       27413 027535
04429
       27414 027417
                           JMP .DSJ
04430*
04431
      27415 104600
                    DC.N2 .JLB HPIB
                                          WRITE SO OUTPUT UNL
       27416 027521
04432*
```

```
04433*
           DSJ REQUEST
04434*
                                          ERROR 422 = TIME OUT DURING DSJ
                           ISZ LERR
04435 27417 000265
                     .DSJ
                                          PHI LISTEN
04436
      27420 104600
                           .JLB PHI.L
       27421 027436
04437
       27422 000560
                           OCT 000560
                                          SECONDARY DSJ
                           .JLB PHI1
04438 27423 104600
       27424 027475
                                          COUNTED TRANSFER OF 1
04439 27425 001001
                           OCT 001001
04440
      27426 104600
                           .JLB PHI.I
       27427 027507
                           STA SAVEB
                                          SAVE DSJ ERROR CODE
04441 27430 000205
04442 27431 000265
                                          ERROR 423 = BAD DSJ STATUS
                           ISZ LERR
                                          WAS THERE AN ERROR ?
       27432 002003
                           SZA, RSS
04443
                           ISZ RDCRW
                                          NO. TAKE GOOD EXIT
04444
       27433 000570
04445 27434 000570 DCRWE JMP RDCRW,I
                                          YES. ERROR RETURN
04447*
04448*
04449*
           PHI SERVICE ROUTINES
04450*
04451*
        PHI TALK AND PHI LISTEN SEND OUT TALK AND LISTEN COMMANDS
04452*
        RESPECTIVELY TO THE SUBCHANNEL ADDRESED IN SUBCH. THE WORD AFTER
04453*
        THE JLB PHI... IS THE SECONDARY.
04454*
04455*
                     PHI.TALK CCE, RSS
04456 27435 002301
       27436 000040
                              CLE
04457
                     PHI.L
                               STB RPHI?
04458
       27437 000560
                                             SET COUNT
04459 27440 027745
                              LDA M3
                                             "PHIN"
04460
       27441 104600
                            .JLB PHIN
       27442 027476
                                          PHI OUTPUT COMMAND
04461 27443 031002
                            OCT 031002
                            OCT 000537
                                          UNT
04462 27444 000537
04463
       27445 000477
                     UNL
                            OCT 000477
                                          UNL
04464
       27446 002041
                            SEZ, RSS
04465 27447 027461
                             JMP LISEN
04466
       27450 104600
                            .JLB PHI1
       27451 027475
04467
       27452 000536
                            OCT 000536
                                          CTLR LSN
04468 27453 027752
                            LDA M100
                                          KLUDGE TO MAKE MINIFLOPPY WORK
04469 27454 000000
                            ISZ A
                            JMP *-1
04470
       27455 027454
                                          GET DISC ADDRESS
                            LDA SUBCH
04471
       27456 000270
                            IOR LSN
                                           MERGE LISTEN BIT
04472 27457 027670
04473
                            JMP PCOMN
       27460 027466
04474*
```

```
04475 27461 104600 LISEN .JLB PHI1
       27462 027475
04476
                           OCT 000476
       27463 000476
                                          CTLR LSN
       27464 000270
04477
                           LDA SUBCH
                                          GET DISC ADDRESS
04478
       27465 027667
                           IOR TLK
                                           MERGE TALK BIT
04479
       27466 104600
                     PCOMN .JLB HPIB
                                           SEND TO CARD
       27467 027521
04480
       27470 000560
                           LDA RPHI?,I
                                          GET DATA
04481
       27471 104600
                            .JLB HPIB
                                           SEND TO THE CARD
       27472 027521
04482
       27473 000560
                            ISZ RPHI?
                                          BUMP RETURN ADDRESS
04483
       27474 000560
                           JMP RPHI?.I
                                          SPLIT
04484*
04485*
        THIS ROUTINE UNDER ALL ITS MANY NAMES OUTPUTS ONE OR MORE WORDS TO
04486*
        THE PHI CHIP.
04487*
04488
             027475
                     PHI1
                           EQU *
04489 27475 003400
                     PHI
                            CCA
                                          SET FOR ONE CONTROL WORD
04490 27476 000561
                     PHIN
                           STB RPHI
                                          SAVE RETURN ADDRESS
04491
       27477 000223
                            STA CTR
                                          SET CONTROL WORD COUNTER
04492 27500 000561
                           LDA RPHI, I
                                          FETCH A WORD
                     PH
                            OTA DATA
                                          SEND IT TO THE CARD
04493
       27501 102630
04494
       27502 103730
                            STC DATA, C
                                          PASS IT TO THE PHI
04495
       27503 000561
                            ISZ RPHI
                                          MOVE POINTER
04496
       27504 000223
                            ISZ CTR
                                          DONE ?
04497
       27505 027500
                            JMP PH
                                           NO. TRY AGAIN
04498
                            JMP RPHI.I
       27506 000561
                                           YES, BYE BYE
04499*
04500*
        THIS ROUTINE INPUTS A WORD FROM THE PHI CHIP.
04501*
04502 27507 000562 PHI.I STB RPHII
                                          SAVE RETURN ADDRESS
04503
       27510 027546
                           LDA PIN
                                          GET INPUT COMMAND
04504
       27511 104600
                            .JLB HPIB
                                           SEND IT TO THE CARD
       27512 027521
04505
       27513 104600
                            .JLB PHI1
       27514 027475
04506
       27515 100000
                            OCT 100000
                                          TELL CARD TO INPUT
04507 27516 102530
                           LIA DATA
                                          FETCH DATA
04508 27517 027731
                            AND 0377
                                          MASK OFF UPPER BYTE
04509 27520 000562
                            JMP RPHII.I
                                          RETURN
```

```
04510*
       THIS ROUTINE OUTPUTS A WORD TO THE PHI CHIP AND WAITS FOR IT TO BE
04511#
04512* SENT OUT TO THE BUS. IF IT TAKES TOO LONG A TIMEOUT OCCURS
       AND THE DISC LOAD IS TERMINATED WITHOUT FURTHER RETRIES
04513*
04514*
                                         SAVE RETURN ADDRESS
04515 27521 000563 HPIB STB RHPIB
                                         OUTPUT DATA
                           OTA DATA
04516 27522 102630
                                         START THE OUTPUT
                           STC DATA.C
04517
       27523 103730
                                         PROCESSOR INDEPENDENT TIMEOUT 7
                           LDB M5600
04518 27524 027755
                                            SECONDS FOR CS80
      27525 000245 HPIBLP LDA TBGCNT
04519
                           CCE, INA, SZA
                                             WAIT 1.25 MS
04520 27526 002306
                           JMP *-1
04521 27527 027526
                           SFC DATA
                                         FLAG 30 INDICATES FIFO EMPTY
04522 27530 102230
                                         RETURN WHEN FLAG SET
                           JMP RHPIB.I
04523 27531 000563
                                         DONE WITH TIME OUT?
04524
       27532 000001
                           ISZ B
                                         NO. GO AROUND AGAIN
04525
       27533 027525
                           JMP HPIBLP
                           JMP DCER
                                         ERROR, TIME OUT
04526 27534 026632
04527*
04528*
                                         SAVE RETURN ADDRESS
04529 27535 000564 PHIFL STB RPHIF
                           LDA CMDF
                                         ENABLE
04530 27536 027666
                                          FLAG
                           OTA CMND
       27537 102631
04531
                                         SET CONTROL WORD COUNT
                           LDA M4
04532 27540 027746
                           .JLB PHIN
04533 27541 104600
       27542 027476
                                         FLUSH OUTBOUND FIFO
04534 27543 060043
                           OCT 060043
                           OCT 031002
                                         PHI OUTPUT COMMAND
      27544 031002
04535
                                          TELL DISC TO SHUT UP
04536 27545 000537
                           OCT 000537
                                          SET FLAG WHEN FIFO HAS DATA
04537 27546 031004
                     PIN
                           OCT 031004
                           LDA CMDF
                                          ENABLE
04538 27547 027666
                           OTA CMND
                                          FLAG
04539
      27550 102631
                                          SET MAXIMUM LOOP
                           LDA M100
04540 27551 027752
04541 27552 002006
                           INA.SZA
04542 27553 102330
                           SFS DATA
                                          ANY DATA ?
                            JMP RPHIF, I
                                           NO, EXIT
04543 27554 000564
                                           YES, EMPTY IT
                            STC DATA, C
04544 27555 103730
                            JMP *-4
                                            TRY AGAIN
04545 27556 027552
04546*
```

```
04547*
          OUTPUT 2 BYTES TO THE HPIB CARD
04548*
04549 27557 000565 HPIBX STB RHPIBX
                                       SAVE RETURN ADDRESS
04550 27560 000257
                          STA HPIT
                                       SAVE DATA
04551
      27561 001727
                          ALF, ALF
04552 27562 027731
                          AND 0377
04553
      27563 104600
                          .JLB HPIB
       27564 027521
04554
      27565 000257
                          LDA HPIT
                                       GET LOW BYTE
04555
      27566 027731
                          AND 0377
04556
      27567 104600
                          .JLB HPIB
       27570 027521
04557
       27571 000565
                          JMP RHPIBX, I
04558*
04559*
04561*
04562*
         SCNSC
                SCANS THE SELECT CODE ETC FROM THE STRING INTO
              THE A REGISTER. IT SKIPS IF THERE IS A NUMBER IN THE
04563*
04564*
               STRING.
04565*
               IT LEAVES STORE POINTER WITH THE BYTE ADDRESS OF THE
04566*
              FIRST CHAR AFTER THE NUMBER
04567*
                                           SAVE RETURN ADDRESS
04568 27572 000545 SCNSC STB RSCNSC
                          STA SCETC
04569 27573 000264
                                           SAVE DEFAULT VALUE
04570 27574 002400
                          CLA
                          STA FILE
04571 27575 000274
                                        FILE ZERO IF NO NUMBER
04572 27576 000260
                          STA TEMP
04573
      27577 027776
                          LDB ...SPTR
                                             POINT AT START OF STRING
04574 27600 027713
                          ADB 02
                                          POINT AT FIRST WORD OF SCETC
04575 27601 005200
                          RBL
                                          MULT BY 2 TO MAKE BYTE ADDRESS
04576
       27602 000360
                          STB STORE.POINTER SAVE POINTER TO REST OF STRING
04577
       27603 000360
                    SCNLP LDB STORE.POINTER GET BYTE ADDR OF NEXT DIGIT
04578 27604 105763
                          LBT
04579
       27605 105762
                          JLY ISDIG
                                           IS IT A DIGIT??
       27606 027632
04580
       27607 027620
                          JMP SCNDN
                                           NO. DONE
                                           MAKE DIGIT BINARY
04581
      27610 027723
                          XOR 060
04582
                          ADA TEMP
       27611 000260
04583
       27612 000274
                          LDB FILE
                                        SECOND WORD OF TWO WORD NUMBER
04584
       27613 100043
                          LSL 3
                                           MULT BY 8
04585
       27614 000260
                          STA TEMP
                                        SAVE 2ND WORD
04586
       27615 000274
                          STB FILE
04587 27616 000360
                          ISZ STORE.POINTER NEXT BYTE
04588
       27617 027603
                          JMP SCNLP
                                           GO DO NEXT BYTE
04589*
```

```
04590 27620 000260 SCNDN LDA TEMP
                                         GET TWO WORD QUANT.
04591 27621 000274
                           LDB FILE
                                         SHIFT FILE NUMBER TO SECOND WORD
04592 27622 100041
                           LSL 1
                           STB FILE
                                         SAVE IT
04593
      27623 000274
                                         PASS FILE NUMBER IN X REGISTER
      27624 000207
                           STB SAVEX
04594
04595 27625 006400
                           CLB
                                         PUT REST OF STUFF IN RIGHT PLACE
      27626 101044
                           LSR 4
04596
04597
      27627 002002
                           SZA
                           STA SCETC
                                         SAVE IT
04598
      27630 000264
04599 27631 000545
                           JMP RSCNSC,I
                                            RETURN
04600*
           ISDIG CHECKS THE CHAR IN A AGAINST RANGE ZERO TO 7 AND
           SKIPS IF IT IS IN RANGE DOES NOT CHANGE A OR B
04601*
04602*
04603 27632 000261 ISDIG STA CHAR
                                             SAVE CHARACTER
                           ADA M48
                                             CHECK AGAINST ZERO
04604 27633 027750
       27634 002020
                           SSA
04605
                                             NOT A DIGIT
                           JMP ISDIGDN
       27635 027644
04606
04607*
                                             CHECK AGAINST 8
04608 27636 027747
                           ADA M8
04609 27637 002021
                           SSA, RSS
                           JMP ISDIGDN
                                             NO GOOD
04610 27640 027644
04611*
04612 27641 000261
                           LDA CHAR
04613
       27642 105772
                           JPY 1
                                             RETURN AND SKIP
       27643 000001
04614*
                                             RESTORE A REG
04615
       27644 000261
                     ISDIGDN LDA CHAR
04616 27645 105772
                           JPY 0
                                             RETURN AND DONT SKIP
       27646 000000
04617*
04619*
04620 27647 001722 STMAP ALF, RAL
                                          *32
                           LDX .N40
                                          32 ENTRIES
04621
       27650 105745
       27651 021754
                           LDB .MBUF
                                          BUFFER ADDRESS
04622 27652 027662
                                          PUT ENTRY IN MAP BUFFER
04623
      27653 000001
                            STA B.I
04624
      27654 002004
                            INA
                            INB
04625 27655 006004
                                          ISZ X REG.
04626 27656 105760
                            ISX
                            JMP *-4
04627
       27657 027653
04628 27660
                            LMAP
                                          TO VALUES CONTAINED
04629
       27661 021706
                            DEF .DO
                     .MBUF DEF MPBUF
       27662 000370
04630
                            JPY 0
                                           RETURN
04631
      27663 105772
       27664 000000
04632*
```

```
04634*
04635*
           CONSTANTS AND STUFF LIKE THAT
04636*
04637
       27665 060200
                      DMACW OCT 060200
04638
       27666 103004
                      CMDF
                            OCT 103004
04639
       27667 000500
                            OCT 000500
                      TLK
04640
                            OCT 000440
       27670 000440
                      LSN
04641
       27671 002400
                      .ICW
                            OCT 002400
04642
       27672 001000
                      .OCW
                            OCT 001000
04643
       27673 017015
                      CTRS
                            OCT 017015
04644
       27674 041421
                      CDC1
                             OCT 41421
                      RDC 1
04645
       27675 051021
                             OCT 51021
04646
       27676 015446
                      ECSAND OCT 15446
04647
       27677 070060
                      .PO
                             OCT 70060
04648
                            OCT 62061
       27700 062061
                      .$D1
04649
       27701 031464
                      ASC34 ASC 1,34
04650
       27702 053405
                      WENQ
                             OCT 53405
04651
       27703 070062
                      .P2
                             OCT 70062
                      .S2
04652
       27704 071462
                             OCT 71462
04653
       27705 072460
                             OCT 72460
                       .UO
04654
       27706 000021
                             OCT 000021
                      .DC1
04655
       27707 000122
                      R
                             OCT 122
04656
                      S
                             OCT 123
       27710 000123
04657
       27711 000127
                      W
                             OCT 127
04658
       27712 000001
                      01
                             OCT 000001
04659
       27713 000002
                             OCT 000002
                      02
04660
       27714 000003
                      03
                             OCT 000003
04661
       27715 000006
                      06
                             OCT 000006
04662
       27716 000007
                      07
                             OCT 000007
04663
       27717 000010
                             OCT 000010
                      010
04664
       27720 000012
                      012
                             OCT 000012
04665
       27721 000017
                      017
                             OCT 000017
04666
       27722 000020
                      020
                             OCT 000020
04667
              027706
                      021
                             EQU .DC1
04668
       27723 000060
                       060
                             OCT 000060
04669
       27724 000076
                       076
                             OCT 000076
04670
       27725 000077
                       077
                             OCT 000077
                             OCT 000200
04671
       27726 000200
                       0200
04672
       27727 000201
                       0201
                             OCT 000201
04673
       27730 000204
                       0204
                             OCT 000204
04674
       27731 000377
                       0377
                             OCT 000377
04675
       27732 000400
                       0400
                             OCT 000400
04676
       27733 000404
                       0404
                             OCT 000404
04677
        27734 000406
                       0406
                             OCT 000406
04678
        27735 000040
                       BIT5
                             OCT 000040
04679
              027672
                       BIT9
                             EQU .OCW
04680
              027672
                       01000 EQU BIT9
04681
       27736 001100
                      01100 OCT 001100
```

```
04682
       27737 001101 01101 OCT 001101
04683
       27740 001005
                     01005 OCT 001005
04684
       27741 007777
                     07777 OCT 007777
04685
       27742 100000
                     0100000 OCT 100000
04686
       27743 177777
                      .M1
                             DEC -1
       27744 177776
04687
                     M2
                            DEC -2
04688
       27745 177775
                     M3
                            DEC -3
                            DEC -4
04689
       27746 177774
                     M4
04690
       27747 177770
                     M8
                            DEC -8
04691
       27750 177720
                            DEC -48
                     M48
04692
       27751 177700
                     M64
                            DEC -64
04693
       27752 177634
                     M100
                           DEC -100
04694
       27753 177242
                     M350 DEC -350
04695
       27754 174700
                     M1600 DEC -1600
04696
       27755 165040
                     M5600 DEC -5600
04697
       27756 000156
                      ..D110 DEC 110
04698
       27757 000170
                      ..D120 DEC 120
                      ..D411 DEC 411
04699
       27760 000633
04700
       27761 000634
                      ..D412 DEC 412
04701
       27762 000323
                     ..D211 DEC 211
04702
       27763 000714
                      ..D460 DEC 460
04703
       27764 000637
                      ..D415 DEC 415
04704
       27765 000644
                      ..D420 DEC 420
04705
       27766 027767
                     DCTYP DEF *+1
                                         HEADS-CYL/SECTORS-TRACK
04706
       27767 002037
                            OCT 002037
                                               4/31
                                                     MSC9800L
04707
       27770 001020
                            OCT 001020
                                               2/16
                                                     MINI-FLOPPY
04708
       27771 001036
                            OCT 001036
                                               2/30
                                                     88010-20
04709
       27772 001040
                            OCT 001040
                                               2/32
                                                     7910
04710
       27773 002460
                            OCT 002460
                                               5/48
                                                    7920
                                               9/64
04711
       27774 004500
                            OCT 004500
                                                     7925
04712
       27775 000460
                            OCT 000460
                                               1/48
                                                    7906
04713*
04714
       27776 000306
                      ...SPTR DEF STRNG
04715*
04716
                      EOP3 EQU *
             027777
04717
                            END
```

Lines where ORG command appeared:

3526

* - Volatile reference (store, jump, call...) .\$D1 4648: 3731 1663 **.%** 2459: ...CR 2573: 3181 3158 ...SPTR 4714: 4573 ...W 2574: 3230 . .? 2575: Symbol not referenced 2558: 2618 2650 2681 ..B1777 2465: 1504 2091 ..B377 2464: 1472 1476 2044 2052 2250 2264 ..B77777 2466: 2322 ..BEL 2567: 3116 ..BKS 2557: 3110 3179 ..D110 4697: 3617 ..D120 4698: 3767 ..D211 4701: 3858 ..D411 4699: 4048 ..D412 4700: Symbol not referenced ..D415 4703: 4265 ..D420 4704: 4419 ..D460 4702: 4159 ..DEL 2560: 2582* 3112 3183 ..DG1 2615: 2781 3092 ..ENT 1446: 1117 716 ..MRBT 3931: 3942* 2592: ..N40 2740 2751 ..NEXT 2572: 2652* ..RUN 2571: 2651* .. USER 1168: 1145* .2 2461: 1927 1949 .3 2462: 1929 1951 .? 2463: 1659 .A 2471: 1687 .AGAIN 2563: Symbol not referenced .B 2473: 1685 2258 . B1 2577: 2822 3200 3220 .B10 2499: 1578 .B100 2502: 1979 .B101 2581: Symbol not referenced .B17 2579: Symbol not referenced .B177 2582: Symbol not referenced .B20 2498: 2409 .B24 2580: Symbol not referenced .B37 1402: 1350 1363 .B377 2583: 2911 2921 3007 3057 3340 3348 3370 .B60K 2584: 2924 3371

```
2840
.B7 . . . . . . 2578:
.BLR . . . . . . 2586:
                          Symbol not referenced
.BOOT? . . . . . 2503:
                          2414*
                                 2425* 2433* 2439*
.BTERR . . . . . 2559:
                          2680*
.C . . . . . . . . 2474:
                          1913
                                 2274
.CIR . . . . . . 2010:
                          1914*
.CKSM . . . . . 3706:
                          Symbol not referenced
.COMND . . . . . 2564:
                          3113*
                                 3184*
.CR . . . . . . 2457:
                          1657
                                 1781
                                        1844
                                               1895
                                                      2118
                                                             2215
.CT
     . . . . . . 2467:
                          2399
. CTLT
      . . . . . . 2458:
                          Symbol not referenced
.CTU . . . . . . 2409:
                          2400*
.D . . . . . . . 2475:
                          1767
                                 1787
                                        1945
                                               2202
                                                      2220
     . . . . . . 1390:
                           516
                                  710
                                         713
                                                796
                                                       854
                                                              888
                                                                     1051
                   1166
                          4629
.D10 . . . . . . 2601:
                          2786
.D16 . . . . . . 2602:
                          Symbol not referenced
                          2624
.D2
     . . . . . . . 2600:
.D310 . . . . . 2608:
                          3225
      . . . . . . 2610:
.D311
                          3266
              . . 2609:
                          3234
.D312
      . . . . . . 2611:
.D314
                          3273
      . . . . . . 2613:
.D315
                          3310
      . . . . . . 2614:
.D317
                          3322
.D32 . . . . . . 2603:
                          2765
                                 2997
.D320
      . . . . . . 2612:
                          3331
.D40 . . . . . . 2604:
                          Symbol not referenced
.D64 . . . . . . 2605:
                          3191
.D91 . . . . . . 2607:
                          2998
.D97 . . . . . . 2606:
                          3002
.DC
    . . . . . . . 2469:
                          2403
.DC1 . . . . . . 4654:
                                 4667*
                          3669
.DCSC . . . . . 3934:
                          3939
.DEL . . . . . . 2472:
                          1893
                                 1894
                                        1919
      . . . . . . 2041:
                          1946*
.DIAG
                          Symbol not referenced
.DIG1
      . . . . . . 2519:
                          2404*
.DISC . . . . . 2436:
.DISTS . . . . . 2430:
                          2406*
.DS
    . . . . . . . 2468:
                          2405
                          4429*
.DSJ . . . . . 4435:
.DSSC . . . . . 1387:
                          1191
.E . . . . . . . 2476:
                          1691
                                 2268
.ENQ . . . . . . 2561:
                          2769
.ENQAK . . . . . 2757:
                          1464*
                                 1526
                                        1889* 2166*
                                                      2753*
                          2759*
.ENQAS . . . . . 2763:
.ENT . . . . . . 1538:
                          Symbol not referenced
.ENTI . . . . . 2456:
                          1573
.EX . . . . . . 2340:
                          2269*
```

```
.F . . . . . . . 2477:
                          1947
.FLAGS . . . . . 2018:
                          1948*
.G . . . . . . . 2478:
                          1683
.HELP . . . . . 1734:
                          1660*
.I . . . . . . . 2479:
                          1695
                                 1915
.ICW . . . . . . 4641:
                          3784
.L . . . . . . . 2480:
                          1671
                                 2254
.LCH1
      . . . . . . 1892:
                          1877*
                                 1879
       . . . . . . 1875:
                          1882*
.LCLP
.LDER . . . . . 2427:
                          1487
                                 2442
.LIA . . . . . . 2520:
                          1999
                                 2045
                                        2053
.LIST . . . . . 1838:
                          1672*
.LLP . . . . . . 1861:
                          1890*
                          1872*
.LLP2 . . . . . 1865:
.LOAD
      . . . . . . 2395:
                          2255*
                                 2257*
                                         2259*
.M . . . . . . . 2481:
                          1665
                                 1921
     . . . . . . 4686:
                          3998
.MAPS . . . . . 2127:
                          1922*
. MASK
      . . . . . . 2079:
                          1916*
. MBUF
       . . . . . 4630:
                          4622
       . . . . . . . . . . 546:
. MELO
                           562*
. MRBT
       . . . . . 1198:
                          1186*
                                 1196*
. MREG
      . . . . . 1802:
                          1666*
.N . . . . . . . 2482:
                          1769
                                  1785
                                         2200
                                                2218
                                  3126
.N1 . . . . . . 2585:
                          2797
                                                3203
                                                       3206
                                         3129
.N10 . . . . . . 2591:
                          Symbol not referenced
.N2
     . . . . . . 1426:
                           369
.N20 . . . . . . 1427:
                           945
                                  1248
.N26 . . . . . . 2595:
                          2995
.N27 . . . . . . 2594:
                          Symbol not referenced
.N32000 . . . . 2596:
                          2936
                                  4621
.N40 . . . . . . 1428:
                           1286
.N48 . . . . . . 2593:
                           3099
     . . . . . . . 2587:
                          2826
. N6
     . . . . . . . 2588:
                           3089
                           Symbol not referenced
.N65 . . . . . . 2597:
. N7
     . . . . . . . 2589:
                           Symbol not referenced
.N8
     . . . . . . 2590:
                           Symbol not referenced
.N91 . . . . . . 2599:
                           Symbol not referenced
.N97 . . . . . . 2598:
                           2992
.0 . . . . . . . 2483:
                           1693
.OCW . . . . . . 4642:
                           3794
                                  4679*
.OUTIT . . . . . 2014:
                           1722*
                                  1825*
                                         2039*
                                                2061*
                                                       2075* 2083* 2092*
                    2096*
                           2100*
.P . . . . . . . 2484:
                           1689
                                  1923
                                         2144
                                                2276
.PO
    . . . . . . . 4647:
                           3620
.P2
      . . . . . . . 4651:
                           3639
.PAR . . . . . . 2086:
                           1924*
```

.PRSET	•	•	•	•	•	•	2562:	2906*	3052*					
.PSET		•		•	•	•	1332:	1116*	1587*	2291*	2390*	2395*	2674*	
.PTDC					•		1189:	1173*						
.PTLER							3932:	3952*						
.PU .							.196:	3622*	3628	3655	3729			
.Q .	·	•	•	٠	Ī	•	2485:	1677	3020	5055	31-2			
. R	•	•	•	•	•	•	2486:	1625	1669	2270				
	•	•	•	•	•	•	1908:	1670*	1003	2210				
REGS	•	•	•	•	•	•	-							
. RENT	•	•	•	•	•	•	1537:	1574*						
.RM .	•	•	•	•	•	•	2470:	2401						
. RMSC	•	•	•	•	•	•	1388:	1183						
.ROM .	•	•	•	•	•	•	2419:	2402*						
.RTRN	•	•	•	•	•	•	2521:	1596						
.RUN .	•	•	•	•	•	•	2348:	2271*	2358*					
.s	•	•	•	•	•	•	2487:	1925						
.S2 .							4652:	3657						
.SPC1		•	•				2565:	2816	2846					
.SPC2						•	2566:	Symbol	not re	ference	ed			
.SPTR			_				3168:	2620	2638	2639	3175			
.STAT				Ī	_		2095:	1926*	_ •					
.T	•	•	•	•	•	•	2488:	1661	1810	1827	2272			
.TOO .	•	•	•	٠	•	•	1747:	1779*	1795*	1828*				
	•	•	•	•	•	•	1751:	1631*	1135	1020				
.T02 .	•	•	•	•	•	•		1766*	1768*	1770*				
.T03 .	•	•	•	•	•	•	1772:			1110-				
.T? .	•	•	•	•	•	•	1781:	1764*	1775*					
.TRAC	•	•	•	•	•	•	2388:	2273*						
.TREG	•	•	•	•	•	•	1746:	1662*						
.U	•	•	•	•	•	•	2489:	2252						
.UO .	•	•	•	•	•	•	4653:	3634						
.USER	•	•	•	•	•	•	2281:	2253*						
٠٧	•	•	•	•	•	•	2490:	1667						
.VIO .	•		•		•	•	2099:	1668*						
.W	•	•			•		2491:	1627	1917	2256	2420			
.WMP .					_		2065:	1918*						
.x							2492:	1681						
.Y				·			2493:	1679						
. Z	•	Ť	Ī	٠	•	Ī	2494:	1675						
. ZERO	•	•	•	•	•	•	2576:	2800	2823	2833	2841			
_	•	•	•	•	•	•	0:	339	375 *	376*	398	434	467	547*
Α	•	•	•	•	•	•	548				556 *	557	584*	745
								549	552 *	553		811		820
							748	749	750	755	756		816	
							825	829	871	872	876	877	893	896
							951	974	1016*	1070*	1249*	1291*	1352	1365
							1572	1704	2135	2262	2398	2634	2641	2646
							2659	2662	2665	2668	2672	2902*	2956	3050 *
							3750	3896	3900	4217	4409*	4469*		
AEAUS	•	•	•	•	•	•	1437:	468	528	1438				
AGAIN	•	•				•	1585:	1544*	2563					

ALTO 1432:	342 343	350	351	355	362	501
1299	1431	220	2116	354	250	250
ALT1 1433:	332 336	338	346	324	358	359
390	497 503 1614					
AMESS 2547:						
AS.IN 3054:	2989*					
AS.IZ 3041:	2899*					
AS.OT 3060:	3009*					
ASC34 4649:	3733					
ASFLG	688* 2967					
ASR.0 1440:						
ASR.1 1441:	489	0054	200	1.04	11.50	740
В		337*	389	421	460	718
1054	1251* 1281	1289*	1307	1316	2191	2942*
2951	3023 3316 *	3831	3835	3947*	4353	4413*
4524³	_					
B1 1391:		773				
B100 1407:		673	917	983	1019	1125
B1000 1413:		1123				
B100000 1422:						
B100024 1421:	Symbol not r	eference	d			
B100300 1409:	1231 1236					
B100340 1410:	703 846					
B100K 1419:	379 386					
B11 1398:	582					
B1400 1414:	765					
B17 1399:						
B170360 1411:						
B177700 1423:						
B177777 1424		eference	d			
B2 1392	· · · · · · · · · · · · · · · · · · ·	990	1084	1144		
B20 1400:	-	1017	1018	1124		
B200 1408	-					
B24 1401	•		_			
В3 1393		894	959	1041	1175	
B3004 1415				,	, 5	
B37 2500		2071	2334			
B377 1412		2011				
B4 1394						
B40 1403						
DE 400E		1219				
B6 1395		1219				
B6412 1416						
		1122	1170	1212	1262	
B7 1397 B76K 1418		1133	1172	1213	1202	
	•					
B77 1404						
B7777 1417		0.07	060			
B77777 1420	809 818	827	868			

BASE	466	not re	ference	d			
BEXEX	2571 Symbol 1558	not re	ference	d			
BIT5	4294 1257						
BIT9 4679: BKKMS 3121:	4116 3118	4357	4372	4385	4680 *		
BKSMES 3213: BKUP 3123: BLBT 1438:	3131 3111 * 521	3210					
BMESS 2548: BOOT? 2624:	1619 2503						
BUFF	2415 * 1701 3641	2426*	2434*	2559			
CERR 1726: 2109* 2182*	1697* 2120* 2204*	1710# 2128# 2222#	1771 * 2131 * 2266 *	1789 * 2137 * 2278 *	1812 * 2146 * 2570	1846 * 2174 *	1977 * 2178 *
CERR.P1 2570: CERR2 1725:	3125 * 1943 *	3192 * 1953 *	3201 * 1958 *	1966*	1970 *	2407*	2421*
CHAR	2999* 1293* 1007*	3109 1297*	3157 1309*	3178 1318 *	4603 * 1322 *	4612 1326 *	4615
CHKSUM	•	not re	ference	d			
CI.ID 2966:	2362*	2758*	2898*	2973*	2982*	2988*	3008
CI.IZ 2891:	1463*	1599*	1633*	1725*	1984*	2004*	2037*
2057*	2292*	2357	2441*				
CLDN 2329:	2315*						
CLMES 2536:	2302						
CLRM 2302: CLRM1 2313:	2275*						
CLRM1 2313: CMDF 4638:	2326 * 4393	4530	4538				
CMND 80:	3044 *	3055 *	3061 *	3785*	3795*	3863*	3916*
4398*	4531*	4539*	5001	3103	3177	5005	3910
CNTR	1874*	1881*	2784*	2789*	2793	2795*	2802*
2827*	2844*	3090*	3100	3106*	3123	3127*	3135
3140	3143*	3149*	3675*	3681	3699*	3742*	3755*
3897*	3902*						
CNTRL 2246:	1664*						
COM01 2118:	1708*	1829*	1975*	2107*			
COM1 1655:	•		ference	d			
CCMN	2011*	2066	2080 *				
COMN1 1649: COMND 1639:	1643 * 1658 *	1728*	1736*	1761*	1782*	1888*	1920 *
1996*	2015*	2068*	2119*	2170*	2213*	2216*	2337*
2446*	2564		L117	2110	<u></u>	2210	اردے

CORCNT
1165* 1214* 1247* 1260* 1576* 1640* 2412* 2704* 2763* 3221* 3851* 3958* 3968*
CRLF
CRLF
CS.CM
CS.CM
CS.WF 3028: Symbol not referenced CT.DP 3717: 3651* CTDPO 3724: 3740* 3765* CTDPL 3749: 3756* CTER 3707: 3615* 3647* 3715* 3769* CTER 3712: 3726* CTI.B 3783: 3643 3667* 3673* 3676* 3737 3763 3774* CTI.W 3773: 3662 3666* 3678* 3685* 3692* 3702* CTLD 3649: 3625* 3645* CTLDL 3692: 3638* 3700* CTO.B 3792: 3638 3671* 3762 3804* 3806 CTO.W 3801: 3627 3629 3635 3640 3642 3654 3656 CTO.W 3801: 3627 3629 3635 3640 3642 3654 3656 CTO.W 3801: 3627 3629 3635 3640 3642 3654 3656 CTR 102: 4491* 4496* CTRS 4643: 3663 CTU 3611: 2413* 3537* CYLNDR.OFFSET 143: 2669* 3971* 4345 DISV 97: 3880* 3892* 3904 4002* 4027 4035 D2 2515: 1912 2049 2344 D32 2516: 1639 1990 DALTO 1431: Symbol not referenced DATA 78: 1287* 1294* 1317* 1319* 1320* 1321* 1323* 1324* 1325* 2934* 2935* 2937* 2954* 3033* 3034* 3035* 3037* 3046* 3047* 3048* 3241* 3315* 3326*
CT.DP
CTDPO
CTDPL
CTER
CTEX
CTI.B
CTI.W
CTI.W
CTLD
CTLDL 3692: 3683* 3700* CTO.B 3792: 3638 3671* 3762 3804* 3806 CTO.W 3801: 3627 3629 3635 3640 3642 3654 3656 3658 3660 3728 3730 3732 3734 3736 3745* 3748* 3753* 3758 CTR 102: 4491* 4496* CTRS 4643: 3663 CTU 3611: 2413* 3537* CYLNDR.OFFSET 143: 2669* 3971* 4345 D1SV 97: 3880* 3892* 3904 4002* 4027 4035 D2 2515: 1912 2049 2344 D32 2517: 1899 D7 2516: 1639 1990 DALTO 1431: Symbol not referenced DATA 78: 1287* 1294* 1317* 1319* 1320* 1321* 1323* 1324* 1325* 2934* 2935* 2937* 2954* 3033* 3034* 3035* 3035* 3037* 3046* 3047* 3048* 3241* 3315* 3326*
CTO.B
CTO.W
3658 3660 3728 3730 3732 3734 3736 3745* 3748* 3753* 3758 CTR
3748* 3753* 3758 CTR
CTR
CTRS
CTU
CYLNDR.OFFSET 143: 2669* 3971* 4345 D1SV
D1SV
D2
D32
DATA
DALTO
DATA
DATA
1324* 1325* 2934* 2935* 2937* 2954* 3033* 3034* 3035* 3037* 3046* 3047* 3048* 3241* 3315* 3326*
3374* 3864* 3866* 3871* 3873* 3874* 3898* 3899*
4493* 4494* 4507* 4516* 4517* 4522* 4542* 4544*
DC.01 4326: 4318*
DC.ID 4166: 4157*
DC.IN 4047: 3984* 4023*
DC.IO 4095: 4057*
DC.NO 4403: 4410* 4414*
DC.N1 4418: 4406*
DC.N2 4431: 4427*
DC.RW 4263: 3987* 4031*
DC80 4235: 4097* 4099*
DC80 4245: 4101*
DC80A 4256: 4244*
DCER 4040: 3976* 3988* 4032* 4128* 4163* 4526*

DCEX 40413 DCFM 4178 DCLDR 3965 DCLP 4005 DCOMN 4393 DCRLD 3955 DCRWE 4445 DCSC 2495	4164* 4168* 2438 3539* 4037* 4331* 4380* 2677* 3540* 4416* 4422*	4036* 4171* 3941*			
DCTO	4051* 4250*	4401			
DFLAG	: 1608* 1700* * 1838* 1908*	1702 1711 2819	1746*	1759	1778*
DIG1	: 3083 *	3082*			
DIG4	3085 * 3086 *				
DIG6	3091* 3124	3136 3142			
DISC.ID		4082* 4084	4085*	4094	4113
DISCO 3982 DISPLAY			1465	1471	1474
DMA 1075 DMACF 1077		1027 1059	1077		
DMACW 4637 DMAQD 1076		1034 1038			
DONE		1034 1030			
DPNTR		1721			
DS%GO 3322 DS.01 4376					
DS.B 3369	: 3339* 3341	3357* 3359			
DS.CM 2950 DS.FT 2933		3346 * 2931 * 2952	3029*	3237	3313
3320	* 3334 3372	2,5. 2,52	3.27	3-31	33.3
DS.GT 3307		3256* 3263*	3270 *		
DS.IN 2919 DS.IZ 2901		eferenced			
DS.0T 2924	•	erer enced			
DS.TG 2911	-				
DS.WF 2930		3324*			
DSADD	-	3258* 3337*	3354	3360 *	
DSCER 1203		2260# 2268			
DSCHK	- - ·	3260* 3264			
DSCONT	_				
DSDNL 3377					
DSDUN 3270	: 3251 *				

```
DSEEK
       . . . . . 4335:
                         4281*
DSEX . . . . . . 3277:
                         3281*
                                3290*
                                       3297*
                                              3351*
DSINR
      • • • • • 3345:
                         3312
DSLD . . . . . . 3219:
                         1193*
                                2432
DSLDO
       . . . . . 3234:
                         3305*
DSLD1
       . . . . . . 3240:
                         Symbol not referenced
DSLER
          . . . . 3276:
                         2953*
                                3224*
                                              3238*
                                       3228*
                                                     3243*
                                                            3268*
                                                                   3314*
                   3321*
                          3325*
                                 3335*
                                       3367*
                                              3373*
DSNXT
                          3285*
       . . . . . . 3299:
                                 3296*
DSPLY
       . . . . . 1242:
                          847*
                                 1201*
                                       1225*
                                              1232*
DSRD . . . . . . 3248:
                          3265*
DSRDL
      • • • • • 3256:
                         3262*
DSSC . . . . . . 2496:
                         2430
DSVCP
       . . . . . 2948:
                          3333
DSWEX
      • • • • • 3365:
                         3349*
DSWR . . . . . . . 3331:
                          3231*
DSWRO
       . . . . . . 3338:
                         3363*
DSWR1 . . . . . . 3354:
                          3362*
DTPC . . . . . 4197:
                         4192*
DTYER
      . . . . . 4158:
                         4174*
DTYPE . . . . . 4192:
                         4143*
                                4146* 4148* 4151* 4154*
DV4 . . . . . . 1443:
                          505
DWRT . . . . . . 4382:
                          4368*
783*
                                1520
ECMES . . . . . 2541:
                          1524
ECSAND . . . . . 4646:
                         3626
                                3653
                                       3727
ENDVCP . . . . . 2361:
                         1332*
                                2350*
ENT2 . . . . . . 1589:
                          1509*
                                1527*
                                       1582*
                                             1586*
ENTRY . . . . . 1539:
                          1446
EOPO . . . . . . 1448:
                          Symbol not referenced
EOP1 . . . . . . 2549:
                          Symbol not referenced
EOP2 . . . . . . 3525:
                          Symbol not referenced
EOP3 . . . . . . 4716:
                         Symbol not referenced
EPROM
                                1457* 2551* 3526*
      • • • • • • 32:
                          273*
ERMES . . . . . 2531:
                          1726
EX1 . . . . . . 3135:
                          3114*
EX2 . . . . . . 3147:
                          3155*
EX3 . . . . . . 3157:
                         3151*
EXEX . . . . . . 2350:
                         2569
EXEX.P1 . . . . 2569:
                         Symbol not referenced
EXEX2
      . . . . . 2357:
                          1580*
EXIT?
       . . . . . . 3109:
                          3098*
EXLOAD . . . . . . . . 194:
                          3233*
                                 3279*
                                       3283
                                               3294*
                                                     3295*
FILE . . . . . . . . . . . . 144:
                          2666*
                                 3239
                                       3304*
                                               3623
                                                     3630
                                                             3855
                                                                    3857*
                   3887*
                          3977
                                 3979*
                                       4011
                                               4013*
                                                     4161
                                                             4208
                                                                    4235
                   4245
                          4571*
                                 4583
                                       4586*
                                              4591
                                                     4593*
FIRST
      . . . . . . . . 186:
                          1542*
                                 1590*
                                       2710*
FTGF . . . . . . 2945:
                          2938*
```

FTLP	2943* 2295* 3212* 3107* 3120* 1656* 1910* 2922* 3058*	3133* 1934* 2771	3096#	3195*	
GETCR2 3002: GETCR3 2999: GETN 3080: 2173*	2994* 3003* 1707 1763* 2194	1807 1839*	1974*	2106*	2127*
GETREG 1998: GETS 3170: GETSL 3178: GLCHK 1938:	1972* 1995* 2246* 3196* 1931*				
GR	665* 667* 1278* 1280* 2716* 2718*	668* 677* 1556* 1557* 2892* 2894*	684 * 1982 * 2896 *	685 * 1994 * 3822 *	692 * 2042 * 3824 *
GSBS	3180* 3174* 3690* 3704* 2670* 3972*	4014 4017*	420 6*	4220	4225 *
4237 HELP	4246 4251 1734 4076 4117 4358 4373	4344 4187 4295 4386 4431*	4297 4479	4305 4481	4343 * 4504
4553 HPIBLP 4519: HPIBX 4549:	4556 4525 * 4299 4301	4303 4307	4309*	4311*	4313 *
HPIT	4550 * 4554 2925 3024 3036 *	3056* 3062*	3786*	3796*	
I.01	Symbol not re 686 3102* 574 641	ferenced			
ILI	575* 1379* 1069 1228 583	1382*			
ILLP	588* Symbol not re 1000* 1380* 947* 1103*	ferenced			
IOER 1235: IOESC 1234: 1064*	960* 962* 1008* 1032*	991* 998* 1036* 1040*	1110 * 1046 *	1220 * 1056 *	1061*

```
IOIDEF . . . . . 1049:
                        999
IOIJMP . . . . . 1380:
                       1015
IOINT . . . . . 1050:
                       1049
950*
956*
979*
                              989*
981*
IOL4 . . . . . . 1003:
                       1073*
IOL5 . . . . . . 1091:
                       1101*
                             1106*
IOLP . . . . . . 1376:
                        922
ION.1 . . . . . 1294:
                       1288*
ION.2 . . . . . 1299:
                       1285*
941*
976*
984*
ION3 . . . . . . 1084:
                       1005*
ION4 . . . . . . 1098:
                       1094*
ION6 . . . . . . . . . . . . 691:
                        674*
IONXT
      . . . . . 1932:
                       1928*
IOREG
                       1950*
     • • • • • 1955:
1933*
                             1936
                                   1937*
                                         1955
                                                1959
                                                      1963
                                                            1967
                2000
IPF
   . . . . . . . . . . . . . . . . 898:
                        891*
                              899*
                                   1264*
IPRTY
      852
ISDIG
      . . . . . 4603:
                       3097*
                             4579*
ISDIGDN . . . . 4615:
                       4606*
                             4610*
ITBG . . . . . . . . . . . . 635:
                        634
KMES . . . . . . 2540:
                       1518
L1 . . . . . . . 2838:
                       2845*
Symbol not referenced
1481
                             1489
                                   2444
                                         2676*
                                               3226*
                                                      3235*
                                                            3240*
                       3274*
                             3311*
                3267*
                                   3319*
                                         3323*
                                               3332*
                                                      3366*
                                                            3618*
                3706*
                       3713*
                             3714*
                                   3768*
                                         3813*
                                               3819*
                                                      3859*
                                                            3919*
                3921*
                       4049*
                             4105*
                                   4125*
                                         4129*
                                               4160*
                                                      4266*
                                                            4315*
                4363*
                       4394*
                             4420*
                                   4423*
                                         4435*
                                               4442*
LISEN . . . . . 4475:
                       4465*
LSN . . . . . . 4640:
                       4075
                             4472
LSTR . . . . . . . . . . . . 157:
                       2640
                             3172*
                                   3190
                                         3193*
                                               3199
                                                      3204*
M1 . . . . . . . 1425:
                       368
                              380
M100 . . . . . . 4693:
                       4468
                             4540
M1600 . . . . . 4695:
                       3943
M2 . . . . . . 4687:
                       4058
                             4376
M3 . . . . . . 4688:
                       4459
M350 . . . . . . 4694:
                       4249
M4 . . . . . . . 4689:
                       4532
M48
    . . . . . . 4691:
                       4604
M5600 . . . . . 4696:
                       4518
M64
   • • • • • • 4692:
                       3721
                             3741
                                   4050
M8 . . . . . . . 4690:
                       4608
```

	. •						••		-						
MAP .	_	_		_	_			.165:	727*	731	733*	763	843	864	905
1114	•	•	•	•	•		•	910*	1338*	2139*	2184	2207	2231	2305*	2313
								2325*	2627*	3299*	3300	3686	3688*	3908	3910*
								4004	4006*	4026	4034		•		
MAPO1								2149:	2142*	4020	7057				
MAPO1	•	•	•	•	•		-	2160:	2164*						
MAP 15	•	•	•	•	•			2156:	2168*						
MAPP1	•	•	•	•	•			2177:	2238*						
MAPP2	•	•	٠	•	•			2226:	2175*						
MAPPG	•	•	•	•	•			2173:	2145*						
MBUF .	•	•	•	٠	٠			2151:	2154	2188					
MCNTR	•	•	•	٠	•			.103:	1842 *	1886 *	2157*	2163 *			
MESOO	•	•	•	٠	•			3391:	2527	1000	2131	2,103			
MESO 1	•	•	٠	•	•			3385:	2528						
MESO 1	•	•	•	٠	•	•		3394:	2529						
MESO2	•	•	•	•	•	•		3395:		not no	eference	ď			
MESO 3	•	٠	•	. •	•	•		3399:	2567	110016	iter ence	·u			
MESO?	•	٠	•	•	•	•		3402:	2530						
MES11	•	•	•	•	•	•		3459:	2532	2566					
MES12	•	•	•	•	•	•		3462:	2546	2500					
	•	•	•	•	•	•		3466:	2540 2547						
MES13	•	•	•	•	•	•		3468:	2548						
MES14	•	٠	•	•	•	•		•	2546 2534						
MES15	•	•	•	•	•	•		3470:	_						
MES16	•	•	•	•	• •	•		3473:	2535	2565					
MES22	•	•	•	•		•		3476:	2533	2565					
MES32	•	•	٠	•	•	•		3480: 3483:	2536 2537						
MES33	•	•	•	•	•	•		3487:	2538						
MES35	•	•	•	•		•		3490:	2539						
MES36 MES37	•	•	•	•	•	•		3493:	2540						
	•	•	•	•	•	•		3496:	2542	2544					
MES38	•	•	•	•	•	•		3500:	2543	2)44					
MES41 MES43	•	•	•	•	•	•		3504:	2543 2541						
MES44	•	•	•	•	•	•		3508:	2545						
MES44 MES46	•	•	•	•	•	•		3512:	2531						
MES47	•	•	•	•	•	•		3516:	3213						
	•	•	•	•	•	•	•		3121						
MES48 MES62	•	•	•		•	•	•	3519: 3522:	2427						
MLOST	•	•	•		•	•	٠	. 96:	295 *	540	565 *	699	702 *	740	767
WLOST	•	•	•	, ,	•	•	•	802	855	862*	1155	099	102	1 .0	, , ,
MMESS								2534:	1751	1822	1849				
MPBUF	•	•	•	, ,	•	•	•	.167:	714	1376	2151	2187	2210	4630	
MPLP .	•	•	•	•	•	•	•	.718:	725 *	1510	2171	2101		.030	
MPMES	•	•	•		•	•	•	2538:	1854	2229					
MPT .	•	•	•	•	•	•	•	.113:	579 *	1383*					
MPTJM	•	٠	•	•	•	•	•	1383:	594	. 505					
MPTR .	•	•	•	•	•	•	•	.127:	1852 *	1863	1865	1867	1870 *	2155*	2160
FII I II	•	•	•	•	•	•	•	2162*	2190*	2206*	, 50 5	.001		, , ,	• •
									, ,						

```
MRBT . . . . . . 2618:
                       1198
                              3931
      . . . . . 2620:
MRBT2
                       2688*
844*
                              906*
                                    1514
                                          2314
                                                 2633
MT?
    . . . . . . . 1827:
                       1808*
                              1817*
742*
MTST . . . . . . . . . . . . 699:
                       Symbol not referenced
                        882*
MTSTO
      MTST3
      Symbol not referenced
MTST4
      903
MTST5
                               752*
      735*
                                     758*
                        720*
      779*
                                     782*
                                           792*
MTSTE
                                                  822*
                                                        831*
                                                              857*
                        879*
                  874*
                               908*
      MTSTL
                        805*
MTSTM ...
                        812*
                               835*
           . . . .731:
MU2 . . . . . . 1442:
                        498
MZSV . . . . . . . . . . . . 168:
                       2308
                              2332
N1 . . . . . . . 2504:
                        1570
                              2223
N10
    . . . . . . . 2508:
                       Symbol not referenced
N16
    . . . . . . . 2509:
                       1968
N2 . . . . . . . 2505:
                        1791
N23
    . . . . . . . 2510:
                        1964
N24
    . . . . . . . 2511:
                       1960
N27
     . . . . . . 2512:
                       1956
N32 . . . . . . 2513:
                        1896
                              2134
                                    2180
N4 . . . . . . . 2506:
                        1674
                              2152
N48
    . . . . . . . 2514:
                       Symbol not referenced
N8 . . . . . . . 2507:
                        1861
                              1873
                                    2156
                              1585*
                                   1607*
921*
NEXT . . . . . . 1633:
                       2572
NOVCP . . . . . 1430:
                       Symbol not referenced
NVCP . . . . . . 1219:
                        1210*
                        2195*
NXPG . . . . . . 2215:
NXPG1 . . . . . 2206:
                       2199*
                              2201*
NXPG2 . . . . . 2225:
                       2219*
01 . . . . . . . 4658:
                        4153
                              4167
010 . . . . . . 4663:
                        4306
01000
      . . . . . . 4680:
                        4098
0100000 . . . . . 4685:
                        3891
01001 . . . . . 4289:
                        4096
01005 . . . . . 4683:
                        4183
01100 . . . . . 4681:
                        4100
01101 . . . . . 4682:
                        4095
    . . . . . . . 4664:
012
                        3632
017 . . . . . . 4665:
                              4204
                        4133
02 . . . . . . . 4659:
                        3812
                              3890
                                    4186
                                           4574
020
     . . . . . . 4666:
                        4296
0200 . . . . . . 4671:
                        4274
0201 . . . . . . 4672:
                        4150
```

0204 021 03 0377	•	•	•		•	4673: 4667: 4660: 4674: 4555	4145 3761 4053 3787	4114 3793	4156 4199	4170 4349	4356	4508	4552
0400	•	•	•	•	•	4675: 4676:	4012 4147	not no	ference	4			
0406	•	•	•	•	•	4677: 4661:	3738	not re	i er ence	J			
060	•	•	•	•	•	4668:	3637	3816	4581				
07		•	•	•		4662:	3832	3836					
076		•	•	•	•	4669:	4304						
077	•	•	•	•	•	4670:	3821						
07777	•	•	•	•	•	4684:	•	not re	ference	d			
OT1	•	•	•	•	•	2826:	2821*						
OT2	•	•	•	•		2846: 2785:	2825 * 2791 *						
OTDL2	•	•	•	•		2796:	2803*		•				
OUT1C		•	•	•	•	3006:	_	not re	ference	d			
OUT2C		•	•	•		3012:	2912	2976*					
OUTD .		•	•	•	•	2780:	1490	1517*	1523*	2445			
OUTN .		•	•	•	•	2814:	1473	1477	1502*	1505	1612	1617	1622
						1630	1705	1754	1758	1804	1853*	1858	1866
						2006	2014*	2059	2089*	2104*	2161	2192	2232
D 1						2236 2743:	2750*	2754*					
P.1 . PO	• •	•	•	•	•	.275:		• -	ference	d			
PO.A.				•	•		•		ference				
PO.B.						.184:			ference				
	• •					.177:	971*	972*	978	982			
					•	.178:	Symbol	not re	ference	d			
POCOO			•	•	•	1244:	1258*	1269*					
P1					•	1462:	•		ference				
P2						2553:			ference				
P3						3528:	3245*	not re 3308*	ference	a 3353 *	3361*		
P3.CT	• •	•	•			.195:	3245" 1698 *		1864*	1875	1878	1880 *	2189
PAGE .	• •	•	•	•	٠	2217	2226*	2235	2237	כוטו	1010	1000	2107
PARTIAL	_					.137:	3876*	3894		4028			
PCNTR						.104:	1862*	1871*	•	2167*			
PCOMN			•			4479:	4473*						
PDOWN		•	•	•	•	.886:	885						
PE						.109:	108*	576 *	762*	799 *	1378*	1595*	
PE1 .						1529:	1594	060#	000	1/102	1/100	1503	1591*
PEADD						.151:	705 *	869*	889	1492	1499	1503	1991"
PEDEF1 PEDEF2	-					.852: .903:	798 761						
PEFLAG							1368*	1606*	1641	1648 *			
PEINT						1361:	1529						

PEJMP . 1378: PEJMPI . 108: PEJSB . 1530: PEMAP . 152: PEMES . 2542: PERTN . 107: PETMP . 106: PFW . 112: PFWDEF1 . 885: PFWJMP . 1381: PGMES . 2539: PH . 4492:	589 2233	1498 1530* 1353 708*	1361 * 1381 *	1366			
PHI 4489:		4109*	4121*	4181*	4288*	4319*	4326*
PHI.I 4502:		4083*	4124*	4130*	4131*	4290*	4440 *
PHI.L 4457:		4118	4286 *	4322 *	4374	4436*	hach#
PHI.TALK 4456: 4387	4089*	4106 *	4178*	4291 *	4329 *	4335 *	4364*
PHI1 4488:	4337*	4369 *	4382*	4438 *	4466 *	4475*	4505
PHIFL 4529:		4428 *					
PHIN 4490:		4377	4460	4533			
PIN 4537:							
PMESS 2546:							
PNTR 98:		2787*	2788*	2796	2798*	2799	3093*
3103	_	3128	3130*	3145*	3147	3148*	4140*
4 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		4152*	4155*	4169 *	4172*	4198	4202
PNTRS 99:		3144	0600#	05004	0.7711.6	0740	05511
POINTER		3694	3698*	3720 *	3746	3749	3754*
PPNTR		2743	2748*				
PREV 1791:		1788*					
PRMES 2537:							
PRMPT 2529: PROER		C 4 = ¥	C04#	C 2 4 #	C 11 C M		
		615*	621*	631*	646*		
PRSET 2291: PRTLP 1260:		2562					
DMD0							
		422					
PTDF0		722					
PTDS 1191:							
PTJMP	-						
PTJPR							
PTJYO							
PTLER 1200:	_	1195*	3932				
PTLP 3939:			J-J-				
PTRM 1183:							
PTRTO 401:		428	429*				
PTRT1 410:	•	431	-				
PTS0 1172:		1157*	1161*				
PTS1 1208:	1129*	1139*	1181*				
PTS2 1127	1122*						

```
PTSTX
     . . . . . . 1116:
                    1097*
                          1268*
     . . . . . . 3944:
                    3948*
PTWLP
                                     1900
                                           1988
                                                 1992
                                                      2114
PUTCH
     . . . . . 3005:
                    1626
                          1628
                                1720
               2747*
                    2770
                          2801
                                2824
                                     2836*
                                           2842
                                                 3015*
                                                      3017
     . . . . . . . . . 105:
                          2749*
PUTCT
                    2741*
                                2752*
                                     1497
                                                1519
                                                      1525
PUTS . . . . . . 2737:
                    1470
                          1486
                                1488
                                           1512
               1610
                    1615
                          1620
                                1624
                                     1646
                                           1650
                                                 1716
                                                      1718
               1727
                     1735
                          1748
                                1750
                                           1756
                                                 1819
                                                      1821
                                     1752
               1823
                    1848
                          1850
                                1855
                                     1860
                                           1885
                                                 1986
                                                      2112
               2159
                    2228
                          2230
                                2234
                                     2248
                                           2294
                                                 2303
                                                      2443
               2817
                    2847
                          3117
                                3119
                                     3132
                                           3211
R . . . . . . 4655:
                    Symbol not referenced
RCI.ID . . . . . . . . . 248:
                    2966*
                          2969*
                                2970#
                     2891* 2909* 3049*
RCI.IZ . . . . . . . . . . . . . 247:
Symbol not referenced
RCOMN
     2103*
                          2116*
3022*
                          3025* 3026*
Symbol not referenced
Symbol not referenced
3611*
                          3707* 3708*
                                     3712*
RDC1 . . . . . . 4645:
                     3659
                     4047*
                          4193*
RDCIN
     4258*
RDCLD
     3955*
                          3965*
                                4040*
                                     4041*
     . . . . . . . . . 242:
                          4444*
                                4445*
R DC RW
                     4263*
RDS.B . . . . . . . 245:
                     3369*
                          3375*
2950*
                          2955*
                                2957*
                          2933*
                                2944*
                                     2945*
                                           2946*
2930*
                                                 3028*
3307*
                          3327*
     3219*
                          3276*
                                3277*
RDSLD
      4197*
                          4230*
RDTPC
RECHO
     Symbol not referenced
REENT
     . . . . . 2658:
                     1537
R EGOK
     . . . . . . 1972:
                     1962*
      2361*
RENDV
                          2363*
                                2367*
                          2761*
2757*
                                2767* 2772*
RENT2
     . . . . . . 2681:
                     2678*
R ESUA
      . . . . . . 1444:
                     506
RESUB
      . . . . . . 1445:
                     510
RFLAG
      Symbol not referenced
RFTMP
      2036*
                          2038
RGETC
      2987*
                          3000*
RGETN
      3080*
                          3137*
                                3139*
                                     3160*
                          2007*
RGETREG . . . . . . . . . . . . 219:
                     1998*
     RGETS
                     3170*
                          3182*
RGTO 1
      Symbol not referenced
RHPIB
      4515*
                          4523*
                     4549*
4557*
3032*
                          3038*
RLCH1 . . . . . . . . . 213:
                     1892*
                          1901*
```

RLCHR RMERR RMERR2 RMERR3 RMESS			-		-	•	.214: 3922: 3921: 3919: 2545:	Symbol 3853* 3870* 3885* 1985	not re 3868* 2111	ferenced	d			
RML DR	•	•	•	•		•	3848:	1185*	2424	3538*				
RMSC .	•	•	•	•	•		2497:	2422						
ROM2.	•	•	•	•	•		3862:	3888*						
ROM3.	•	•	•	•	•		3898:	3903 *						
	•						3886:	3882 *						
ROM5 . ROUT1	•	•					3891: .211:	3917*	not no	ference	a			
ROUT2C	•	•					.256:	3012 *	3018*	Tel elice	u			
ROUTD	•	•					.215:	2780 *	2805 *					
ROUTN	:	•					.212:	2814*	2848*					
RPHI .							.235:	4490*	4492	4495*	4498*			
RPHI?							.234:	4458*	4480	4482*	4483*			
RPHIF	•	•	•	•	•	•	.238:	4529*	4543*					
RPHII	•	•					.236:	4502*	4509 *					
RPUTC	•	•					.217:	2926*	3006*	3063*				
RPUTS	•	•	•	•			.207:	2737*	2746*					
R RML D	•	•	•	•	•		.232:	3848*	3906*	3922*	3923*			
RRSTO	•	•	•	•	•		.222:	2702*	2712*	2730*				
RS.SC	•	•	•	•	•	•	.244:	3811*	3840*	3841*				
RSCNSC RSTOR	•	•	•	•	•	•	.221: 2702:	4568 * 2351 *	4599*					
RTG.BF	•	•	•	•	•	•	.249:	2917*	2981*	2983*				
RTG.TB		•	•	•	•	•	.250:	2972*	2974*	2979 *				
RTI.B	•	•	•	•	•	•	.227:	3783 *	3788*					
RTI.W		•		:		•	.226:	3773 *	3779 *					
RTO.B		•	•				.228:	3792*	3797*					
RTO.W								3801*	3807*					
RVCODE	•	•	•	•			.285:	572						
S	•	•	•	•	•	•	4656:	3644	3764					
s.sc .								3223*	3614 *	3852 *	3975*			
SACOMN	•	•	•	•	•	•	.101:	2110*	2115					
SAVEA	•						. 86:	1072*	1545*	1616	2343*	2687*	2729	3815*
SAVEB	•	•	•	•	•	•	. 87:	573 *	958*	1621	2341*	2632 *	3275*	3365*
0.41100							3646*	3766*	4126 *	4158*	4441*			
SAVEE	•	•	•	•	•	•	. 84:	1555*	2682 1559 *	2723	1001	1002	20112	20E1
SAVEG	•	•	•	•	•	•	. 88: 2713	1340*	1559*	1938	1981	1993	2043	2051
SAVEI							. 82:	1339*	1541*	2707	2709*			
SAVEM	•	•	•	•	•	•	. 93:	1571*	1753	1757	1772	1783	1793	1794*
~*** 111	•	•	•	•	•	•	1803	1815*	1824	1851	1116	., 05	1175	1127
SAVEO							. 83:	1553*	2719					
SAVEP	•	•	•	•			. 85:	1569*	1611	2345*	2354	2518	2625*	
SAVEQ					•	•	. 91:	1335*	1547*	2727	= -	-	-	

SAVEW 94: 2070*	1337 * 1349 2074 2333	1362 1563 * 2354	1629 185	6 2065
SAVEX 89:	1560* 2705	4594*		
SAVEY 90:	1561* 2706			
SAVEZ 92:	1549# 2725			
SCER 3841:	3818# 3826#			
SCETC	1184* 1192*	3814 3820	3828 394	0* 4569*
4598 *				
SCM 1405:	942			
SCNDN 4590:	4580 *			
SCNLP 4577:	4588*			
SCNSC 4568:	2410 2423	2431 2437		
SECTR.TRACK 146:	2673* 3973*	4018 4021*	4201* 421	0 4216*
4228	4229* 4239	4252 4347	4355	
SELFERR 2543:	1469			
SIDE?	Symbol not r	eferenced		
SOFTERR 2544:	1496			
SPC2 2532:	1623 1749	1820		
SPC3 2533:	1717	_		
SPTR 2450:	2249 2260	2396		
SRGP1 1434:	433			
SRGP2 1435:	435 461			
SRGP3 1436:	457			
START	901* 1135*	1142# 2392		
STATS 79:	3041* 3043*	0.60# 0.66#	044* 401	
STMAP 4620:	736* 842*	860* 866*	911* 134	14 2317*
2630*	3301* 3689*	3911* 4007*	2406 246	N.# 2005
STORE.POINTER 159:	2622* 2636	2647 3177*	3186 319)4 * 3205
3207*	4576 * 4577	4587 *		
STORM 1814:	1811*	11711		
STRNG	2450 3168	4714		
STRTR 2568: SUBCH	2631 2660 * 3717	3833 * 4073	4471 447	77
011011D 400	1911* 1944	1987 2113	ידר וודר	1
TBG	577* 626*	642* 1377*		
TBGCNT	639* 2939	3944 4062	4519	
TBGDEF1 634:	625	3711 1002	.5.7	
TBGJMP 1377:	596			
TCCWI 3066:	3054			
TCCWO 3065:	3042 3060			
TEMP	525* 527	2133* 2140	2197* 221	11 2815*
2818	2832* 2837	2839* 2843	3013* 30	
3778	3802* 3805	3862* 3883	3886 413	
4209*	4215 4219*	4226 4572*	4582 458	-
TEMPO 181:	76 6* 780	785 * 832	923# 93	37 * 938 *
943*	949 953	1002# 1003	1012 106	57 1071*
1086*	1100* 1104	1234 1653 *	2003# 200	
2050				
2058 3649	2251 * 2267 4272 4316	2419 2619 * 4366 4395	2649 268 4425	3229

TEMP1180: 2060	925 * 3633 *	948 3636	973 3680 *	995 3696	1001 3697*	1085 3703	2056 * 3747 *
3751	3752 *	3757					
TEMP2 179: 3759*	1088 *	1105 *	3613 *	3670 *	3710	3722*	3724
TEMP3 182:	3355*	3358					
TFLAG 164:	Symbol	not re	ference	d			
TG.BF 2981:	1655*	1706	1762*	1806	1973*	2105*	2193
TG.TB 2972:	2760*						
TLK 4639:	4074	4478					
TMESS 2535:	1755						
TRAPFLAG 154:	920*	1120					
TRYCT 125:	3937*	3949*					
TRYNM 3933:	3936						
UIJMPI 115:	601*						
UIT116:	115*	581 *	1384*				
UIT1 1386:	580	50.	.50				
UITINT 1348:	1386						
UITJMP 1384:	600						
UITJSB 1385:	598						
UITRTN	1354*	1385*					
UNIT	2663*	3619*	3621	3837*	4112	4241	4293
4340	4352	4371	4384	3031	7112	7671	7295
UNIT.HEAD 142:	4065 *	4176*	4184	425 7*	4278	4339	4350
UNL	4424	4110	7107	7271	7210	7339	1550
VCP.FLAG	681 *	1108*	1208	1266			
VCPDS 2908:	2904	1100	1200	1200			
VCPEX 2368:	2364						
VCPL	678 *						
VCPL1	670 *						
VCPSC	682*	2895					
VCPTFLG	293*	539	564*	701	1127	1507	2389*
VERMG	1511	239	504	701	1121	1507	2309
VFP 1463:	1216						
VFP.0 1492:	1467*	1483*					
VFP.1 1507:	1494*	1403					
VW1	4236*	4248*	4302				
	4238*	4254*	4302				
VW2	4230* 4240 *	4255 *	4300 4298				
-		-	-	11267	11206	111126	
W 4657:	3650	4273	4317	4367	4396	4426	
WENQ 4650:	3735						
WMAP 46:	1562	15074	1070	1000#	1007#	1000	2004#
XEQT	203*	1597*	1978	1980#	1983*	1989	2001*
2002*	2046 *	2047*	2054*	2055 *	2521 *		
ZERO 2460:	1935	1991					
Macro: No errors total							

POWER SUPPLY APPENDIX B

B.1 INTRODUCTION

There are two power supplies used with the A-Series Computers. A 440-watt supply is for the 20-slot backplane and a 300-watt supply is for the 16-slot backplane. Both supplies are modules that plug into the back (circuit trace side) of the appropriate backplane. The A-Series supplies are considered non-repairable in the field and, in case of failure, the entire unit should be replaced with an exchange unit from Hewlett-Packard and the original unit returned for repair.

This section of the manual provides information required to evaluate the supply's performance. Included are an overall operating description, control signal descriptions, mechanical and electrical specifications. Located at the back of this section are parts location diagrams (assembly drawings), parts lists, and schematics.

This section is divided into several main parts. The paragraphs under subheading B.2 cover the 440-watt supply, Part No. 0950-1671; the paragraphs under subheading B.3 cover the Micro/1000 300-watt supply, Part No. 0950-1646, the paragraphs under subheading B.4 cover the HP 12154A battery backup module for Micro/1000 systems, the paragraphs under subheading B.5 cover the HP 12159A 25 kHz module for Micro/1000 systems, and under subheading B.6 applications of the 25 kHz power are discussed.

B.2 440-WATT SUPPLY

The 440-watt supply, Part No. 0950-1671, is used with the 20-slot backplane. The supply operates from either 115 Vac or 230 Vac. There are four fans for cooling the power supply and the computer. The fans plug into either connector P7 for 115 Vac operation or into P8 for 230 Vac operation.

The supply has four dc outputs at +5V, +5V memory backup (+5M), +12V, and -12V. It also provides 25 kHz ac power that is used as a power source for certain I/O cards. The +5M battery backup (BB) and the 25 kHz ac outputs are optional and are provided by separate cards that plug into the supply. If the battery backup is not installed, a jumper card must be placed in the BB connector of the supply. A block diagram of the 440-watt supply is shown in Figure B-1.




Figure B-1. 440-Watt Power Supply Block Diagram

B.2.1 LOGICAL SIGNALS

The power supply provides logical control signals to the computer to indicate power availability so that appropriate action can be taken.

B.2.1.1 PON+

PON+ is a signal that indicates the condition of the dc outputs. When the outputs are within specification, PON+ will be 2.4V to 5.2V. When the outputs are outside of specification, PON+ will be 0.2V plus or minus 0.2V. This definition includes the time when ac power is not applied (i.e., when ac power is down, the PON+ signal should be the out-of-specification condition.)

B.2.1.2 PFW-

The PFW- signal indicates the condition of ac power into the supply. When the input line voltage is above the "power fail trip point", PFW- is 2.4V to 5.2V. When the input line voltage is below the "power fail trip point", PFW- is 0.2V plus or minus 0.2V.

B.2.1.3 MLOST-

The MLOST- indicates the condition of the memory backup voltage as the main supply is being powered up. At all other times this signal is of no importance to the system. MLOST- is a pulse that is valid for 1 millisecond before and 5 millisecond after the rising edge of PON+. The MLOST- pulse during power up will be 2.4V to 5.2V if the memory supplies were within specification during the last power down. If the memory supplies are not within specification, MLOST- will be 0.2V plus or minus 0.2V.

B.2.2 MECHANICAL SPECIFICATIONS (440W Supply)

The overall mechanical dimensions and connector locations of the 0950-1671 supply are shown in Figure B-2. The connector specifications are given in Table B-1.

The cooling air flow should be a minimum of 70 CFM of air flowing across the power board in the direction indicated in Figure B-2. Power supply assembly diagrams are provided at the rear of this section of the manual.

CONNECTOR	AMP PART NO.	AMP MATING NO.
P1/P3 P2/P4 P5 P6 P7 P8 P9	Edge Card Edge Card 9-350255-2 9-350264-2 207584-1 207584-1	350240 350243 207396-1 207396-1 207360-1

Table B-1. Connector Specifications (440W Supply)




Figure B-2. Dimensions and Connector Locations (440W Supply)

B.2.3 ELECTRICAL CONNECTIONS (440W Supply)

The electrical contacts for the 440-watt power supply are provided by nine connectors. Two of these are edge-card connectors that plug into the backplane. A power supply connector diagram is shown in Figure B-3, and the electrical connector pin definitions are given in Table B-2.




Figure B-3. 440-Watt Power Supply Connector Diagram

Table B-2. Electrical Connections (440W Supply)

	P1 DC OUTPUT CONNECTOR (PC EDGE BOARD)
Pin Number	Signal Name
1 thru 36	+5.1 Volts
37 thru 50	Common
	P2 DC OUTPUT CONNECTOR (PC EDGE BOARD)
Pin Number	Signal Name
1 thru 28	Common
29 thru 32	+12 Volts
33, 34	-12 Volts
35 thru 38	+5.1 Volts Memory Backup
39 thru 42	25 kHz Phase 1
43 thru 46	25 kHz Phase 2
47	PON+
48	PFW-
49	MLOST-
50	+5.1 Volts Memory Sense
	P5 BATTERY SWITCH CONNECTOR
Pin Number	Signal Name
2	Switch in 1
14	Switch in 2
1	Internal Battery -
3	Internal Battery +
	P9 AC LINE INPUT
Pin Number	Signal Name
1	AC Line
2	No Connection
3	AC Neutral

Table B-2. Electrical Connections (440W Supply) (Continued)

	P7/P8 AC LINE CONFIGURATION / FANS	
Pin Number	Signal Name	
1	Fan #1	
1 2 3 4 5 6	Fan #1	
3	Fan #2	
4	Fan #2	
5	Fan #3	
6	Fan #3	
7 8	Fan #4	
8	Fan #14	
9	230v / 115v	
10	230v / 115v	
	P6 TEST POINTS / EXTERNAL BATTERY	
Pin Number	Signal Name	
1	+5V Test	
2	+12V Test	
3	-12V Test	
2 3 4 5 6 7 8	+5VM Test	
5	PON	
6	PFW	
7	MLOST	
	25 kHz Test	
9	25 kHz Test	
10	Battery +	
11	Battery -	
12	Common	

B.2.4 ELECTRICAL SPECIFICATIONS (440W Supply)

The electrical specifications of the 440-watt supply are provided below in several tables. Ac line input specifications are given in Table B-3, battery input specifications are given in Table B-4, and supply output specifications are given in Table B-5.

Table B-3. Input Electrical Specifications (440W Supply)

•	AC LINE SE	PECIFICATIONS		
These specifications	do not in	nclude the po	wer requi	red for the fans.
	Min	Nominal	Max	
Range 1				
Voltage	84	120	140	Volts RMS
RNS Current (Max)	9.4	7.2	6.2	Amps
Inrush	-	-	136	Amps
Range 2				
Voltage	176	230	278	Volts RMS
RMS Current (Max)	4.7	3.7	3.1	Amps
Inrush	-	-	262	Amps
Carry Over	10.6	~	-	mSec
PFW Trip Point				
Range 1	-	-	84	Volts RMS
Range 2	~		176	Volts RMS
Line Frequency	47	60	67	Hz
Line Fuse	-		10	Amps
Input Power	_	_	700	Watts

Note: Power supply input operation permits input transients of up to 3000V for periods of not less than 10 μ s.

Table B-4. Battery Input Specification (440W Supply)

	MINIMUM	NOMINAL	MAXIMUM	
Battery Voltage	10.0	12.0	14.4	Volts
Discharge, Continuous	-	-	40.0	Amps
Internal Resistance	-	10.0	-	mohms

Note: 10.0V is the approximate input disconnect voltage. Disconnect occurs when Output #1 (5.1V) drops to 4.9V, as measured at the battery backup board (coincident with the assertion of MLOST-).

Table B-5. Output Electrical Specifications (440W Supply)

Maximum Dynamic Load:

10% over 10 microseconds

Output Stress Conditions Allowed:

- a. Supply will recover from a shorted regulated output and excessive ambient temperature.
- b. Over rated operated temperature.

Output Regulation (Note 4):

Output # 1	Nominal Voltage	5.1	Volts
	Maximum Current	70	Amps (1) (5)
Regulation	0.0 to 3.0 Amps	+10%	-10%
	3.0 to 6.2 Amps	+5%	-5%
	6.2 to 70.0 Amps	+2%	-2%
Output # 2	Nominal Voltage	12.0	Volts
	Maximum Current	5.6	Amps
Regulation	0.0 to .03 Amps	+10%	-10%
	.03 to 5.6 Amps	+6%	-3%
Output # 3	Nominal Voltage	-12.0	Volts
	Maximum Current	3.5	Amps
Regulation	0.0 to .10 Amps .10 to 3.5 Amps	+12% +6%	-12 % -6 %

Table B-5. Output Electrical Specifications (440W Supply) (Continued)

Output # 4 (opt.)	Nominal Voltage	5.1	Volts
	Maximum Current	10.0	Amps (2)
Regulation	0.0 to .10 Amps	+10%	-10%
	.10 to 10.0 Amps	+2%	-2%
Output # 5 (opt.)	Nominal Voltage	39	Volts RMS (5)
	Split Phase	19.5	Volts RMS
	Maximum Current	1.5	Amps
Regulation	0.0 to .02 Amps	+10%	-12%
	.02 to 1.5 Amps	+8%	-8 %
Output # 6 (opt.)	Battery Charger		
	Minimum Current less than Maximum Current Maximum Voltage	.050 .200 14.4	Amps (3) Amps Volts
Output # 7	Fan Power		
	Nominal Voltage	115	Volts RMS
	Maximum Current	1.25	Amps

- NOTES: (1) When no battery backup module is installed, the Output #4 current is supplied by Output #1. The total current drawn from Output #1 will not exceed 70 Amp.
 - (2) Output #4 shall be limited to 7 Amps when the 0950-1666 battery backup module is installed.
 - (3) When the battery is fully charged.
 - (4) Although the sum of the maximums listed above exceeds the 440-watt specification of the power supply front end, not all of the outputs will be at maximum load at the same time and the actual maximum load will never exceed 440-watts (not including fan power).
 - (5) When the maximum load is applied to Output #5 the load on Output #1 will not exceed 64 Amps.

B.2.5 ENVIRONMENTAL SPECIFICATIONS (440W Supply)

The environmental specifications of the 0950-1671 440-watt power supply are provided in Table B-6.

Table B-6. Environmental Specifications (440W Supply)

Non Operating Temperature:

-40 deg C to 75 deg C

Operating Temperature:

0 deg C to 55 deg C

Type Tested

-5 deg C to 60 deg C (to insure margins)

Operating Survival Temperature:

-20 deg C to 65 deg C

Operating Humidity:

5% to 95% at 40 deg C wet bulb temperature

Vibration:

Sweep

From 5 to 55 Hz and back at a rate of one octave per minute, with an excursion of .015", for 15 minutes

Resonance

At each resonant point, not to exceed 4 points, dwell for 10 minutes at the following excursions:

5 - 10 Hz .125" 11 - 25 Hz .060"

25 - 55 Hz .015"

Shock:


30g peak force applied as an 11 millisecond sine pulse. To be tested in each direction of each axis (6 tests).

Altitude:

Full operating temperature, at 440-watts output power (not including fan power), at altitudes up to 10,000 feet, at 15,000 feet a derating of up to 10 deg C, of operating temperature, is allowed.

B.2.6 REPLACEABLE PARTS (440W Supply)

Replaceable parts lists for the 440W power supply are provided in Tables B-7 and B-8. Table B-9 covers the battery backup board, and Table B-10 covers the 25 kHz sine-wave card. The parts can be located in Figures B-4 through B-7.



440M Supply Parts Locations for Board B-4. Figure

ITEM NO.	COMPONENT Part Number	DESCRIPTION	REFERENCE DESIGNATORS
001 002	13713	P C B XL400-5411R	
003	13825 13824		T1, (REF) R128, R129, R130, R131, C111, C112, C113, C114, CR112, CR113, CR114, CR115, (REF)
005 006 007 008 009	13835 13836	BUS BAR RETURN Heatsink diode	CRITAT CRITAT CRITATION CREET
010 011	13536 11659-02 10520-04	CAP ELECT 1000UF-200V SNAP-IN TERM CAP ELECT RAD LDS 3.3UF-250V DC OBSOLETE(CAP ELECT 3.3UF-50V)	C100, C101, C102, C103, C104, C105 C108 C109
013 014	10765-18	CAP ELECT 330UF 63V RD LDS VB CAP ELECT R LDS 470UF-25VDC LD ESR CAP ELECT 1000UF 10V	C123
016	12951 2032	CAP ELECT 10UF-100VDC LD ESR R LDS CAP CERM .001UF 10% 1000VDC	C127 C119
018 019 020	2060 10765-06 12685-07	CAP CERM 470PF-1KV CAP ELECT 3.3UF 63V RD LDS VB CAP MET POLY .47UF 5% 63/100V CAP MET POLY .047UF 250V 5% .4*LS CAP MET POLY 0.33UF 63VDC 5%	C124, C125, C126 C109, REPLACES ITEM #012 C107
021 022	13594-02 12328-05	CAP MET POLY .047UF 250V 5% .4'LS CAP MET POLY 0.33UF 63VDC 5% CAP MET POLY BLD .10UE 10% 250UDC	C106, C128 C110, C133, C135 C122 C139
024	12328-04	CAP MET POLY RLD .10UF 10% 250VDC CAP MET POLY 0.22UF 63VDC 5%	C120, C121, C129, C132, C136, C140, C141, C142, C143, C146
025 026 027	13723-01 13593-07	CAP ELECT 2200UF-16V RLD LOZ HI RIP CAP MET POLY .01UF 630/1000V 5%	C116, C117, C118 C145
028 029	2105	CAP CERM 100PF-1KV	C144
030 031 032	1021 10056-01 11380-04	DIODE HI CUR. AX LDS. 400V,6A MR754 OBSOLETE(DIODE FAST RECV) DIODE FULL WAVE BRDG PREP/10868-04 DIODE GEN PUR 1A IN4004 400VDC	CR100, CR101, CR102, CR103 CR117, CR118 CR105
033 034 035	1038 12594		CR106 CR107, CR109, CR110, CR126
036 037 038	1043 12577-02 14461-01	DIODE GEN PUR AX LDS 3A 400V MR504 DIODE RECT FAST RECV.16A 100V DIODE FST RECV 2A 100V AX LDS	CR123, CR124, CR125 CR116 CR119, CR120
039 040	1014	DIODE ZENER 500 MW 5.6V 5% IN5994B	CR104 CR108
041 042 043 044	1042	DIODE ZENER 500MW 8.2V 5% IN5998B DIODE FST RCV 200V 3A AX LDS MR852 DIODE FAST RECV BYW 29-150	CR111 CR121, CR122, CR127, CR128 CR117, CR118, REPLACES ITEM \$031
045 046 047	10180-01 10865	FUSE 5A-250V NORMAL-BLOW FUSE 10 AMP 250V (BUSS ABC10)	F1, F3 F2
048 049 050	13799 13800 13801	HARNESS 2 PIN CONN HARNESS 3 PIN CONN HARNESS 4 PIN CONN	J14 J13 J12

ITEM	COMPONENT	DESCRIPTION	REFERENCE DESIGNATORS
иО•	PART NUMBER		
051			
052	7421	WIRE RED 18 AWG 5" (1/4 X 1/4) UL10	JP7
053	10009-07	WIRE YEL 18 AWG 2,75 LG 1/4 X 1/4	JP3
054	7949	WIRE RED 18 AWG 3 5/8° (1/4 X 1/4)	JP8
055	10372-11	WIRE WHT 22 AWG 3.75" 1/4 X 1/4	JP4
056	10236-04	WIRE BLK 22 AWG 4.25° (1/4 X 1/4)	JP5
057	10008-06	WIRE ORN 18 AWG 3.75" 1/4 X 1/4	JP6
058			
059	14364	INDUCTOR OUTPUT 70A XL400-5411R	L104
060	10799	INDUCTOR 18 UH	L100
061	10899	INDUCTOR 14.4 UH	L101, L102, L103
062	13332	PCB PIN HEADER 4 CKT GOLD PIN	P5
063	13331	PCB PIN HEADER 12 CKT GOLD PIN	P6
064	13333-02	CONN PCB 10 CKT INLINE PIN HEADER	P7, P8
065	13333-01	CONN PCB 3 CKT INLINE PIN HEADER	P9
066	14565-04	CONN PCB 15/30 CONT PRS .125 CTR	P10, P11
067			
068			
069			
070	1016	TRANS PNP CASE TO-92 2N4126	Q104°
071	12592	TRANS PNP CASE TO-92, MPS 2907A	0102
072	12593	TRANS NPN TO-92 CASE MPS2222A	Q100, Q103
073	12591	TRANS NPN CASE TO 92 2N4124	Q101
074	14263-01	TRANS NPN POWER DARLING 10A TIP 140	
075	3124	OBSOLETE(RES 150K OHM 1/4W)	R156
076	3077	OBSOLETE(RES 1.6K OHM 1/4W)	R146
077	3062	OBSOLETE(RES 390 OHH 1/4)	R141 R102
078	3324	RES CF 150K OHM 5% 1/2W	R102
079	3091	OBSOLETE (RES 6.2K OHM 1/4W)	R104 R105, R119
080	3120	OBSOLETE(RES 100K OHM 1/4W)	R103, R117 R108, R112, R118, R125
081	3096	OBSOLETE(RES 10K OHM 1/4W)	R106 K112 K116 K125
082	3078	OBSOLETE(RES 1.8K OHM 1/4W) OBSOLETE(RES 120K OHM 1/4W)	R111
083	3122	OBSOLETE(RES 2.7K OHM 1/4W)	R110
084	3082	RES CF 1K OHM 5% 1/4W	R109, R148, R154
085 086	3072 3100	OBSOLETE(RES 15K OHM 1/4W)	R113
087	3088	OBSOLETE(RES 4.7K OHM 1/4W)	R115, R120, R121
088	3000	OBSOLETE(RES 417K OIII 174W/	
089	3093	OBSOLETE(RES 7.5K OHM 1/4W)	R126
090	3112	OBSOLETE(RES 47K OHM 1/4W)	R122
071	3108	OBSOLETE(RES 33K OHM 1/4W)	R124
092	10318-76	OBSOLETE(RES 3K OHM 1/4W)	R149
093	3084	OBSOLETE(RES 3.3K OHM 1/4W)	R155, R150
094	3256	RES CF 220 OHM 5% 1/2W	R133
095	10304-41	RES CF 100 DHMS 5% 1/2W	R132
096	3115	OBSOLETE(RES 62K OHM 1/4W)	R151
097	10318-102	OBSOLETE(RES 1.2 OHM 1/4W)	R142
098	3060	OBSOLETE(RES 330 OHM 1/4)	R136, R140
099	3064	OBSOLETE(RES 470 OHM 1/4W)	R138
100	3092	OBSOLETE(RES 6.8K OHM 1/4W)	R153, R147
101	10233-84	RES HET OXIDE 27K OHM 5% 2W	R100, R101
102	10233-48	RES MET OXIDE 820 OHM 5% 2W	R127

ITEM	COMPONENT	DESCRIPTION	REFERENCE DESIGNATORS
NO.	PART NUMBER		,
103	11313-51	RES MF 3.32K OHMS 1% 1/8W	R137
104	10232-57	RES MET OXIDE 1K OHM 5% 1 W	R117
105	10232-65		
		RES MET OXIDE 2.2K OHM 5% 1W	R116
106	3080	OBSOLETE(RES 2.2K OHM 1/4W)	R114
107 108			
108	44500 00	550 UU 407 0UV0 EV EV	
110		RES WW 12K OHMS 5X 5W	R107
		RES WW 120 OHM 5% 2W BWH	R134, R135
111	3703	RES WW 10 OHM 5% 5W	R143+ R144
112 113	10766-47	RES WW 1K OHM 10% 2W BWH RES POT 5K VADJ MTURN .5W CERMET RES POT 50K OHM VADJ STURN .5W CERM RES POT 2K OHM VADJ STURN .5W CERM	R145
113	3943	RES PUT SK VADJ MIURN .SW CERMET	R139
	10519-16	RES PUT SOK UHM VADJ STURN .5W CERM	R103
115	10519-10	RES PUT 2K UHM VADJ STURN .5W CERM	R123+ R152
116			
117			
118			
119	7070	DEC THE DATE	
120		RES THERMISTOR DISC 5 OHM 15% ST LD	
121 122	3911	THERMOSTAT SNAP-ACTING AUTO RESET	S100
122	44450	TRANSFORMER TO RESELVE	
124	14159	TRANSFORMER T3 BIFILAR	13
125			
126			
127	10505	T. C. LOW DOUED DUAL HOLT COME LATORS	
128	11400	I C LOW POWER BUAL VOLT COMP LM393N	0100, 0102
129	1071	I C OPTO-ISOLATOR OP1-1264B I C SHUNT REG TL430 TIE WRAP PUSH MOUNT SPACER GLASS .225 OD .067 ID .185TH TIE WRAP MEDIUM	U101
130	14701	TIE HEAD DUCH MOUNT	VRIOU, VRIOI
131	14301	FEACER CLASS ON ALT IN ADETH	(REF); L104
132	7501	TIE UDAD MEDIUM	(REF); R10/; R11; R12
133	7500	TIE WARE DEDICH	(REF); L104
134	13887	TIE WRAP SMALL Insulator Transformer Support	
135	1300/	TRANSFORMER SUPPORT FUSE CLIP PCB TYPE FOR 3AG FUSE WIRE BLU 18AWG 3.75*(1/4 X 1/4) WIRE BLK 18 AWG 3.75*(1/4 X 1/4) WIRE RED 18 AWG 5.50 (1/4 X 1/4)	(REF), T1
136	7015	FUSE OF THE POR TYPE FOR TAC FUSE	XF1, XF2, XF3
137	10004-12	HIDE BILL 19AUG 7 759/1/A V 1/A)	T3(REF)
138	10004-13	WIRE BLG 10HWG 3:/3 (1/4 x 1/4)	T3(REF)
139	10007-04	WIRE BER 18 AND 5.75 (1/4 X 1/4)	(REF), S100
140	7578	SCREW P H 4-40 X 1/4	(REF), S100
141		SCREW P H 6-32 X 1/2	(REF), H/S, T1
142		001124 1 11 0 02 X 172	(KE197 H/37 II
143	7576	SCREW P H 6-32 X 1/4	Q105(REF)
144	7576 7577	WASHER SPLIT LOCK #4	(REF), S100
145		WASHER SPLIT RING LOCK #6	(REF), H/S, T1
146		WASHER FLAT #6	(REF), H/S, T1
147	11929	HARMED METAL	/DEEA DAAF
148	12560	MTG HDW TO-220 NON CNDCT #4	(REF), CR116, CR117, CR118
149	10726-01	HTG HDW TO-220 NON CNDCT #4 SPACER INSULATED #6 ,250 DIA ,125LG STIFFENER 3.00 X 4.50	THE // UNITE CHIT/ CHILD
150	13979	STIFFENER 3.00 X 4.50	(REF), C100, C101, C102, C103, C104, C105
151	13980	STIFFENER .75 X 2.20	(REF), C116, C117, C118
152	13981	STIFFENER .50 X 1.00	(REF), C137, C138
153			
154			
155	12459	LABEL FUSE WARNING	(REF), C104
156	12569	LABEL, CSA MARK	
157	7740	LABEL DANGER HIGH VOLTAGE	(REF), C101

Update 1




Figure B-5. Parts Locations for Board 2, 440W Supply

ITEM NO.		DESCRIPTION	REFERENCE DESIGNATORS
001 002 003 004 005	13619 1118	TRANS NPN POWER 400V 15A 2N667B TRANS NPN POWER MJE13007	Q5, Q7, Q8 Q4
002	3098	OBSOLETE(RES 12K OHM 1/4W)	R30
008	3080	OBSOLETE(RES 2.2K OHM 1/4W)	R8
009	7044	OBSOLETE(RES 82 OHM 1/4W)	R9
010	3096	OBSOLETE(RES 10K OHM 1/4W)	R11
011	3104	OBSOLETE(RES 22K OHM 1/4W)	R10, R20
012	3064	OBSOLETE(RES 470 OHM 1/4W) OBSOLETE(RES 16 OHM 1/4W)	R1
013	10318-22		R14
014	3048	OBSOLETE(RES 100 OHM 1/4W) OBSOLETE(RES 220 OHM 1/4W)	R13
015	3056	OBSOLETE(RES 220 OHM 1/4W)	R12
016 017	3135 3040	OBSOLETE(RES 430K OHM 1/4W)	R19
018	3024	OBSOLETE(RES 47 OHM 1/4W) OBSOLETE(RES 10 OHM 1/4W)	R26 R6
	10233-78	RES MET OXIDE 15K OHM 5% 2W	R2, R23
	13598-08	RES ME UNCUT LDS 345K 12 1/8H	R18
021	10232-95	RES MF UNCUT LDS 365K 1% 1/8W RES MET OXIDE 47K OHM 5% 1 W	R21, R22
022	10233-30	RES MET OXIDE 150 OHM 5% 2W	R24, R27
023	10232-16	RES MET OXIDE 20 OHM 5% 1 W	R29
024			
	3811 3816	RES WW 10 DHM 10% 1W BW20F	R15, R3, R4
026 027	3816	RES WW .2 OHM 5% 2W BWH	R16, R17
	12201-13	RES WW 10 0HM 10% 10W RES WW 82 0HM 10% 1W BW20F	R25
020	3912 3918	RES WW 5 OHM 5% 5W	R5
030	10048-65	RES WW 47 OHM 5% 2W BWH	R7 R2B
031			R20
032			
033			
034	12872-01	TRANSFORMER DRIVE, PC MT TWO CORE 4T	T2
035	11498	I C OPTO-ISOLATOR OP1-1264B	U2
036 037	12975~15 12854	OPTO ISOLATOR SORTED VDE 390 ORN	
037	12854 11661-01	CONN JACK CLOSED ENTRY P C SWAGE HT	E1, E2, E3, E4
039	11399	SPACER GLASS .225 OD .067 ID .185TH ASSY MTG HDW TO-3 CNDCT PEM STUD	
040	7509	SCREW P H A-AO Y 1/2	(REF), Q5, Q7, Q8 (REF), Q4, CR6
041	7503	SCREW P H 4-40 X 1/2 NUT HEX 4-40	(REF), Q4, CR6
042	7602	WASHER INT TOOTH LOCK #4	(REF), Q4, CR6
	7602 7010	WASHER INT TOOTH LOCK #4 INSULATOR ALUM TO-220 INSULATOR TO-220	(REF), Q4, CR6
044	11572		(REF), Q4, CR6
045		WIRE RED 22 AWG 1 1/2" (1/4, 1/4)T	(REF), T2
046	7202	ORTV 108 CLEAR	
047 048			
049			
050			
051			
052			

ITEM NO.	COMPONENT Part Number	DESCRIPTION	REFERENCE DESIGNATORS
053 054 055 056 057 058 059 060	13730 12983	P C B CONTROL BOARD 723	A1
061 062 063 064 065 066 067 070 071 072 073 074 075	12288 2071 2105 2003 2073 2062 2032	HEATSINK TRANSISTOR CAP ELECT 10UF-16V RAD LDS CAP ELECT 4.7UF 20% 100V LO ESR RLD CAP ELECT RAD.LEADS 10UF-250V CAP CERM 10OFF-1KV CAP CERM .1UF +80%-20% 500VDC CAP CERM DISC .001UF-3KV 20% CAP CERM DISC .001UF-3KV 20% CAP CERM 270PF-1KV CAP CERM .001UF 10% 1000VDC CAP CERM DISC .01UF 1KVDC 20% Z5U CAP MET POLY 0.22UF 63VDC 5% CAP MET POLY 0.47 63VDC 5% CAP MET POLY .0047UF 630/1000V 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5% CAP MET POLY 1.0UF 63VDC 5%	C14 C2 C3 C12, C18 C5
078 079 080 081 082 083 084 085 086 087 089 071 072 073	1028 12260-04 11356-15 1155 10024-02 13733 11625	DIODE GEN PUR FST FWD REC IN4004 DIODE SILICON CASE DO-35,IN4448 DIODE FST RCV 100V 3A AX LDS MR854 DIODE FAST RECV MR2404F ORSOLETE(DIODE RECTIFIER) DIODE HI CUR AX LDS. 30V,6A SR3773 DIODE ZENER 500HW 8.2V 5% IN5998B DIODE FST RCV 1A 600V AX LD IN4937 TERM PLUG .400 INDUCTOR 4MH INDUCTOR 010467-01/02	CR6 CR17, CR9 CR10, CR11, CR15, CR16 CR7 CR17, CR9, REPLACES ITEM \$034 JP1 L1 L2
096 097 098	13195-01 13195-04 13195-05 13195-06 12592 12675 1005	CONN FRICTION LOCK 4 POS .156 CTR CONN FRICTION LOCK 2 POS .156 CTR CONN FRICTION LOCK 3 POS .156 CTR CONN FRICTION LOCK 7 POS .156 CTR TRANS PNP CASE TO-92, MPS 2907A TRANS PNP HI VOLT 400V TO-126 CASE TRANS NPN POWER TIP-50	P12 P14 P13 P15




Figure B-6. Parts Locations for Battery Backup Card (BB500)

001 002	13093	РСВ	
003			
004	2032		C2, C18
005	2008	CAP CERM .1UF-100V	C5, C10, C23
900	2120	CAP CERM .0022UF-1KV	C6, C12
007			
008			
009	2060	CAP CERM 470PF-1KV	C7
010	2062	CAP CERM 270PF-1KV	C15
011	2059	CAP CERM .01UF-100V	C20
012			
013			
014	10520-13	CAP ELECT 470UF 50V RD LDS VB	C1, C3, C11, C14, C16, C17
015	10520-05	OBSOLETE(CAP ELECT 4.7UF-50V)	C 4
016	10520-02	OBSOLETED(CAP ELECT 1.OUF-50V)	C21
017	10346-01	CAP ELECT 10UF-16V RAD LDS	C22
018	10520-04	OBSOLETE(CAP ELECT 3.3UF-50V)	C24
019	10765-07	CAP ELECT 4.7UF 63V RD LDS VB	C4, REPLACES ITEM #015
020	13593-01	CAP MET POLY .001UF 630/1000V 5%	C8, C9 ,
021	10765-06	CAP ELECT 3.3UF 63V RD LDS VB	C24, REPLACES ITEM #018
022	10541-03	CAP ALUM ELECT 1.OUF 100W VDC	C21, REPLACES ITEM #016
023	1038	CAP ELECT 470UF 50V RD LDS VB OBSOLETE(CAP ELECT 4.7UF-50V) OBSOLETED(CAP ELECT 1.0UF-50V) CAP ELECT 10UF-16V RAD LDS OBSOLETE(CAP ELECT 3.3UF-50V) CAP ELECT 4.7UF 63V RD LDS VB CAP MET POLY .001UF 630/1000V 5% CAP ELECT 3.3UF 63V RD LDS VB CAP ALUM ELECT 1.0UF 100W VDC DIODE GEN PUR 1A IN4004 400VDC DIODE SILICON CASE DO-35,IN4448	CR1
024	12594	DIODE SILICON CASE DO-35, IN4448	CR3, CR4, CR5, CR9, CR11
025			
026	11730-20	HEATSINK SUB ASSY TO-220	CR2, (REF)
027			
028	12540	I C ADJ PREC SHUNT REG TO 92	VR1
029			
030			
031			
032			
033			
034	11969	INDUCTOR 3 TERM REG	L1
035	11762	INDUCTOR 011749	L2
036	12209	INDUCTOR AIR CORE	L3
037			
038			
039	11463	TRANS MPS-A56	Q1, Q2, Q5, Q9
040	11689	TRANS PNP HIGH VOLT D45C11	Q <u>4</u>
041	13530	TRANS NPN POWER 45V 15A D44VH4	Q3
042			
043			
044	11464	TRANS NPN MPS-A06	Q6, Q7, Q15
045	1017	TRANS NPN GEN PUR MPS-5172	Q8
046	1144	TRANS NPN POWER SIL TIP-31 TO-220	Q12
047			
048	12507	TRANS MEN TO BE GAST MESSES.	0.17 0.14
049	12593	TRANS NPN TO-92 CASE MPS2222A	U13, U14
050 051			
051 052			
032			

DESCRIPTION

REFERENCE DESIGNATORS

COMPONENT Part Number

ITEM NO.

Update

Н

Table B-9. Battery Backup Card Option Replaceable Parts (Sheet 2 of 3) (Boschert BB500 used in HP 0950-1671)

ITEM NO.	COMPONENT Part Number	DESCRIPTION	REFERENCE DESIGNATORS
053			
054 055	3074	OBSOLETE(RES 1.2K OHM 1/4W)	R1, R7, R40
056	3067	OBSOLETE(RES 620 OHM 1/4W)	R2
057	3048	OBSOLETE(RES 100 OHM 1/4W)	R8
058	3040	OBSOCIETE RES 100 ONN 174W/	NO .
059			
060	3064	OBSOLETE(RES 470 OHM 1/4W)	R10
061			
062	3113	OBSOLETE(RES 51K OHM 1/4W)	R15
063			
064			
065	3120	OBSOLETE(RES 100K OHM 1/4W)	R17, R28
066	3103	OBSOLETE(RES 20K OHM 1/4W)	R55
067	3116	OBSOLETE(RES 68K OHM 1/4W)	R20
068	3110	OBSOLETE(RES 39K OHM 1/4W)	R53
069	700/	00001 575 (550 444 604 4 440)	504 500 545 553 543
070	3096	OBSOLETE(RES 10K OHM 1/4W)	R21, R22, R45, R57, R47
071	3072	RES CF 1K OHM 5% 1/4W	R23, R29, R42 R24
072 073	3091 3092	OBSOLETE(RES 6.2K OHM 1/4W) OBSOLETE(RES 6.8K OHM 1/4W)	R46
073	3072	UBSULETE(RES 0.0K UNN 1/4W/	040
075	3090	OBSOLETE(RES 5.6K OHM 1/4W)	R27, R50
076	3108	OBSOLETE(RES 33K OHM 1/4W)	R30
077	3134	OBSOLETE(RES 390K OHM 1/4W)	R32, R34
078	010.	OBOULTE (NEW O/OR Offin 17 TW)	NO27 NO 1
079			
080	3087	OBSOLETE(RES 4.3K OHM 1/4W)	R38
081			
082			
083	3040	OBSOLETE(RES 47 OHM 1/4W)	R39 ·
084	10318-05	OBSOLETE(RES 3.3 OHM 1/4W)	R44
085	3068	OBSOLETE(RES 680 OHM 1/4W)	R52
086			
087			
088	3088	OBSOLETE(RES 4.7K OHM 1/4W)	R54, R56
089	3084	OBSOLÉTE(RES 3.3K OHM 1/4W)	R51
090 091	10329-91	RES MF 43K 2% 1/4W	R12
092	10327-71	RES MF 2.4K 2% 1/4W	R16
093	10327-01	RES MF 270K 2% 1/4W	R31
094	10329-74	RES MF 8.2K 2% 1/4W	R14
095	1001/ / /	NEO III OVEN EN EI II W	***
096			
097	3094	OBSOLETE(RES 8.2K OHM 1/4W)	R43, R19
098	3102	OBSOLETE(RES 18K OHM 1/4W)	R48
099			
100			
101			
102			
103			
104	3800	RES WW .1 OHM 5% 2W BWH	R3, R4

ITEM NO.	COMPONENT	DESCRIPTION	REFERENCE DESIGNATORS
RU.	PART NUMBER		
105	3811	RES WW 10 OHM 10% 1W BW20F	R9
106	10966-49	RES WW 1K OHM 10% 2W BWH	R11
107		The same of the sa	KII
108	10660-10	RES POT 2K OHMS VERT ADJ .5W CERM	R13
109	3902	RES POT 5K OHM HORZ ADJ 10% .75W	
110	10519-10	RES POT 2K OHM VADJ STURN .5W CERM	
111		THE THE THE THE THE TENT	K10
112			
113	1000	I C VOLT REG 723	U1, U4
114	10379-01	I C NOR GATE DUAL IN CHOS CD4001BE	
115	10505	I C LOW POWER DUAL VOLT COMP LM393N	U3
116			05
117	13495	BRACKET BATT BACK-UP XL400-3502	
118	7577	WASHER SPLIT LOCK #4	
119	7506	WASHER FLAT #6	
120	7588	WASHER SPLIT RING LOCK #6	
121	11092-01	STANDOFF HEX 4-40 .250LG	
122	13744	MTG HDW TO-220 NON CNDCT #4	
123	14578	LABEL SMALL BOSCHERT MODEL/SER NO	
124	13570	HEATSINK TO-220 NO MTG TABS	
125	15178	LABEL CUSTOMER ID	L1(REF)
126	7863	0.0400TAPE 2 SIDED 1/16	L2, (REF)
127			EZ7 TREI /
128	12891-03	PEM STUD 4-40 THREAD .625 LG	
129	13618-01	SCREW CAPTIVE PANEL .625' LG 6-32	

Update 1




Figure B-7. Parts Locations for 25 kHz Card (SW100)

d	
ヷ	
Updat	
ģ	
ċ+	
Ø	
μ	

ITEM No.	COMPONENT Part Number	DESCRIPTION	REFERENCE DESIGNATORS
001	13137	P C B SW100	
002	13527	HEATSINK TO-3	
003	13494	BRACKET SINE WAVE, SW100	
004	10474	PRACRET SIRE WAVEFSWIDE	
005	2059	CAP CERM .01UF-100V	C4
006	2059 11133-01		C6
007		011 1121 1021 1201 2007 201 1C20	
008			
009			
010	13249-01	OBSOLETE(CAP ELECT 100UF-50V)	C5
011	14297-04	CAP ELECT 100UF 50V LO ESR RLDS RX CAP ELECT 3.3UF 63V RD LDS VB	C5, REPLACES ITEM #010
012	10765-06	CAP ELECT 3.3UF 63V RD LDS VB	C1, C8
013	2032	CAP CERM .001UF 10% 1000VDC	C7
014			
015			
016	14580-01	CAP MET POLYP 0.22UF 250V 5% RLD	C2
017	14580-02	CAP MET POLYP 0.33UF 250V 5% RLD	C3
018			
019			
020	1088		CR1, CR2
021	1026	OBSOLETE(DIODE 200V-1A)	CR3, CR4
022	1155	DIODE FST RCV 1A 600V AX LD IN4937	
023	1042	DIODE FST RCV 200V 3A AX LDS MR852	CR1, CR2, REPLACES ITEM #020
024			
025	13163	INDUCTOR ASSY 140UH @ 1.75 ADC	L1
026	13164	INDUCTOR 100 UH @ 1.25A PQ26/25	L2
027			
028	1004	TRANS NOW BOUED OVERSE	
02 9 030	1094 1144	TRANS NPN POWER 2N5885	Q1
030	1177	TRANS NPN POWER SIL TIP-31 TO-220	02
031			
033			
034	3040	OBSOLETE(RES 47 OHM 1/4W)	
035	3082	OBSOLETE(RES 4/ OHM 1/4W)	R3 R9, R5
036	3068	OBSOLETE(RES 680 OHM 1/4W)	RY, RS R4
037	5000	OBSOLETE(RES BOO ONN 1/4#)	K-7
038			
039	3087	OBSOLETE(RES 4.3K OHM 1/4W)	R14
040	3100	OBSOLETE(RES 15K OHM 1/4W)	R13
041	3104	OBSOLETE(RES 22K DHM 1/4W)	R8
042		TOUR TOUR TOUR TOUR	NO.
043			
044	3113	OBSOLETE(RES 51K OHM 1/4W)	R11
045	3052	OBSOLETE(RES 150 OHM 1/4W)	R6
046	3092	OBSOLETE(RES 6.8K OHM 1/4W)	R10
047	3272	RES CF 1K OHM 5% 1/2W	R7
048			
049			
050	10048-02	RES WW .36 OHM 5% 2W BWH	R1, R2
051			
052	3902	RES POT 5K OHM HORZ ADJ 10% .75W	R12

Table B-10. 25 kHz Card Option Replaceable Parts (Sheet 2 of 2) (Boschert SW100 used in HP 0950-1671)

ITEM	COMPONENT	DESCRIPTION	REFERENCE DESIGNATORS
NO.	PART NUMBER		
053			
054	14578	LABEL SMALL BOSCHERT MODEL/SER NO	
055			
056	13162	TRANSFORMER DRIVE XL400	T1
057			
058	13618-01	SCREW CAPTIVE PANEL .625° LG 6-32	
059			
060	1000	I C VOLT REG 723	U1
061	11247-19	SCREW P H 6-32 X 1.5 LG	Ll, (ŘEF)
062	7504	NUT HEX 6-32	L1, (REF)
043	7506	WASHER FLAT #6	
064	7549	WASHER FENDER	L1, (REF)
065			
066	7580	INSULATOR MICA TO-3	Q1, (REF)
067			
068	7588	WASHER SPLIT RING LOCK #6	
069	11828	WASHER METAL	Q2, (REF)
070	12298	INSULATOR TO-220	Q1, Q2, (REF)
071	7505	WASHER FLAT #4	Q1, Q2, (REF)
072	7577	WASHER SPLIT LOCK #4	
073	7584	SCREW F H 4-40 X 1/2	Q2, (REF)
074	11092-01	STANDOFF HEX 4-40 .250LG	
075	11837	INSULATOR CHOMERICS	Q2, (REF)

B.3 300-WATT SUPPLY

The 300-watt supply, Part No. 0950-1646 is used with the 16-slot backplane for the Micro/1000 computers. The supply operates from either 115 Vac or 230 Vac. There are four fans for cooling (two fans blow across the supply and two fans blow through the I/O card cage). The fans plug into either connector J3 for 115 Vac operation or into J2 for 230 Vac operation.

The supply has four dc outputs at +5V, +12V, -12V and +28V (backup battery source). The power supplies for the battery backup (BB) 5M voltage and the 25 kHz ac outputs are provided by separate optional cards that plug into the backplane. The main supply generates a 25 kHz square wave that is input to the 25 kHz sine-wave card as the source for its sine-wave output. The 25 kHz sine wave is used as a power source for certain I/O cards. A block diagram of the 300-watt supply is shown in Figure B-8.




Figure B-8. 300-Watt Power Supply Block Diagram

B.3.1 LOGICAL SIGNALS

The power supply logical control signals to the computer are the same as for the 440-watt supply described in the previous subsection, except that the MLOST- signal goes directly from the battery backup card to the backplane rather than through the power supply as in the case of the 440-watt supply.

B.3.2 MECHANICAL SPECIFICATIONS (300W Supply)

The overall mechanical dimensions and connector locations of the 0950-1646 supply are shown in Figure B-9. The power supply connectors are shown schematically in Figure B-10. The connector specifications are given in Table B-11.

The cooling air flow should be a minimum of 40 CFM of air flowing across the power board in the direction indicated in Figure B-9. Power supply assembly diagrams are provided at the rear of this section of the manual.

CONNECTOR	PART NO.	
P1	4-582390-4	(AMP)
J2	207378-1	(AMP)
J 3	207378-1	(AMP)
J4	EAC-303	(SWITCHCRAFT)

Table B-11. Connector Specifications (300W Supply)




Figure B-9. Dimensions and Connector Locations (300W Supply)

B.3.3 ELECTRICAL CONNECTIONS (300W Supply)

The electrical contacts for the 300-watt power supply are provided by a plug and three jacks. The plug inserts into a jack on the backplane and the jacks are for the fans and ac input. A power supply connector diagram is shown in Figure B-10. The electrical connector definitions are given in Table B-12.




Figure B-10. 300-Watt Power Supply Connector Diagram

Table B-12. Electrical Connections (300W Supply)

ELECTRICAL CONNECTOR PIN DEFINITIONS				
	P1 DC OUTPUT CONNECTOR			
Pin Numbe	er Signal	Name		
24 thru 3	35 +5.1 V	olts		
10 thru 2	23 Common			
6 thru 8	+12 Vo	lts		
5	-12 V o	lts		
9	+28 V o	lts		
3	25 KHz	Phase 1		
5 9 3 4	25 KHz	Phase 2		
1	PON+			
2	PFW-			
	J4 AC	LINE INPUT		
Pin Numbe	er Signal	Name		
1	AC Lin	e		
2	AC Gro	und		
3	AC Neu	tral		
1	this input connect t metal base.	or must be tied to		
	J2/J3 AC LINE C	ONFIGURATION / FANS		
Pin Numbe	er Signal	Name		
1	Fan #1			
2	Fan #1			
3	Fan #2			
14	Fan #2			
2 3 4 5 6	230V /			
6	230V /	115V		

B.3.4 ELECTRICAL SPECIFICATIONS (300W Supply)

The electrical specifications of the 300-watt supply are provided in the tables below. Ac line input specifications are given in Table B-13, and supply output specifications are given in Table B-14.

Table B-13. Input Electrical Specifications (300W Supply)

AC LINE SPECIFICATIONS					
These specifications do not include the power required for the fans.					
	Min	Nominal	Max		
Range 1					
Voltage	84	115	140	Volts RMS	
RNS Current (Max)	5.7	4.5	4.3	Amps	
Inrush	-	-	102	Amps	
Range 2					
Voltage	168	230	280	Volts RMS	
RMS Current (Max)	2.8	2.3	2.1	Amps	
Inrush	-	-	204	AMps	
Carry Over	16.0	-	-	mSec	
PFW Trip Point					
Range 1	-	-	84	Volts RMS	
Range 2	-	-	168	Volts RMS	
Line Frequency	47	60	67	Hz	
Line Fuse	-	-	10.0	Amps	
Input Power (Not including fans)	-	-	400	Watts	

Notes:

- 1. The line filter reduces conducted noise to 2 dB μ V below the VDE 0871 Level B conducted emission specification. Conducted noise is measured with the power supply configured for 230 Vac operation and its output loaded for 300W by a resistive load. For 115 Vac operation of the supply, conducted noise must be 2 dB μ V below the FCC Level B conducted emission specification.
- 2. Power supply operation permits input transients of up to 3000V for periods of not less than 10 μ s.

Table B-14. Output Electrical Specifications (300W Supply)

Maximum Dynamic Load Change:

10% over 10 microseconds

Output Stress Conditions Allowed:

- a. Supply will recover from a short to ground or to another regulated output and excessive ambient temperature.
- b. Over rated operated temperature.

Output Regulation:

Note: For the following specifications to be valid Output #1 will have at least a 3.0 amp load. With a load less than 3.0 amps on Output #1, the maximum ripple on outputs #1, 2, 3, 4, and 6 must not exceed 1.5 volts peak to peak.

Output # 1	Nominal Voltage Maximum Current	5.1 50	Volts Amps
Regulation	0.0 to 3.0 Amps 3.0 to 6.2 Amps	+10% +5%	-10 % -5 %
Ripple	6.2 to 50.0 Amps Maximum Ripple	+2 % 0.10	-2 % Volt
pp.z.c			, , , ,
Output # 2	Nominal Voltage	12.0	Volts
	Maximum Current	7.0	Amps
Regulation	0.0 to .03 Amps	+10%	-10%
<u>-</u>	.03 to 7.0 Amps	+6%	-3%
Turn-on Surge	9.0 Amps (for 10 sec. max.)	+6%	-30%
Ripple	Maximum Ripple	0.12	Volt
Output # 3	Nominal Voltage	-12.0	Volts
Damala Adam	Maximum Current	3.0	Amps -12 %
Regulation	0.0 to .10 Amps	+12% +6%	-12% -6%
D : 1	.10 to 3.0 Amps	•	Volt
Ripple	Maximum Ripple	0.12	AOTC

Output # 4

The Square Wave outputs must be in regulation when the

load on +5.1 Volts is greater than 6.2 Amps.

Square Wave

	Min	Nominal	Max	
Phase to Phase Phase to Ground RMS Current Frequency Output Power	11.20 5.60 0.00 24k	11.87 5.94 - 28k -	12.54 6.27 3.30 32k 36	Volts RMS Volts RMS Amps/Phase Hertz Watts

Table B-14. Output Electrical Specifications (300W Supply) (Continued)

Output # 5	Fan Power		
	Nominal Voltage	115	Volts RMS
	Maximum Current	1.25	Amps
Output # 6	Nominal Voltage	+28.0	Volts
	Maximum Current	2.50	Amps
Regulation	0.0 to 2.5 Amps	+20%	-20%
Ripple	Maximum Ripple	0.30	Volt

Note:


Although the sum of the maximums listed above exceeds the 300 watt specification of the power supply front end, not all of the outputs will be at maximum load at the same time and the actual power is 325-watts for a maximum of 10 seconds.

B.3.5 ENVIRONMENTAL SPECIFICATION (300W Supply)

The environmental specifications of the 0950-1671 300-watt supply are the same as for the 440-watt supply described in the subsection B.2 above.

B.3.6 REPLACEABLE PARTS (300W Supply)

Replaceable parts lists for the 300W power supply are provided in Table B-15 and they may be located in Figure B-11. The table and figures are located in the back of this section in front of the schematics.



Update

ITEM NO.	COMPONENT Part number	DESCRIPTION	REFERENCE DESIGNATORS
001	14645	P C B XL301-5612	
002	14718	BRACKET L 300 WATT	
003	15009	STUD, LOCATING	
004	14732	HEATSINK XL301-5612	
005	15632-01	HEATSINK	Q5, S1, (REF)
006	15632-02	HEATSINK	Q7, Q8, (REF)
007	12012	HEATSINK TO-220	CR6, Q4, (REF)
800	14995	PLATE COVER	one, and their
009	2105	CAP CERM 100PF-1KV	C2
010	2000	CAP CERM .0047UF-1KV	C13, C14
011	2059	CAP CERM .01UF-100V	C18
012	2006	CAP CERM 150PF-1KV	C19
013	2008	CAP CERM .1UF-100V	C1, C41, C47
014	2062	CAP CERM 270PF-1KV	C21
015	2004	CAP CERM .1UF-16V	C30, C31
016			
017	15111-01	CAP SOLID ELECT 6.8uf 20% 25V RLDS	C11, C80, C81
018		The state and th	511, 550, 551
019	10346-05	CAP ELECT 47UF-16V RAD LDS	C51
020	10346-01	CAP ELECT 10UF-16V RAD LDS	C8
021	14992-01	CAP ELEC 1600UF 15V COMP GRLDS	C35
022	14993-01	CAP ELEC 570UF 40V COMP GRLDS	C27, C29, C32, C33, C34
023	15869-05	CAP ELEC 200V 1200UF 85des C SNP IN	C43, C44, C45, C46, C55, C56
024	12939	CAP ELECT LO LEAK R LDS 100UF 10VDC	C23
025	14994-01	CAP ELEC 350UF 60V COMP GRLDS	C25
026		om Ello book bot both bklps	023
027			
028	12951	CAP ELECT 10UF-100VDC LD ESR R LDS	C48
029			
030	15032-10	CAP F&F PDLYC 0.68UF 400V 10% RLDS	C3
031	13593-07	CAP MET POLY .01UF 630/1000V 5%	C10
032	12685-03	CAP MET POLY 0.1UF 5% 63/100V	C4, C6, C69, C70, C71, C72, C73, C74, C75, C76
033	13279-07	CAP POLY RLD BOX .10UF 10% 250V	C5, C24, C39
034	12328-04	CAP MET POLY 0.22UF 63VDC 5%	C16, C17, C26, C28, C40
035	12685-07	CAP MET POLY .47UF 5% 63/100V	C7
036	13593-03	CAP MET POLY .0022UF 630/1000V 5%	C9, C87
037			
038	12328-08	CAP MET POLY 1.OUF 63VDC 5%	C83
039	11133-01	CAP MET POLY .1UF 100V 10% RLDS	C12, C53
040	2080	CAP MET POLY 2UF-200VDC 10%	C15
041			
042	15016-07	CAP F&F POLYC 1000PF 160VDC/100VAC	C58, C59, C60, C64, C65, C66, C67, C68
043	11133-03	CAP MET POLY .22UF 100V 10% RLDS	C22
044	12685-10	CAP MET POLY .022UF 5% 63/100V	C77, C78
045	13932-03	CAP MET EMI SUP X-CAP 1.00UF 250VAC	
046			
047			
048			
049			
050	2021	CAP TANT 47UF-6V	C54
051	11414-02	CAP MET PAPER .0022UF 250VAC VDE AP	
052	1038	DIODE GEN PUR 1A IN4004 400VDC	CR1, CR2, CR3, CR9, CR10, CR11, CR12

ITEM NO.	COMPONENT Part Number	DESCRIPTION	REFERENCE DESIGNATORS
053	12594	DIODE SILICON CASE DO-35, IN4448	CR8, CR25, CR26, CR49, CR50, CR51, CR52, CR53
054	14990-01	DIODE FST RCV 9A 400V BYV29-400	CR6
055	10056-03	DIODE FAST RECV BYW 29-150	CR28, CR29
056			
057	10672 14482	DIODE SCHOT STD POL 45V 60A SD-51	CR36, CR37
058			CR32
059	12260-04	DIODE HI CUR AX LDS. 30V,6A SR3773	CR13
060 061	1021	DIODE HI CUR. AX LDS. 400V,6A MR754	CR38, CR39, CR41, CR42
062			
063			
064	15088-01	DIODE FST RCV 3.5A 150V AXLD	CR33, CR34
065	14461-01	DIODE FST RECV 2A 100V AX LDS	
066	14461 01	D10DE F31 RECV 2H 1000 HX ED3	CR4, CR15, CR16, CR17, CR18, CR30, CR31, CR45,
067	11356-15	DIODE ZENER 500MW 8.2V 5% IN5998B	CR7
068	1014		CR40
069	10879	DIODE ZENER 400MW 68V 5% IN5266B	CR21, CR22
070	1008	DIODE ZENER 400MW 15V 5% IN965A	CR24
071	1056	DIODE ZENER 500MW 5.1V 5% IN5993B	CR43, CR47, CR48
072			
073			
074	7015	FUSE CLIP PCB TYPE FOR 3AG FUSE	XF1A, XF1B, XF2A, XF2B
075	10180-01	FUSE 5A-250V NORMAL-BLOW	F2
076	10865	FUSE 10 AMP 250V (BUSS ABC10)	F1
077	10170		
078 079	12472	RECEPTACLE AC RT ANGLE 6A 250V	P1
080	15001-01 14987-01	CONN IN LINE RT ANG PIN HDR 6 POS	P2, P3
081	14787-01	CONN RT ANG PCB 35 POS	P4
082	13733	INDUCTOR 4MH	
083	14033	INDUCTOR PWDR IRON 3.4UH @ 6A	L1 L4
084	14034	INDUCTOR PWDR IRON 5UH 10A	L4 L3
085	15115	INDUCTOR 5V	L5
086	10799	INDUCTOR 18 UH	L6
087	14850	BALUN SUPER E-375 XL301	L8
088	15012	BALUN TOROIDAL 2×1mh XL301	L9
089	12209	INDUCTOR AIR CORE	L7
090	11944	INDUCTOR 18UH MIN.	L2
091			
092	12592	TRANS PNP CASE TO-92, MPS 2907A	Q1, Q6, Q18
093	1005	TRANS NPN POWER TIP-50	Q2, Q14
094	12675	TRANS PNP HI VOLT 400V TO-126 CASE	Q3
095			
096 097	1118	TRANS NPN POWER MJE13007	Q4
097 098	1014	TRANS BUD BASE TO BE BULLET	
098	1016 14988-02	TRANS PNP CASE TO-92 2N4126	017
100	14788-02	TRANS NPN POWER 15A 1000V BUW 13A	Q5, Q7, Q8
101	13595	TRANS NPN POWER DARLING 10A TIP 140	
102	12591	TRANS N-CHANNEL POWER FET VN10KM Trans NPN case to 92 2N4124	012, 013
103	120/1	INHNO NEN CHOE IU YZ ZNAIZA	Q10, Q19, Q20, Q21
104			

ITEM NO.	COMPONENT Part number	DESCRIPTION	REFERENCE DESIGNATORS
156			
157			
158	11313-01	RES MF 1.0K OHMS 1% 1/8W RES MF 6.49K OHMS 1% 1/4W RES MF UNCUT LDS 365K 1% 1/8W RES MF 487K OHMS 1% 1/4W OBSOLETE(RES 9.1K OHM 1/4W)	R94
159	11891-6491	RES MF 6.49K OHMS 1% 1/4W	R61
160	13598-08	RES MF UNCUT LDS 365K 1% 1/8W	R18
161	11891-4873	RES MF 487K OHMS 1% 1/4W	R59
162	10318-88	OBSOLETE(RES 9.1K OHM 1/4W)	R98
163			
164			
165	10966-49 10232-95	RES WW 1K OHM 10% 2W BWH RES MET OXIDE 47K OHM 5% 1 W	R31
166	10232-95	RES MET OXIDE 47K OHM 5% 1 W	R20
167			
168	3825	RES WW 470 OHM 5% 2W BWH	R96
169	10233-78	RES HET OXIDE 15K OHM 5% 2W	R2, R22
170	10233-84	RES MET OXIDE 27K OHM 5% 2W	R21, R57, R58
171	11313-40	RES MF 2.55K OHMS 1% 1/8W	R99, R107
172	11313-35	RES HF 2.26K OHMS 1% 1/8W	R106
173	10232-60	RES MET OXIDE 1.3K OHM 5% 1W	R108
174	11306-51	RES WW 470 OHM 5% 2W BWH RES MET OXIDE 15K OHM 5% 2W RES MET OXIDE 27K OHM 5% 2W RES MF 2.55K OHMS 1% 1/8W RES MF 2.26K OHMS 1% 1/8W RES MET OXIDE 1.3K OHM 5% 1W RES MF 332K OHMS 1% 1/8W RES MF 909K OHMS 1% 1/8W	R113
175	11306-93	RES MF 909K OHMS 1% 1/8W	R115
176			
177			
178	3828	RES WW .30 OHM 5% 2W BWH	R17
179	3809	RES WW .33 UHM 5% 2W BWH	K16
180	10967-41	RES WW 4/K DHM 5% 5W	K36
181	3811	RES WW 10 UHM 10% 1W BW20F	K3, K4
182	3820	KES WW 120 UMM 5% 2W BWM	K32, K33, K122, K123
183 184	3812	RES WW 82 UMM 10% 1W BW20F	KO Date
185	3208	KES UP 2+2 UMM 3% 1/2W	KID
186	3703	RES WW .30 OHM 5% 2W BWH RES WW .33 OHM 5% 2W BWH RES WW 47K OHM 5% 5W RES WW 10 OHM 10% 1W BW20F RES WW 120 OHM 5% 2W BWH RES WW 82 OHM 5% 1W BW20F RES CF 2.2 OHM 5% 1/2W RES WW 10 OHM 5% 5W	R23, R43, R120
187			
188			
189	10519-12	DEC DOT SK OUM HATH CTHOM SH CEDM	R55
190	10517-12	RES POT 5K OHM VADJ STURN .5W CERM RES POT 2K OHM VADJ STURN .5W CERM	R41, R74
191	10317-10	RES FOI ZR ORN VMDS STORR 15W CERN	N717 N/7
192	3938	RES THERMISTOR DISC 5 OHM 157 ST ID	RT1. RT2
193	13462	RES THERMISTOR DISC 5 OHM 15% ST LD RES WIRE WW ZEROHM JUMPER WIRE 25A	R.11
195	3911	THERMOSTAT SNAP-ACTING AUTO RESET WIRE RED 22 AWG 5°LG 1/4 X 1/4 WIRE RED 18 AWG 1.50° (1/4 X 1/4)	S1
196	10422-11	WIRE RED 22 AWG 5°1G 1/4 X 1/4	S1. (RFF)
197	7480	WIRE RED 18 AWG 1.50° (1/4 X 1/4)	T2, (REF)
198			
199	14729	TRANSFORMER XL301 VDE/RFI	T1
200	12871-02	TRANSFORMER XL301 VDE/RFI TRANSFORMER PC MT SINGLE CORE 5T TRANSFORMER TOROIDAL XL301	T2
201	14923	TRANSFORMER TOROIDAL XL301	T3, T4
202		OPTO-RESISTOR MATCHED VDE	•
203	12977	OPTO-RESISTOR MATCHED VDE	R70, U1
204			
205	13363	I C CHOS D PREC MONO MULTI CD4538BE	U8
206	11498	I C OPTO-ISOLATOR OP1-1264B	U3
207	14984-01	I C CMOS D PREC MONO MULTI CD4538BE I C OPTO-ISOLATOR OP1-1264B I C VOLT REF PREC 2.5V 1% MDIP	U2

Update 1

360 dH)	lable 8-15. 300k
50-1646,	Supply
(HP 0950-1646, Boschert XL0301-5612)	Replaceable Parts (Sheet 5 of 5)

ITEM	COMPONENT	DESCRIPTION	REFERENCE DESIGNATORS
NO.	PART NUMBER		
208	14985-01	I C VOLT REF 2.5V 2% TO-92	U9
209	10505	I C LOW POWER DUAL VOLT COMP LM393N	U7
210	12219	I C OP AMP VCOMP 8 PIN MDIP LM392N	U6
211	13437	I C QUAD 2 IN SCHMITT TRIG CD4093BE	U5
212	1000	I C VOLT REG 723	U4
213	7500	TIE WRAP SMALL	\$1, (REF)
214	12540	I C ADJ PREC SHUNT REG TO 92	VR1, VR2, VR3
215	7694-2	NUT KEPS CONICAL 1/4-28	CR36, CR37, (REF)
216	6009	PIN MALE BEAD .65 LG .095 DIA	E1, E2, E5
217	14957-03	JUMPER TERMINAL FEHALE	JP4
218	15696	SPRING CLIP HOWR CNDCT 12012 HTSINK	Q4, (REF)
219	11092-01	STANDOFF HEX 4-40 .250LG	P1, (REF)
220	15695	SPRING CLIP HOWR NCNDCT 12012 H/S	CR6, (REF)
221	10915	STD MTG HDW PC BD SUPPORT NYLON	
222	7501	TIE WRAP MEDIUM	
223	15451-01	STIFFENER 1.25 X 4.25° LG	C43, C44, C45, C46, C55, C56, (REF)
224	11319	RETAINING RING EXTERNAL	CR36, CR37, (REF)
225	12569	LABEL, CSA MARK	L-BRKT, (REF)
226			
227	15081-01	HANDLE .25DIA 3.0LG 1.0H 6/32THD	
228	12459	LABEL FUSE WARNING	C46, (REF)
229	14996	LABEL 115 VAC / 230 VAC	L-BRKT, (REF)
230	7740	LABEL DANGER HIGH VOLTAGE	C43, (REF)
231	7881	LABEL SERIAL NO.	T1, (REF)
232			
233	15640	SPRING CLIP HOWR (NCNDCT) TO218/220	CR32, Q7, Q8, Q9, Q15, (REF)
234	7578	SCREW P H 4-40 X 1/4	S1, (REF)
235	7511	SCREW P H 6-32 X 1/2	
236	7506	WASHER FLAT #6	
237	7588	WASHER SPLIT RING LOCK #6	
238	7577	WASHER SPLIT LOCK #4	P1, S1, L-BRKT, (REF)
239	7505	WASHER FLAT #4	P1, L-BRKT, (REF)
240	10366-01	WIRE RED 16 AWG 8° (1/4 X 1/4)	JP2, JP3
241	15633	SPRING CLIP HOWR CNDCT TO-218/220	Q5, (REF)
242	11661-01	SPACER GLASS .225 OD .067 ID .185TH	
243	7202	0.0040RTV 108 CLEAR	L6, L7, C15, C43, C44, C45, C46, C55, C56, (REF)
244	15239	LABEL WARNING	L-BRKT, (REF)
245	15240	LABEL INFORMATION (WARNING)	L-BRKT, (REF)
246	15742	LABEL CUSTOMER I D	L-BRKT, (REF)
247	7737	0.0010LOCKTITE	
248	12891-03	PEM STUD 4-40 THREAD .625 LG	P.C. B.D., (REF)
249	7508	SCREW P H 4-40 X 3/8	L-BRKT, (REF)

B.4 HP 12154A BATTERY BACKUP MODULE

The HP 12154A battery backup module for the Micro/1000 computers is designed to provide current that will retain the current status of the system in memory if ac power is interrupted. The Hewlett-Packard part number for this card is 12154-60001. The schematic for this card is shown in Figure B-12.

B.4.1 CONFIGURATION

The battery backup module is installed in the 16-slot backplane of the Micro/1000 A-Series computers. The sixth, seventh, and eighth physical slots down from the top of the left side of the card cage are dedicated to the battery backup module. There are three slots reserved to account for the height of the batteries and the space necessary for component heat sinks.

B.4.2 PHYSICAL DESCRIPTION

The module (or card) dimensions are the following:

Width: 6.75 inches (171 mm) Standard card width

Depth: 12.75 inches (324 mm) Attaches to bulkhead connector panel

Max. Component Height: 2.0 inches (51mm) for D-size battery packs

B.4.3 ELECTRICAL SPECIFICATION

The module is comprised of the battery charging circuit, enable/disable circuit, D-size battery pack, and a control circuit. When power is present, the module will charge the 9.6V Nicad (nickel/cadmium) batteries. When power fails, the 9.6V battery voltage is reduced to 5.1V through the regulator, and supplies the +5M power line to sustain memory.

The module derives its power from the 12V dc output of the system power supply. When the voltage of the batteries drops below 8.0V, the module will inhibit the +5.1V memory regulator circuit.

B.4.4 THEORY OF OPERATION

The internal battery pack is charged from both 28V and 12V. The 12V backplane voltage is used to provide a heavy charge for discharged batteries. As the batteries charge to about 11.3V, the 28V supply is used as a trickle charger. The input selector is essentially three diodes that select the highest input voltage. Note the 28V supply would be the normal input, until a power fail when the batteries would become the input. This is important because the output of this circuit, +5VM, is produced by the circuitry on this PCA. Thus to determine if the battery or PCA is at fault, the battery pack can be disabled by turning off the battery enable switch on the front panel, and if the +5VM is present the battery pack is probably at fault (if the 28V and 5V voltages are present).

The DC to DC converter, coupled with the control circuit, make this a switching power supply. The control block switches the DC input voltage to maintain a pulse width with a constant amount of power. Thus, a 28V input will have a tall narrow pulse, a 8V input will have a low wide pulse. The pulses feed an inductor that creates a constant voltage output for a capacitor-resistor integrator that produces the +5VM. This supply will stop if the battery voltage drops below 8V (to protect the Nicad batteries) and will shut down if an over current condition exists. The 2.5V reference has a +/- accuracy of 0.5%. The feedback circuit drives the control block to regulate the pulse width of the DC to DC converter. Overall voltage regulation is 2%

The battery charger circuit consists of four parts. Diode CR2 is connected to the +12V supply and to a 10 ohm resistor R2. R2 is connected to the positive side of the battery. Diode CR1 is similarly connected to +28V and 100 ohm resistor R1 which is also connected to the positive battery connection. Diode CR2 conducts until the battery voltage approaches 11.3V. CR2 becomes reverse biased and CR1 now trickle charges the battery. Because of the simplicity of this scheme, if a battery does not retain a charge the battery pack is probably faulty.

Also on the front of this PCA are two LEDs, one green and one red. The red LED indicates that an overcurrent or overvoltage condition has occurred and the battery backup card is shutdown. This could be caused by a short in the +5VM line that goes to memory. Either a memory PCA, a processor PCA or the backplane could be faulty, as well as the battery backup PCA itself. To reset after isolating and repairing the problem, turn off the battery enable switch, turn off the power, then turn both back on.


The green LED indicates the +5VM is within specifications. If both red and green LEDs are on, the battery backup PCA is faulty. As long as the green LED is on, the memory is being sustained.

B.4.5 REPLACEABLE PARTS

Replaceable parts for the HP 12154A are listed in Table B-16 and a parts location diagram for it is shown in Figure B-13. The parts manufacturer's names and addresses are listed in the Manufacturer's Code List below.

Manufacturer's Code List

MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
01121 01295 03508 04713 11236 11961 12969 24546 28480 31585 56289 75915	Allen-Bradley Co Texas Instr Inc Semicond Cmpnt Div GE Co Semiconductor Prod Dept Motorola Semiconductor Products CTS of Berne Inc Semicon Inc Unitrode Corp Corning Glass Works (Bradford) Hewlett-Packard Co. Corporate Hq RCA Corp Solid State Div Sprague Electric Co. Littlefuse Inc	Milwaukee, WI Dallas, TX Auburn, NY Phoenix, AZ Berne, IN Burlington, MA Watertown, MA Bradford, PA Palo Alto, CA Somerville, NJ North Adams, MA Des Plaines, IL	53204 75222 13201 85008 46711 01803 02172 16701 94304 08876 01247 60016



Update 1




Figure B-13. HP 12154A Replaceable Parts Location Diagram

Update 1

Table 8-16. HP 12154A Replaceable Parts (Sheet 1 of 2)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12154-60001	3	1	PCA-BACKUP	28480	12154-60001
B1 C1	1420-0321 0160-4835	1 7	1 -	BATTERY ASSEMBLY 9.6V NOM; RECHARGEABLE CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD .1UF +-10% 50VDC CER	28480 28480 28480	1420-0321 0160-4835 0160-4835
C2 C3 C4 C5	0160-4835 0160-4833 0160-4847 0160-4835	7 5 1 7		CAPACITOR-FXD .102-10-10-10-10-10-10-10-10-10-10-10-10-10-	28480 28480 28480	0160-4833 0160-4833 0160-4847 0160-4835
C6 C7 C8 C9 C10	0160-4835 0160-4835 0160-4835 0160-4835 0180-2997	7 7 7 7 0	1	CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD 1500UF+100-10% 25VDC AL	28480 28480 28480 28480 56289	0160-4835 0160-4835 0164-4835 0160-4835 674D158H025HJ5A
C11 C12 C13 C14 C15	0160-4835 0160-4847 0180-3019 0180-3019 0180-3019	7 1 9 9	3	CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000UF+50-10% 50VDC AL CAPACITOR-FXD 1000UF+50-10% 50VDC AL CAPACITOR-FXD 1000UF+50-10% 50VDC AL	28480 28480 28480 28480 28480	0160-4835 0160-4847 0180-3319 0180-3019 0180-3019
C16 C17 C18	0160-4835 0160-4835 0160-4835	7 7 7		CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD .1UF +-10% 50VDC CER CAPACITOR-FXD .1UF +-10% 50VDC CER	28480 28480 28480	0160-4835 0160-4835 0160-4835
CR1 CR2 CR3 CR4 CR5	1901-0673 1901-0673 1901-0673 1906-0265 1901-0050	6 6 2 3	3 1 4	DIODE-PWR RECT 100V 5A 5US DIODE-PWR RECT 100V 5A 5US DIODE-PWR RECT 100V 5A 5US DIODE-RECT. DIODE-SWITCHING 80V 200MA 2NS DO-35	03508 03508 03508 28480 28480	A15A A15A A15A 1906-0265 1901-0050
CR6 CR7 CR8 CR9 CR9	1901-0050 1902-3245 1902-0939 1990-0486 1990-0485	3 6 9 6 5	1 1 1 1	DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-ZNR 21.5V 5X DO-35 PD=.4M DIODE-ZNR 5V PD=5W TC=+.06X IR=300UA LED-LAMP LUM-INT=1MCD IF=20MA-MAX BVR=5V LED-LAMP LUM-INT=800UCD IF=30MA-MAX	28480 28480 11761 28480 28480	1701-0050 1902-3245 1N3908 5082-4684 5082-4984
CR11	1901-0460	9	2	DIODE-STABISTOR 30V 150MA DO-7	28480	1901-0460
L1 L2	9140-0811 9100-2279	8 2	1	INDUCTOR 356UH 10% 1.7DX1.2LG INDUCTOR RF-CH-HLD 180UH 10% .105DX.26LG	28480 28480	9140-0811 9100-2279
Q1 Q2 Q3 Q4 Q5	1854-0013 1854-0013 1854-0467 1853-0036 1854-0467	7 7 5 2 5	2 2 2	TRANSISTOR NPN 2M2218A SI TO-5 PD=800MW TRANSISTOR NPN 2M218A SI TO-5 PD=800MW TRANSISTOR NPN 2M4401 SI TO-92 PD=310MW TRANSISTOR PNP SI PD=310MW FT=250MHZ TRANSISTOR NPN 2M4401 SI TO-92 PD=310MW	04713 04713 03508 28480 03508	2N2218A 2N2218A 2N4401 1853-0036 2N4401
Q6 Q7	1853-0036 1854-0467	2 5		TRANSISTOR PNP SI PD=310MW FT=250MHZ Transistor npn 2n4401 SI TO-92 PD=310MW	28480 03508	1853-0036 2N4401
R1 R2 R3 R4 R5	0811-3644 0811-3656 0683-4745 0698-3452 0757-0199	5 9 6 1 3	1 1 2 2	RESISTOR 100 10% 10W PW TC=0+-300 RESISTOR 5 10% 10W PW TC=0+-300 RESISTOR 470K 5% .25W FC TC=-800/+900 RESISTOR 147K 1% .125W F TC=0+-100 RESISTOR 21.5K 1% .125W F TC=0+-100	28480 28480 01121 24546 24546	0811-3644 0811-3656 CB4745 C4-1/8-T0-1473-F C4-1/8-T0-2152-F
R6 R7 R8 R9 R10	0683-1015 0683-1015 0683-4705 0683-1035 0757-0444	7 7 8 1	26	RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 47 5% .25W FC TC=-400/+500 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 12.1K 1% .125W F TC=0+-100	01121 01121 01121 01121 24546	CB1015 CB1015 CB4705 CB1035 C4-1/8-T0-1212-F
R11 R12 R13 R14 R15	0757-0462 0757-0442 0811-3511 0683-1035 0683-1045	3 9 5 1 3	2 8 1	RESISTOR 75K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR .01 1% 2N PWW TC=0+-150 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 100K 5% .25W FC TC=-400/+800	24546 24546 28480 01121 01121	C4-1/B-T0-7502-F C4-1/B-T0-1002-F 0811-3511 CB1035 CB1045
R16 R17 R18 R19 R20	0683-5635 0683-1825 0683-1035 0764-0013 0757-0442	5 7 1 5 9	1	RESISTOR 56K 5% .25W FC TC=-400/+800 RESISTOR 1.8K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 56 5% 2W MO TC=0+-200 RESISTOR 10K 1% .125W F TC=0+-100	01121 01121 01121 28480 24546	CB5635 CB1825 CB1035 0764-0013 C4-1/8-T0-1002-F
R21 R22 R24 R25 R26	0698-8824 0757-0442 0757-0442 0683-1035 0683-1035	1 9 1 1		RESISTOR 562K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700	28480 24546 24546 01121 01121	0698-8824 C4-1/8-T0-1002-F C4-1/8-T0-1002-F CB1035 CB1035
R27 R28 R29 R30 R31	0683-1035 0683-1035 0757-0416 0683-1055 0683-1055	1 7 5 5	4	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 511 1% .125W FC TC=9+-100 RESISTOR 1H 5% .25W FC TC=-800/+900 RESISTOR 1H 5% .25W FC TC=-800/+900	01121 01121 24546 01121 01121	CB1035 CB1035 C4-1/8-T0-511R-F CB1055 CB1055

Table B-16. HP 12154A Replaceable Parts (Sheet 2 of 2)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R32 R33 R34 R35 R36	0683-2215 0683-3315 0757-0416 0683-1025 0683-1035	1 4 7 9	10	RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 330 5% .25W FC TC=-400/+600 RESISTOR 511 1% .125W F TC=0+-100 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121 24546 01121 01121	CB2215 CB3315 C4-1/8-T0-511R-F CB1025 CB1035
R37 R38 R39 R40 R41	0683-1035 0683-1035 0683-1035 0683-2215 0683-3325	1 1 1 1 6	2	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 3.3K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1035 CB1035 CB1035 CB2215 CB3325
R42 R43 R44 R45 R46	0683-2215 0683-2215 0683-1035 0683-2215 0683-1025	1 1 1 1 9		RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB2215 CB2215 CB1035 CB2215 CB1025
R47 R48	0683-1025 0683-1035	9		RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121	CB1025 CB1035
U1 U2 U3 U4 U5	1826-1050 1826-0544 1813-0114 1820-3516 1826-0138	5 0 3 0 8	1 1 1 1	IC V RGLTR-SWG 4.9/5.1V 16-DIP-P PKG V REF 8-DIP-C IC V RGLTR TO-3 IC TIMER CMOS IC COMPARATOR GP QUAD 14-DIP-P PKG	28480 04713 12969 28480 01295	1826-1850 MC1403U PIC645 1828-3516 LM339N

B.5 HP 12159A 25 kHz POWER MODULE

The HP 12159A is a module that takes the 25 kHz square-wave power from the 300W power supply and provides 25 kHz sine-wave power to the 16-slot backplane of a Micro/1000 computer for distribution to certain I/O cards having on-card power supplies. The module plugs into slot 8 of the backplane, and does not need forced air flow for cooling.

The Hewlett-Packard part number for this module is 12159-60001.

B.5.1 HP 12159A SPECIFICATIONS

The HP 12159A electrical specifications are provided in Table B-17, and the connector pin definitions are listed in Table B-18.

Table B-17. HP 12159A 25-kHz Module Electrical Specifications

Input Specifications:

	Min	Nominal	Max	
Phase to Phase	11.28	12.00	12.72	Volts rms
RMS Current (max)	0.00	-	3.20	Amps
Frequency	24	25	32	kHz
Input Power	-	-	36	Watts

Output Specifications:

Maximum output power 30 Watts

Maximum distortion 10% total harmonic distortion
Maximum dynamic load change 10% of load over 10 microseconds

Output Stress Conditions:

The module shall recover, with no permanent damage from a shorted regulated output (it may be necessary to replace the fuse to resume normal operation)

Output Loading:

The load on the 25 kHz module can be applied from phase-to-phase (39 Vrms) or from phase-to-common (19.5 Vrms). Up to one half of the maximum rated power can be drawn from each phase (phase-to-common) or up to all of the rated power can be drawn phase-to-phase as long as the total power does not exceed the maximum rated power. The phase to common load need not be balanced between the two phases.

Regulated Output Specification:

Nominal Voltage	39	Volts rms
-		Volts rms
Maximum Current	0.84	Amps

Regulation:

0.0	to	0.02	Amps	+10%	-12%
0.02	to	0.84	Amps	+8%	-8%

Table B-18. HP 12159A Electrical Connector (P1) Pin Definitions

PIN	SIGNAL NAME
11-14	25 kHz1
15-18	25 kHz2
19-22	GND
23-26	AC02 (phase 2)
27-30	AC01 (phase 1)

B.5.2 HP 12159A THEORY OF OPERATION

For this theory of operation, refer to the schematic shown in Figure B-14. The input transformer T1 steps the input 24 volt peak-to-peak square wave up to 114 volts peak-to-peak across 3-6. The winding 5-6 regulates the output as described below.

L1, L2, C1, and C2 are the main harmonic filters of the square wave. The regulator coil L3 also contributes to filtering.

Components R1, R2, C3, and C4 attenuate the noise generated by the switching diodes CR1 and CR2.

The regulator limits the amplitude of the output sine wave to less than 59 volts and imposes no minimum value. The output of CR1, CR2, and C5 is the peak of the output sine wave. If this voltage exceeds 26 volts (zener diode CR3 voltage) plus the B-E drops across Q1 and Q2, then a current flows into the base of Q1, causing current flow through CR4 and Q2. This current adds to the main circuit current through L3, causing a voltage drop across L3. This voltage drop is a strong function of excessive output voltage which has the effect of providing regulation.


The regulator clamps the output to be less than or equal to the sum of the zener voltage plus the B-E drops of the transistors.

B.5.3 REPLACEABLE PARTS

Replaceable parts for the 12159A are listed in Table B-19 and the names and addresses of the parts manufacturers are listed in the Manufacturer's Codes List below. The parts locations are shown in Figure B-15.

Manufacturer's Code List

MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
00000	Any Satisfactory Supplier		
01121	Allen-Bradley Co	Milwaukee, WI	53204
01295	Texas Instr Inc Semicond Cmpnt Div	Dallas, TX	75222
03888	K D I Pyrofilm Corp	Whippany, NJ	07981
04713	Motorola Semiconductor Products	Phoenix, AZ	85008
07263	Fairchild Semiconductor Div	Mt. View, CA	94042
07910	Teledyne Semiconductor	Hawthorne, CA	90250
11236	CTS of Berne Inc	Berne, IN	46711
11961	Semicon Inc	Burlington, MA	01803
14936	General Instr Corp Semicon Prod Gp	Hicksville, NY	11802
19701	Mepco/Electra Corp	Mineral Wells, TX	76067
24546	Corning Glass Works (Bradford)	Bradford, PA	16701
27014	National Semiconductor Corp	Santa Clara, CA	95051
28480	Hewlett-Packard Co. Corporate Hq	Palo Alto, CA	94304
32293	Intersil Inc	Cupertino, CA	95014
34335	Advanced Micro Devices Inc	Sunnyvale, CA	94086
34649	Intel Corp	Mt. View, CA	94043
50088	Mostek Corp	Carrollton, TX	75006
50364	Monolithic Memories Inc	Sunnyvale, CA	94086
56289	Sprague Electric Co	North Adams, MA	01247



Update 1




Figure B-15. HP 12159A Replaceable Parts Locations

Table B-19. HP 12159A Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12159-60001	8	1	PCA-25KHZ	28480	12159-60001
C1 C2 C3 C4 C5	0169-6040 0160-6040 0160-0161 0160-0161 0180-0269	0 4 4 5	2 2 1	CAP 0.1 UF CAP 0.1 UF CAP 0.1 UF CAPACITOR-FXD .01UF +-10% 200VDC POLYE CAPACITOR-FXD .01UF +-10% 200VDC POLYE CAPACITOR-FXD 1UF+50-10% 150VDC AP	28480 28480 28480 28480 56289	0160-6040 0160-6040 0160-0161 0160-0161 30D105G150BA2
C6	0180-0141	2	1	CAPACITOR-FXD 50UF+75-10% 50VDC AL	56289	30D506G050DD2
CR1 CR2 CR3 CR4	1981-0096 1901-0096 1902-3269 1906-0077	7 7 4 4	2 1 1	DIODE-SWITCHING 120V 50MA 100NS DIODE-SWITCHING 120V 50MA 100NS DIODE-ZNR 26.1V 2X DO-35 PD=.4W DIODE-FW BRDG 400V 5A	28480 28480 28480 28480	1901-0096 1901-0096 1902-3269 1906-0077
F1	2110-0001	В	1	FUSE 1A 250V NTD 1.25X.25 UL	75915	312001
L1 L2 L3	9140-0863 9140-0861 9140-0862	0 B 9	1 1 1	IND-FXD 240UH IND-FXD 335 UH IND-FXD 75UH	28480 28480 28480	9140-0863 9140-0861 9140-0862
Q1 Q2	1854-0079 1854-0727	5	1 1	TRANSISTOR NPN 2N3439 SI TO-5 PD=1W Transistor NPN 2N6474 SI TO-220AB PD=40W	3L585 3L585	2N3439 2N6474
R1 R2 R3 R4	0698-3620 0698-3620 0683-2735 0683-2215	5 5 0 1	2 1 1	RESISTOR 100 5% 2W HO TC=0+-200 RESISTOR 100 5% 2W HO TC=0+-200 RESISTOR 27% 5%, 25% FC TC=-400/+800 RESISTOR 220 5% .25W FC TC=-400/+600	26480 26480 01121 01121	0678-3620 0678-3620 CB2735 CB2215
T1 T2	9140-0859 9140-0860	4 7	1 1	XFMR XFMR	28480 284 9 0	9140-0859 9140-0860

B.6 25 kHz BACKPLANE POWER APPLICATIONS

25 kHz backplane power can be used when designing special interfaces on the 12010A Breadboard Interface to provide ac input power for compact, lightweight on-interface dc power supplies to meet any of the following requirements.

- 1. Provision of dc voltages in addition to those supplied by the power supply.
- 2. Provision of dc supplies whose analog grounds are isolated from the computer ground.
- 3. Provision of multichannel isolated power to digital communication circuits to eliminate ground noise paths and maximize the reliability of serial data transfers.
- 4. Low voltage, high current power for supplying large arrays of integrated circuits.

B.6.1 NON-ISOLATED POWER SUPPLY

B.6.1.1 Purpose and Basic Design

Where additional +7.5V to +12V dc at up to 1 amp is needed for interface circuits, the 25 kHz backplane power can be used to provide a non-isolated positive regulated power supply as shown in Figure B-16. The 19.5V rms potential on either side of common provides at least +15.4V dc after rectification and filtering. An adjustable, off-the-shelf, three-terminal integrated circuit voltage regulator (National Semiconductor Series LM11 7 or equivalent) can be used to set the regulated output voltage within the range of +7.5V to +12V dc. The regulated voltage output is dependent upon the values of resistors R2 and R3. A negative output voltage supply similar to the positive supply shown in Figure B-16 can be made by reversing the polarities of the rectifiers and using a negative adjustable regulator, (National Semiconductor Series LM137 or equivalent).

B.6.1.2 Preserving Purity of Input Sine Wave

To maintain the purity of the input 25 kHz sine wave, near 180 degree conduction should be provided in the rectification process, which necessitates the use of a choke input filter. This filter also limits the surge current at turn-on if the requirements for Lmin are met. The equation for Lmin with a 25% safety factor is given by:

Lmin (in henries) = $(K/fs) \times R1$

where: Fs = 25 kHz


R1 = Minimum load resistance

K = 0.06 for full wave rectifiers

This implies the need for a minimum load. If the circuits to be powered allow the load current to go to zero, a preloading bleeder resistor is required. The final value of Lmin would then be determined by the allowed power loss (dissipation) of the preloading resistor. When the Lmin requirement is met, the surge current will be acceptable and sine wave distortion will be minimized.

B.6.1.3 Rectifier Selection

Rectifiers used with 25 kHz input power must be of the fast recovery type with less than 200 nanosecond recovery time. Allowing for possible transients from leakage instances, overshoot, and MTBF derating, the rectifiers should also have 100V peak inverse voltage rating.



NOTES U1 is a National Semiconductor type LM117 Series or equivalent adjustable regulator

Values of C4. R2. and R3 should be selected in accordance with instructions in U1 manufacturers data sheet

Figure B-16. On-interface Regulated Power Supply

B.6.1.4 Input Noise Reduction

During rectifier recovery, the removal of stored charge in the rectifiers will appear as spikes on the rectifier inputs. These spikes should be suppressed to keep them from travelling along the 25 kHz ac input lines in the backplane. Small 0.001 to 0.1 microfarad ceramic capacitors (C1 and C2 in Figure B-16) will usually damp out these spikes, with the required capacitor value dependent upon the magnitude of stored charge being removed. If underdamped ringing is present because of leakage inductance, small ferrite beads, tubes, or toroids can be threaded onto the rectifier leads to provide a "lossy" inductive reactance at high frequencies to effectively dissipate undesirable recovery currents.

B.6.1.5 Input Filtering

The value of C3 is determined by the amount of ripple voltage that can be tolerated at the input of integrated circuit regulator U1. The Vin-Vout differential of 3 volts must be met for any chosen output voltage as noted in Reference 2. The Ripple factor (r) for a full-wave rectifier circuit is given by:

$$r = (0.83/(L1 \times C1) \times 5.76 \times 10^{-6}$$

The case size and construction of capacitor C3 must be capable of conducting the ripple current without excessive dissipation. Ripple current will be at 2 fs and will be sinusoidal when Lmin requirements are met. The rms ripple current in amps is given by:

$$1r = VRMS/(4\pi \times fs \times L1)$$

Where: VRMS is the input voltage phase to common

The minimum inductive value of L1 must be present with the dc current flowing through it over the complete load current range. This requires an inductor with gaps in the magnetic circuit, either fixed or distributed, such as in powdered iron cores, or solenoid-wound inductors over ferrite rods (available from Reference 9).

B.6.1.6 Regulator Dissipation.

Since the regulator is a linear series pass type, the difference between the voltage developed across C3 at the regulator input and the desired output at the load current must be dissipated in the regulator. This dissipation is given by:

$$P_{diss} = (V_{in} - V_{out}) \times (I_{L} + V_{in} I_{q})$$

Where: I = the quiescent current of the regulator.

Case to junction thermal resistances are given in the regulator manufacturer's data sheet. The dominant thermal resistance will be the case to air stream, which is usually available on heat—sink manufacturer's data as a function of air velocity. You can assume a minimum 200 ft/min flow across the board with a maximum air temperature on the exit side of 66 degrees C under worst case conditions. For low power on-card dc supplies, the copper foil on the printed circuit board can be used as a heat sink. However, the suitability of this arrangement should be checked carefully with thermocouples to confirm that the temperature rise of the regulator is not excessive.

B.6.2 ISOLATED OR FLOATING DC POWER

A major advantage of the 25 kHz backplane power is its ease of use for isolated power supplies that can have separate analog grounds, thereby reducing the effects of ground-conducted noise as discussed in References 3 and 4. Isolation is provided by an on-interface transformer, as shown in Figure B-17. The use of 25 kHz ac input makes it possible for the isolation transformer to be very small and inexpensive. Toroidal printed circuit mounting types or "P" core (Reference 7) shielded printed circuit mounting types generally offer the best price-performance combination. However, small E-E types can also be used at lower cost with some sacrifice in electromagnetic and electrostatic shielding. High permeability ferrite materials having low losses at 25 kHz are readily available with matching bobbins and mounting hardware from References 6 through 10.

Primary-to-secondary isolation of both dc and high frequency can be somewhat complex. References 3 and 4 describe single and double shielded transformers. It is possible to achieve high isolation with small ferrite cores and proper inter-winding shield design. Simple copper foil inter-winding shields are relatively inexpensive and are effective in decreasing primary-to-secondary electrostatic coupling at frequencies from 100 Hz to about 100 kHz. For higher frequencies, "link" coupling of two cores or other techniques may be required (Reference 3, p 117).

The ground isolation provided by the multi-channel +10V 30 MA power supply circuits depicted in Figure B-17 eliminates errors caused by ground-induced noise. In analog voltage measurement applications, power supply isolation minimizes common mode noise, improving measurement accuracy. With respect to digital data transmission uses, power supply isolation allows data terminals to operate at greater distances from the local system with fewer data errors than would otherwise be possible. When the power supply is not isolated, noise in the 50/60 Hz mains power distribution and grounding system supplying the computer can cause current noise loops that degrade signal integrity.





Figure B-17. Multiple, Isolated, On-interface Power Supplies

B.6.3 LOW-VOLTAGE, HIGH-CURRENT POWER SUPPLY

Heat dissipation is often the main factor limiting the current output of on-interface power supplies. This is particularly true for lower voltage, high current supplies, such as required for many digital integrated circuit families. For example, at the +5V used for TTL families of integrated logic circuits, even the dissipation of the rectifiers can be a significant 40% to 20% of total power, because of the inherent 0.7V to 1.0V forward drop across silicon rectifiers, and heat sinking may be required at 3-5 Amp currents. Use of hot carrier or Schottky junction rectifiers, which have a lower forward drop presenting a power loss of only 4%-5% of the total power output, have peak inverse voltage ratings that are suitable for lower voltage power supplies and may not require heat sinks because of their lower power dissipation.

At low output voltages, the 2-3 volt drop required across most three-terminal adjustable integrated circuit series regulators for proper regulation can account for 40%-60% of the total power output, which is lost in the regulator and must be dissipated. Regulator heat sinking becomes difficult for even 1-3 Amp current outputs and impossible for the higher current levels that larger three-terminal regulators are able to pass. Because of these efficiency and dissipation problems, a more efficient circuit approach has evolved, as shown in Figure B-18.

The circuit of Figure B-18 uses a driven switching regulator for more efficient delivery of low voltage, high current output. This circuit regulates on the basis of the conduction angle of the pulsating rectified, unfiltered dc from the on-interface Schottky rectifiers. The result is efficiencies of 70%-85% with 1 Amp to 5 Amp loads. The duty cycle control is uniform over the half sine wave and the instantaneous energy is low at the switching transitions, which minimizes waveform distortion and RFI emission. Because the regulator operates on the incoming frequency as a driven circuit, it also eliminates the generation of other frequencies that would be a problem if an on-interface switching regulator integrated circuit were used. The circuit eliminates sum and difference noise frequencies and a host of non-repetitive noise problems, while optimizing efficiency.



CR1. CR2. and CR3 are International Rectifier 80SQ10 5A Schottky rectifiers.

Figure B-18. On-interface, High Current Switching Power Supply


^{&#}x27;Motorola MC1403A or equivalent 2.5V low TC reference source


^{*}National Semiconductor LM 311 or equivalent Comparator.


L1 is a Dale type IH5 or equivalent solenoid choke coil


References:


- 1. Reference Data for Radio Engineers, Fifth Edition, Howard W. Sams & Co., Inc., 1974; Chapter 13, pp 28-30.
- 2. National Semiconductor Linear, Data Book, 1978, Section I, pp 15-22 and 50-54.
- 3. Morrison, Ralph, "Grounding & Shielding Techniques in Instrumentation", Second Edition, Wiley Publications, Inc., 1977.
- 4. Ott, Henry, "Noise Reduction Techniques in Electronic Systems", Wiley Publications, Inc., 1976.
- 5. Fairchild "Voltage Regulator Handbook" or "Hybrid Data Book", available from Fairchild Semiconductor.
- 6. Ferroxcube "Linear Ferrite Materials and Components".
- 7. TDK Data Book, Ferrite Cores 2 DLE 88-002A.
- 8. Siemens Data Book, "Soft Magnetic Siferit", 1975.
- 9. Fair-Rite Materials Data Book (Rods).
- 10. Micrometals "Shielded Coil Forms".
- 11. White, Donald, "EMI Control Methodology and Procedures", Don White Consultants, 1978.














Α

AB0-AB14 signals, 10-50 AE0-AE4 (SC0-SC4), 10-62 Abbreviations and conventions, 2-2 Address latches, 4-19 ALU operations, external, 4-7

В

B-Bus to Y-Bus transformation, 4-10 Backplane AC loading, 10-13 capacitance data, 10-14 card cage, 10-8 card slot pinouts, 10-11 card slots, 10-3 card socket interconnects, 10-8 configuration, 10-4 DC loading, 10-9 design rules/guidelines, 10-12 interface hardware, 10-6 interface requirements, 10-13 loading rules, 10-8 logical description, 10-1 memory access protocol, 10-15 memory handshake timing, 10-16 overview, 10-3 physical description, 10-1 power supply connectors, 10-3 specifications, 10-7 specifications overview, 10-4 worst case loading, 10-12 Base register, 4-19 Block diagram A700 micromachine, 3-4 A700 processor, 2-1 error correcting array, 7-3 floating point processor, 9-3 lower processor, 3-5 memory array, 6-5 memory controller, 5-9 PCS card, 8-15 upper processor, 4-4 WCS card, 8-6 BUSY signal, 10-51

C

```
Card slot pinouts, 10-11
Card slot priorities, 10-4
Card slots, 10-3
Card socket interconnects, 10-8
Carry-in, 3-38
CAS pulse, 6-12
CASEN signal, 6-12
CCLK signal, 10-51
Clock
  data, 3-22
   generation, 3-20
   lower processor, 3-20
  signals, 3-7
  state machine, 3-22
Conditions lower processor,, 3-40
Control flip-flop, 10-16
Control logic, 3-13, 3-31
Control store
   address, 3-11, 3-30
  priority selection, 8-12
Counter, lower processor, 3-17
CPUTURN signal, 10-51
CRS signal, 10-52
```

D

Data latch, 4-21 DBO-DB15 signals, 10-52 Diagnostics, 3-44

E

address multiplexer, 7-13
card selection, 7-10
CAS generation, 7-12
check bit error test, 7-7
data paths, 7-15
double-bit error latch, 7-14
error correction, single bit, 7-17
handshake signals, frontplane, 7-15
module address, 7-10
single bit error test, 7-7
testing, 7-7
Environment, system, 1-2
Environmental specifications, 1-6

Expanded memory access, 10-19

F

FCLK signal, 10-53 FETCH, Timing Specifications, 10-45 Flag flip-flop, 10-16 Flip-flops control, 10-16 flag, 10-16 Floating point processor accumulator, 9-11 accumulator addressing, 9-11 accumulators. 9-4 arithmetic constant ROM, 9-4 chip field, SRIN-E, 9-7 clocking circuits, 9-17 clocking, FPP chips, 9-13 control word, 9-7 control word format, 9-6 control word transfer, SRIN-F, 9-10 control word, function field, SRIN-E, 9-7 control word, source field, SRIN-E, 9-7 control word, SRIN-E, 9-6 control word, SRIN-F, 9-10 double-operand pair transfer, 9-19 error condition transfer, 9-13 firmware, 9-20 FPP chip clocking, 9-18 FPP chip operation, 9-14 frontplane interface, 9-20 interface. 9-5 N-register, 9-5 operating characteristics, 9-4 RAM clocking, 9-18 reading results, 9-13 result transfer, 9-12 single-operand pair transfer, 9-18 SRIN register, 9-5 switch bank, 9-21 Freeze, clock, 4-28 Frontplane, 11-1 functional description, 11-4 handshake signals, 6-14 physical description, 11-1 Functional description frontplane, 11-4

Н

Handshake, 10-15

Ι

```
I/O state-machine, 4-23
   handshake, 2-8
   processing, 2-7
   slave mode, 2-10
   state-machine, 4-23
I/O handshake. 10-21
I/O instruction execution, 10-19
I/O transfer protocol, 10-19
IAK signal, 10-54
ICHID signal, 10-54
ICHOD signal, 10-54
Instruction bits, 3-33
Interface hardware, 10-6
Interrupt
   flags, 2-4
   1/0, 2-6
   inhibit flag, 2-5
   memory protect, 2-6
   parity error, 2-5
   power fail, 2-6
   priority, system level, 2-5
   processing, 4-6
   request, I/O, 2-6
   requests, system level and I/O, 2-5
   service, 2-7
   sources, 4-14, 4-16
   status, 4-14
   system, 4-13
   system flag, 2-4
   system level, 2-3, 4-6, 2-7
   temporarily disable, 2-4
   time-base generator, 2-6
   unimplemented instruction, 2-5
Interrupts, 10-16
   latency, 10-18
   timing, 10-18
INTRQ signal, 10-55
IOGO signal, 10-55
IORQ signal, 10-56
```

L

Long half cycle, 10-24

M

```
MCHID signal, 10-56
MCHOD signal, 10-57
MCHODOC signal, 10-57
MEMDIS signal, 10-58
MEMGO signal, 10-58
Memory
   accessing, 4-2
   address boundaries, 6-9
   address generation, 4-18
   address latch, 6-13
   address multiplexer, 6-12
   address multiplxer, 6-7
   addressing, 6-8
   array address configuration, 6-4
   array card select, 6-4
   backplane data drivers, 6-13
   capacity of array card, 6-8
   card select control, 6-11
   card select signal, 6-9
   CAS generation, 6-12
   clock generation, 6-6
   data latch, 6-13
   DMA access, 4-5
   fetch, 4-27
   handshake timing, 10-16
   RAS generation, 6-10
   remote access, 10-18
   row multiplexer, 6-6
   row select jumpers, 6-9
   row selection, 6-11
   stand-by operation, 6-14
   standby mode, 6-6
   state machine, 4-21
Memory access protocol, 10-15
Memory address generation logic, 4-5
Memory array
   card placement, 6-10
   data latch, 6-7
Memory controller
   backplane handshake, 5-23
   boot mode, 5-17
   control signals, 5-6
   DMA, 5-29
   double-bit error, 5-23
   error correction cycle, 5-22
   error logging, 5-21
   internal data bus, 5-18
   interrupt. 5-7
   map address latch, 5-10
```

```
mapping system, 5-8
   memory map, 5-14
   memory refresh, 5-5, 5-12, 5-31
   memory refresh pending, 5-36
   memory refresh timing, 5-34
   MPV. 5-31
   parity, 5-11
   parity checking, 5-19
   power fail, 5-5
   power-down sequence, 5-38
   power-up sequence, 5-39
   ROM and RAM, 5-10
   syndrome code, 5-21
   test features, 5-6
   timing and control, 5-23
   timing and control functions, 5-12
Memory map address, 5-8
Memory mapping, 5-8
Memory protect signal, 5-30
Memory system operation, 5-3
Memory system, mapping, 5-3
Microinstruction
   address sequencer, 3-11, 3-28
   decoders, 3-8, 3-25
   microorders, 3-26
   register, 3-8, 3-25
   word types, 3-6
Microorder fields, 3-8, 3-25
Microrder fields, summary of, 3-26
MLOST signal, 10-58
MP signal, 10-59
MRQ signal, 10-59
          N
N-register status bits, 4-12
          Ρ
Parity
   interrupt, 6-14
   LED latch. 6-14
   status LED, 6-7
PCS card
   address logic, 8-16
   diagnostic interface, 8-17
   frontplane interface, 8-16
   operation, 8-13
   output driver enable logic, 8-17
   physical characteristics, 8-1
   priority chain, 8-16
   PROM banks, 8-13
```

PE signal, 10-59
PFW signal, 10-60
Physical description
backplane, 10-1
frontplane, 11-1
PON signal, 10-60
Power cycling, 5-38
Power requirements, 1-5
Priorities, 10-4
Processor cards, 2-1
PS signal, 10-60

R

RAM array, 6-6 row decoder, 6-6 RAS drivers, 6-11 RAS pulse, 6-10 Refresh counter, 6-14 Register base, 4-19 condition, 3-17, 3-40extend, 3-41 external, memory controller, 5-7 GRIN, 4-2 instruction (counter), 3-17 macro, 3-13 microinstruction, 3-8, 3-25 overflow, 3-40 PRIN, 4-2 SRIN, 9-5 Register files, 4-11 Register-N, 9-5 REMEM signal, 10-61 Remote memory access, 10-18 RNI signal, 10-62 ROM inputs and outputs, 4-11

S

SCHID signal, 10-62 SCHOD signal, 10-63 SCLK signal, 10-63 Select code, 10-16 Self test, 1-5 Self-test, 3-44 SELFC signal, 10-64 Shift linkage, 3-35

```
Signals
   abbreviations, 3-1
   HOLD, 4-25
Signals, backplane
   ABO-AB14, 10-50
   AEO-AE4 (SCO-SC4), 10-62
   BUSY, 5-5, 5-23, 10-51
   CCLK, 10-51
   CPUTURN, 10-51
   CRS, 10-52
   DBO-DB15, 10-52
   definitions, 10-50
   FCLK, 5-21, 5-24, 10-53
   IAK, 10-54
   ICHID. 10-54
   ICHOD, 10-54
   INTRQ, 10-55
   IOGO, 2-8, 4-25, 10-55
   IORQ, 2-8, 10-56
   MCHID, 10-56
   MCHOD, 10-57
   MCHODOC, 10-57
   MEMDIS, 5-24, 10-58
   MEMGO, 5-5, 5-23, 5-24, 4-26, 10-58
   MLOST, 10-58
   MP, 10-59
   MRQ, 4-26, 10-59
   PE, 10-59
   PFW, 10-60
   PON, 3-40, 10-60
   PS, 10-60
   REMEM, 10-61
   RNI, 10-62
   SCHID, 2-10, 10-62
   SCHOD, 2-10, 10-63
   SCLK, 2-8, 3-20, 5-23, 10-63
   SELFC, 10-64
   SLAVE, 2-10, 10-64
   timing specifications, 10-24
   VALID, 5-5, 5-23, 4-26, 10-65
   WE. 10-65
Signals, memory controller
   ACK, 5-31
   ALATCH, 5-17, 5-26
   BUSY, 5-23
   CAS, 5-28,7-12
   CASEN, 5-28
   CEN, 5-30
   CMP-, 5-30
   DLATCH, 5-27
```

```
EC, 5-21
   FCLK, 5-24
   GMGO, 5-15
   MEMDIS, 5-17, 5-24, 5-29
   MEMGO, 4-26, 5-15, 5-23
   MRQ, 4-26
   MV, 5-31
   PON, 5-38
   RAS, 5-28, 5-31
   RE, 5-30
   RGO, 5-32
   RP, 5-32
   SCLK, 5-23, 10-63
   SELFC, 5-16, 10-64
   VALID, 5-23
SKP bit, 4-10
Slave mode timing, 10-23
Slave mode transfers, 10-22
SLAVE signal, 10-64
Specifications
   backplane, 10-7
   signal timing, 10-24
System environment, 1-1
```

T

Time-base, 4-13
Timeout, microcode, 4-13
Timing
interrupts, 10-18
memory handshake, 10-16
slave mode, 10-23
specifications, 10-24

٧

VALID signal, 10-65 Virtual control panel, 2-10

W

WCS card
access for user requirements, 8-11
address logic, control store, 8-12
addressing, 8-5
backplane address, 8-7

backplane interface, 8-7 control-store word boundaries, 8-8 data logic, control store, 8-12 DMA, timing for, 8-11 frontplane and backplane conflicts, 8-9 frontplane/backplane operation, 8-1 input logic, 8-9 on/off logic, 8-7 operation, 8-5 output logic, backplane, 8-11 physical characteristics, 8-1 power-up condition, 8-9 priority selection, 8-12 selection of map and data RAMs, 8-8synchronous counting, address, 8-8 WE- signal, 10-65

READER COMMENT SHEET

HP 1000 A700 COMPUTER Engineering & Reference Documentation

02137-90005

June 1984

Update No
(If Applicable)

We welcome your evaluation of this manual. Your comments and suggestions help us improve our publications. Please use additional pages if necessary. If you have technical questions or if you want to order publications, make your inquiries to a representative of your local HP office. Thank you for your comments! No postage necessary if mailed in the U.S.A.

FROM:			
Name .			
Company .		 *	
Address .	· · · · · · · · · · · · · · · · · · ·		



BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 141 CUPERTINO, CA.

-- POSTAGE WILL BE PAID BY --

Hewlett-Packard Company

Data Systems Division 11000 Wolfe Road Cupertino, California 95014

ATTN: Technical Publications

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



FOLD

FOLD

