## SUBJECT

Changes and additions to the Multics Hardware and Software Formats

## SPECIALINSTRUCTIONS

This Program Logic Manual (PLM) describes certain internal modules constituting the Multics System. It is intended as a reference for only those who are thoroughly familiar with the implementation details of the Multics operating system; interfaces described herein should not be used by application programmers or subsystem writers; such programmers and writers are concerned with the external interfaces only. The external interfaces are described in the Multics Programmers' Manual, Commands and Active Functions (Order No. AG92), Subroutines (Order No. AG93), and Subsystem Writer's Guide (Order No. AK92).

This is the first addendum to AN87 Revision 0 dated July 1976. Change bars in the margin indicate technical changes and additions; asterisks denote deletions.
As Multics evolves, Honeywell will add, delete, and modify module descriptions in subsequent PLM updates. Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions.

## ORDERNUMBER

To update the manual, remove old pages and insert new pages as follows:

| Remove | Insert <br> iii through vi |
| :--- | :--- |
| $1-51,1-52$ | iii through vi |
| $1-55,1-56$ | $1-51,1-52$ |
|  | $1-55,1-56$ |
| $6-21,6-22$ | $6-5.1,6-5.2$ |
|  | $6-21,6-22$ |
| $7-5$ through $7-8$ | $6-22.1$, blank |
| C-1, C-2 | $7-5$ through $7-9$, blank |

## Remove

iii through vi
$1-51,1-52$
$1-55,1-56$
$6-21,6-22$

7-5 through 7-8
$C-1, C-2$

Insert
iii through vi
$1-51,1-52$
$1-55,1-56$
$6-5.1,6-5.2$
$6-21,6-22$
6-22.1, blank
$C-1, \quad C-2$

## SERIES 60 (LEVEL 68)

## RESTRICTED DISTRIBUTION

SUBJECT:
Detailed Formats of Information Read or Shared by Hardware and Formats Used by Multics Software.

SPECIAL INSTRUCTIONS:
This Program Logic Manual (PLM) describes certain internal modules constituting the Multics System. It is intended as a reference for only those who are thoroughly familiar with the implementation details of the Multics operating system; interfaces described herein should not be used by application programmers or subsystem writers; such programmers and writers are concerned with the external interfaces only. The external interfaces are described in the Multics Programmers' Manual, Commands and Active Functions (Order No. AG92), Subroutines (Order No. AG93), and Subsystem Writers' Guide (Order No. AK92).

As Multics evolves, Honeywell will add, delete, and modify module descriptions in subsequent PLM updates. Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions.

This PLM is one of a set which, when complete, will supersede the System Programmers' Supplement to the Multics Programmers: Manual (Order No. AK96).

```
THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE EXCLUSIVE
PROPERTY OF HONEYWELL INFORMATION SYSTEMS. DISTRIBUTION IS
LIMITED TO HONEYWELL EMPLOYEES AND CERTAIN USERS AUTHORIZED
TO RECEIVE COPIES. THIS DOCUMENT SHALL NOT BE REPRODUCED OR
ITS CONTENTS DISCLOSED TO OTHERS IN WHOLE OR IN PART.
```

DATE:
July 1976

ORDER NUMBER:
AN87, Rev. 0

Multics Program Logic Manuals (PLMs) are intended for use by Multics system maintenance personnel, development personnel, and others who are thoroughly familiar with Multics internal system operation. They are not intended for application programmers or subsystem writers.

The PLMs contain descriptions of modules that serve as internal interfaces and perform special system functions. These documents do not describe external interfaces, which are used by application and system programmers.

Since internal interfaces are added, deleted, and modified as design improvements are introduced, Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions. To help maintain accurate PLM documentation, Honeywell publishes a special status bulletin containing a list of the PLMs currently available and identifying updates to existing PLMs. This status bulletin is distributed automatically to all holders of the System Programmers Supplement to the Multics Programmers' Manual (Order No. AK96) and to others on request. To get on the mailing list for this status bulletin, write to:

Large Systems Sales Support
Multics Project Office
Honeywell Information Systems Inc.
Post Office Box 6000 (MS A-85)
Phoenix, Arizona 85005

This PLM contains the detailed formats of status words, control unit data, fault codes, and other information read or shared by hardware. It also includes the formats peculiar to the Multics software environment, such as stack frame formats. In addition, octal masks are included in the detailed description of several formats as a further aid to the reader.

This manual should probably be used in conjunction with the System Dump Analysis PLM, Order No. AN53, when analyzing dumps or system problems.

Many acronyms are used throughout this manual. The acronym, FNP, is used to mean either the DATANET 355 Front-End Network Processor or the DATANET 6600 Front-End Network Processor. (Their use with the Multics system is completely interchangeable.) Several acronyms are defined in text; all of them are defined in Appendix A for the reader's convenience.


## CONTENTS (cont)



## Page

Console Data Format ..... 6-10
Console Status Word Format ..... 6-11
Card Reader ..... 6-11
Card Reader Data Format ..... 6-1
Card Reader Status Word Format ..... 6-12
Line Printer ..... 6-12
Line Printer Data Format ..... 6-12
Line Printer Status Word Format ..... 6-13
Low-Speed Line Adapter ..... 6-13
LSLA PCW Commands ..... 6-14
LSLA Control Word Area ..... 6-14
LSLA Active Status Word Format ..... 6-14
LSLA Configuration Status Word Format ..... 6-15
LSLA Device Command Characters ..... 6-16
LSLA Device Status Characters ..... 6-16
High-Speed Line Adapter ..... 6-17
HSLA PCW Commands ..... 6-19
HSLA Control Word Areas ..... 6-20
Base Address Word Format ..... $6-? 0$
Character Control ..... 6-20
Character Control Character Format ..... 6-21
Mask Register Word Format for DN6670 FNPs ..... 6-22
HSLA Active Status Word Format ..... 6-2?
HSLA Configuration Status Word Format ..... 6-23
FNP Environment ..... $6-24$
Interrupt Assignments ..... 6-24
Interrupt Cells ..... 6-26
Fault Vectors ..... 6-26
FNP Store Map ..... 6-27
Section VII
Multics Environment ..... 7-1
Main Memory Maps ..... 7-1
BOS Environment ..... 7-1
Bootstrap 1 Environment ..... 7-3
Service Environment ..... 7-4
Interrupt Assignments ..... 7-4
Machine Conditions Data Layout ..... 7-5
Stacks ..... 7-5
Stack Header Layout ..... 7-5
Stack Frame Layout ..... 7-6
Calls ..... 7-6
Argument List Layout ..... 7-6
PL/I Descriptors ..... 7-6
Argument Descriptor ..... 7-7
Appendix A Acronym Definitions ..... A-1
Appendix E Data and Control Word Formats ..... P-1
Appendix $C$
Peripheral Status ..... C-1
Card Readers ..... C. 1
Card Punches ..... C-4
Line Printers ..... C-6
Magnetic Tapes ..... C-10
Disk Storage ..... C-14
System Consoles ..... C-18
MPC Extended Status ..... C-19
DSU181 Extended Status ..... C-20
DSU190A Extended Status ..... C-2 1
DSU190B Extended Status ..... C-22
MSUO451 Extended Status ..... C-24

## Page

| Figure | 1 |
| :---: | :---: |
| Figure | 1-2. |
| Figure |  |
| Figure | 1-4. |
| Figure | 1-5. |
| Figure | 1 |
| Figure | 1-7. |
| Figure | 1-8. |
| Figure | 1-9. |
| Figure | 1-10. |
| Figure | 1-11. |
| Figure | 1-12. |
| Figure | 1-13. |
| Figure | 1-14. |
| Figure | 1-15. |
| Figure | 1-16. |
| Figure | 1-17. |
| Figure | 1-18. |
| Figure | 1-19. |
| Figure | 1-20. |
| Figure | 1-21. |
| Figure | 1-22. |
| Figure | 1-23. |
| Figure | 1-24. |
| Figure | 1-25. |
| Figure | 1-26. |
| Figure | 1-27. |
| Figure | 1-28. |
| Figure | 1-29. |
| Figure | 1-30. |
| Figure | 1-31. |
| Figure | 1-32. |
| Figure | 1-33. |
| Figure | 1-34. |
| Figure | 1-35. |
| Figure | 1-36. |
| Figure | 1-37. |
| Figure | 1-38. |
| Figure | 1-39. |
| Figure | 1-40. |
| Figure | 1-41. |
| Figure | 1-42. |
| Figure | 1-43. |
| Figure | 1-44. |
| Figure | 1-45. |
| Figure | 1-46. |
| Figure | 1-47. |
| Figure | 1-48. |
| Figure | 2-1. |
| Figure | 2-2. |
| Figure | 2-3. |
| Figure | 2-4. |
| igure | 2-5. |



## Page

| Figure 2-6. | System Clock (rscr/sscr/recl 00004X) Data <br> Format . . . . . . . . . . . . . . . . . . . . 2-7 |
| :---: | :---: |
| Figure 2-7. | Store Mode Register (rscr/sscr 00006X) Data |
|  | Format . . . . . . . . . . . . . . . . . . . 2-8 |
| Figure 3-1. | IOM Mailbox Layout . . . . . . . . . . . 3-1 |
| Figure 3-2. | IOM Channel Mailbox Layout . . . . . . . . . 3-2 |
| Figure 3-3. | IOM List Pointer Word (LPW) Format . . . . . . 3-3 |
| Figure 3-4. | IOM Peripheral Control Word (PCW) Format . . . 3-5 |
| Figure 3-5. | IOM Data Transmission DCW Format . . . . . . 3-6 |
| Figure 3-6. | IOM Instruction DCW Format . . . . . . . . 3-6 |
| Figure 3-7. | IOM Transfer DCW Format . . . . . . . . . . 3-7 |
| Figure 3-8. | IOM Status Control Word (SCW) Format . . . . . 3-8 |
| Figure 3-9. | IOM System Fault Status Word Format . . . . . . 3-9 |
| Figure 3-10. | IOM Channel Status Data Format . . . . . . . 3-11 |
| Figure 3-11. | IOM Special Status Word Format . . . . . . . 3-13 |
| Figure 4-1. | Bulk Store Mailbox Layout . . . . . . . . . 4-1 |
| Figure 4-2. | Bulk Store Current Status Block (CSB) <br> Format, Word 0. . . . . . . . . . . . . . . . 4-2 |
| Figure 4-3. | Bulk Store Data Control Block (DCB) Format, Word 0. . . . . . . . . . . . . . . . . . . . 4-3 |
| Figure 4-4. | Bulk Store Data Control Block (DCB) Format, Word 1 . . . . . . . . . . . . . . . . . . . . 4-3 |
| Figure 4-5. | Bulk Store Data Control Block (DCB) Format, Word 2 . . . . . . . . . . . . . . . . . . . . 4-4 |
| Figure 4-6. | Bulk Store Data Control Block (DCB) Format, <br> Word 3. . . . . . . . . . . . . . . . . . . $4-4$ |
| Figure 4-7. | Bulk Store DCB Status Block Format, Word 0 . . 4-5 |
| Figure 4-8. | Bulk Store DCB Status Block Format, Word 1 . . 4-6 |
| Figure 4-9. | Bulk Store DCB Status Block Format, Word 2 . . 4-6 |
| Figure 4-10. | Bulk Store DCB Status Block Format, Word 3 . $4-6$ |
| Figure 4-11. | Bulk Store DCB Status Block Format, Word 4 . . 4-7 |
| Figure 6-1. | FNP Store Reference Instruction Format . . . . 6-1 |
| Figure 6-2. | FNP Nonstore Reference Instruction Format Group 1 . . . . . . . . . . . . . . . . . . . 6-2 |
| Figure 6-3. | FNP Nonstore Reference Instruction Format Group 2 . . . . . . . . . . . . . . . . . . 6-2 |
| Figure 6-4. | FNP IOM Hardware Communications Region <br> Layout . . . . . . . . . . . . . . . . . . . . 6-5 |
| Figure 6-5. | FNP IOM Fault Status Word Format . . . . . . . 6-6 |
| Figure 6-6. | FNP IOM ICW Format . . . . . . . . . . . . 6-7 |
| Figure 6-7. | FNP DIA PCW Format . . . . . . . . . . . . . 6-8 |
| Figure 6-8. | FNP DIA DCW Format . . . . . . . . . . . 6-8 |
| Figure 6-9. | FNP DIA Status Word Format . . . . . . . . . 6-9 |
| Figure 6-10. | FNP Console PCW Format . . . . . . . . . . 6-10 |
| Figure 6-11. | FNP Card Reader PCW Format . . . . . . . . 6-11 |
| Figure 6-12. | FNP Line Printer PCW Format . . . . . . . . . 6-12 |
| Figure 6-13. | FNP LSLA PCWO Format . . . . . . . . . . . 6-13 |
| Figure 6-14. | FNP LSLA PCW1 Format . . . . . . . . . . . . 6-13 |
| Figure 6-15. | FNP LSLA Active Status Word Format . . . . . . 6-14 |
| Figure 6-16. | FNP LSLA Configuration Status Word . . . . . . 6-15 |
| Figurs E-17. | FNP ISI.A Device Control Characters . . . . . . 6-16 |
| Figure 6-18. | FNP LSLA Device Status Character Formats . . . 6-16 |
| Figure 6-19. | FNP HSLA PCWO Format . . . . . . . . 6-17 |
| Figure 6-20. | FNP HSLA PCW1 Format . . . . . . . . . . . 6-17 |
| Figure 6-21. | FNP HSLA PCW2 Format . . . . . . . . . . . . 6-18 |
| Figure 6-22. | FNP HSLA PCW3 Format . . . . . . . . . . . 6-19 |
| Figure 6-23. | FNP HSLA BAW Format . . . . . . . . . . . . 6-20 |
| Figure 6-24. | FNP HSLA CCC Format . . . . . . . . . . . . . 6-21 |
| Figure 6-25. | FNP HSLA Mask Register Word Format . . . . . 6-22 |
| Figure 6-26. | FNP HSLA Active Status Word Format . . . . . . 6-22 |
| Figure 6-27. | FNP HSLA Configuration Status Word Format . . . 6-23 |
| Figure 6-28. | FNP Store Map . . . . . . . . . . . . . . 6-27 |
| Figure 7-1. | Main Memory Map for BOS . . . . . . . . . 7-1 |

## Page

Table 1-1.
Table 1-2. Table 1-3.

Table 1-4. Table 1-5. Table 6-1. Table 6-2.

Table 6-3.
Table 6-4.
Table 6-5.
Table 6-6.
Table 7-1.
Table 7-2.
Table B-1.


TABLES

Page
Main Memory Map for Bootstrap1 . . . . . . . 7-2
Main Memory Map for Multics Service . . . . . . 7-3
Machine Conditions Data Layout . . . . . . . . 7-4
Stack Header Layout . . . . . . . . . . . . . . 7-5
Stack Frame Layout . . . . . . . . . . . . . . 7-6
Argument List Layout . . . . . . . . . . . . . 7-7

Bulk Store Data Control Block (DCB) Format . . B-3
Bulk Store DCB Status Block Format . . . . . . B-3
Bulk Store Current Status Block (CSB)
DU Pointers and
SCU Data Format $\quad$ B-5
DSS181 Extended Status . . . . . . . . . . . C-21
DSS190A Extended Status • • • • • • • ••••
MSU0451 Extended Status . . . . . . . . . . . C-25

Instruction Opcode Chart, Bit $27=0$. . . . . 1-3
Instruction Opcode Chart, Bit $27=1$. . . . . $1-4$
Alphabetic Listing of Processor
Instructions . . . . . . . . . . . . . . . . 1-5
Standard Instruction Modifier Chart . . . . . . 1-12
Processor Fault Numbers . . . . . . . . . . . 1-41
Store Reference Instruction Opcodes . . . . . . 6-2
Nonstore Reference Instruction Opcodes
(Group 1) . . . . . . . . . . . . . . . . 6-2
Nonstore Reference Instruction Opcodes
(Group 2) . . . . . . . . . . . . . . . . . . 6-3
Alphabetic Listing of FNP Instruction Opcodes . . . . . . . . . . . . . . . . . 6-3
FNP Interrupt Assignment Map . . . . . . . . 6-25
FNP Interrupt Cells . . . . . . . . . . . . . 6-26
Interrupt Assignments . . . . . . . . . . . . 7-3
ASCII Character Chart . . . . . . . . . . . . 7-8
Processor Fault Numbers . . . . . . . . . . . . B-6

This section describes the registers and register data formats (as seen in an octal store dump) of the program-accessible registers of the Level 68 processors. Only very brief discussions of the roles of the various features in the operation of the processor are given. See Multics Processor Reference Manual, Order No. AL39 for a complete description of the processor operation.

## CONTROL UNIT AND OPERATIONS UNIT FORMATS

The control unit (CU) is that portion of the processor hardware that decodes instruction opcodes, loads and unloads registers, responds to internal and external hardware signals, and interfaces with the main store. The operations unit (OU) is that portion of the processor hardware that executes the binary word mode or basic instructions.

## Processor Instructions

The basic instruction word format is shown below in Figure 1-1. The PL/I declaration (and the name of the include file) is given below. The following pages contain the instruction opcode charts (Tables 1-1 and 1-2) and an alphabetic list of the processor instructions (Table 1-3).

PL/I Declaration (db_inst.incl.pl1)

| dcl | 1 instr |  | based | (ilc_ptr) | aligned, |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | (2 | offset | fixed | bin (17) , |  |
|  | 2 | opcode | bit(10) | ), |  |
|  | 2 | inhibit | bit(1) |  |  |
|  | 2 | pr_bit | bit(1) |  |  |
|  | 2 | tag | bit(6) |  | unaligned; |
| dcl | 1 instr_pr |  | based | (ilc_ptr) | aligned, |
|  | (2 | pr | bit(3) |  |  |
|  | 2 | of fset | fixed | bin (14), |  |
|  | 2 | pad | bit(18) | )) | unaligned |



Figure 1-1. Basic Instruction Word Format

Legend:

```
ADDRESS For P=0; 18-bit procedure segment address.
    For P=1; 3-bit pointer register number and 15-bit signed word offset.
OPCODE Instruction operation code.
I Interrupt inhibit bit.
P Pointer register flag.
TAG Instruction address modifier.
```


## Explanation of Opcode Notation

The opcode field of the instruction is 10 bits long (bits 18-27). The normal notation is to express the first nine bits (bits 18-26) in octal followed by either "(1)" or "(0)" for the tenth bit (bit 27). For example, lda is expressed as 235(0), which is 0100111010 in the opcode field, and mlr is expressed as 100(1), which is 0010000001 . The two opcode charts on the following pages divide the instruction set into two groups: those with bit 27 equal to 0 and those with bit 27 equal to 1.

Table 1-1. Instruction Opcode Chart, Bit $27=0$

|  | 000 | 001 | 002 | 003 | 004 | 005 | 006 | 007 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 |  | mme 1 | drl |  | mme2 | mme 3 |  | mme 4 |
| 010 |  | nop | puls 1 | puls2 |  | cioc |  |  |
| 020 | adlx0 | adix1 | adlx2 | adlx 3 | adlx4 | adlx 5 | adlx 6 | adlx 7 |
| 030 |  |  | Idge | adl | 1dac | adla | adla | adlaq |
| 040 | asx0 | asx 1 | asx2 | asx3 | asx 4 | asx5 | asx6 | asx7 |
| 050 | adwp0 | adwp1 | adwp2 | adwp3 | aos | asa | asq | sscr |
| 060 | adx0 | adx1 | adx2 | adx 3 | adx 4 | $\mathrm{adx5}$ | adx6 | adx 7 |
| 070 |  | awca | awce | 1 reg |  | ada | ada | adaq |
| 100 | cmpxo | cmpx 1 | cmpx2 | cmpx 3 | cmpx 4 | cmpx 5 | cmpx6 | cmpx 7 |
| 110 |  | cwl |  |  |  | cmpa | cmpq | cmpaq |
| 120 | sbixo | sbix 1 | silx2 | sbix 3 | silx 4 | sblx 5 | sblx 6 | sblx 7 |
| 130 |  |  |  |  |  | sbla | sbla | sblaq |
| 140 | ssx0 | ssx 1 | ssx2 | ssx3 | ssx 4 | ssx5 | ssx6 | ssx 7 |
| 150 | adwp4 | adwp5 | adwp6 | adwp7 | sdbr | ssa | ssq |  |
| 160 | sbx0 | sbx1 | sbx2 | sbx3 | sbx 4 | sbx5 | sbx6 | sbx7 |
| 170 |  | swoa | swca | 1 pri |  | sba | sba | sbaq |
| 200 | cnax0 | cnax 1 | cnax2 | cnax3 | cnax4 | cnax 5 | cnax6 | cnax 7 |
| 210 |  | cmk | absa | epaq | sznc | cnaa | cnaq | cnaaq |
| 220 | 1dx0 | Idx 1 | 1dx2 | 1dx3 | 1 dx 4 | 1dx5 | ldx6 | 1dx7 |
| 230 | 1 bar | rsw | 1 dbr | rmem | szn | 1 da | lda | 1daa |
| 240 | orsx0 | orsx 1 | orsx2 | orsx3 | orsx4 | orsx5 | orsx6 | orsx 7 |
| 250 | sprio | spbp 1 | spri2 | spbp3 | spri | orsa | orsq | 1sdp |
| 260 | orx0 | orx 1 | orx2 | orx3 | orx 4 | orx5 | orx6 | orx7 |
| 270 | tspo | tsp1 | tsp2 | tsp3 |  | ora | org | orag |
| 300 | canx0 | canx1 | canx2 | canx 3 | canx4 | canx 5 | canx6 | canx 7 |
| 310 | eawp0 | easp0 | eawp2 | easp2 |  | cana | canq | canaq |
| 320 | 1cx0 | lcx1 | 1 cx 2 | 1 cx 3 | 1 cx 4 | lex5 | lcx 6 | lex 7 |
| 330 | eawp4 | easp4 | eawp6 | easp6 |  | lea | lca | lcaq |
| 340 | ansx0 | ansx1 | ansx2 | ansx3 | ansx4 | ansx5 | ansx6 | ansx 7 |
| 350 | eppo | epbp1 | epp2 | epbp3 | stac | ansa | ansq | sted |
| 360 | anx0 | anx1 | anx2 | anx3 | anx 4 | anx5 | anx6 | anx7 |
| 370 | epp 4 | epbp5 | epp6 | epbp 7 |  | ana | and | anaq |
| 400 |  | mpf | mpy |  |  | cmg |  |  |
| 410 |  | 1 de |  | rscr |  | ade |  |  |
| 420 |  | ufili |  | dufilm |  | fcmg |  | dfomg |
| 430 | fszn | fld |  | dfld |  | ufa |  | dufa |
| 440 | sx10 | sxl1 | sx12 | sx13 | sx14 | sxl5 | sx16 | sxl7 |
| 450 | stz | smic | scpr |  | stt | fst | ste | dfst |
| 460 |  | fmp |  | dfmp |  |  |  |  |
| 470 | fstr | frd | dfstr | dfrd |  | fad |  | dfad |
| 500 | rpl |  |  |  |  | bcd | div | dvf |
| 510 |  |  |  | fneg |  | fomp |  | dfcmp |
| 520 | rpt |  |  |  |  | fdi |  | dfdi |
| 530 |  | neg | cams | negl |  | ufs |  | dufs |
| 540 | sprp0 | sprp1 | sprp2 | sprp3 | sprp4 | sprp5 | sprp6 | sprp7 |
|  | sbar | stba | stbq | smem | stc 1 |  |  | ssdp |
| 560 | rpd |  |  |  |  | fdv |  | dfdv |
| 570 |  |  |  | fno |  | fsb |  | dfsb |
| 600 | tze | tnz | tnc | tre | timi | tpl |  | ttf |
| 610 | rted |  |  | reu | teo | teu | dis | tov |
| 620 | eax0 | eax 1 | eax2 | eax3 | eax 4 | eax5 | eax6 | eax7 |
| 630 | ret |  |  | recl | 1di | eaa | ead | 1dt |
| 640 | ersxo | ersx1 | ersx2 | ersx3 | ersx4 | ersx5 | ersx6 | ersx 7 |
| 650 | spri4 | spbp5 | spri6 | spbp7 | stacq | ersa | ersq | scu |
| 660 | erx0 | erx 1 | erx2 | erx3 | erx4 | erx5 | erx6 | erx7 |
| 670 | $t \leq p 4$ | tsp5 | $t s p 6$ | $t s p 7$ | lepr | era | era | erag |
| 700 | tsx0 | tsx 1 | tsx2 | tsx 3 | tsx 4 | tsx 5 | tsx6 | tsx 7 |
| 710 | tra |  |  | call6 |  | tss | xec | xed |
| 720 | Ixl0 | 1xl 1 | $1 \times 12$ | $1 \times 13$ | $1 \times 14$ | $1 \mathrm{xl5}$ | $1 \times 16$ | $1 \times 17$ |
| 730 |  | ars | ars | 1 rs |  | als | als | 11 s |
| 740 | stx0 | stx 1 | stx2 | stx 3 | stx 4 | stx5 | stx6 | stx 7 |
| 750 | stc2 | stca | steq | sreg | sti | sta | stq | staq |
| 760 | lprp0 | lprp1 | lprp2 | lprp3 | lprp4 | lprp5 | lprp6 | lprp7 |
| 770 |  | arl | arl | 1 rl | gtb | alr | glr | $11 r$ |

Table 1-2. Instruction Opcode Chart, Bit $27=1$

|  | 000 | 001 | 002 | 003 | 004 | 005 | 006 | 007 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 |  |  |  |  |  |  |  |  |
| 010 |  |  |  |  |  |  |  |  |
| 020 | mve |  |  |  | mvne |  |  |  |
| 030 |  |  |  |  |  |  |  |  |
| 040 |  |  |  |  |  |  |  |  |
| 050 |  |  |  |  |  |  |  |  |
| 060 | csl | csr |  |  | sztl | sztr | cmpb |  |
| 070 |  |  |  |  |  |  |  |  |
| 100 | mlr | mrl |  |  |  |  | cmpc |  |
| 110 |  |  |  |  |  |  |  |  |
| 120 | scd | scdr |  |  | scm | scmr |  |  |
| 130 |  |  |  |  |  |  |  |  |
| 140 |  |  |  |  |  |  |  |  |
| 150 |  |  |  |  | sptr |  |  |  |
| 160 | mvt |  |  |  | tct | tetr |  |  |
| 170 |  |  |  | lptr |  |  |  |  |
| 200 |  |  | ad2d | sb2d |  |  | mp2d | dv2d |
| 210 |  |  |  |  |  |  |  |  |
| 220 |  |  | ad3d | sb3d |  |  | mp3d | dv3d |
| 230 |  |  | lsdr |  |  |  |  |  |
| 240 |  |  |  |  |  |  |  |  |
| 250 | spbp0 | spri1 | spbp2 | spri3 | ssdr |  |  | lptp |
| 260 |  |  |  |  |  |  |  |  |
| 270 |  |  |  |  |  |  |  |  |
| 300 | mvn 1 | btd |  | cmpn |  | dtb |  |  |
| 310 | easp1 | eawp1 | easp3 | eawp3 |  |  |  |  |
| 320 |  |  |  |  |  |  |  |  |
| 330 | easp5 | eawp5 | easp7 | eawp7 |  |  |  |  |
| 340 |  |  |  |  |  |  |  |  |
| 350 | epbpo | epp1 | epbp2 | epp3 |  |  |  |  |
| 360 |  |  |  |  |  |  |  |  |
| 370 | epbp4 | epp5 | epbp6 | epp7 |  |  |  |  |
| 400 |  |  |  |  |  |  |  |  |
| 410 |  |  |  |  |  |  |  |  |
| 420 |  |  |  |  |  |  |  |  |
| 430 |  |  |  |  |  |  |  |  |
| 440 |  |  |  | sareg |  |  |  | spl |
| 450 |  |  |  |  |  |  |  |  |
| 460 |  |  |  | lareg |  |  |  | 1 pl |
| 470 |  |  |  |  |  |  |  |  |
| 500 | a9bd | a6bd | a4bd | abd |  |  |  | awd |
| 510 |  |  |  |  |  |  |  |  |
| 520 | s9bd | s6bd | s4bd | sbd |  |  |  | swd |
| 530 |  |  | camp |  |  |  |  |  |
| 540 | arao | aral | ara2 | ara3 | ara4 | ara5 | ara6 | ara7 |
| 550 |  |  |  |  |  |  |  | sptp |
| 560 | a ${ }^{\text {aro }}$ | aar1 | aar2 | aar3 | aar 4 | aar5 | aar6 | aar7 |
| 570 |  |  |  |  |  |  |  |  |
| 600 | trin | trtf |  |  | tmoz | tpnz | ttn |  |
| 610 |  |  |  |  |  |  |  |  |
| 620 |  |  |  |  |  |  |  |  |
| 630 |  |  |  |  |  |  |  |  |
| 640 | arno | arn1 | arn2 | arn3 | arn4 | arn5 | arn6 | $\operatorname{arn7}$ |
| 650 | spbp 4 | sprib | spopó | spri7 |  |  |  |  |
| 660 670 | naro | nar1 | nar2 | nar3. | nar4 | nar5 | nar6 | nar7 |
| 700 |  |  |  |  |  |  |  |  |
| 710 |  |  |  |  |  |  |  |  |
| 720 |  |  |  |  |  |  |  |  |
| 730 |  |  |  |  |  |  |  |  |
| 740 | sar0 | sar1 | sar2 | sar3 | sar 4 | sar5 | sar6 | sar7 |
| 750 |  |  |  |  | sra |  |  |  |
| 760 | laro | lar1 | $1 a r 2$ | $\operatorname{lar} 3$ | lar4 | lar5 | lar6 | lar7 |
| 770 |  |  |  |  | 1 ra |  |  |  |


| Mnemonic | Code | Meaning |
| :---: | :---: | :---: |
| a4bd | 502(1) | Add 4-bit character displacement to AR |
| a6bd | 501(1) | Add 6-bit character displacement to AR |
| a9bd | 500(1) | Add 9-bit character displacement to AR |
| aarN | 56 N (1) | Alphanumeric descriptor to ARN |
| abd | 503(1) | Add bit displacement to AR |
| absa | 212(0) | Absolute address to A register |
| ad2d | 202(1) | Add using two decimal operands |
| ad3d | 222(1) | Add using three decimal operands |
| ada | $075(0)$ | Add to A register |
| adaq | 077(0) | Add to AQ register |
| ade | 415(0) | Add to E register |
| adl | 033(0) | Add low to AQ register |
| adla | 035(0) | Add logical to A register |
| adlaq | 037(0) | Add logical to AQ register |
| adlq | 036(0) | Add logical to Q register |
| adlxN | 02 N (0) | Add logical to index N |
| adq | 076(0) | Add to Q register |
| adwpo | 050(0) | Add to word number field of PRO |
| adwp1 | 051(0) | Add to word number field of PR1 |
| adwp2 | 052(0) | Add to word number field of PR2 |
| adwp3 | 053(0) | Add to word number field of PR3 |
| adwp 4 | 150(0) | Add to word number field of PR4 |
| adwp5 | 151(0) | Add to word number field of PR5 |
| adwp6 | 152(0) | Add to word number field of PR6 |
| adwp7 | 153(0) | Add to word number field of PR7 |
| $\operatorname{adxN}$ | 06 N (0) | Add to index N |
| alr | 775 (0) | A register left rotate |
| als | 735(0) | A. register left shift |
| ana | 375(0) | AND to A register |
| anaq | 377(0) | AND to AQ register |
| anq | 376(0) | AND to Q register |
| ansa | 355(0) | AND to storage from A register |
| ansq | 356(0) | AND to storage from Q register |
| ansx ${ }^{\text {N }}$ | 34 N (0) | AND to storage from index $\underline{N}$ |
| anx ${ }^{\text {N }}$ | 36 N (0) | AND to index N |
| aos | 054(0) | Add one to storage |
| araN | 54 N (1) | ARN to alphanumeric descriptor |
| arl | 771 (0) | A register right logical shift |
| arnN | 64 N ( 1 ) | ARN to numeric descriptor |
| ars | 731(0) | A register right shift |
| asa | 055(0) | Add stored to A register |
| asq | 056(0) | Add stored to Q register |
| asx ${ }^{\text {N }}$ | 04 N (0) | Add stored to index $\underline{N}$ |
| awca | $071(0)$ | Add with carry to A register |
| awcq | 072(0) | Add with carry to Q register |
| awd | 507(1) | Add word displacement to AR |
| bcd | 505(0) | Binary-to-BCD |
| btd | 301(1) | Binary-to-Decimal |
| call6 | 713 (0) | Call |
| camp | 532(1) | Clear associative memory paged |


| Mnemonic | Code | Meaning |
| :--- | :--- | :--- |
| cams | $532(0)$ | Clear associative memory segmented |
| cana | $315(0)$ | Comparative AND with A register |
| canaq | $317(0)$ | Comparative AND with AQ register |
| canq | $316(0)$ | Comparative AND with Q register |
| canxN | $30 N(0)$ | Comparative AND with index |
| cioc | $015(0)$ | Connect |
| cmg | $405(0)$ | Compare magnitude |
| cmk | $211(0)$ | Compare masked |
| cmpa | $115(0)$ | Compare with A register |
| cmpaq | $117(0)$ | Compare with AQ register |
| cmpb | $066(1)$ | Compare bit strings |
| cmpc | $106(1)$ | Compare alphanumeric character strings |
| cmpn | $303(1)$ | Compare numeric |
| cmpq | $116(0)$ | Compare with Q register |
| cmpxN | $10 N(0)$ | Compare with index |
| cnaa | $215(0)$ | Comparative NOT with A register |
| cnaaq | $217(0)$ | Comparative NOT with AQ register |
| cnaq | $216(0)$ | Comparative NOT with Q register |
| cnaxN | $20 N(0)$ | Comparative NOT with index |


| Mnemonic | Code | Meaning |
| :---: | :---: | :---: |
| eawp2 | $312(0)$ | Effective address to word and bit fields of PR2 |
| eawp3 | 313(1) | Effective address to word and bit fields of PR3 |
| eawp 4 | 330 (0) | Effective address to word and bit fields of PR4 |
| eawp5 | 331(1) | Effective address to word and bit fields of PR5 |
| eawp6 | 332(0) | Effective address to word and bit fields of PR6 |
| eawp7 | 333(1) | Effective address to word number field of PR7 |
| eaxN | 62 N (0) | Effective address to index N |
| epaq | 213 (0) | Effective pointer to AQ register |
| epbpo | 350(1) | Effective pointer at base to PRO |
| epbp 1 | 351(0) | Effective pointer at base to PR1 |
| epbp2 | 352(1) | Effective pointer at base to PR2 |
| epbp3 | 353(0) | Effective pointer at base to PR3 |
| epbp4 | 370(1) | Effective pointer at base to PR4 |
| epbp5 | 371(0) | Effective pointer at base to PR5 |
| epbp6 | 372(1) | Effective pointer at base to PR6 |
| epbp7 | 373(0) | Effective pointer at base to PR7 |
| eppo | 350 (0) | Effective pointer to PRO |
| epp 1 | 351(1) | Effective pointer to PR1 |
| epp2 | 352(0) | Effective pointer to PR2 |
| epp3 | 353(1) | Effective pointer to PR3 |
| epp4 | 370(0) | Effective pointer to PR4 |
| epp5 | 371(1) | Effective pointer to PR5 |
| epp6 | $372(0)$ | Effective pointer to PR6 |
| epp7 | 373(1) | Effective pointer to PR7 |
| era | 675(0) | Exclusive OR to A register |
| ersq | 677(0) | Exclusive $O R$ to $A Q$ register |
| erq | 676(0) | Exclusive $O R$ to $Q$ register |
| ersa | $655(0)$ | Exclusive OR to storage with A register |
| ersq | 656 (0) | Exclusive OR to storage with Q register |
| ersx | $64 \underline{N}(0)$ | Exclusive OR to storage with index N |
| erxN | 66 N (0) | Exclusive OR to index N |
| fad | 475 (0) | Floating add |
| femg | 425(0) | Floating compare magnitude |
| fomp | 515 (0) | Floating compare |
| fdi | 525(0) | Floating divide inverted |
| fdv | 565(0) | Floating divide |
| fld | $431(0)$ | Floating load |
| fmp | $461(0)$ | Floating multiply |
| fneg | $513(0)$ | Floating negate |
| fno | 573(0) | Floating normalize |
| frd | 471(0) | Floating round |
| fsb | $575(0)$ | Floating subtract |
| fst | 455 (0) | Floating store |
| fstr | 470(0) | Floating store rounded |
| fszn | 430(0) | Floating set zero and negative indicators |
| gtb | $774(0)$ | Gray-to-binary convert |
| larN | 76 N (1) | Load ARN |
| lareg | 463(1) | Load address registers |
| lbar | 230 (0) | Load base address register |
| lca | 335(0) | Load complement into A register |
| lcaq | $337(0)$ | Load complement into AQ register |
| lcpr | 674(0) | Load central processor register |
| lcq | $336(0)$ | Load complement into Q register |
| lcx N | 32 N (0) | Load complement into index N |
| 1 da | 235 (0) | Load A register |


| Mnemonic | Code | Meaning |
| :---: | :---: | :---: |
| ldac | 034(0) | Load A register and clear |
| ldaq | 237 (0) | Load AQ register |
| ldbr | 232(0) | Load descriptor base register |
| lde | 411(0) | Load E register |
| ldi | 634(0) | Load indicator register |
| 1 dq | 236(0) | Load Q register |
| 1 dqc | 032(0) | Load Q register and clear |
| 1 dt | $637(0)$ | Load timer register |
| ldxN | 22 N (0) | Load index ${ }^{\text {N }}$ |
| $11 r$ | 777 (0) | Long left rotate |
| 11 s | 737(0) | Long left shift |
| 1 pl | 467(1) | Load pointers and lengths |
| lpri | 173(0) | Load pointer registers from ITS pairs |
| 1 prpN | 76 N (0) | Load pointer register $\underline{N}$ from packed pointer |
| lptp | 257(1) | Load page table pointers |
| lptr | 173(1) | Load page table registers |
| lra | 774(1) | Load ring alarm register |
| lreg | 073(0) | Load registers |
| lrl | 773(0) | Long right logical |
| $1 r s$ | 733(0) | Long right shift |
| 1sdp | $257(0)$ | Load segment descriptor pointers |
| lsdr | 232(1) | Load segment descriptor registers |
| 1xiN | 72 N (0) | Load index N from lower |
| mlr | 100(1) | Move alphanumeric left to right |
| mme 1 | 001 (0) | Master mode entry 1 |
| mme 2 | 004(0) | Master mode entry 2 |
| mme 3 | 005(0) | Master mode entry 3 |
| mme 4 | $007(0)$ | Master mode entry 4 |
| mp2d | 206(1) | Multiply using two decimal operands |
| mp3d | 226(1) | Multiply using three decimal operands |
| mpf | 401 (0) | Multiply fraction |
| mpy | $402(0)$ | Multiply integer |
| mrl | 101(1) | Move alphanumeric right to left |
| mve | 020(1) | Move alphanumeric edited |
| mvn | 300(1) | Move numeric |
| mvne | 024(1) | Move numeric edited |
| mvt | 160(1) | Move alphanumeric with translation |
| nar ${ }^{\text {N }}$ | 66 N (1) | Numeric descriptor to ARN |
| neg | $531(0)$ | Negate (A register) |
| negl | 533(0) | Negate long (AQ register) |
| nop | 011 (0) | No operation |
| ora | 275(0) | OR to A register |
| oraq | $277(0)$ | OR to AQ register |
| orq | 276 (0) | OR to Q register |
| orsa | 255(0) | OR to storage from A register |
| orsq | 256(0) | OR to storage from Q register |
| orsx ${ }^{\text {N }}$ | 24 N (0) | OR to storage from index $\mathrm{N}^{\text {. }}$ |
| orx ${ }^{\text {d }}$ | 26 N (0) | OR to index ${ }^{\text {N }}$ |
| puls 1 | $01 \overline{2}(0)$ | Pulse location 1 |
| puls2 | 013(0) | Pulse location 2 |
| qlr | 776 (0) | Q register left rotate |
| qls | $736(0)$ | Q register left shift |
| qri | 772(0) | Q register right logical shift |
| qrs | 732(0) | Q register right shift |
| recl | 633(0) | Read calendar clock |

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

| Mnemonic | Code | Meaning |
| :---: | :---: | :---: |
| reu | 613(0) | Restore control unit |
| ret | 630(0) | Return |
| rmem | 233(0) | Read memory controller mask |
| rpd | 560(0) | Repeat double |
| rpl | 500(0) | Repeat link |
| rpt | 520(0) | Repeat |
| rscr | 413(0) | Read system controller register |
| rsw | 231(0) | Read switches |
| rtcd | 610(0) | Return control double |
| s4bd | 522(1) | Subtract 4-bit displacement from AR |
| s6bd | 521(1) | Subtract 6-bit displacement from AR |
| s9bd | 520(1) | Subtract 9-bit displacement from AR |
| sarN | 74 N (1) | Store ARN |
| sareg | 443(1) | Store address registers |
| sb2d | 203(1) | Subtract using two decimal operands |
| sb3d | 223(1) | Subtract using three decimal operands |
| sba | 175(0) | Subtract from A register |
| sbar | 550(0) | Store base address register |
| sbaq | 177(0) | Subtract from AQ register |
| sbd | 523(1) | Subtract bit displacement from AR |
| sbla | 135(0) | Subtract logical from A register |
| sblaq | 137(0) | Subtract logical from AQ register |
| sblq | 136(0) | Subtract logical from Q register |
| sblx ${ }^{\text {N }}$ | $12 \mathrm{~N}(0)$ | Subtract logical from index N |
| sba | 176(0) | Subtract from Q register |
| sbxN | 16 N (0) | Subtract from index ${ }^{\text {N }}$ |
| scd | 120(1) | Scan character double |
| scdr | 121(1) | Scan character double reverse |
| scm | 124(1) | Scan with mask |
| scmr | 125(1) | Scan with mask reverse |
| scpr | $452(0)$ | Store central processor register |
| scu | 657(0) | Store control unit |
| sdbr | 154(0) | Store descriptor base register |
| smem | 553(0) | Set memory controller mask |
| smic | 451(0) | Set memory interrupt cells |
| spbpo | 250(1) | Store segment base pointer of PRO |
| spbp 1 | 251(0) | Store segment base pointer of PRI |
| spbp2 | 252(1) | Store segment base pointer of PR2 |
| spbp3 | 253(0) | Store segment base pointer of PR3 |
| spop 4 | 650(1) | Store segment base pointer of PR4 |
| spbp5 | $651(0)$ | Store segment base pointer of PR5 |
| spbp6 | 652(1) | Store segment base pointer of PR6 |
| spbp7 | 653(0) | Store segment base pointer of PR7 |
| spl | 447(1) | Store pointers and lengths |
| spri | 254(0) | Store pointer registers as ITS pairs |
| sprio | 250(0) | Store PRO as an ITS pair |
| spri1 | 251(1) | Store PR1 as an ITS pair |
| spri2 | 252(0) | Store PR2 as an ITS pair |
| spri3 | 253(1) | Store PR3 as an ITS pair |
| spri4 | 650(0) | Store PR4 as an ITS pair |
| spri5 | 651(1) | Store PR5 as an ITS pair |
| spri6 | 652(0) | Store PR6 as an ITS pair |
| spri7 | 653(1) | Store PRT as an ITS pair |
| sprpN | 54 N (0) | Store pointer register N packed |
| sptp | 557(1) | Store page table pointers |

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

| Mnemonic | Code | Meaning |
| :---: | :---: | :---: |
| sptr | 154(1) | Store page table registers |
| sra | 754(1) | Store ring alarm register |
| sreg | 753(0) | Store registers |
| ssa | 155(0) | Subtract stored from A register |
| sscr | 057(0) | Set system controller register |
| ssdp | $557(0)$ | Store segment descriptor pointers |
| ssdr | 254(1) | Store segment descriptor registers |
| ssq | 156(0) | Subtract stored from Q register |
| Ssx ${ }^{\text {N }}$ | 14 N (0) | Subtract stored from index $\underline{N}$ |
| sta | 755 (0) | Store A register |
| stac | 354(0) | Store A register conditional |
| stacq | 654(0) | Store A register conditional on Q register |
| staq | $757(0)$ | Store AQ register |
| stba | $551(0)$ | Store 9-bit characters of A register |
| stbq | 552(0) | Store 9-bit characters of Q register |
| stc1 | 554(0) | Store instruction counter + 1 |
| stc2 | 750(0) | Store instruction counter + 2 |
| stca | 751(0) | Store 6-bit characters of A register |
| sted | 357(0) | Store control double |
| stcq | 752(0) | Store 6-bit characters of Q register |
| ste | 456(0) | Store E register |
| sti | 754(0) | Store indicator register |
| stq | 756(0) | Store Q register |
| stt | 454(0) | Store timer register |
| stxN | 74 N (0) | Store index N |
| stz | 450(0) | Store zero |
| swea | 171(0) | Subtract with carry from A register |
| sweq | 172(0) | Subtract with carry from Q register |
| swd | 527(1) | Subtract word displacement from AR |
| sxiN | 44 N ( 0 ) | Store index $\underline{N}$ in lower |
| szn | 234 (0) | Set zero and negative indicators |
| sznc | 214(0) | Set zero and negative indicators and clear |
| sztl | 064(1) | Set zero and truncation indicators with bit string left |
| sztr | 065(1) | Set zero and truncation indicators with bit string right |
| tct | 164(1) | Test character and translate |
| tetr | 165(1) | Test character and translate reverse |
| teo | $614(0)$ | Transfer on exponent overflow |
| teu | 615(0) | Transfer on exponent underflow |
| tmi | 604(0) | Transfer on minus |
| tmoz | $604(1)$ | Transfer on minus or zero |
| tnc | 602(0) | Transfer on no carry |
| tnz | 601(0) | Transfer on nonzero |
| tov | $617(0)$ | Transfer on overflow |
| tpl | 605(0) | Transfer on plus |
| tpnz | 605(1) | Transfer on plus and nonzero |
| tra | 710(0) | Transfer |
| tre | 603(0) | Transfer on carry |
| trif | $601(1)$ | Transfer on truncation indicator off |
| trtn | 600(1) | Transfer on truncation indicator on |
| tsp0 | 270(0) | Transfer and set PRO |

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

| Mnemonic | Code | Meaning |
| :---: | :---: | :--- |
| tsp1 | $271(0)$ | Transfer and set PR1 |
| tsp2 | $272(0)$ | Transfer and set PR2 |
| tsp3 | $273(0)$ | Transfer and set PR3 |
| tsp4 | $670(0)$ | Transfer and set PR4 |
| tsp5 | $671(0)$ | Transfer and set PR5 |
|  |  |  |
| tsp6 | $672(0)$ | Transfer and set PR6 |
| tsp7 | $673(0)$ | Transfer and set PR7 |
| tss | $715(0)$ | Transfer and set slave |
| tsxN | $70 N(0)$ | Transfer and set index N |
| ttf | $607(0)$ | Transfer on tally indicator off |
| ttn | $606(1)$ | Transfer on tally indicator on |
| tze | $600(0)$ | Transfer on zero |
| ufa | $435(0)$ | Unnormalized floating add |
| ufm | $421(0)$ | Unnormalized floating multiply |
| ufs | $535(0)$ | Unnormalized floating subtract |
| xec | $716(0)$ | Execute |
| xed | $717(0)$ | Execute double |

Instruction Address Modifiers

Instruction address modifiers are divided into four groups, as shown in
Table 1-4. These are:
R Register
RI Register then indirect
IR Indirect then register
IT Indirect then tally

Standard Modifiers:

Table 1-4. Standard Instruction Modifier Chart

|  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | none | au | qu | du | ic | al | q1 | dl | R |
| 10 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | R |
| 20 | n* | $a u^{*}$ | qu* | IPR | ic* | a1* | q1* | IPR | RI |
| 30 | 0* | 1* | 2* | 3* | 4* | 5* | 6* | 7* | RI |
| 40 | f1 | itp | IPR | its | sd | scr | f2 | f3 | IT |
| 50 | ci | i | Sc | ad | di | dic | id | idc | IT |
| 60 | * n | *au | * ${ }^{\text {qu }}$ | *du | *ic | *al | * 1 | * d 1 | IR |
| 70 | * 0 | *1 | *2 | *3 | * 4 | * 5 | * 6 | * 7 | IR |

(where IPR means IPR fault if detected)

Special Modifiers:

| inst | tag | meaning |
| :--- | :--- | :--- |
| scpr | 00 | Store APU history register |
|  | 01 | Store fault register |
|  | 06 | Store mode register and cache mode register |
|  | 20 | Store CU history register |
|  | 40 | Store OU history register |
|  | 60 | Store DU history register |
| lcpr | 02 | Load cache mode register |
|  | 03 | Load 0's into all history registers |
|  | 04 | Load mode register |
|  | 07 | Load 1's into all history registers |

## Multics Indirect Words

The Level 68 processor has two special indirect words that are active in Multics mode; the indirect-to-segment (ITS) pointer pair and the indirect-to-pointer (ITP) pointer pair. These words are recognized only when an RI or $I R$ address modification references an even location.

ITS PAIR FORMAT

The indirect-to-segment (ITS) word pair is an indirect pointer to a segment in a Multics process. Segment offset and additional address modification are permitted.

PL/I Declaration (its.incl.pl1)

```
declare 1 its based aligned, /* Even word */
    (2 pad1 bit(3),
    2 segno bit(15),
        2 ringno bit(3),
        2 pad2 bit(9),
        2 its_mod bit(6),
        2 offset bit(18), /* Odd word */
        2 pad3 bit(3),
        2 bit_offset bit(6),
        2 pad4
        2 mod bit(6)) unaligned;
```

Even Word:


Odd Word:


Figure 1-2. ITS Pair Format

| Legend: |  |
| :--- | :--- |
| SEGNO | (its.segno) 15-bit segment number. |
| RN | (its.ringno) a lower bound for the value of TPR.TRR (temporary ring <br> register) for the address preparation involving this ITS pair. |
| $(43) 8$ | (its.its_mod) ITS modifier. |
| WORDNO | (its.offset) word offset to be used in calculating the computed <br> address within the segment. |

MOD (its.mod) any valid instruction modifier.

ITP PAIR FORMAT

The indirect-to-pointer (ITP) word pair is similar to the ITS pair except that it specifies the number of a pointer register (PRNUM) that already contains a valid pointer to the segment to which access is desired.

PL/I Declaration (its.incl.pl1)

```
declare 1 itp based aligned, /* Even word */
    (2 pr_no bit(3),
    2 pad1 bit(27),
    2 itp_mod bit(6),
    2 offset bit(18), /* Odd word */
    2 pad2 bit(3),
    2 bit_offset bit(6),
    2 pad3}\mathrm{ bit(3),
    2 mod bit(6)) unaligned;
```

Even Word:


Odd Word:


Figure 1-3. ITP Pair Format

Legend:
PRNUM (itp.pr_no) the number ( $0-7$ ) of the pointer register to be used in the indirect reference.
(41) 8 (itp.itp_mod) ITP modifier.

WORDNO (itp.offset) word offset as for ITS.
BITNO (itp.bit_offset) bit offset as for ITS.
MOD (itp.mod) any valid instruction modifier.

## APPENDING UNIT FORMATS

After the $C U$ has completed its address modifications, the processor appending unit (APU) converts the final virtual address (segment, page, and offset) to a 24 -bit absolute store address, as required for the store access, when a store access is required.

## Segment Descriptor Word Format

```
    The segment descriptor word (SDW) pair contains information necessary to
control the access to a segment by a process. The SDW for a segment is
constructed from data in the directory entry for the segment and in the system
segment table (SST) when the segment is faulted upon by the process. The SDW
for segment N (unique within the process) is placed at offset 2N in the descriptor segment (dseg) of the process.
```

PL/I Declaration (sdw.incl.pl1)

| dcl 1 sdw | based (sdwp) aligned, | /* Even word */ |
| :---: | :---: | :---: |
| 2 add |  |  |
| 2 (r1, r2, r3) | bit(3), |  |
| 2 df | bit(1), |  |
| 2 df _no | bit(2), |  |
| 2 pad 1 | bit(1), | /* Odd word */ |
| 2 bound | bit(14), |  |
| 2 read | bit(1), |  |
| 2 execute | bit(1), |  |
| 2 write | bit(1), |  |
| 2 privileged | bit(1), |  |
| 2 unpaged | bit(1), |  |
| 2 entry_bound_sw | bit(1), |  |
| 2 cache | bit(1), |  |
| 2 entry_bound | bit(14)) unaligned; |  |

Even Word:


Odd Word:


Figure 1-4. Segment Descriptor Word (SDW) Format

Legend:

| Mask | Field | Meaning |
| :---: | :---: | :---: |
| 777777 U | ADDR | (sdw.add) base address of segment ( $U=1$ ) or |
| 770000 L |  | segment page table ( $U=0$ ). |
| 007000 | R1 | (sdw.r1) highest effective read/write ring. |
| 000700 | R2 | (sdw.r2) highest effective read/execute ring. |
| 000070 | R3 | (sdw.r3) highest effective call ring. |
| 000004 | F | ```(sdw.df) directed fault indicator. 1 = the necessary unpaged segment or segment page table is in memory. 0 = execute the directed fault specified in FC.``` |
| 000003 | FC | (sdw.df_no) the number of the directed fault (DFO-DF3) to be executed if $F=0$. |
| 377770 | BOUND | (sdw.bound) highest modulo 16 computed address (offset) that may be used in referencing the segment without causing an out_of_segment_bounds fault (ACV-OOSB). |
| 000004 | R | (sdw.read) read permission bit. |
| 000002 | E | (sdw.execute) execute permission bit (xec and xed excluded). |
| 000001 | W | (sdw.write) write permission bit. |
| 400000 | P | ```(sdw.privileged) privileged mode bit. 0 = privileged instructions cannot be executed in this segment. 1 = privileged instructions can be executed in this segment if it runs in ring 0.``` |
| 200000 | U | (sdw.unpaged) paged/unpaged bit. <br> $0=$ segment is paged and ADDR is the address of the page table. <br> $1=$ segment is unpaged and $A D D R$ is the base address of the segment. |
| 100000 | G | ```(sdw.entry_bound_sw) gate indicator bit. 0 = any call from an external segment must be to an offset less than the value of CL. 1 = any valid segment offset may be called.``` |
| 040000 | C | ```(sdw.cache) cache control bit. 0 = words (operands or instructions) from this segment cannot be placed in the cache. 1 = words from this segment can be placed in the cache.``` |
| 037777 | CL | (sdw.entry_bound) call limiter. <br> Any external call to this segment must be to an offset less than $C L$ if $G=0$. |

## Page Table Word Format

[^0]

## Field

Meaning

| 000020 | W | ```(ptw.wired) wired bit (used only by software). 1 = page is wired. 0 = page is not wired.``` |
| :---: | :---: | :---: |
| 000010 | S | (ptw.os) out of service bit (used only by software). 1 = page is out of service (I/O in progress). <br> 0 = page is in service. |
| 000004 | F | ```(ptw.df) main memory bit (checked by hardware). 1 = page is in main memory. 0 = page is not in main memory. Execute directed fault FC.``` |
| 000003 | FC | (ptw.df_no) directed fault number for page fault (checked by hardware). |

## Descriptor Base Register Format

The descriptor base register (DBR) specifies the descriptor segment for the process. Because of the high degree of similarity between the SDW and the DBR data, the declaration for the SDW is used for the equivalent fields of the $D B R$ data.

Even Word:


Odd Word:


Figure 1-6. Descriptor Base Register (DBR) Format


## Associative Memory Formats

The processor contains two associative memories that greatly reduce the number of main store accesses required for the address preparation function. The degree of store access reduction depends on the degree of locality of reference of the procedure executing in the processor.

SDW ASSOCIATIVE MEMORY

The segment descriptor word associative memory (SDWAM) contains the SDWs and segment numbers for the 16 most recently used segments for the process currently using the processor. When a given segment is accessed, the SDWAM is queried with the segment number before a main memory access to the descriptor segment is made. If a match is found, the SDWAM returns the SDW and the need for the main memory access is obviated.

Because the SDWAM register holds an SDW with the directed-fault fields cleared, the data in main memory is described by the declaration for the SDW. Because the SDWAM match logic register is not used by Multics, there is no software declaration for the data in main memory.

The ssdr instruction stores the SDWAM registers in the following format:

SDWAM Register Upper Half:


SDWAM Register Lower Half:


Figure 1-7. SDW Associative Memory (SDWAM) Register Format

## Legend:

| ADDR | (sdw.add) segment address as in SDW format (see Figure $1-4$ above). |
| :--- | :--- |
| R1 | (sdw.r1) read/write ring bracket as in SDW format. |
| R2 | (sdw.r2) read/execute ring bracket as in SDW format. |
| R3 | (sdw.r3) call ring bracket as in SDW format. |
| BOUND | (sdw.bound) segment bound as in SDW format. |

```
R,E,W,P, access control bits as in SDW format.
CL (sdw.entry_bound) call limiter as in SDW format.
    The ssdp instruction stores the SDWAM match logic registers in the
following format:
```



```
Figure 1-8. SDW Associative Memory (SDWAM) Match Logic Register Format
```

```
Legend:
```

Legend:
POINTER 15-bit effective segment number generated when this SDW was fetched
POINTER 15-bit effective segment number generated when this SDW was fetched
from main memory.
from main memory.
F full/empty bit.
F full/empty bit.
1 = this AM register contains a valid SDW.
1 = this AM register contains a valid SDW.
O = this AM register is empty.
O = this AM register is empty.
USE usage count.
USE usage count.
The "oldest" SDWAM entry has count 00 and the "newest" has count 17.

```
    The "oldest" SDWAM entry has count 00 and the "newest" has count 17.
```

PTW
ASSOCIATIVE MEMORY

The processor page table word associative memory (PTWAM) contains the in-main-memory addresses and the segment and page numbers of the 16 most recently used pages for the process currently using the processor. When a paged segment is accessed, the PTWAM is first queried with the segment and page number. If a match is found, the PTWAM returns the in-main-memory page address and the main memory access to the PTW is obviated.

Because the PTWAM register holds a PTW with some control bits cleared, the data in main memory is described by the declaration for the PTW. Because the PTWAM match logic register is not used by Multics, there is no software declaration for the data in main memory.

The sptr instruction stores the PTWAM registers in the following format:

PTWAM Register:


Figure 1-9. PTW Associative Memory (PTWAM) Register Format

```
Legend:
ADDR (ptw.add) modulo 64 page address as in PTW format (see Figure 1-5
    above).
M (ptw.phm) modified bit.
    ! = page has been modified.
    0 = page has not been modified.
```

PTWAM Match Logic Register:

The sptp instruction stores the PTWAM pointers in the following format:


Figure 1-10. PTW Associative Memory (PTWAM) Match Logic Register Format

Legend:

```
POINTER effective segment number as in SDWAM format (see Figure 1-8 above).
PAGENO page number to which this PTW refers.
    For a 1024-word page size, the four LSB are forced to zero by the
    hardware.
F full/empty bit as in SDWAM format.
USE usage count as in SDWAM format.
```


## DECIMAL UNIT FORMATS

The decimal unit (DU) is that portion of the processor hardware that executes the extended instruction set (EIS) instructions for bit- and character-string processing and for decimal arithmetic.

## EIS Multiword Instruction Format

The EIS processor instructions oceupy one, three or four words in memory depending upon the number of EIS data descriptors required for their execution. Single word EIS instructions have the same format as the basic instructions already described.
(There is no include file for the declaration of this data.)


Figure 1-11. EIS Multiword Instruction Format

```
Legend:
VARIABLE Interpreted according to the requirements of the individual EIS
        instructions; contains MF2 and MF3 for the second and third data
        descriptors if needed.
OPCODE Instruction operation code.
I Interrupt inhibit bit.
MF1 Modification field for data descriptor 1.
```


## EIS Data Descriptor Modification Field Format

Many of the EIS data descriptors required by EIS instructions will have a modification field (MF) in the first word of the multiword instruction. The MF fields contain additional address preparation information that cannot be contained in the data descriptor.

PL/I Declaration (derived from eis_bits.incl.alm)
dcl 1 mf based unaligned,
2 ar bit(1),
2 rl bit(1),
2 id bit(1),
2 reg bit(4);


Figure 1-12. EIS Data Descriptor Modification Field (MF) Format

## Legend:

| Key | Field | Meaning |
| :---: | :---: | :---: |
| a | AR | ```(mf.ar) pointer register control in preparing addresses from this descriptor. 0 = pointer register not to be used. 1 = pointer register is used.``` |
| b | RL | (mf.rl) register length control. <br> $0=N$ field of the descriptor is operand length. <br> $1=N$ field of the descriptor is number of register containing operand length. |
| c | ID | (mf.id) indirect descriptor control. <br> $0=$ operand descriptor follows instruction word in its sequential location. <br> 1 = operand descriptor location contains an indirect pointer to the descriptor. |
|  | REG | (mf.reg) register number for R-type modification of ADDRESS of the descriptor. (see "EIS Instruction Address Modification Codes" below.) |

## EIS Data Descriptor Formats

The words occupying the data descriptor locations following an EIS instruction are either an indirect data descriptor pointers or any of the three EIS data descriptors.

INDIRECT DATA DESCRIPTOR POINTER FORMAT
(There is no include file for the declaration of this data.)


Figure 1-13. EIS Indirect Data Descriptor Pointer Format

Legend:

| ADDRESS | For $A=0 ;$ <br> For $A=1 ; ~ 3-b i t ~ p r o c e d u r e ~ s e g m e n t ~ a d d r e s s . ~$ pointer register number and 15-bit signed word offset. |
| :--- | :--- |
| A | Pointer register flag. |
| REG | Address modification code. (see "EIS Instruction Address Modification |

## (There is no include file for the declaration of this data.)



Figure 1-14. EIS Bit String Data Descriptor Format

```
Legend:
Given that this is descriptor n:
ADDRESS For MF\underline{n}.AR=0; 18-bit procedure segment address.
    For MFn.AR=1; 3-bit pointer register number and 15-bit signed word
    offset.
C Character position offset within the word determined by ADDRESS. This
    count is in units of 9-bit characters.
    Bit position offset within the character determined by C.
    For MF\underline{n}.RL=0; 12-bit bit count.
    For MF\underline{n}\cdotRL=1; eight "0" bits and 4-bit number of register containing
    bit count.
```

ALPHANUMERIC DATA DESCRIPTOR FORMAT
(There is no include file for the declaration of this data.)


Figure 1-15. EIS Alphanumeric Data Descriptor Format

## Legend:

Guven that this is desoriptor m:
ADDRESS For MFn.AR=0; 18-bit procedure segment address. For $M F \underline{n}$. $A R=1$; 3-bit pointer register number and 15-bit signed word offset.

Character position offset within the word determined by ADDRESS. This count depends on the character size (TA) specified by the descriptor.

9-bit: character positions 0 to 3 are designated by $C N=$ $000,010,100,110$ respectively. Other codes are invalid.
6-bit: character positions 0 to 5 are designated by $C N=000$ through 101. 110 and 111 are invalid.

4-bit: character positions 0 to 7 are designated by $C N=000$ through 111.

TA Alphanumeric character type code
$00=9$-bit character
$01=6$-bit character
$10=4$-bit character
11 = illegal (IPR fault)
N
For MFn. RL=0; 12-bit character count.
For MF character count.

NUMERIC DATA DESCRIPTOR FORMAT
(There is no include file for the declaration of this data.)


Figure 1-16. EIS Numeric Data Descriptor Format

## Legend:

Given that this is descriptor $n$ :
ADDRESS For MFn.AR=0; 18-bit procedure segment address.
For $M F \underline{n}$. $A R=1$; 3-bit pointer register number and 15-bit signed word offset.

CN Character position offset within the word determined by ADDRESS. This count is in units of the character size specified by the descriptor.

T Numeric character type code.
$0=9$-bit character
$1=4$-bit character
$S \quad$ Sign and decimal type code.
$00=$ Leading sign, floating point
01 = Leading sign, scaled
10 = Trailing sign, scaled
11 = No sign, scaled
SF Scaling factor.
$\mathrm{N} \quad$ For MFn . RL=0; 6-bit character count.
For MFn. RL=1; two "0" bits and 4-bit number of register containing character count.

The address modification codes used in the "REG" field of the EIS data descriptor modification field and the indirect data descriptor pointer and in the "N" field of the data descriptors are slightly different from those used in the basic instructions.

| Octal | Basic |  | "N" Type |
| :---: | :---: | :---: | :---: |
| Code | "R" Type | "REG" Type (1) | MFn.RL=1 (2) |
| 00 | None | None | Invalid (3) |
| 01 | au | au | au |
| 02 | qu | qu | qu |
| 03 | du | du | Invalid |
| 04 | ic | ic | Invalid |
| 05 | al | a | a |
| 06 | q1 | q | q |
| 07 | dl | Invalid | Invalid |
| 10 | $\times 0$ | x 0 | x0 |
| 11 | $\times 1$ | x 1 | x 1 |
| 12 | x 2 | x 2 | x 2 |
| 13 | x 3 | $\times 3$ | x 3 |
| 14 | $\times 4$ | $\times 4$ | $\times 4$ |
| 15 | $\times 5$ | $\times 5$ | $\times 5$ |
| 16 | x6 | x6 | x6 |
| 17 | $\times 7$ | $\times 7$ | $\times 7$ |

(a) When the "REG" field of an indirect data descriptor pointer contains a register code, the specified register contents are interpreted as a word index value.

When the "REG" field of the EIS data descriptor modification field contains a register code, the specified register contents are interpreted as a character index value. The size of the character is specified by the data type given in the data descriptor.
When the descriptor word does not have an associated MF field in the instruction word, its format is identical to an indirect data descriptor.

The $A$ and $Q$ registers provide for indexing by values greater than the range of an 18 -bit field. For address modification codes 05 and 06 , low-order bits of the specified register are used as follows:

| Bit strings | lowest 24 bits |
| :--- | :--- |
| 4 - and 6 -bit characters | lowest 21 bits |
| 9 -bit characters | lowest 20 bits |

All index values are taken as unsigned, positive integers.
(b)

Except in the cases of address modification codes 05 and 06 , the full 18-bit extent of the specified register is used for the value of string length. For codes 05 and 06 , the bit extents given in (a) above apply.
(c) Invalid address modification codes cause an IPR fault.

There are six valid formats for data intended for use by the DU: bit string data, three modes of alphanumeric data, and two modes of numeric data.

```
BIT STRING DATA FORMAT
```

The data is a string of contiguous bits starting anywhere in a word and having extent without regard to word or character boundaries.
(There is no include file for the declaration of this data.)


Figure 1-17. EIS Bit String Data Format

## ALPHANUMERIC DATA FORMAT

The data is a string of 4,6 , or 9-bit characters starting at any character boundary and having extent without regard to word boundaries. In 4-bit mode, the "0" bits are not part of the data. The DU skips over them in input data and inserts them in output data.
(There is no include file for the declaration of this data.)


Figure 1-18. EIS Alphanumeric Data Format, 4-bit Mode


Figure 1-19. EIS Alphanumeric Data Format, 6-bit Mode


Figure 1-20. EIS Alphanumeric Data Format, 9-bit Mode

NUMERIC DATA FORMAT

The data is a string of numeric digits starting at any digit boundary and having extent without regard to word boundaries. In 4-bit mode, the "0" bits are not part of the data. The DU skips over them in input data and inserts them in output data.
(There is no include file for the declaration of this data.)


Figure 1-21. EIS Numeric Data Format, 4-Bit Mode

## Legend:

Each $D$ represents a digit, a sign, or an exponent, depending on the descriptor. The digits 0 through 9 are represented by a $D$ of 0000 through 1001. A D of 1010 through 1111 where a digit is expected will cause an IPR fault; D's of 1010, 1011, 1100, 1110, and 1111 are ïterpreded as "t"; 1101 is interpreter os "-". The hardware always generates 1100 or 1011 for "+". If the descriptor indicates floating point, the last two $\mathrm{D}^{\prime}$ s form an 8-bit twos-complement exponent.


Figure 1-22. EIS Numeric Data Format, 9-Bit Mode

Legend:
Each D represents a digit, a sign, or an exponent. For digits and signs, the low-order 4 bits are interpreted as in 4 -bit mode. The hardware always generates octal 060 through 071 for digits, 053 for "+", and 055 for "-". If the descriptor indicates floating point, the low-order 8 bits of the last $D$ is the twos-complement exponent.

## DU Pointers and Lengths Format

The following is the format of the eight words of data stored by the spl instruction. The data reflects the exact state of execution of an EIS instruction by the DU. This same data is reloaded into the DU by the lpl instruction.
(There is no include file for the declaration of this data.)


Figure 1-23. DU Pointers and Lengths Format, Word 0

Legend:
Z All bit string instruction results are zero.
$\emptyset \quad$ Negative overpunch found in 6-4 expanded move.
CH TALLY The number of characters examined by the SCAN, TCT, or TCTR instruction (up to the interrupt or match).


Figure 1-24. DU Pointers and Lengths Format, Word 1


Figure 1-25. DU Pointers and Lengths Format, Word 2

## Legend:

D1 PTR Address of last double word accessed by descriptor 1. Bits 17-23 (bit address) valid only for initial access.

TA Alphanumeric type (bits 21-22) of descriptor 1.
I DU interrupted flag; a copy of the MIF fault indicator. This bit is not reloaded by lpl.

F First time. Data in descriptor 1 is valid.
A Descriptor 1 is active.


Figure 1-26. DU Pointers and Lengths Format, Word 3

## Legend:

LEVEL The difference in the count of characters loaded into the CPU and characters stored back from the CPU.

D1 RES The count of characters remaining in descriptor 1.


Figure 1-27. DU Pointers and Lengths Format, Word 4

| Legend: |  |
| :--- | :--- |
| D2 PTR |  |
|  | Address of the last double word accessed by descriptor 2. |
| (bit address) valid only for initial access. |  |$\quad$| Alphanumeric type (bits $21-22$ ) of descriptor 2. |
| :--- |

```
F First time. Data in descriptor 2 is valid.
```

A Descriptor 2 is active.


Figure 1-28. DU Pointers and Lengths Format, Word 5

Legend:
D2 RES The count of characters remaining in descriptor 2.


Figure 1-29. DU Pointers and Lengths Format, Word 6

Legend:
D3 PTR Address of the last double word accessed by descriptor 3. Bits 17-23 (bit address) valid only for initial access.

TA Alphanumeric type (bits 21-22) of descriptor 3.
$R \quad$ The last cycle performed must be repeated. This bit is not reloaded by lpl.
F First time. Data in descriptor 3 is valid.
A Descriptor 3 is active.
JMP Number of words to skip to find the next instruction following this multiword instruction.


Figure 1-30. DU Pointers and Lengths Format, Word 7

Legend:
D3 RES The count of characters remaining in descriptor 3.

## PROCESSOR HISTORY REGISTER FORMATS

Each of the major units of the processor has a set of 16 history registers to store fields and flags from the last 16 execution cycles from that unit. Data is stored in these registers with the scpr instruction.

## CU History Register Format

The control unit history registers (CU-HR) show the conditions in the CPU control unit for the last 16 CU cycles. Data is entered into the CU history registers at the end of each $C U$ cycle. The last entry shown in a dump of the history registers is the last entry made. True multicycle instructions (such as lpri, lreg, rcu, etc.) will have an entry for each of their cycles.

PL/I Declaration (history_regs.incl.pl1)

```
dcl 1 cuhr based(cuhrp) aligned, /* Even word */
    (2 pia bit(1),
    2 poa bit(1),
    2 ~ r i w ~ b i t ( 1 ) ,
    2 \text { siw bit(1),}
    pot bit(1),
    pon bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(18),
    bit(18), /* Odd word */
    bit(5),
    bit(4),
    bit(1),
    ins_fetch bit(1),
    cus bit(1),
    ous bit(1),
    cul bit(1),
    oul bit(1),
    dir bit(1),
    npcb bit(1),
    2 \text { pib bit(1)) unaligned;}
```

Even Word:


Odd Word:


Figure 1-31. CU History Register Format


| Mask | Key | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 000400 | s | XEC-INT | (cuhr.xec_int) an interrupt is present. |
| 000200 | t | INS-FETCH | (cuhr.inst_fetch) performing an instruction fetch. |
| 000100 | $u$ | CU-STORE | (cuhr.cus) CU store cycle. |
| 000040 | v | OU-STORE | (cuhr.ous) OU store cycle. |
| 000020 | W | CU-LOAD | (cuhr.cul) CU load cycle. |
| 000010 | x | OU-LOAD | (cuhr.oul) OU load cycle. |
| 000004 | y | DIRECT | (cuhr.dir) direct cycle. |
| 000002 | z | $\overline{\text { PC-BUSY }}$ | (cuhr.npcb) port control logic not busy. |
| 000001 | * | BUSY | (cuhr.pib) port interface busy. |

## OU History Register Format

The operations unit history registers (OU-HR) show the conditions in the CPU operations unit for the last 16 OU cycles. Data is entered at the end of each $O U$ operation or at the occurrence of a fault. The last entry shown in a dump of the OU history registers is the last entry made. The OU and CU history registers run asynchronously.

PL/I Declaration (history_regs.incl.pl1)

```
dcl 1 ouhr based(ouhrp) aligned, /* Even word */
    (2 nopc bit(9),
    2 itw bit(1)
    2 ntg bit(3),
    2 cmod bit(1),
    2 dir bit(1),
    2 efad bit(2),
    2 pad0 bit(1),
    2 ~ r p ~ b i t ( 9 ) ,
    2 opbf bit(1),
    frpf bit(1),
    srf bit(1),
    fgin bit(1),
    fgos bit(1),
    fgd1 bit(1),
    fgd2 bit(1),
    2 fgoe bit(1),
    fgoa bit(1)
    fgom bit(1), /* Odd word */
    bit(1)
    fgof bit(1),
    fstr bit(1),
    dn bit(1),
    an bit(1),
    qn bit(1),
        x0n bit(1),
        xin bit(1),
        x2n bit(1)
        2 x3n bit(1),
        x4n bit(1)
        x5n bit(1),
        x6n bit(1)
        x7n bit(1),
        pad1 bit(3)
    2 ict bit(18)) unaligned;
```

Even Word:


Odd word:


Figure 1-32. OU History Register Format


| Mask | Key | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 020000 | t | $\overline{\mathrm{DA}-\mathrm{AV}}$ | (ouhr.dn) data not available. |
| 010000 | $\overline{\text { A }}$ | $\overline{\text { A-REG }}$ | (ounr.an) A register not in use. |
| 004000 | $\bar{Q}$ | $\overline{Q-R E G}$ | (ouhr.gn) Q register not in use. |
| 002000 | $\overline{0}$ | $\overline{\mathrm{XO} 0-\mathrm{RG}}$ | (ounr.x0n) X0 not in use. |
| 001000 | $\overline{1}$ | $\overline{X 1-R G}$ | (ounr.xin) X1 not in use. |
| 000400 | $\overline{2}$ | $\overline{\mathrm{X} 2-\mathrm{RG}}$ | (ouhr.x2n) X 2 not in use. |
| 000200 | $\overline{3}$ | $\overline{\mathrm{X} 3-\mathrm{RG}}$ | (ouhr.x3n) X3 not in use. |
| 000100 | 4 | $\overline{\mathrm{X} 4-\mathrm{RG}}$ | (ouhr.x4n) $\times 4$ not in use. |
| 000040 | $\overline{5}$ | $\overline{\mathrm{X} 5-\mathrm{RG}}$ | (ounr.x5n) X5 not in use. |
| 000020 | $\overline{6}$ | $\overline{\mathrm{X} 6-\mathrm{RG}}$ | (ouhr.x6n) X6 not in use. |
| 000010 | $\overline{7}$ | $\overline{\mathrm{X} 7-\mathrm{RG}}$ | (ouhr. x 7 n ) X 7 not in use. |
| 777777 |  | ICT TRACKER | (ouhr.ict) the CU ICT value carried as the current offset to the PSR. Since the $C U$ and $O U$ run asynchronously and overlap is usually enabled, the value of ICT TRACKER may not be the address of the OU instruction currently being executed. |

DU History Register Format

The decimal unit history registers (DU-HR) show the conditions in the DU for the last 16 CU cycles (since the DU and CU run synchronously). The format is specified as a collection of 72 separate bits since fields are not defined. A minus sign (-) preceding the flag name indicates that the complement of the flag is shown. Unused bits are stored as binary "1"s.

PL/I Declaration (history_regs.incl.pl1)

```
dcl 1 duhr based(duhrp) aligned,
    (2 pol 
    2 ndesc
    seladr
    dlendr
        dfrst
        exr
        ldfrst
        dulea
        2 dusea
        redo
        wcws
        exh
        eseq
        2 einst
        durw
        2 pradbo
        pradbi
        aidesc
        wrd
        nine
        six
        2 four
        2 bit
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(3),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
    bit(1),
```

```
du_pad1 bit(4),
samplint bit(1),
2 sfcsq bit(1),
adjlen bit(1),
intind bit(1),
inhibstc1 bit(1),
du_pad2 bit(1),
duidl bit(1),
dcldgt bit(3),
nopl1 bit(1),
nopgl1 bit(1),
nopl2 bit(1),
nopgl2 bit(1),
aoplg1 bit(1),
aoplg2 bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(1),
bit(4))unaligned;
```

| Mask | Bit | Field |
| :--- | :---: | :--- |
| 400000 | 0 | - FPOL |
| 200000 | 1 | - FPOP |
| 100000 | 2 | - NEED-DESC |
| 040000 | 3 | - SEL-ADR |
| 020000 | 4 | - DLEN=DIRECT |
| 010000 | 5 | - DFRST |
|  |  |  |
| 004000 | 6 | - FEXR |
| 002000 | 7 | - DLAST-FRST |
| 001000 | 8 | - DDU-LDEA |
| 000400 | 9 | - DDU-STAE |
| 000200 | 10 | - DREDO |
| 000100 | 11 | - DLVL<WD-SZ |
|  |  |  |
| 000040 | 12 | - EXH |
| 000020 | 13 | DEND-SEQ |
| 000010 | 14 | - DEND |
| 000004 | 15 | - DU=RD+WRT |
| 000002 | 16 | - PTRAOO |
| 000001 | 17 | - PTRAO1 |

## Meaning

(duhr.pol) preparing operand length.
(duhr.pop) preparing operand pointer.
(duhr.ndesc) need descriptor.
(duhr.seladr) select address register.
(duhr.dlendr) length equals direct.
(duhr.dfrst) descriptor being processed
for first time.
(duhr.exr)
modification. extended
(duhr.ldfrst) last cycle of DFRST.
(duhr.duiea) DU load.
(duhr.dusea) DU store.
(duhr.redo) redo operetion
pointer without
(duhr. wews) length update.
word size.
(duhr.exh) exhaust.
(duhr.eseq) end of sequence.
(duhr.einst) end of instruction.
(duhr.durw) DU write-back.
(duhr.pradb0) PR address bit 0.
(duhr.pradb1) PR address bit 1.
(duhr.pol) preparing operand length.
(duhr.pop) preparing operand pointer.
(duhr.ndesc) need descriptor.
(duhr.seladr) select address register.
(duhr.dlendr) length equals direct.
(duhr.dfrst) descriptor being processed
for first time.
(duhr.exr) extended register
modification.
(duhr.ldfrst) last cycle of DFRST.
(duhr.dulea) DU load.
(duhr. dusea) DU store.
(duhr.redo) redo operation without
pointer and length update.
(duhr.wews) load with count less than
word size.
(duhr.eseq) end of sequence.
(duhr.einst) end of instruction.
(duhr.durw) DU write-back.
(duhr.pradb0) PR address bit 0.

| Mask | Bit | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 400000 | 18 | FA/I1 | descriptor 1 active. |
| 200000 | 19 | FA/I2 | descriptor 2 active. |
| 100000 | 20 | FA/I3 | descriptor 3 active. <br> (FA/I1,2,3 collected into duhr.aidesc) |
| 040000 | 21 | WRD | (duhr.wrd) word operation. |
| 020000 | 22 | NINE | (duhr.nine) 9-bit character operation. |
| 010000 | 23 | SIX | (duhr.six) 6-bit character operation. |
| 004000 | 24 | - FOUR | (duhr.four) 4-bit byte operation. |
| 002000 | 25 | - BIT | (duhr.bit) single bit operation. |
| 001000 | 26 |  | not used. |
| 000400 | 27 |  | not used. |
| 000200 | 28 |  | not used. |
| 000100 | 29 |  | not used. |
| 000040 | 30 | FSAMPL | (duhr.samplint) sample for midinstruction interrupt. |
| 000020 | 31 | - DFRST-CT | (duhr.sfcsq) specified first count of a sequence. |
| 000010 | 32 | - ADJ-LENGTH | (duhr.adjlen) adjust length. |
| 000004 | 33 | INTRPTD | (duhr.intind) midinstruction interrupt. |
| 000002 | 34 | - INHIB | (duhr.inhibstc1) inhibit STC1. |
| 000001 | 35 |  | not used. |
| 400000 | 36 | DUD | (duhr.duidl) DU idle. |
| 200000 | 37 | - GDLDA | descriptor load gate a. |
| 100000 | 38 | GDLDB | descriptor load gate b. |
| 040000 | 39 | - GDLDC | descriptor load gate $c$. <br> (GDLDA, B, C collected as duhr.dcldgt) |
| 020000 | 40 | NLD1 | (duhr.nopl1) prepare alignment count for first numeric operand load. |
| 010000 | 41 | GLDP 1 | (duhr.nopgl1) numeric operand one load gate. |
| 004000 | 42 | NLD2 | (duhr.nopl2) prepare alignment count for second numeric operand load. |
| 002000 | 43 | GLDP2 | (duhr.nopgl2) second numeric operand |
| 001000 | 44 | ANLD1 | load gate. <br> (duhr.aoplg1) first alphanumeric operand load gate. |
| 000400 | 45 | ANLD2 | (duhr.aoplg2) second alphanumeric |
| 000200 | 46 | LDWRT1 | operand load gate. <br> (duhr.lrwrg1) first load rewrite |
|  |  |  | register gate. |
| 000100 | 47 | LDWRT2 | (duhr.lrwrg2) second load rewrite register gate. |
| 000040 | 48 | - DATA-AVLDU | (duhr.dataav) DU data available. |
| 000020 | 49 | WRT1 | (duhr.rw1rl) first rewrite register loaded. |
| 000010 | 50 | GSTR | (duhr.numstg) numeric store gate. |
| 000004 | 51 | ANSTR | (duhr.anstg) alphanumeric store gate. |
| 000002 | 52 | FSTR-OP-AV | (duhr.opav) operand available to be stored. |
| 000001 | 53 | - FEND-SEQ | (duhr.endseq) end sequence flag. |
| 400000 | 54 | - FLEN<128 | (duhr.len128) length less than 128. |
| 200000 | 55 | FGCH | (duhr.charop) character operation gate. |
| 100000 | 56 | FANPK | (duhr.anpk) aiphanumeric packing cycle gate. |
| 040000 | 57 | FEXMOP | (dunr.exmop) execute MOP gate. |
| 020000 | 58 | FBLNK | (duhr.blnk) blanking gate. |


| Mask | Bit | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 010000 | 59 |  | not used. |
| 004000 | 60 | DGBD | (duhr.bde) binary-to-decimal execution |
| 002000 | 61 | DGDB | (duhr.dbe) decimal-to-binary execution |
|  |  |  | gate. |
| 001000 | 62 | DGSP | (duhr.shft) shift procedure gate. |
| 000400 | 63 | FFLTG | (duhr.flt) floating result flag. |
| 000200 | 64 | FRND | (duhr.rnd) rounding flag. |
| 000100 | 65 | DADD-GATE | (duhr.addsub) add/substract execute gate. |
| 000040 | 66 | DMP + DV-GATE | (duhr.multdiv) multiply/divide execution |
|  |  |  | gate. ) |
| 000020 | 67 | DXPN-GATE | (duhr.expon) exponent network execution gate. |
| 000010 | 68 |  | not used. |
| 000004 | 69 |  | not used. |
| 000002 | 70 |  | not used. |
| 000001 | 71 |  | not used. |

## APU History Register Format

The appending unit history registers (APU-HR) show the conditions in the CPU APU for the last 16 address preparation cycles in appending mode.

PL/I Declaration (history_regs.incl.pl1)

```
dcl 1 apuhr based(aphrp) aligned, /* Even word */
    (2 esn bit(15),
    2 \text { bsy bit(2),}
    2 fdsptw bit(1),
    2 mdsptw bit(1),
    2 dfsdw bit(1),
    2 ~ f p t w ~ b i t ( 1 ) , ,
    fptw2 bit(1),
    2 mptw bit(1),
    2 fanp bit(1),
    fap bit(1),
        sdwmf bit(1),
        sdwamr bit(4),
        ptwmf bit(1),
        ptwamr bit(4),
        fit bit(1),
        add bit(24), /* Odd word */
        trr bit(3),
        apu_padO bit(3),
        cache bit(1),
        apu_pad1 bit(3),
        flthld bit(1),
    apu_pad2 bit(1))unaligned;
```

Even Word:


Odd Word:


Figure 1-33. APU History Register Format

## Legend:



## FAULT DATA

The processor has 32 active faults in Multics mode and 16 active faults in GCOS mode.

The fault vector is located at $100(8)$ and the fault pair for each fault is at $2 * O C T$ relative to $100(8)$.

Table 1-5. Processor Fault Numbers

## F/I ADDR



## Fault Register Format

The CPU fault register contains the conditions in the CPU for several of the hardware faults. The register is stored and cleared by the scpr (tag 01) command. The data is stored into the word pair at location $Y$ and the contents of $Y+1$ are cleared.

Because the fault register is not used by Multics, there is no software declaration for the data in main memory.


Figure 1-34. Processor Fault Register Format

## Legend:

| Mask | Key | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 400000 | a | ILL OP | illegal operation code. |
| 200000 | b | ILL MOD | illegal modifier. |
| 100000 | c | ILL SLV | illegal slave procedure. |
| 040000 | d | ILL PROC | all other illegal procedures. |
| 020000 | e | NEM | nonexistent address. |
| 010000 | $f$ | OOB | out of bounds. |
| 004000 | g | WRT INH | write inhibit |
| 002000 | h | PROC PARU | processor parity upper. |
| 001000 | i | PROC PARL | processor parity lower. |
| 000400 | j | \$CON A | connect to port A. |
| 000200 | k | \$CON B | connect to port $B$. |
| 000100 | 1 | \$CON C | connect to port $C$. |
| 000040 | m | \$CON D | connect to port D. |
| 000020 | n | DA ERR1 | $C P U / S C$ sequence error 1. |
| 000010 | - | DA ERR2 | $C P U / S C$ sequence error 2. |
| 000003 |  | IAA | coded illegal action, port A. |
| 600000 |  |  |  |
| 170000 |  | IAB | coded illegal action, port B. |
| 007400 |  | IAC | coded illegal action, port C. |
| 000360 |  | IAD | coded illegal action, port D. |
| 000010 | p | CPAR DIR | cache directory parity. |
| 000004 | q | CPAR STR | cache storage parity. |
| 000002 | r | CPAR IA | illegal action on store. |
| 000001 | s | CPAR BLK | cache block parity. |

## MISCELLANEOUS REGISTER FORMATS

## Store Control Unit Data Format

The following is the format of the eight words stored by the scu instruction (the SCU data). The fields marked with (*) are not restored by the restore control unit (rcu) instruction.

PL/I Declaration (mc.incl.pl1)

```
dcl 1 scu based (scup) aligned, /* Word 0 */
    (2 ppr,
        3 prr bit(3),
        3 psr bit(15),
    2 apu,
        3 xsf bit(1),
```



Figure 1-35. SCU Data Format, Word 0

Legend:

| Mask | Key | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 700000 |  | PRR | (scu.ppr.prr) procedure ring register. |
| 077777 |  | PSR | (scu.ppr.psr) procedure segment register. |
| 200000 | b | XSF | (scu.apu.xsf) external segment flag. |
| 100000 | c | * SDWM | (scu.apu.sdwm) match on SDWAM. |
| 040000 | d | SD-ON | (scu.apu.sd_on) SDWAM enabled. |
| 020000 | e | * PTWM | (scu.apu.ptwm) match on PTWAM. |
| 010000 | f | * PT-ON | (scu.apu.pt_on) PTWAM enabled. |
| 004000 | g | * PI-AP | (scu.apu.pi_ap) instruction fetch append cycle. |
| 002000 | h | * DSPTW | (scu.apu.dsptw) fetch descriptor segment PTW. |
| 001000 | i | * SDWNP | (scu.apu.sdwnp) fetch SDW, unpaged. |
| 000400 | j | * SDWP | (scu.apu.sdwp) fetch SDW, paged. |
| 000200 | k | * PTW | (scu.apu.ptw) fetch PTW. |
| 000100 | 1 | * PTW2 | (scu.apu.ptw2) fetch prepage PTW. |
| 000040 | m | * FAP | (scu.apu.fap) fetch final address, paged. |
| 000020 | n | * FANP | (scu.apu.fanp) fetch final address, unpaged. |
| 000010 | $\bigcirc$ | FABS | (scu.apu.fabs) fetch final address, absolute. |
| 000007 |  | FCT | (scu.fault_cntr) number of unsuccessful attempts to execute the instruction. |


| 2 fd , |  | /* Word 1 */ |
| :---: | :---: | :---: |
| 3 iro | bit(1), |  |
| 3 oeb | bit(1), |  |
| 3 e_off | bit(1), |  |
| 3 orb | bit(1), |  |
| 3 r_off | bit(1), |  |
| 3 owb | bit(1), |  |
| 3 w_off | bit(1), |  |
| 3 no_ga | bit(1), |  |
| 3 ocb | bit(1), |  |
| 3 ocall | bit(1), |  |
| 3 boc | bit(1), |  |
| 3 inret | bit(1), |  |


| 3 crt | bit(1), |
| :--- | :--- |
| 3 ralr | bit(1), |
| 3 am_er | bit(1), |
| 3 oosb | bit(1), |
| 3 paru | bit(1), |
| 3 parl | bit(1), |
| 3 onc_1 | bit(1), |
| 3 onc_2 | bit(1), |
| 2 port_stat, |  |
| 3 ial | bit(4), |
| 3 iac | bit(3), |
| 3 con_chan | bit(3), |
| 2 fi_num | bit(5), |
| 2 fi_flag | bit(1), |

(Also see declaration for scux in mc.incl.pl1)


Figure 1-36. SCU Data Format, Word 1

Legend:

| Mask | Key |  | Field | flt addr | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 400000 | a | * | IRO | 51 (acy) | (scu.fd.iro) illegal ring order. |
| 200000 | b | * | $\begin{aligned} & \text { OEB } \\ & \text { IOC } \end{aligned}$ | $\begin{aligned} & 51(a c v) \\ & 25(i p r) \end{aligned}$ | (scu.fd.oeb) out of execute bracket. (scux.fd.ioc) illegal op code. |
| 100000 | c | * | $\begin{aligned} & E-O F F \\ & I A+I M \end{aligned}$ | $\begin{aligned} & 51(\mathrm{acv}) \\ & 25(\mathrm{ipr}) \end{aligned}$ | (scu.fd.e_off) execute bit is off. (scux.fd.ia_am) invalid address or modifier. |
| 040000 | d | * | $\begin{aligned} & \text { ORB } \\ & \text { ISP } \end{aligned}$ | $\begin{aligned} & 51(\mathrm{acv}) \\ & 25(\mathrm{ipr}) \end{aligned}$ | (scu.fs.orb) out of read bracket. (scux.fd.isp) invalid slave procedure. |
| 020000 | e | * | $\begin{aligned} & R-O F F \\ & \text { IPR } \end{aligned}$ | $\begin{aligned} & 51(\mathrm{acv}) \\ & 25(\mathrm{ipr}) \end{aligned}$ | (scu.fd.r_off) read bit is off. (scux.fd.ipr) all other illegal procedure. |
| 010000 | $f$ | * | OWB <br> NEA | $\begin{aligned} & 51(\mathrm{acv}) \\ & 03(\mathrm{str}) \end{aligned}$ | (scu.fd.owb) out of write bracket. (scux.fd.nea) nonexistent address. |
| 004000 | g | * | $\begin{aligned} & W-O F F \\ & O O B \end{aligned}$ | $\begin{aligned} & 51(\mathrm{acv}) \\ & 03(\mathrm{str}) \end{aligned}$ | (scu.fd.w_off) write bit is off. (scux.fd. oobb) out of bounds. |
| 002000 | h | * | NO GA | 51 (acv) | (scu.fd.no_ga) not a gate, or out-of-call limiter. |
| 001000 | i | * | OCB | 51 (acv) | (scu.fd.ocb) out of call bracket. |
| 000400 | j | * | OCALL | 51(acv) | (scu.fd.ocall) outward call. |
| 000200 | k | * | BOC | 51 (acv) | (scu.fd.boc) bad outward call. |
| $\begin{aligned} & 000100 \\ & 000040 \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~m} \end{aligned}$ | * | $\begin{aligned} & \text { INRET } \\ & \text { CRT } \end{aligned}$ | $\begin{aligned} & 51(a c v) \\ & 51(a c v) \end{aligned}$ | (scu.fd.inret) inward return. (scu.fd.crt) cross ring transfer. |


| Mask | Key |  | Field | flt addr | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000020 | n | ＊ | RaLR | 51 （acv） | （scu．fd．ralr）ring alarm． |
| 000010 | $\bigcirc$ | ＊ | AM－ER | $51(\mathrm{acv})$ | （scu．fd．am＿er）associative memory error． |
| 000004 | p | ＊ | OOSB | $51(\mathrm{acv}$ ） | （scu．fd．oosb）out of segment bounds． |
| 000002 | q | ＊ | PARU | 23（par） | （scu．fd．paru）processor parity upper． |
| 000001 | $r$ | ＊ | Parl | 23（par） | （scu．fd．parl）processor parity lower． |
| 400000 | $s$ | ＊ | ONC1 | 27 （onc） | （scu．fd．onc＿1）SC／CPU sequence error $⿰ ⿰ 三 丨 ⿰ 丨 三$ 1． |
| 200000 | $t$ | ＊ | ONC2 | 27 （onc） | （scu．fd．onc＿2）SC／CPU sequence error \＃2． |
| 170000 |  | ＊ | IA | any IA | ```(scu.port_stat.ial) SC illegal action lines. (see "SC Illegal Action Codes" in Section II.)``` |
| 007000 |  | ＊ | IACHN | any IA | （scu．port＿stat．iac）illegal action CPU port． |
| 000700 |  | ＊ | CNCHN | 21 （con） | （scu．port＿stat．con＿chan）connect（CIOC） CPU port． |
| 000076 |  | ＊ | F／I ADDR | any | （scu．fi＿num）modulo 2 fault／interrupt vector address． |
| 000001 | u | ＊ | F／I | any | $\begin{aligned} & \text { (scu.fi_flag) fault/interrupt bit. } \\ & 0=\text { interrupt caused the data to be } \\ & 1 \text { stored. fault caused the data to be stored. } \end{aligned}$ |



Figure 1－37．SCU Data Format，Word 2

Legend：

```
    TRR (scu.tpr.trr) temporary ring register.
    TSR (scu.tpr.tsr) temporary segment register.
* CPU (scu.cpu_no) CPU number (from maintenance panel switches.)
    DELTA (scu.delta) address increment for repeats.
```



Figure 1-38. SCU Data Format, Word 3

Legend:

| TSNA $\quad$(scu.tsr_stat.tsna...) temporary pointer register number for <br>  <br> non-multiword instruction operands or temporary pointer register <br> number for operand descriptor 1 of multiword instructions. |  |
| :--- | :--- |
|  | $\operatorname{TSN}(\mathrm{n})(0-2) \quad$ pointer register number. |


| 2 ilc | bit(18), | /* Word 4*/ |
| :---: | :---: | :---: |
| 2 ir, |  |  |
| 3 zero | bit(1), |  |
| 3 neg | bit(1), |  |
| 3 carry | bit(1), |  |
| 3 ovfl | bit(1), |  |
| 3 eovf | bit(1), |  |
| 3 eufl | bit(1), |  |
| 3 oflm | bit(1), |  |
| 3 tro | bit(1), |  |
| 3 par | bit(1), |  |
| 3 parm | bit(1), |  |
| 3 bm | bit(1), |  |
| 3 tru | bit(1), |  |
| 3 mif | bit(1), |  |
| 3 abs | bit(1), |  |
| 3 pad | bit(4), |  |



Figure 1-39. SCU Data Format, Word 4

## Legend:

Mask
777777
400000
200000
100000
040000
020000
010000
004000
002000
001000
000400
000200
000100
000040
000020

| Key | Field |
| :---: | :---: |
|  | ICT |
| a | ZERO |
| b | NEG |
| c | CARY |
| d | OVFL |
| e | EOVF |
| f | EUFL |
| g | OFLM |
| h | TRO |
| i | PAR |
| j | PARM |
| k | $\overline{\mathrm{BM}}$ |
| 1 | TRU |
| m | MIF |
| n | ABS |

## Meaning

(scu.ilc) instruction counter.
(scu.ir.zero) zero indicator.
(scu.ir.neg) negative indicator.
(scu.ir.carry) carry indicator.
(scu.ir.ovfl) overflow indicator.
(scu.ir.eovf) exponent overflow indicator.
(scu.ir.eufl) exponent underflow indicator.
(scu.ir.oflm) overflow mask indicator.
(scu.ir.tro) tally runout indicator.
(scu.ir.par) parity error indicator.
(scu.ir.parm) parity mask indicator.
(scu.ir.bm) BAR mode indicator.
If bit is set, CPU is not in BAR (GCOS slave)
mode.
(scu.ir.tru) EIS truncation indicator.
(scu.ir.mif) midinstruction fault interrupt (EIS).
(scu.ir.abs) absolute mode.



Figure 1-40. SCU Data Format, Word 5

Legend:

| Mask | Key | Field | Meaning |
| :---: | :---: | :---: | :---: |
| 777777 |  | COMPUTED | ADDRESS <br> (scu.ca) effective address value (offset) used in the last address preparation cycle. |
| 400000 | a | RF | (scu.cu.rf) first cycle of a repeat operation. |
| 200000 | b | RPT | (scu.cu.rpt) executing a repeat. |
| 100000 | c | RD | (scu.cu.rd) executing a repeat double. |
| 040000 | d | RL | (scu.cu.rl) executing a repeat link. |
| 020000 | e | POT | (scu.cu.pot) prepare operand tally. <br> This flag is on until the indirect word of an IT indirect cycle is successfully fetched. |
| 010000 | f | PON | (scu.cu.pon) prepare operand notally. <br> This flag is on until the indirect word of a "return" type instruction is successfully fetched. It indicates that there is no indirect chain even though an indirect fetch is being done. |
| 004000 | g | XDE | (scu.cu.xde) execute double from even ICT. |
| 002000 | h | XDO | (scu.cu.xdo) execute double from odd ICT. |
| 001000 | i | ITP | (scu.cu.poa) ITP cycle. |
| 000400 | j | RFI | (scu.cu.rfi) restart this instruction at RCU time. |
| 000200 | k | ITS | (scu.cu.its) executing ITS indirect cycle. |
| 000100 | 1 | IF | (scu.cu.if) fault occurred during instruction fetch. |
| 000077 |  | CT HOLD | (scu.tag) contents of the "remember modifier" register. |

2 even_inst bit (36), ${ }^{*}$ * Word 6 - continued below */


Figure 1-41. SCU Data Format, Word 6

## Legend:

ADDRESS current effective 18 -bit address.
OFCODE current operation code.
I interrupt inhibit bit
$0=$ interrupts permitted.
1 = interrupts inhibited.
pointer register flag.
$0=$ Do not use a pointer register for this address preparation cycle.
If in appending mode, ADDRESS is an 18-bit offset relative to the
procedure segment as specified in PPR.
$1=\operatorname{Decode} \operatorname{ADDRESS}(0,2)$ as the number of a pointer register to be used
in this address preparation cycle. ADDRESS(3-17) is an offset
relative to the base of the segment specified in the pointer
register.

TAG
current address modifier.
Word 6 is the contents of the "working instruction register" and reflects conditions at the exact point of address preparation when the fault/interrupt occurred. Each instruction of the current pair is moved to this register before actual address preparation begins. At the time this word is stored, it may no longer be identical to the original instruction fetched from memory.

```
2 odd_inst bit (36); /* Word 7 */
```



Figure 1-42. SCU Data Format, Word 7

Legend:
ADDRESS address as in word 6.
OPCODE operation code as in word 6.
I interrupt inhibit bit as in word 6 .
$P \quad$ pointer register flag as in word 6.
TAG address modifier as in word 6.
Word 7 is the contents of the "instruction holding register". It contains the odd word of the last instruction pair fetched from main memory if word 6 contains the even word. Primarily because of store overlap, this instruction is not necessarily paired with the instruction in word 6 .

Read Switches Data Format

The read switches (rsw) instruction provides the ability to interrogate various switches on the processor maintenance and configuration panels. The LSD (bits 15-17) of the instruction address field is used to select the switches to be read. Data is placed in the $A$ register.
rsw xxxxx0:
This is unformatted data; hence, there is no software declaration for the data in main memory.


Figure 1-43. rsw xxxxx0 Data Format

```
rsw xxxxx2:
PL/I Declaration (rsw.incl.pl1)
```

```
dcl 1 rsw_2 aligned based (rswp),
```

dcl 1 rsw_2 aligned based (rswp),
(2 mbz
(2 mbz
bit(6),
bit(6),
2 fault_base
2 fault_base
2 mbz2
2 mbz2
id
id
2 processor_num bit (2)) unaligned;

```
        2 processor_num bit (2)) unaligned;
```



```
Figure 1-44. rsw xxxxx2 Data Format
Legend:
Key Field Meaning
        FLT BASE (rsw_2.fault_base) seven MSB of the 12-bit fault base
        address.
    x reserved for future use (presently 0).
    a cache option (not declared).
        0 = enabled
        1 = disabled
    b extended memory option (not declared).
        O = enabled
        1 = disabled
c,d "01" for EIS cabinet.
    (keys c,d,e,f,g collected as rsw_2.id)
```

Key
Meaning
e

```
EIS option.
0 = enabled.
1 = disabled.
(keys c,d,e,f,g collected as rsw_2.id)
```

f
memory speed option.
$0=$ slow. 1 = fast.
(keys $c, d, e, f, g$ collected as rsw_2.id)
g
overlap option.
$0=$ no overlap.
1 = overlap.
(keys $c, d, e, f, g$ collected as rsw_2.id)
CPU (rsw_2.processor_num) processor number.
rsw xxxxx1/3:
For this operation, $1=$ ports $A, B, C, D$ and $3=$ ports $E, F, G, H$.
PL/I Declaration (rsw.incl.pl1)
dcl 1 rsw_13 aligned based (rswp),
(2 port_info (0:3), 3 port_assignment bit(3),
3 port_enable bit(i),
3 initialize_enable bit(1),
3 interlace_enable bit(1),
3 mem_size bit(3)) unaligned;


Figure 1-45. rsw $x \times x \times x 1 / 3$ Data Format

Legend:

| Key | Field | Meaning |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ADR | (rsw_13.port_info.port_assignment) assignment switches for port. | setting of | address |
| a |  | (rsw_13.port_info.port_enable) port | enabled flag. |  |
| b |  | ```(rsw_13.port_info.initialize_enable) flag.``` | initialize | control |
| $c$ |  | (rsw_13.port_info.interlace_enabled) | interlace en | d flag. |



Figure 1-46. rsw xxxxx4 Data Format

Legend:

```
Key Field Meaning
    A,B,..,H tags for the eight processor ports.
    a (rsw4.port interlace.four) interiace mode for port.
    1 = 4-word interlace, if interlace enabled for port.
    0 = 2-word interlace, if interlace enabled for port.
    b
    (rsw4.port_interlace.half_controller) memory range for port.
    0 = full range.
    1 = half range, but "size" is taken as full.
```

Mode Register and Cache Mode Register Formats

The mode register and cache register contain several dynamic CPU and cache conditions and program accessible controls. The cache mode refistor is loaded with the lcpr (tag 02) instruction, and the mode register is loaded with the lopr (tag 04) instruction. The scpr (tag 06) stores the mode repister and the cache mode register in a word pair.

```
PL/I Declaration (mode_reg.incl.pl1)
```

```
dcl 1 mrg based(mrp) aligned, /* Even word */
    (2 ffv bit(15),
    2 pado bit(1),
    2 top bit(1),
    tam bit(1),
    2 opcss bit(10), /* See switch bits below */
    tcuov bit(1),
    2 scuop bit(1),
    2 ehr bit(1),
    2 ehrrs bit(1),
    2 ~ t e s t ~ b i t ( 1 ) ,
    2 pad1 bit(2),
    2 emr bit(1)) unaligned;
dcl 1 mrg_sw based(mrp) aligned, /* Switch bits in opcss */
    (2 pad0}\mathrm{ bit(18),
    2 scuolin bit(1),
    2 ssolin bit(1),
    2 ssdpar bit(1),
    2 sszacpar bit(1),
    stm bit(2),
    2 svm bit(2),
    2 pad3 bit(10))unaligned;
(The following is derived from cache_mode_reg.incl.alm)
dcl 1 cmr based aligned, /* Odd word */
    (2 address_mask bit(15),
    2 dir_parity bit(1),
    2 level_full bit(1),
    2 pad1 bit(1),
    2 cache_1_on bit(1),
    2 cache_2_on bit(1),
    2 operands_from_cache bit(1),
    2 inst_from_cache bit(1),
    2 pad2- bit(1),
    2 cache_to_reg_mode bit(1),
    2 store_aside bit(1),
    2 column_full bit(1),
    2 rro_mask bit(2),
    2 pad\overline{3}}\mathrm{ bit(6),
    2 luf_reg_mask bit(2))unaligned;
```



Figure 1-47. Mode Register Format


Figure 1-48. Cache Mode Register Format

Legend:

## Key

b

## Field Meaning

FFV (mrg.ffv) the "floating fault vector" address. This address consists of the 15 MSB of the modulo 8 base address of four word pairs. These floating faults are generated by other conditions settable by the mode register.
$O C$ TRAP (mrg.top) trap on OPCODE match. (See "Notes" below.) If this bit is set and OPCODE matches the operation code of the instruction for which an address is being prepared (including indirect cycles), generate the second floating fault (xed FFV|2).

ADR TRAP (mrg.tam) trap on FFV match. (See "Notes" below.)
If this bit is set and the contents of the address register of the CPU match the setting of the address switches on the maintenance panel, generate the fourth floating fault (xed FFV|6).

OPCODE (mrg.opcss) opcode upon which t.o trap.
If either bit 16 (key a) or bit 29 (key d) is set, interpret bits $18-27$ as an opcode value. If both bit 16 and bit 29 are not set and bit 32 (key g) is set, interpret bits 18-27 as follows:
bit meaning
18 (mrg_sw.scuolin) set CU overlap inhibit. The CU waits for the $O U$ to complete execution of the even instruction before it begins address preparation for the associated odd instruction. The CU also waits for the $O U$ to complete execution of the odd instruction before it fetches the next instruction pair.

19 (mrg_sw.ssolin) set store overlap inhibit. The CU waits for completion of a current memory fetch (read cycles only) before requesting a memory access for another fetch.

20 (mrg_sw.ssdpar) set store incorrect data parity. The CU causes incorrect data parity to be sent to the SC for the next data store instruction and then resets bit 20.

21 (mrg_sw.sszacpar) set store incorrect ZAC parity. The CU causes incorrect zone-address-command (ZAC) parity to be sent to the SC for each memory cycle of the next data store instruction and resets bit 21 at the end of the instruction.
c
e
f

22,23 (mrg_sw.stm) set timing margins. If bit 32 (key g) is set and the margin control switch on the CPU maintenance panel is in program position, set CPU timing margins as follows:

| $\frac{22,33}{0,0}$ | $\frac{\text { margin }}{\text { normal }}$ |
| :---: | :---: |
| 0,1 | slow |
| 1,0 | normal |
| 1,1 | fast |

24,25 (mrg_sw.svm) set +5 voltage margins. If bit 32 (key g) is set and the margin control switch on the CPU maintenance panel is in the program position, set +5 voltage margins as follows:

| $\frac{24,25}{0,0}$ | margin |
| :---: | :---: |
| 0,1 | normal |
| 1,0 | now |
| 1,1 | nigh |
|  | normal |

26,27 not used
(mrg.tcuov) trap on CU-HR count overflow. (See "Notes" below.)
If this bit is set and bit 30 (key e) is set and tr. $=C U-H R$ counter overflows, generate the third floating fauli (xed FFV (4). Further, if bit 31 (key f) is set, reset bit 30 , locking the history registers. An lopr instruction setting bit 28 resets the $\mathrm{CU}-\mathrm{HR}$ counter to zero.
(mrg.scuop) strobe CU-HR on OPCODE match.
If this bit and bit 30 (key e) are set and the operation code of the current instruction matches OPCODE, strobe the $C U-H R$ on all $C U$ cycles (including indirect cycies).

STROBE $\frac{1}{4}$ (mrg.ehr) enable history registers.
If this bit is set, all history registers are strobed at appropriate points in the various CPU cycles. If this bit is reset or bit 35 (key h) is reset, all history registers are locked. This bit is reset with an lcpr instruction providing a 0 bit, an onc fault, and, conditionally, by other faults (see bit 31 (key f) below). Once reset, the bit must be set with an lcpr instruction providing a 1 bit. before the history registers again become active.

FAULT
RESET
(mrg.ehrrs) history register lock control.
If this bit is set, reset bit 30 , locking the history
registers, for the following faults and conditions:

| luf | Lockup Fault |
| :--- | :--- |
| par | Parity Fault |
| cmd | Command Fault |
| str | Store Fault |
| ipr | Illegal Procedure Fault |
| sdf | Shutdown Fault |
|  | OPCODE trap |
|  | CU-HR counter overflow trap |
|  | Address match trap |


| Key | Field | Meaning |
| :---: | :---: | :---: |
| $g$ | ¢ VOLTAGE | (mrg.test) test mode indicator. <br> This bit is set whenever the TFST/NORMAL, switch on the maintenance panel is in TEST Dosition and is reset otherwise. It serves to enable the prorram control of voltage and timing margins. |
| h | Mr EnABLE | (mrg.emr) enable mode register. <br> When this bit is set, all other hits and controls of the mode register are active. When this bit is reset, the mode register controls are disabled. |
|  | CACHE IIR | ADDRESS <br> (cmr.address_mask) cache block address from cache directory. |
| i | PAF BIT | (cmr.dir_parity) cache directory parity bit. |
| j | LEV FUL | (cmr.level_full) cache level is full. |
| k | CSH1 ON | (cmr.cache_1_on) first two columns of the cache are enabled. |
| 1 | CSH2 ON | (omr.cache_2_on) second two columns of the cache is enabled. |
| m | OPND ON | (cmr.operands_from_cache) cache is enabled for operands. |
| $n$ | INST ON | (cmr.inst_from_cache) cache is enabled for instructions. |
| $\bigcirc$ | CSH REG | (cmr.cache_to_reg_mode) enabled cache/repister. |
| $p$ | STR ASD | ( $\mathrm{mmr} . \mathrm{store}$ _aside) store aside enahled. |
| 9 | COL FUL | (cmr.column_full) column is full. |
| r | RRO A | round robin counter, bit A. |
| s | RRC B | round robin counter, bit E . <br> (RRO A, E collected as cmr.rro_mask) |
| t | LUF MSB | lockup timer setting, most significant bit. |
| $u$ | LUF LSE | lockup timer setting, least significant bit. (LUF MSB, LSB collected as cmr.luf_reg_mask) |

Notes

1. These traps (address match, OPCODE match, CU-HR counter overflow) occur after completion of the next odd instruction following their detection. They are handled as Group VII faults in regard to servicing and inhibition. The complete Group VII priority sequence is:
```
1 - con
2 - tro
3-sdf
4 - OPCCDE trap
5 - C U - H R ~ c o u n t e r ~ o v e r f l o w ~
6 - Address match trap
7- External interrupts
```

2. The COL FUL, RRO $A$, RRO $B$, and CACHF DIR ADDRESS fields reflect different locations in cache depending on the final (absolute) address of the scpr instruction storing this data.

This section gives the format of the program accessible registers of the Series 60 Level 66 Controller (SCU), the Level 68 System Controller (SC), and their associated memory.

## SYSTEM CONTROLLER ILLEGAL ACTION CODES

The following are illegal action codes for the SC.

| Code | Priority | CPU flt | Name |
| :---: | :---: | :---: | :---: |
| 00 |  |  | no illegal action. |
| 01 |  | 12(cmd) | unassigned. |
| 02 | 5 | 02(str) | nonexistent address. |
| 03 | 1 | 12(cmd) | stop on condition. (Level 68 only) |
| 04 |  | 12(cmd) | unassigned. |
| 05 | 12 | 22 (par) | data parity, store to SC. |
| 06 | 11 | 22 (par) | data parity in store. |
| 07 | 10 | 22 (par) | data parity in store and store to SC. |
| 10 | 4 | 12(cmd) | not control. (Level 68 only) |
| 11 | 13 | 12 (cmd) | port not enabled. |
| 12 | 3 | 12(cmd) | illegal command. |
| 13 | 7 | 02(str) | store not ready. |
| 14 | 2 | 22 (par) | ZAC parity, active module to SC. |
| 15 | 6 | 22 (par) | data parity, active module to SC. |
| 16 | 8 | 22 (par) | ZAC parity, SC to store. |
| 17 | 9 | 22(par) | data parity, SC to store. |
| 00 | 12 |  | no illegal action. |
| -- | -- | 12(cmd) | not used by system controller. |
| 02 | 5 | 02(str) | nonexistent address. |
| -- | -- | 12(cmd) | not used. |
| -- | -- | 12(cmd) | not used. |
| 05 | 10 | 22 (par) | data parity, store to SCU. |
| 06 | 9 | 22 (par) | data parity in store. |
| 07 | 8 | 22 (par) | data parity in store and store to SCU. |
| -- | -- | 12 (cmd) | not used. |
| 11 | 11 | 12(cmd) | port masked. |
| 12 | 2 | 12 (cmd) | illegal command. |
| 13 | 5 | 02(str) | store not ready. |
| 14 | 1 | 22 (par) | ZAC parity, active module to SCU, |
| 15 | 4 | 22 (par) | data parity, active module to SCU. |
| 16 | 6 | 22 (par) | ZAC parity, SCU to store unit. |
| 17 | 7 | 22 (par) | data parity, SCU to store unit. |

The read system controller register instructions and set system controller register (rscr and sscr) provide the ability to read several registers in SCs and SCUs. The effective absolute address of the instruction selects the SC (or SCU) to be referenced by referring to the port address assignment switches. Bits 3-14 of the instruction address are sent to the SC (or SCU) to specify the register to be referenced. Bits $15-17$ are not interpreted since they are used in port selection for normal data and instruction fetches when port interlace is being used. The rscr instruction reads data into the combined $A$ and $Q$ registers of the processor. The sscr instruction sets data from the $A$ and $Q$ registers.

System Controller Mode Register (rscr/sscr 00000X)

PL/I declaration (scr.incl.pl1)

| $\operatorname{dcl}_{\left(2 \operatorname{ser}_{1} \mathrm{mr}\right.}^{1}$ | aligned, <br> bit(50) |
| :---: | :---: |
| 2 identification | bit(4), |
| 2 TS_strobe_margin | bit(2), |
| 2 GO _strobe_margin | bit(2), |
| 2 ANSWER_strobe_margin | bit(2), |
| 2 DA_Strobe_margin | bit(2), |
| 2 EOC_strobe_margin | bit(2), |
| 2 PLUŞ_5_VOLT_margin | bit(2), |
| 2 parity_override | bit(1), |
| 2 parity_disable | bit(1), |
| 2 store_IA_disable | bit(1), |
| 2 ZAC_parity_error | bit(1), |
| 2 SGR_accepted | bit(1), |
| 2 pad $\overline{2}$ | bit(1)) |

Upper Half (A register):


Lower Half (Q register):


Figure 2-1. Controller Mode Register (rscr/sscr 00000X) Data Format

Legend:
ID
(scr.mr.identification) controller ID code.
$0000=8034,8035$
$0001=$ Level 68 SC
$0010=$ Level 66 SCU

MODE REG these fields are used only by T\&D.

## System Controller Configuration Switches (rscr/sscr 00001X)

Note that the configuration switches of an SC cannot be set.

PL/I Declaration (scr.incl.pl1)

```
dcl 1 scr_cfg1 aligned, /* Upper half */
    (2 mode_a bit(3)
    2 bdry_a bit(3),
        2 mode_b bit(3),
        2 bdry_b bit(3),
        2 int bit(1),
        2 ~ l w r ~ b i t ( 1 ) ,
        2 addr_offset bit(2),
        2 \text { port_no bit(4),}
        2 port_enable (0:7) bit(2),
        2 \text { pima (4) bit(9)) unaligned; /* Lower half */}
```

Upper Half (A register):


Lower Half (Q register):


Figure 2-2. SC Configuration Switches (rscr 00001X) Data Format

Legend:
Key
Field
Meaning
MOD $A / B$ (scr_cfg1.mode_a/b) state of store $A / B$. 000 = online. 001 = in test. 010 = offline.

BND A/B (scr_cfg1.bdry_a/b) size of memory in store $A / B$.
000 = 32 K .
$001=64 \mathrm{~K}$.
$011=128 \mathrm{~K}$.
111 = 256K.
a
(scr_cfg1.int) interlace flag.
$0=$ stores are not interlaced.
1 = stores are interlaced.
b
(scr_cfg1.lwr) low-order store flag.
$0=$ store A is low order.
$1=$ store $B$ is low order.

```
Key
Field Meaning
    ADR (scr_cfg1.addr_offset) setting of ADDRESS CONTROL OFFSET
        switch.
        00 = no offset.
        01 = 16K offset.
        10 = 32K offset.
        11 = 64K offset.
PORT (scr_cfg1.port_no) 4-bit port number of the SC port through
        which the rscr instruction was received. Port 8 (1000) is
        the maintenance panel.
A,B...H (scr_cfg1.port_enable) port state for each of the eight SC
        ports.
        00 = port disabled.
        01 = port in program control.
        11 = port enabled.
MASK A,...,MASK D
        (scr_cfg1.pima) EXECUTE INTERRUPT MASK ASSIGNMENT (EIMA)
        switch settings, i.e., port assignment for each of the four
        execute interrupt masks. The assigned port corresponds to
        the bit position within the field. Absence of a bit
        indicates that the mask is not assigned. Port 8 is the
        maintenance panel.
PL/I declaration (scr.incl.pl1)
dcl 1 scr_cfg2
    (2 mask_a_assign
        aligned,
        bit(9),
        a_online bit(1),
        a1_online bit(1),
        2 b_online bit(1)
        2 ~ b 1 \mp@code { o n l i n e ~ b i t ( 1 ) , }
        2 poŕt_no bit(4),
        pad1 bit(1),
        mode bit(1)
        nea_enabled bit(1),
        nea}\mathrm{ bit(7),
        int bit(1),
        lwr bit(1),
        port_mask_0_3 bit(4),
        mask_b_assign bit(9),
        pad2 bit(12)
        cyclic_prior bit(7),
        pad3 bit(4),
        port_mask_4_7 bit(4)) unal;
```

```
Upper Half (A register):
```



Lower Half (B register):


Figure 2-1. SCU Configuration Switches (rscr/sscr 00001x Data Format)

| Legend: |  |
| :---: | :---: |
| MASK A | (scr_cfg2.mask_a_assign) EIMA switch setting for mask A. The assigned port corresponds to the bit position within the field. A bit in position 9 indicates that the mask is not assigned. |
| SIZE | (scr.cfg2.size) size of lower store. |
|  | $000=32 \mathrm{~K}$ |
|  | $001=64 \mathrm{~K}$ |
|  | $010=128 \mathrm{~K}$ |
|  | $011=256 \mathrm{~K}$ |
|  | $100=512 \mathrm{~K}$ |
|  | $101=1 \mathrm{M}$ |
|  | $110=2 \mathrm{M}$ |
|  | $111=4 \mathrm{M}$ |
| A | (scr_cfg2.a_online) store unit A online. |
| A 1 | (scr_cfg2.a1_online) store unit A1 online. |
| B | (scr_cfg2.b_online) store unit B online. |
| B1 | (scr_cfg2.B1_online) store unit B1 online. |
| PORT | (scr_cfg.port_no) 4-bit port number of the SCU port through which the rscr instruction was received. This field cannot be set with the sscr instruction. |
| MOD | (scr_cfg2.mode) program/manual mode. If this bit is a 1 , all settable bits of the configuration register may be altered. This bit cannot be set with the sscr instruction. |
| NEA | (scr_cfg2.nea_enabled and scr_cfg2.nea) nonexistent address enable bit and nonexistent address. The first nonexistent address is 32,768 times the switch setting. |
| INT | $\begin{aligned} & \text { (scr_cfg2.int) interlace flag, } \\ & 0=\text { stores are not interlaced. } \\ & 1=\text { stores are interlaced. } \end{aligned}$ |

        (scr_cfg2.lwr) low-order store flag.
        \(0=\) store A is low-order.
        1 = store B is low-order.
    PMRO-3 (scr_cfg2.port_mask_0_3) port enable register for ports 0 through 3.
MASK B (scr_cfg2.mask_b_assign) EIMA switch setting for mask B. (See mask A
CYCLIC (scr_cfg2.cyclic_prior) settings of the cyclic port priority
PRIOR ("anti-hogging") switches.
PRM 4-7 (scr_cfg2.port_mask_4_7) port enable register for ports 4 through 7 .
System Controller Interrupt Mask Register (rscr/sscr 000N2X)
PL/I declaration (scr.incl.pl1)

```
dcl 1 scr_msk aligned,
    (2 interrupt_mask_1 bit(16),
    2 pad1 bit(16),
    2 port_mask_1 bit(4),
    2 interrrupt_mask_2 bit (16),
    2 pad2
    2 port_mask_2 bit (4)) unal;
```

Upper Half (A register):


Lower Half (Q register):


Figure 2-2. Interrupt Mask Register (rscr/sscr 000N2X) Data Format

Legend:
IERO-15 (scr_msk.interrupt_mask_1) program interrupt enable register for interrupts 00 through 15.

PERO-3 (scr_msk.port_mask_1) port enable register for ports 0 through 3. This field is not set by sscr instruction.

IER16-31 (scr_msk.interrupt_mask_2) program interrupt enable register for interrupts io through 31.

PER4-7 (scr_msk.port_mask_2) port enable register for ports 4 through 7 . This field is not set by sser instruction.
(There is no include file for the declaration of this data.)

Upper Half (A register):


Lower Half (Q register):


Figure 2-3. Interrupt Cells (rscr/sscr 00003X) Data Format

A bit appearing in any position of the data indicates that the corresponding interrupt cell is set.

System Controller Clock (rscr/sscr 00004X)
(There is no include file for the declaration of this data.)

Upper Half (A register):


Lower Half (Q register):


Figure 2-4. System Clock (rscr/sscr/recl 00004X) Data Format

NOTE: The recl instruction may also be used to read the system clock. The clock in an SC cannot be set with the sscr instruction. It must be set manually. The clock in an SCU cannot be set manually. It must be set using the sscr instruction.

```
PL/I declaration (scr.incl.pl1)
```

```
dcl 1 ser_su
    (2 pad1
    2 ZAC_line
    2 syndrome
    2 identification
    2 EDAC_disabled
    2 pad2
    2 MINUS_5_VOLT_margin
    2 PLUS_5_VOLT_margin
    2 spare_margin
    2 PLUS_19_VOLT_margin
    2 pad3
    2 SENSE_strobe_margin
    2 pad4
    2 maint_functions_enabled
```

        aligned,
        bit(36),
        bit(6),
        bit(8),
        bit(4),
        bit(1),
        bit(4),
        bit(2),
        bit(2),
        bit(2),
        bit(2),
        bit(1),
        bit(2),
        bit(1),
    bit(1)) unal;
Upper Half (A register):


Lower Half (Q Register):


Figure 2-5. Store Mode Register (rscr/sscr 00006X) Data Format

Legend:

| Key | Field | Meaning |
| :---: | :---: | :---: |
|  | ZAC | (scr_su.ZAC_line) address lines. |
|  | SYN | (scr_su.syndrome) failure syndrome. |
|  | ID | (scr_su.identification) store unit type identification. $0000=$ high-speed core model AA1. <br> $0001=$ high-speed core model AA3. <br> $0100=1 \mathrm{~K}$ chip MOS memory with EDAC enabled. <br> $1100=1 \mathrm{~K}$ chip MOS memory with EDAC disabled. <br> 1111 = 4 K chip MOS memory. |
| a |  | ```(scr_su.EDAC_disabled) this bit is turned on when EDAC disabled.``` |
|  | MAINT | these fields are used only by T\&D. |

LEVEL 68 INPUT/OUTPUT MULTIPLEXER

This section gives the formats for the control words and the program accessible registers of the Level 68 Input/Output Multiplexer (IOM).

## IOM MAILBOX LAYOUT

The IOM mailbox is a dedicated area in main store used for communication with the IOM and its attached peripherals. Its location is specified by the settings of the INTERRUPT BASE and IOM BASE switches on the IOM configuration panel. Multics currently allows two IOMs and requires that the INTERRUPT BASE for both be set to $1200(8)$. The IOM BASE settings required are $1400(8)$ for IOM $A$ and 2000(8) for IOM B.

PL/I Declaration (iom_data.incl.pl1)

```
dcl 1 iom_mailbox$ aligned ext,
    2 imw_array
    2 system_fault_words
    2 spec_status_words
    2 unused
    2 mailboxes
        3 mailbox (0:63) like channel_mailbox;
```

| 1200 | IMW ARRAY |
| :--- | :--- |
| 1240 | SYSTEM FAULT WORD CIRCULAR QUEUES |
| 1300 | SPECIAL STATUS WORD CIRCULAR QUEUES |
| 1340 | UNUSED |
| 1400 | IOM A CHANNEL MAILBOXES |
| 200 | IOM B CHANNEL MAILBOXES |

Figure 3-1. IOM Mailbox Layout

The IMW ARRAY is indexed by interrupt number and contains one word for each interrupt．When channel＂M＂of the IOM signals interrupt＂N＂，the IOM central sets bit＂M＂of $1200(8)+$＂N＂to 1.

The SYSTEM FAULT WORD CIRCULAR QUEUES contains a 16 －word circular queue for the system fault words from each of the allowed IOMs．See＂System Fault Status＂ and Figure 3－9 later in this section．

The SPECIAL STATUS WORD CIRCULAR QUEUES contains a 16－word circular queue for the special status words from each of the allowed IOMs．See＂Special Status＂and Figure 3－11 later in this section．

The IOM A／B CHANNEL MAILBOXES contain a 4－word mailbox for each of the 64 channels of IOM A／B．See＂IOM Channel Mailbox Layout＂and Figure 3－2 below．

IOM CHANNEL MAILBOX LAYOUT

Each of the 64 allowed channels of the IOM has a 4 －word mailbox located at〈IOM＿MAILBOX＿BASE〉＋4＊〈CHANNEL＿NUMBER〉．

PL／I Declaration（iom＿data．incl．pl1）
dcl 1 channel＿mailbox based aligned，

| 2 lpw | bit $(36)$, |
| :--- | :--- |
| 2 lpwx | bit $(36)$, |
| 2 scw | bit $(36)$, |

2 dew bit（36）；


Figure 3－2．IOM Channel Mailbox Layout

```
Legend:
LPW, LPW EXTENSION
    (channel_mailbox.lpw and channel_mailbox.lpwx) See Figure 3-3 below.
SCW (channel_mailbox.scw) See Figure 3-8 below.
DCW (channel_mailbox.dcw) See Figure 3-5 through 3-7 below.
```


## List Pointer Word (LPW)

PL/I Declaration (iom_lpw.incl.pl1)

```
dcl 1 lpw based (lpwp) aligned,
    (2 dcw_addr bit(18),
    2 ~ r e s ~ b i t ( 1 ) ,
    2 iom_rel bit(1),
    2 ae bit(1),
    nc bit(1),
    2tal bit(1),
    2 \text { rel bit(1),}
    2 tally bit(12)) unal;
```

dcl 1 lpw_ext based (lpwep) aligned,
(2 base bit(9),
2 bound bit(9),
2 idcwp bit(18)) unal;
(Also see Figure 3-2 above.)

LPW:


LPW Extension:


Figure 3-3. IOM List Pointer Word (LPW) Format

## Legend:

DCW (PCW) PTR
(lpw.dcw_addr) address of DCW list, or, for connect channel (channel 2) only, PCW address. See Figure 3-4 through 3-7 below.

R
(lpw.res) IDCW restrict bit. (The IDCW control bit from every TDCW (tdow.res) is ORed into this LPW bit. See "Data Control Word" below.) $0=$ IDCWs are permitted.
1 = IDCWs are prohibited.
(lpw.iom_rel) hardware relative addressing bit. A copy of the software relative addressing bit, bit 23 , made at IDCW fetch or first list service.

E (Ipw.ae) DCW address extension bit. (the address extension control bit from every TDCW (tdew.ec) is ORed into this bit.)
$0=$ Fetch DCWs according to the DCW PTR (lpw.dcw_addr). without regard to the address extension value (pcw.ext). All DCWs must reside in lower 256 K of store.
1 = Fetch DCWs according to the DCW PTR (Ipw.dcw_addr) and the address extension (pcw.ext). DCWs may reside anywhere in main store.

N
(lpw.nc) tally control bit. $0=$ update TALLY and DCW PTR as DCWs are fetched. $1=$ do not update TALLY or DCW PTR.
(lpw.rel) software relative addressing bit. (The relative addressing control bit from every TCDW (tdew.rel) is ORed into this LPW bit.)
$0=$ Perform data transfers to absolute store addresses determined by the address extension value and the DCW data address (dcw.address) without regard to LOW BND and SIZE.
$1=$ Perform data transfers to store addresses determined by considering the DCW data address as a relative offset to the address extension value and the value of LOW BND. Also, check each DCW data address against the value of SIZE for boundary violations.
(lpw.tal) tally runout flag.
$0=$ do not signal tally runout on TALLY exhaust. $1=$ signal tally runout on TALLY exhaust.

TALLY (lpw.tally) count of DCWs in list.
LOW BND (lpw_ext.base) mod5 12 base address for current data transfer.
SIZE (lpw ext.bound) mod512 bound for cürrent data transfer. (Relative to LOW BND.)

IDCW PTR (lpw_ext.idiwp) address of most recent IDCW.

Peripheral Control Word (PCW)

```
PL/I Declaration (iom_pcw.incl.pl1)
dcl 1 pow based (pcwp) aligned,
    (2 command bit(6),
    2 device bit(6),
    2 ext bit(6),
    2 code bit(3),
    2 mask bit(1),
    control bit(2),
    2 chan_cmd bit(6),
    2 count bit(6),
    2 mbz1 bit(3),
    2 channel bit(6),
    2 mbz2 bit(27)) unal;
```

Even Word:


Odd Word:


Figure 3-4. IOM Peripheral Control Word (PCW) Format

```
Legend:
DEV CMND (pcw.command) device command.
DEV CODE (pcw.device) device address.
ADR EXTN (pow.ext) address extension for addressing beyond 256K.
M (pcw.mask) channel control mask.
    O = normal operation.
    1 = mask channel OFF and initialize.
CN (pcw.control) channel control.
    0 0 ~ = . t e r m i n a t e ~ a t ~ e n d ~ o f ~ I / O ~ o p e r a t i o n . ~
    10 = proceed (list service) at end of I/O operation.
    11 = set marker interrupt and proceed at end of I/O operation.
CHN CMND (pcw.chan_cmd) channel command.
    00 = single record data transfer.
    02 = nondata transfer.
    06 = multirecord data transfer.
    10 = single character record data transfer.
CHN DATA (pcw.count) channel data as required.
    (filemark character, backspace count, etc.)
CHN NMBR (pcw.channel) the channel to be connected with this PCW.
```

Data Control Word (DCW)

```
There are three types of data control words:
DCW Data Transmission DCW.
IDCW Instruction DCW.
TDCW Transfer DCW.
```

```
DATA TRANSMISSION DCW
PL/I Declaration (iom_dcw.incl.pl1)
dcl 1 dcw based (dcwp) aligned,
    (2 address bit(18),
    2 char_pos bit(3),
    2 m64 bit(1),
    2 type bit(2),
    2 tally bit(12)) unal;
```



```
Figure 3-5. IOM Data Transmission DCW Format
```

```
Legend:
```

Legend:
ADDRESS (dcw.address) data address.
ADDRESS (dcw.address) data address.
CP (dcw.char_pos) character position address (byte size determined by
CP (dcw.char_pos) character position address (byte size determined by
channel).
channel).
C (dcw.m64) tally control.
C (dcw.m64) tally control.
0 = word tally.
0 = word tally.
1 = character tally.
1 = character tally.
T (dcw.type) I/O operation type.
T (dcw.type) I/O operation type.
00 = IOTD (transmit and disconnect).
00 = IOTD (transmit and disconnect).
01 = IOTP (transmit and proceed).
01 = IOTP (transmit and proceed).
11 = IONTF (no transmit and proceed).
11 = IONTF (no transmit and proceed).
TALLY (dcw.tally) element (word or character) count.

```
TALLY (dcw.tally) element (word or character) count.
```

```
INSTRUCTION DCW
PL/I Declaration (iom_pcw.incl.pl1)
dcl 1 idcw based (idcwp) aligned,
    (2 command bit(6),
        device bit(6),
        ext bit(6),
        code bit(3),
        ext_ctl bit(1),
        control
        chan_cmd
        bit(2),
        bit(6),
        bit(6)) unal;
```



Figure 3-6. IOM Instruction DCW Format

```
Legend:
DEV CMND (idcw.command) device command.
DEV CODE (idCw.device) device address.
ADR EXTN (idcw.ext) address extension for addressing beyond 256K.
M (idcw.ext_ctl) address extension control.
    1 = reset address extension value.
    O = do not reset address extension value.
CN (idew.control) channel control.
    00 = terminate at end of I/O operation.
    10 = proceed (list service) at end of I/O operation.
    11 = set marker interrupt and proceed at end of I/O operation.
CHN CMND (idcw.chan_cmd) channel command.
    OO = single record data transfer.
    02 = nondata transfer.
    06 = multirecord data transfer.
    10 = single character record data transfer.
CHN DATA (idcw.count) channel data as required. (filemark character, backspace
    count, etc.)
```

TRANSFER DCW

```
PL/I Declaration (iom_dcw.incl.pl1)
```



Figure 3-7. IOM Transfer DCW Format

```
Legend:
ADDRESS (tdCw.address) address of next DCW.
E (tdcw.ec) address extension control, ORed into LPW "E" bit, (See
    Figure 3-3 above).
I (tdcw.res) IDCW control, ORed into LPW "R" bit (see Figure 3-3 above).
R (tdcw.rel) relative addressing control, ORed into LPW "S" bit (see
    Figure 3-3 above).
```


## Status Control Word (SCW)



Figure 3-8. IOM Status Control Word (SCW) Format

Legend:
ADDRESS (scw.address) status data address.
Q (scw.lq) status queue control.
$00=$ store status in normal tallying mode.
$01=$ store status into a 3-word circular queue.
$10=$ store status into a 32 -word circular queue. 11 = reserved.
TALLY (scw.tally) status tally count.

IOM STATUS WORD FORMATS

## System Fault Status

A system fault word is stored as data by the system fault channel (channel 1) of the IOM at the location specified in the fault channel DCW mailbox whenever a system fault is detected by the IOM central.

PL/I Declaration (iom_stat.incl.pl1)

```
dcl }1\mathrm{ faultword based (statp) aligned,
    (2 mbz1
    bit(9),
    2 \mp@code { c h a n n e l ~ b i t ( 9 ) , }
    2 \text { serv_req bit(5),}
    2 mbz2- bit(3),
    2 \text { controller_fault bit(4),}
    2 io_fault bit(6)) unal;
```



Figure 3-9. IOM System Fault Status Word Format

Legend:
CHN (faultword.channel) channel being serviced when the fault was
SR, M, D (faultword.serv_req) the SR, M, and D fields are decoded together to indicate the service being performed when the system fault occurred.
SR $\quad$ D service
$0 \quad \mathrm{x} \quad \mathrm{x}$ invalid.
110 first list service.
$0 \quad \mathrm{x}$ normal ( f first) list service.

|  | 1 | 1 | backup list ser |
| :--- | :--- | :--- | :--- |
| 2 | x | x | status service. |

$3 \mathrm{x} \quad \mathrm{x}$ program interrupt service.
$40 \quad 0 \quad$ single-precision indirect data load.
01 double-precision indirect data load.
$50 \quad 0 \quad$ single-precision indirect data store. double-precision indirect data store.
$60 \quad 0 \quad$ single-precision direct data load.
01 double-precision direct data load.
10 direct read and clear data load.
$\begin{array}{rlll}7 & 0 & 0 & \text { single-precision direct data store. } \\ 0 & 1 & \text { double-precision direct data store. }\end{array}$
IAC (faultword.controller_fault) illegal action code as received from SC or SCU (See "System Controller Illegal Action Codes" in Section II).

FLT CODE (faultword.io_fault) coded IOM central fault.

| Octal value | Meaning |
| :---: | :---: |
| 00 | no fault. |
| 01 | attempt to issue a PCW to a channel with channel number $\geq$ (40)8. |
| 02 | a channel requested a service with a service request code of zero, a channel number of zero, or a channel number $\geq$ (40)8. (NOTE: Channel number $\geq$ (40) 8 fault is inhibited when IOM is in test.) |
| 03 | parity error on the read data when accessing IOM scratchpad. |
| 04 | control word address will be incremented to all zeros (256K overflow) and tally will not be decremented to zero. |


| Octal value | Meaning |
| :---: | :---: |
| 05 | tally was zero for an update LPW (LPW bit $21=0$ ) when the LPW was fetched for the connect channel. |
| 06 | DCW fetched for the connect channel did not have bits $18-20=$ "111"b. |
| 07 | DCW fetched for a data service was a TDCW or had bits $18-20=" 111 " \mathrm{~b}$. |
| 10 | DCW fetched for a 9-bit channel contained an invalid character position. |
| 11 | no response to an interrupt from an SC or SCU within 16.5 microseconds. |
| 12 | parity error on the read data when accessing an SC or SCU. |
| 13 | illegal tally control for an LPW (LPW bits 21-22 $=$ "OO"b) when the LPW was fetched for the connect channel. |
| 14 | LPW fetched indicates relative address DCWs (LPW bit 23 = "1"b) while operating in Multics mode. |
| 15 | fetched a modulo-64 DCW (DCW bit $21=" 1 " b$ ) while operating in standard or extended GCOS mode. |
| 16 | LPW fetched indicates use of address extension (LPW bit $20=" 1 " b$ ) while operating in standard GCOS mode. |
| 17 | no port.selected during attempt to access main memory. |

## Channel Status

```
PL/I Declaration (iom_stat.incl.pl1)
dcl 1 status based (statp) aligned,
    (2 t
        2 power bit(1),
        2 major bit(4),
        2 sub bit(6),
        2 eo
        2 marker bit(1),
        2 soft
        2 initiate
        2 abort
        2 channel_stat
        2 central_stat
        2 ext
        2 rcount
        2 address
        char_pos
        2r
        2 type
        2 tally
```

```
bit(1),
```

bit(1),
bit(1),
bit(1),
bit(2),
bit(2),
bit(1),
bit(1),
bit(1),
bit(1),
bit(3),
bit(3),
bit(3),
bit(3),
bit(6),
bit(6),
bit(6),
bit(6),
bit(18),
bit(18),
bit(3),
bit(3),
bit(1),
bit(1),
bit(2),
bit(2),
bit(12)) unal;

```
bit(12)) unal;
```

Even Word:


Odd Word:


Figure 3-10. IOM Channel Status Data Format

Legend:

```
P (status.power) device power bit.
    0 = device is online and operable.
    1 = device is not cabled or is powered off.
MAJOR (status.major) device major status (see Section V or Appendix C under
    the specific device).
SUBSTATUS (status.sub) device substatus (see Section V or Appendix C under the
    specific device).
E
    (status.eo) PSI even/odd bit.
    0 = termination occurred after the odd word was stored by a PSI
        channel operating in binary mode.
    1 = termination occurred after the even word was stored by a PSI
        channel operating in binary mode.
        (NOTE: This bit will always be "O" for PSI channels in ASCII mode
        and for non-PSI channels.)
M (status.marker) marker bit.
    0 = initiate/terminate status as per "I" bit described below.
    1 = marker interrupt status.
S/W (status.soft) 2-bit field set to 0's by hardware and available for use
    by software interrupt handler.
I (status.initiate) initiation bit.
    0 = terminate/marker status as per "M" bit described above.
    1 = initiate status in response to a request status (reqs) or reset
        status (ress) command.
A (status.abort) software abort bit (set to 0 by hardware).
```



## Special Status

A special status word is stored as data by the special status channel (channel 6) of the IOM whenever the appropriate service request is made by a PSI channel. PSI channels store terminate and marker status through their own channel mailboxes, but store status for special interrupts through the special status channel.

PL/I Declaration (iom_stat.incl.pl1)

```
dcl 1 special_status based (statp) aligned,
    (2 t bit(1),
    2 channel bit(8),
    2 pad1 bit(3),
    2 device bit(6),
    2 \mp@code { p a d 2 ~ b i t ( 1 ) , }
    2 byte2 bit(8),
    2 pad3 bit(1),
    2 byte3 bit(8)) unal;
```



Figure 3-11. IOM Special Status Word Format

## Legend:

```
CHNNO (special_status.channel) the number of the channel storing this
    special status.
DEVICE (special_status.device) the device address of the device causing the
        special interrupt.
HEX1,2 (special_status.byte2) the first 8-bit status byte from the MPC.
HEX3,4 (special_status.byte3) the second 8-bit status byte from the MPC.
```

DEVICE SPECIAL INTERRUPTS

If DEVICE in Figure 3-11 above is nonzero, the special interrupt was caused by a signal from a device attached to the MPC and the status description is as follows:

| HEX 1,2 | HEX3,4 |  |
| :---: | :---: | :---: |
| (octal) | (octal) | Meaning |
| 000 | 000 | printer to run: normal. |
| 000 | 001 | disk pack changed or, |
|  |  | tape drive(*) malfunction or, |
|  |  | reader/punch to ready or, |
|  |  | printer to run: print one line. |
| 000 | 002 | disk drive released or, |
|  |  | tape drive(*) released or, |
|  |  | reader/punch released or, |
|  |  | printer to run: forward space. |
| 000 | 003 | printer to run: forward to top. |
| 000 | 004 | tape drive(*) standby loaded or |
|  |  | printer to run: invalid line. |
| 000 | 005 | printer to run: reverse rewind. |
| 000 | 006 | printer to run: backspace. |
| 000 | 007 | printer to run: backspace top. |
| 000 | 010 | tape drive(*) to standby. |
| 000 | 020 | tape drive(*) to ready. |
| 000 | 040 | tape drive(*) unload complete. |
| 000 | 100 | tape drive(*) rewind complete. |

(*) status bits from tape drives may be ORed together to show multiple status conditions.

If DEVICE in Figure 3-11 above is zero, the special interrupt was caused by an internal controller condition and the status description is as follows:

| HEX1,2 <br> $($ octal $)$ | HEX3, <br> $($ octal $)$ |
| :---: | :---: |
| 001 | 000 |
| 002 | 000 |
| 004 | 002 |
| 004 | 004 |
| 004 | 005 |
| 004 | 006 |
| 004 | 023 |
| 004 | 121 |
| 004 | 122 |
| 004 | 123 |
| 004 | 146 |
| 004 | 312 |
| xxx | xxx |

```
Meaning
suspend command accepted.
release command accepted.
completed Test LAELT or CSELT#1.
completed Test ELT#2.
completed Test CSELT非.
completed Test MMLT.
completed Test ELT#1.
completed Test CAITR1 for MTS500.
completed Test CAITR2 for MTS500.
completed Test CAITR3 for MTS500.
completed Test BTLT.
completed Test CAITR1 or CAITR2 for DSS181/DSS190.
if the first two bits of HEX1,2 are "01"b, then
the operator has pressed the INTERRUPT key on the
MPC and:
For DSS190 or URC - setting of thumbwheel
switches.
For DSS181 or MTS500 - setting of configuration
switches.
```

LEVEL 68 BULK STORE

This section gives the formats of the control words and status words for the bulk store.

## BULK STORE MAILBOX LAYOUT

The bulk store mailbox is a dedicated area in main store used for communication with the Bulk Store Subsystem. Its location is determined by the setting of the CONTROL BASE switches for the port group being used by Multics on the bulk store controller (BSC) configuration panel. Multics currently requires this setting to be 1100(8).
(There is no include file for the declaration of this data.)


Figure 4-1. Bulk Store Mailbox Layout

## CURRENT STATUS BLOCK FORMAT

PL/I Declaration

Word 0 :

```
dcl 1 csb aligned based,
    dcb_address bit(24) unaligned,
    rel bit(1) unaligned,
    mbz bit(6) unaligned,
    status unaligned
    3se bit(1) unaligned,
    3 nde bit(1) unaligned,
    3 spe bit(1) unaligned,
    3ss bit(1) unaligned,
    3 busy bit(1) unaligned,
```



Figure 4-2. Bulk Store Current Status Block (CSB) Format, Word 0

Legend:
Key
Field Meaning
DCB ADDRESS
(csb.dcb_address) address of current data control block (DCB).

A (csb.rel) relative/absolute bit.
$0=$ DCB ADDRESS is relative to mailbox base.
$1=$ DCB ADDRESS is absolute.
a
SSE (csb.status.sse) status storage error.
The BSC was unable to store status properly. DCB ADDRESS contains the address of the DCB for which status was to be stored. Flag applies to both DCB status block storage (see Figures 4-7 through 4-11 following) and single-word status storage. The BSC has halted and reset the BUSY bit (see below).
b NDE (csb.status.nde) next DCB error.
The BSC was unable to read the NEXT DCB ADDRESS in the DCB referenced by the CSB. The BSC has stopped and reset the BUSY bit.
c SPE (csb.status.spe) status pointer error.
The BSC was unable to access and use the DCB status pointer. DCB ADDRESS contains the DCB for which status was to be stored. The BSC has stopped and reset the Busy bit.
d
e
BUSY (csb.status.busy) busy.
$0=B S C$ is stopped.
$1=$ BSC is busy.

## DATA CONTROL BLOCK FORMAT

PL/I Declaration

```
dcl 1 dcb (1),
    2 abs_thread bit(24) unaligned,
    2 ~ r e l ~ b i t ( 1 ) ~ u n a l i g n e d ,
    2 mbz
    2 op_started bit(1) unaligned,
    mbz1
    2 status,
        3 status_block_ptr bit(23) unaligned,
    3 rel - bit(1) unaligned,
    3 unused bit(10) unaligned,
```

| 2 mem_addr | bit(24) unaligned, |
| :--- | :--- |
| 2 tally | bit(12) unaligned, |
| 2 store_addr | bit(24) unaligned, |
| 2 control_field | unaligned, |
| 3 tis | bit(1) unaligned, |
| 3 tad | bit(1) unaligned, |
| 3 sps | bit(1) unaligned, |
| 3 ieo | bit(1) unaligned, |
| 3 seo | bit(1) unaligned, |
| 3 mbz | bit(1) unaligned, |
| 3 int | bit(1) unaligned, |
| 3 dcw | bit(1) unaligned, |
| 3 instr | bit(3) unaligned, |

Word 0:


Figure 4-3. Bulk Store Data Control Block (DCB) Format, Word 0

Legend:
Key Field Meaning
NEXT ,DCB (dcb.abs_thread) address of next DCB in DCB chain. If address is zero, the BSC stops after completion of this DCB execution.

A
(dcb.rel) relative/absolute bit.
$0=$ NEXT $D C B$ is relative to mailbox base. $1=$ NEXT $D C B$ is absolute.
a
(dcb.op_started) op_started.
A software flag used by the bulk_store_control program to signal that the $D C B$ is active.

Word 1:


Figure 4-4. Bulk Store Data Control Block (DCB) Format, Word 1

Legend:
STATUS ADR
(dcb.status.status_block_ptr) address of DCB status block.
A (dcb.status.rel) relative/absolute flag.
$0=$ STATUS ADR is relative to mailbox base.
$1=$ STATUS ADR is absolute.

Word 2:


Figure 4-5. Bulk Store Data Control Block (DCB) Format, Word 2

## Legend:

| MAIN STORE | ADR |
| :--- | :--- |
|  | $\left(d c b . m e m \_a d d r\right)$ main memory address for data transfer. |
| TALLY $\quad$(dcb.tally) tally count for data transfer. (See TIS field in figure |  |
|  | $4-6$ below for size of increment.) |

Word 3:


Figure 4-6. Bulk Store Data Control Block (DCB) Format, Word 3

Legend:

| Key | Field | Meaning |
| :---: | :---: | :---: |
|  | BSU ADR | ```(dcb.store_addr) BuIk Store Unit (BSU) address for data transfer.``` |
| a | TIS | ```(dcb.control_field.tis) tally increment selector. Selects the increment to be used on the TALLY field of DCB Word 2. 0 = 64-word increment. 1 = 1-word increment.``` |
| b | T\&D | (dcb.control_field.tad) T\&D mode indicator. The command in CMD is redefined as a Test \& Diagnostic command. |
| c | SPS | (dcb.control_field.sps) status pointer selector. Used to define the mode of status storage. <br> $0=$ store single-word status into DCB, word 1. <br> $1=$ store DCB status block at address given in DCB, word 1. |
| d | IOE | (dcb.control_field.ioe) interrupt on error. If set, the BSC generates a program interrupt at the completion of DCB execution and status storage if the status is other than SUBSYSTEM READY (See Bulk Store Peripheral Status). |
| e | SOE | (dcb.control_field.soe) stop on error. If set, the BSC will stop at the completion of $D C B$ execution and status storage if the status is other than SUBSYSTEM READY. |
| f | INT | (dcb.control_field.int) interrupt. If set, the BSC generates a program interrupt at the completion of DCB execution and status storage. |


| Key | Field | Meaning |
| :---: | :---: | :---: |
| g | DCW | (dcb.control_field.dcw) DCW control flag. |
|  |  | $0=$ DCB, word 2 , is a main store address for data transfer. <br> $1=$ DCB, word 2, is the main store address of a GCOS type <br> DCW list for data transfer control. |
|  | CMD | (dcb.control_field.inst) coded BSC command. |
|  |  | 00 nop |
|  |  | 02 load configuration |
|  |  | 04 load base and limit (not used by Multics) |
|  |  | 05 power off enable |
|  |  | 06 read configuration |
|  |  | 10 write zeros |
|  |  | 11 write |
|  |  | 12 write conditional |
|  |  | 13 write and verify |
|  |  | 14 compare |
|  |  | 15 read |
|  |  | 16 read nontransfer |
|  |  | (Undefined commands will cause a BSC abort.) |

## BULK STORE STATUS BLOCK FORMAT

(This bulk store status has the same format whether it appears as word 0 of the status block or as word 1 of the DCB.)

PL/I Declaration.
dcl 1 dcb status_block,
2 status bit(36),
2 dcw_residue, 3 abs_addr bit(24) unaligned, 3 tally bit(12) unaligned,
2 hardware_indicators bit(36),
2 dcw_pointer bit(36);

Word 0:


Figure 4-7. Bulk Store DC3 Status Block Format, Word 0

Legend:
MAJOR, SUBSTATUS
These fields are directly analogous to the MAJOR and SUBSTATUS fields as stored by the IOM. See "Bulk Store Peripheral Status" below for a description of these fields.

EDAC error indicators.

```
initiation interrupt flag.
Used only with DCB COMMAND REJECT status (See "Bulk Store Peripheral
Status" below).
ERR error indicators.
0 = data was read from the BSU to main store.
1 = data was written from main store to the BSU.
type code.
This field is set to the DCW type if DCWs are used.
```

$R \quad$ read flag.

Word 1:


Figure 4-8. Bulk Store $D C B$ Status Block Format, Word 1

Legend:
DCW RESIDUE
This word contains the 24 -bit main store address and 12 -bit residual tally after the final word of the DCB execution is transmitted.

Word 2:


Figure 4-9. Bulk Store DCB Status Block Format, Word 2

Word 3:


Figure 4-10. Bulk Store DCB Status Block Format, Word 3

Not used by Multics.

Word 4:


Figure 4-11. Bulk Store DCB Status Block Format, Word 4

## BULK STORE PERIPHERAL STATUS

The MAJOR and SUBSTATUS fields in Figure $4-7$ are interpreted according to the list below.

MAJOR SUBSTATUS
40 SUBSYSTEM READY.
00 subsystem ready.
42 SUBSYSTEM ATTENTION.
01 hardware write inhibited.
A write operation was attempted to a bulk store unit (BSU)
that had its WRITE INHIB switch ON.
02 no response from BSU.
The addressed BSU did not respond within the allowable time.
04 error detected in BSU.
The selected BSU detected a parity error at the address specified, or the selected BSU was offline or powered down.

20 BSU address not present.
No BSU is configured for the address specified in the command.

43 DATA ALERT.
01 uncorrectable BSU data error.
One of the following occurred:

1. One or more multiple-bit errors were detected in the data transferred from the BSU.
2. The hardware EDAC syndrome indicated the wrong BSU location was addressed during a read operation.
3. A data parity error was detected when the EDAC function was inactive.

02 data parity error.
A parity error was detected within the bulk store controller (BSC), by the system controller (SC), or on the BSC/SC interface.

04 write conditional inhibited. A write conditional command was attempted but was not executed because the first BSU word addressed did not contain zeros.
END OF FILE.
00 The tally in DCB, word 2, (see Figure 4-5 above) exhausted
before tally exhaust in a given DCW string. Multics does
not use this DCW feature and this status should never be
seen.
DCB COMMAND REJECT.
0 1 ~ i n v a l i d ~ c o m m a n d . ~
The BSC is unable to recognize the command code in the DCB.
DCB parity error.
A parity error occurred during the reading of the DCB from
main store.
invalid BSU address.
The bulk store unit (BSU) address for data transfer was not
0 modulo 4 .
hardware detected control error.
One of the following occurred:
1. An error was detected by the BSC while reading the third
and fourth words of the DCB.
2. An IA other than data parity was returned by the SC
during the control sequence.
DCW REJECT.
0 1 ~ i n v a l i d ~ D C W .
0 2 ~ h a r d w a r e ~ d e t e c t e d ~ d a t a ~ e r r o r . ~
04 DCW out of bounds.
1 0 ~ h a r d w a r e ~ d e t e c t e d ~ c o n t r o l ~ e r r o r . ~

```

\section*{SECTION V}

\section*{PERIPHERALS}

This section gives a brief summary of the peripheral devices supported by Multics, the commands for these devices, and the status they return. If more detail is required for a particular status, consult Appendix C. Peripheral status is shown in two ways. The major and substatus is given. In addition, the status is shown in octal as it appears in the four MSD of an IOM status word.

\section*{PERIPHERALS SUPPORTED BY MULTICS}
\begin{tabular}{|c|c|}
\hline Card Readers & \[
\begin{aligned}
& \text { CRZ201 } \\
& \text { CRU1050 }
\end{aligned}
\] \\
\hline Card Punches & \[
\begin{aligned}
& \text { CPZ201 } \\
& \text { PCUO } 120
\end{aligned}
\] \\
\hline Line Printers & \begin{tabular}{l}
PRT201/202 \\
PRT300/301 \\
PRT303 \\
PRU1200/1600
\end{tabular} \\
\hline Disk Storage Subsystems & \[
\begin{aligned}
& \text { DSS } 181 \\
& \text { DSS190/191 } \\
& \text { NDM400 }
\end{aligned}
\] \\
\hline Magnetic Tape Subsystems & \[
\begin{aligned}
& \text { MTS400 } \\
& \text { MTS500 }
\end{aligned}
\] \\
\hline System Consoles & C08030
CSU6001
CSU60002
(SCC655) \\
\hline
\end{tabular}

\section*{DISK STORAGE CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|}
\hline & MSUO454 & MSU0400 & DSU190 & DSU181 \\
\hline sectors per track & 40 & 40 & 31 & 18 \\
\hline tracks per cylinder & 19 & 19 & 19 & 20 \\
\hline sectors per cylinder & 760 & 760 & 589 & 360 \\
\hline cylinders per device & 814 & 410 & 410 & 202 \\
\hline sectors per device & 618640 & 311600 & 241490 & 72720 \\
\hline Multics records per cylinder & 47 & 47 & 36 & 22 \\
\hline Unused sectors per cylinder & 8 & 8 & 13 & 8 \\
\hline Multics records per device & 38258 & 19270 & 14760 & 4444 \\
\hline Avg. seek time & 25 ms & 30 ms & 30 ms & 34 ms \\
\hline Avg. Rotational latency & 8.3 ms & 8.3 ms & 8.3ms & 12.5 ms \\
\hline Transfer time for Multics records & 6.7 ms & 6.7 ms & 8.6 ms & 22.5 ms \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Command & \multicolumn{3}{|l|}{Octal Code} \\
\hline Request Status & 00 & & \\
\hline Reset Status & 40 & & \\
\hline Read Card Binary & 01 & & \\
\hline Read Card Alphanumeric & 02 & & \\
\hline Read Card Mixed & 03 & & \\
\hline Read Card ASCII ( not in CPL) & 04 & & \\
\hline Read Card ASCII Mixed (not in CPL) & 05 & & \\
\hline Read Card EBCDIC (not in CPL) & 06 & & \\
\hline Read Card Mixed ASCII ( \(n\) ot in CPL) & 07 & & \\
\hline Reserve Device (not in CPL) & 66 & & \\
\hline Release Device (not in CPL) & 67 & & \\
\hline Set Native Mode ( not in CPL) & 65 & & \\
\hline Status & Major & Substatus & Octal \\
\hline Channel Ready & 0000 & & \\
\hline 51-Column Cards & & 000001 & 4001 \\
\hline Attention & 0010 & & \\
\hline Off-Line & & 000000 & 4200 \\
\hline Hopper/Stacker & & \(\mathrm{xxx} 0 \times 1\) & 4201 \\
\hline Manual Halt & & xxx 01 x & 4202 \\
\hline Last Batch & & xxx1x1 & 4205 \\
\hline Feed Alert & & 0x10xx & 4210 \\
\hline Card Jam & & x 1 x 0 xx & 4220 \\
\hline Read Alert & & 1x00xx & 4240 \\
\hline Sneak Feed & & 1x10xx & 4250 \\
\hline Data Alert & 0011. & & \\
\hline Transfer Timing Alert & & 000001 & 4301 \\
\hline Validity Alert & & 000×10 & 4302 \\
\hline Dual Read Alert & & \(0001 \times 0\) & 4304 \\
\hline No Read Instruction & & 001000 & 4310 \\
\hline Command Reject & 0101 & & \\
\hline Invalid Op Code & & 0000x1 & 4501 \\
\hline Invalid Device Code & & 00001x & 4502 \\
\hline Parity, IDCW/LC\# & & 000100 & 4504 \\
\hline MPC Attention & 1010 & & \\
\hline IAI Error & & 000001 & 5201 \\
\hline DAI Error & & 000010 & 5202 \\
\hline DA Transfer Error & & 000100 & 5204 \\
\hline Invalid Punch & & 001000 & 5210 \\
\hline MPC Data Alert & 1011 & & \\
\hline Transmission Parity & & 000001 & 5301 \\
\hline DAI Error & & 000101 & 5305 \\
\hline MPC Command Reject & 1101 & & \\
\hline Illegal Procedure & & 000001 & 5501 \\
\hline Illegal LC非 & & 000010 & 5502 \\
\hline Device Reserved & & 001000 & 5510 \\
\hline
\end{tabular}

\section*{Command}
Request Status ..... 00
Reset Status ..... 40
Punch Card Binary ..... 11
Punch Card Alphanumeric ..... 12
Punch Card Edited Alphanumeric ..... 13
Punch Card ASCII (not in CPI version) ..... 14
Punch Card EBCDIC (not in CPI version) ..... 15
Reserve Device (not in CPI version) ..... 66
Release Device (not in CPI version) ..... 67
Status
Channel Ready
Ready
Attention ..... 0010
Off-Line 000000 ..... 4200Hopper/Stacker
Manual HaltChad Box FullFeed FailureCard JamData AlertTransfer Timing AlertTransmission Parity AlertPunch Alert
Command Reject ..... 0101
Invalid Op Code0000014501
Invalid Device Code 000010 ..... 4502
Parity Error, IDCW/LC\#1010
IAI ErrorDAI Error0000015201
000010 ..... 5202DA Transfer Error
MPC Data Alert ..... 1011
Transmission Parity ..... 0000015301
DAI Error 000101 ..... 5305
PSI Data Overflow 000110 ..... 5306
MPC Command Reject ..... 1101
Illegal LC非 000010 ..... 5502
Illegal Procedure 000001 ..... 5501
Device Reserved 001000 ..... 5510

\section*{PRINTERS}
\begin{tabular}{|c|c|}
\hline Command (Models PRT203/303. PRU1200/1600) & Octal Code \\
\hline Request Status & 00 \\
\hline Reset Status & 40 \\
\hline Print Nonedited BCD, Slew Zero Lines & 10 \\
\hline Print Nonedited BCD, Slew One Line & 11 \\
\hline Print Nonedited BCD, Slew Two Lines & 12 \\
\hline Print Nonedited BCD, Slew Top of Page & 13 \\
\hline Print Edited BCD, Slew Zero Lines & 30 \\
\hline Print Edited BCD, Slew One Line & 31 \\
\hline Print Edited BCD, Slew Two Lines & 32 \\
\hline Print Edited BCD, Slew Top of Page & 33 \\
\hline Print Nonedited ASCII, Slew Zero Lines & 14 \\
\hline Print Nonedited ASCII, Slew One Line & 15 \\
\hline Print Nonedited ASCII, Slew Two Lines & 16 \\
\hline Print Nonedited ASCII, Slew Top of Page & 17 \\
\hline Print Edited ASCII, Slew Zero Lines & 34 \\
\hline Print Edited ASCII, Slew One Line & 35 \\
\hline Print Edited ASCII, Slew Two Lines & 36 \\
\hline Print Edited ASCII, Slew Top of Page & 37 \\
\hline Slew One Line & 61 \\
\hline Slew Two Lines & 62 \\
\hline Slew Top of Page & 63 \\
\hline Load Image Buffer (ASCII mode only) & 01 \\
\hline Read Status & 03 \\
\hline Reserve Device & 66 \\
\hline Release Device & 67 \\
\hline Load VFC Image & 05 \\
\hline Command (Model PRT202/300) & Octal Code \\
\hline Print in Edited Mode (data controls slewing) & 30 \\
\hline Print in Edited Mode--slew single line & 31 \\
\hline Print in Edited Mode--slew double line & 32 \\
\hline Print in Edited Mode--slew to Top of Page & 33 \\
\hline Print in Nonedited mode--slew no lines & 10 \\
\hline Print in Nonedited mode--slew single line & 11 \\
\hline Print in Nonedited mode--slew double line & 12 \\
\hline Print in Nonedited mode--slew to Top of Page & 13 \\
\hline Slew single line--no print & 61 \\
\hline Slew double line--no print & 62 \\
\hline Slew to Top of Page--no print & 63 \\
\hline Load Image Buffer--no slew & 14 \\
\hline Reset Status & 40 \\
\hline Request Status & 00 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Status (Models PRT303, PRU1200/1600) & Major & Substatus & Octal \\
\hline Ready & 0000 & & \\
\hline Normal & & 000000 & 4000 \\
\hline Print One Line & & 000001 & 4001 \\
\hline Forward Space & & 000010 & 4002 \\
\hline Forward To Top & & 000011 & 4003 \\
\hline Invalid Line & & 000100 & 4004 \\
\hline Reverse Rewind & & 000101 & 4005 \\
\hline Backspace & & 000110 & 4006 \\
\hline Backspace Top & & 000111 & 4007 \\
\hline Attention & 0010 & & \\
\hline Power Fault & & 000000 & 4200 \\
\hline Out of Paper & & 000001 & 4201 \\
\hline Manual Halt & & 000010 & 4202 \\
\hline VFC Image Error/Tape Alert & & 000100 & 4204 \\
\hline Check Alert & & 001000 & 4210 \\
\hline Data Alert & 0011 & & \\
\hline Image Buffer Alert/Invalid Character Code & & 000000 & 4300 \\
\hline Transfer Timing Alert & & 0000x1 & 4301 \\
\hline Alert Before Print & & 00001x & 4302 \\
\hline Alert After Start of Print & & 000100 & 4304 \\
\hline Paper Low & & 001000 & 4310 \\
\hline Paper Motion Alert/Slew Error & & 010000 & 4320 \\
\hline Top of Page Echo. & & \(1000 \times 0\) & 4340 \\
\hline Command Reject & 0101 & & \\
\hline No VFC & & 000000 & 4500 \\
\hline Invalid Command Code & & 000xx1 & 4501 \\
\hline Invalid Device Code & & 000x1x & 4502 \\
\hline Parity error on command or device code & & 0001 xx & 4504 \\
\hline No Belt Image & & 001000 & 4510 \\
\hline Slew Error on Last Operation & & 010000 & 4520 \\
\hline Top of Page Echo on Last Slew & & 100000 & 4540 \\
\hline MPC Attention & 1010 & & \\
\hline IAI Error & & 000001 & 5201 \\
\hline DAI Error & & 000010 & 5202 \\
\hline MPC Data Alert & 1011 & & \\
\hline Transmission Parity & & 000001 & 5301 \\
\hline Sum Check Error & & 000011 & 5303 \\
\hline DAI Error & & 000101 & 5305 \\
\hline PSI Data Overflow & & 000110 & 5306 \\
\hline MPC Command Reject & 1101 & & \\
\hline Illegal Procedure & & & 5501 \\
\hline Illegal Logical Channel No. & & 000010 & 5502 \\
\hline Device Reserved & & 001000 & 5510 \\
\hline
\end{tabular}

OPERATOR'S CONSOLE
\begin{tabular}{lc} 
Command & Octal Code \\
Read & 03 \\
Write & 13 \\
Write Alert & 51 \\
Reset Status & 40 \\
Request Status & 00 \\
Write ASCII & 33 \\
ReadASCII & 23 \\
T\&D Read & 07
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Status & Major & Substatus & Qctal \\
\hline Channel Ready & 0000 & & \\
\hline No Substatus & & 000000 & 4000 \\
\hline Device Attention & 0010 & & \\
\hline No Substatus & & 000000 & 4200 \\
\hline Data Alert & 0011 & & \\
\hline Transfer Timing Error & & 000001 & 4301 \\
\hline Transmission Parity Error & & \(0 \times 0010\) & 4302 \\
\hline Operator Input Error & & 000100 & 4304 \\
\hline Operator Distracted & & 001000 & 4310 \\
\hline Incorrect Format & & 0100x0 & 4320 \\
\hline Message Length Alert & & 100000 & 4340 \\
\hline Command Reject & 0101 & & \\
\hline Invalid Instruction Code & & 000001 & 4501 \\
\hline
\end{tabular}

TAPE

\begin{tabular}{|c|c|c|c|}
\hline Device Busy & 0001 & & \\
\hline In Rewind & & 000001 & 4101 \\
\hline Device Reserved & & 100000 & 4140 \\
\hline Alternate Channel in Control & & 000010 & 4102 \\
\hline Device Loading & & 000100 & 4104 \\
\hline Device Attention & 0010 & & \\
\hline Write Protected & & \(00 \times \times 01\) & 4201 \\
\hline No Such Handler & & 000010 & 4204 \\
\hline Handler in Standby & & 0xx10x & 4204 \\
\hline Handler Check & & \(0 \times 1 \times 0 \mathrm{x}\) & 4210 \\
\hline Blank Tape on Write & & 01 xx 00 & 4220 \\
\hline Device Data Alert & 0011 & & \\
\hline Transfer Timing Alert & & 000001 & 4301 \\
\hline Blank Tape on Read & & 000010 & 4302 \\
\hline Bit Detected During Erase Operation & & xxxx11 & 4303 \\
\hline Transmission Parity Alert & & xxx 1 xx & 4304 \\
\hline Lateral Tape Parity Alert & & xx 1 xxx & 4310 \\
\hline Longitudinal Tape Parity Alert & & x 1 xxxx & 4320 \\
\hline End of Tape Mark & & 1 xxxxx & 4340 \\
\hline End of File & 0100 & & \\
\hline End of File Mark (7-Track) & & 001111 & 4417 \\
\hline End of File Mark (9-Track) & & 010011 & 4423 \\
\hline Data Alert Condition & & 111111 & 4477 \\
\hline Single Character Record & & xxxxxx & 44xx \\
\hline Command Reject & 0101 & & \\
\hline Invalid density & & 000000 & 4500 \\
\hline Invalid Op Code & & 000xx1 & 4501 \\
\hline Invalid Device Code & & 000×1x & 4502 \\
\hline Invalid IDCW Parity & & 0001 xx & 4504 \\
\hline Positioned at Bot & & 001000 & 4510 \\
\hline Forward Read After Write & & 010000 & 4520 \\
\hline 9-Track Error & & 100000 & 4540 \\
\hline MPC Device Attention & 1010 & & \\
\hline Configuration Switch Error & & 000001 & 5201 \\
\hline Multiple Devices & & 000010 & 5202 \\
\hline Illegal Device ID Number & & 000011 & 5203 \\
\hline Incompatible Mode & & 001000 & 5210 \\
\hline TCA Malfunction & & 0011xx & 5214 \\
\hline MTH Malfunction & & 010000 & 5220 \\
\hline Multiple BOT & & 010001 & 5221 \\
\hline MPC Device Data Alert & 1011 & & \\
\hline Transmission Alert & & 000001 & 5301 \\
\hline Inconsistent Command & & 000010 & 5302 \\
\hline Sum Check Error & & 000011 & 5303 \\
\hline Byte Locked Out & & 000100 & 5304 \\
\hline PE-Burst Write Error & & 001000 & 5310 \\
\hline Preamble Error & & 001001 & 5311 \\
\hline T\&D Error & & 001010 & 5312 \\
\hline Multitrack Error & & 010000 & 5320 \\
\hline Skew Error & & 010001 & 5321 \\
\hline Postamble Error & & 010010 & 5322 \\
\hline NRZI CCC Error & & 010011 & 5323 \\
\hline Code Alert & & 010100 & 5324 \\
\hline Marginal Condition & & 100000 & 5340 \\
\hline MPC Command Reject & 1101 & & \\
\hline Illegal Procedure & & 000001 & 5501 \\
\hline Illegal LC Number & & 000010 & 5502 \\
\hline Illegal Suspended LC Number & & 000011 & 5503 \\
\hline Continue Bit Not Set & & 000100 & 5504 \\
\hline
\end{tabular}

DISKS
\begin{tabular}{|c|c|c|c|}
\hline Command & \multicolumn{3}{|l|}{Octal Code} \\
\hline Seek & 34 & & \\
\hline Special Seek (T\&D) & 36 & & \\
\hline Preseek & 37 & & \\
\hline Restore & 42 & & \\
\hline Read & 25 & & \\
\hline Read ASCII & 23 & & \\
\hline Write & 31 & & \\
\hline Write ASCII & 32 & & \\
\hline Write and Compare & 33 & & \\
\hline Read Nonstandard Size & 04 & & \\
\hline Read Track Header & 27 & & \\
\hline Format Track & 17 & & \\
\hline Request Status & 00 & & \\
\hline Reset Status & 40 & & \\
\hline Read Control Register & 26 & & \\
\hline Write Control Register & 16 & & \\
\hline Read Status Register & 22 & & \\
\hline Read EDAC Register & 21 & & \\
\hline Release & 76 & & \\
\hline Reserve Device & 77 & & \\
\hline Set Standby & 72 & & \\
\hline Bootload CS & 10 & & \\
\hline ITR Boot & 11 & & \\
\hline Execute Device Command (DLI) & 30 & & \\
\hline Status & Major & Substatus & Octal \\
\hline Channel Ready & 0000 & & \\
\hline No Substatus & & 000000 & 4000 \\
\hline Retries (xx = Retry count) & & u000xx & 40ux \\
\hline Device in T\&D & & 0010xx & 4010 \\
\hline Busy & 0001 & & \\
\hline Positioning & & 000000 & 4100 \\
\hline Alternate Channel & & 100000 & 4140 \\
\hline Attention & 0010 & & \\
\hline Write Inhibit & & 000001 & 4201 \\
\hline Seek Incomplete & & 000010 & 4202 \\
\hline Device Inoperable & & 001000 & 4210 \\
\hline Device in Standby & & 010000 & 4220 \\
\hline Device Off-Line & & 100000 & 4240 \\
\hline Data Alert & 0011 & & \\
\hline Transfer Timing & & 000001 & 4301 \\
\hline Transmission Parity & & 000010 & 4302 \\
\hline Invalid Seek Address & & 000100 & 4304 \\
\hline Header Verification & & 0x1000 & 4310 \\
\hline Cyclic Check & & \(\times 1 \times 000\) & 4320 \\
\hline Compare Alert & & 1x0000 & 4340 \\
\hline End-of-File & 0100 & & \\
\hline Good Track & & 000000 & 4400 \\
\hline Last Consecutive Block & & 0000x 1 & 4401 \\
\hline Block Count Limit & & 00001x & 4402 \\
\hline Defective Track-Alt. Assg. & & 000100 & 4404 \\
\hline Defective Track-No Alt. & & 001000 & 4410 \\
\hline AIt. Track Det. & & 010000 & 4420 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Command Reject & 0101 & & \\
\hline Invalid Op Code & & 000001 & 4501 \\
\hline Invalid Device Code & & 000010 & 4502 \\
\hline IDCW Parity & & 000100 & 4504 \\
\hline Invalid Inst. Sequence & & 001000 & 4510 \\
\hline Channel Busy & 1000 & & \\
\hline No substatus & & xxxxxx & 5000 \\
\hline MPC Device Attention & 1010 & & \\
\hline Configuration Error & & 000001 & 5201 \\
\hline Multiple Device & & 000010 & 5202 \\
\hline Device No. Error & & 000011 & 5203 \\
\hline CA Error or OPI Down & & 001011 & 5213 \\
\hline Alert EN1 & & 001100 & 5214 \\
\hline CA EN1 Error & & 001101 & 5215 \\
\hline CA Alert (no EN1) & & 001110 & 5216 \\
\hline MPC Device Data Alert & 1011 & & \\
\hline Transmission Parity & & 000001 & 5301 \\
\hline Inconsistent Command & & 000010 & 5302 \\
\hline Sum Check Error & & 000011 & 5303 \\
\hline Byte Lockout & & 000100 & 5304 \\
\hline EDAC Parity & & 001110 & 5316 \\
\hline Sector Size Error & & 010001 & 5321 \\
\hline Nonstandard Sector Size & & 010010 & 5322 \\
\hline Search Alert (1st) & & 010011 & 5323 \\
\hline Cyclic Code ( \(\ddagger\) 1st) & & 010100 & 5324 \\
\hline Search Alert ( \(\ddagger\) 1st) & & 010101 & 5325 \\
\hline Sync Byte \(\pm\) Hex 19 & & 010110 & 5326 \\
\hline Error in Alt. Track Processing & & 010111 & 5327 \\
\hline EDAC Corr. - Last Sect. & & 011001 & 5331 \\
\hline EDAC Corr. \(\ddagger\) Last Sect. & & 011010 & 5332 \\
\hline EDAC Corr. Block Count Limit & & 011011 & 5333 \\
\hline EDAC Uncorrectable & & 011100 & 5334 \\
\hline EDAC Corr. Short Block & & 011101 & 5335 \\
\hline MPC Command Reject & 1101 & - & \\
\hline Illegal Procedure & & 000001 & 5501 \\
\hline Illegal Logical Channel Number & & 000010 & 5502 \\
\hline Illegal Suspended & & 000011 & 5503 \\
\hline Continue Bit Not Set & & 000100 & 5504 \\
\hline
\end{tabular}

\section*{DATANET 6600 FRONT-END NETWORK PROCESSOR}

This section gives information on the formats of the status and control words for the DATANET 6600 Front-End Network Processor (FNP).

\section*{FNP PROCESSOR DATA}

The following paragraphs describe the processor instruction formats and instruction opcodes.

\section*{Instruction Word Formats}

The FNP instruction word has three formats:

Store Reference Instructions
Nonstore Reference Instructions - Group 1
Nonstore Reference Instructions - Group 2


Figure 6-1. FNP Store Reference Instruction Format

\section*{Legend:}

I
TAG index to be used in address preparation.
OP CODE instruction operation code.
DELTA offset to be used in address preparation.


Figure 6-2. FNP Nonstore Reference Instruction Format - Group 1
```

Legend:
OP CODE instruction operation code.
DATA data for instruction execution.

```


Figure 6-3. FNP Nonstore Reference Instruction Format - Group 2

Legend:
OP CODE instruction operation code.
DATA data for instruction execution.

\section*{FNP Operation Code Charts}

Table 6-1. Store Reference Instruction Opcodes
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 0 & & mpf & adex2 & ldx2 & ldaq & & ada & 1da \\
\hline 1 & tsy & & (grpl) & stx2 & staq & adaq & asa & sta \\
\hline 2 & szn & dvf & (grp1) & cmpx2 & sbaq & & sba & cmpa \\
\hline 3 & ldex & cana & ansa & (grp2) & ana & era & ssa & ora \\
\hline 4 & adex3 & 1dx3 & adcx1 & ldx 1 & 1di & tnc & adq & 1dq \\
\hline 5 & stx3 & & (grpl) & stx 1 & sti & tov & stz & stq \\
\hline 6 & cioc & cmpx 3 & ersa & cmpx 1 & tnz & tpl & sbq & cmpq \\
\hline 7 & stex & tra & orsa & (grp 1) & tze & tmi & aos & \\
\hline
\end{tabular}

Table 6-2. Nonstore Reference Instruction Opcodes (Group 1)


Table 6-3. Nonstore Reference Instruction Opcodes (Group 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 033 T & & cax2 & & 11s & 1 rs & als & ars \\
\hline 133 & & & & nrml & & nrm & \\
\hline 233 & nop & cxia & & 11 r & 1 rl & alr & arl \\
\hline 333 & inh & cx2a & cx3a & & & alp & \\
\hline 433 & dis & cax 1 & cax 3 & & & qls & qrs \\
\hline 533 & & & & & & & \\
\hline 633 & & & caq & & & qlr & arl \\
\hline 733 L & eni & & caa & & & alp & \\
\hline
\end{tabular}

Table 6-4. Alphabetic Listing of FNP Instruction Opcodes
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Code & Meaning \\
\hline ada & 06 & Add to A register \\
\hline adaq & 15 & Add to \(A Q\) register \\
\hline adcx 1 & 42 & Add character address to index 1 \\
\hline adcx2 & 02 & Add character address to index2 \\
\hline adcx3 & 40 & Add character address to index 3 \\
\hline adq & 46 & Add to Q register \\
\hline alp & 3336 & A register left parity rotate \\
\hline alr & 2336 & A register left rotate \\
\hline als & 0336 & A register left shift \\
\hline ana & 34 & AND to A register \\
\hline ansa & 32 & AND to storage from A register \\
\hline aos & 76 & Add one to storage \\
\hline arl & 2337 & A register right shift logical \\
\hline ars & 0337 & A register right shift \\
\hline asa & 16 & Add stored to A register \\
\hline cana & 31 & Comparative AND with A register \\
\hline caq & 6333 & Copy A register into Q register \\
\hline cax 1 & 4332 & Copy A register into index 1 \\
\hline cax2 & 0332 & Copy A register into index2 \\
\hline cax 3 & 4333 & Copy A register into index3 \\
\hline cioc & 60 & Connect I/O channel \\
\hline cmpa & 27 & Compare with A register \\
\hline cmpq & 67 & Compare with Q register \\
\hline cmpx 1 & 63 & Compare with index1 \\
\hline cmpx 2 & 23 & Compare with index2 \\
\hline cmpx 3 & 61 & Compare with index3 \\
\hline cqa & 7333 & Copy Q register into A register \\
\hline cxia & 2332 & Copy index 1 into A register \\
\hline cx2a & 3332 & Copy index2 into A register \\
\hline cx3a & 3333 & Copy index3 into A register \\
\hline dis & 4331 & Delay until interrupt \\
\hline dvf & 21 & Divide fraction \\
\hline eni & 7331 & Enable interrupts \\
\hline era & 35 & EXCLUSIVE OR to A register \\
\hline ersa & 62 & EXCLUSIVE OR to storage from A register \\
\hline iaa & 773 & Immediate add to A register \\
\hline iacx 1 & 173 & Immediate add character address to index 1 \\
\hline iacx2 & 273 & Immediate add character address to index2 \\
\hline iacx3 & 373 & Immediate add character address to index3 \\
\hline iana & 022 & Immediate AND to A register \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Table & t). & abetic Listing of FNP Instruction Opcodes \\
\hline Mnemonic & Code & Meaning \\
\hline iaq & 573 & Immediate add to Q register \\
\hline icana & 222 & Immediate comparative AND with A register \\
\hline icmpa & 422 & Immediate compare with A register \\
\hline iera & 322 & Immediate EXCLUSIVE OR to A register \\
\hline ila & 673 & Immediate load A register \\
\hline ilq & 473 & Immediate load Q register \\
\hline inh & 3331 & Inhibit interrupts \\
\hline iora & 122 & Immediate OR to A register \\
\hline 1da & 07 & Load A register \\
\hline 1daq & 04 & Load AQ register \\
\hline ldex & 30 & Load external channel \\
\hline ldi & 44 & Load indicators \\
\hline ldq & 47 & Load Q register \\
\hline Idx 1 & 43 & Load index 1 \\
\hline 1dx2 & 03 & Load index2 \\
\hline 1dx3 & 41 & Load index3 \\
\hline 11 r & 2334 & Long left rotate \\
\hline \(11 s\) & 0334 & Long left shift \\
\hline Irl & 2335 & Long right shift logical \\
\hline lrs & 0335 & Long right shift \\
\hline \(m p f\) & 01 & Multiply fraction \\
\hline nop & 2331 & No operation \\
\hline nrm & 1336 & Normalize \\
\hline nrml & 1334 & Normalize long \\
\hline ora & 37 & OR to A register \\
\hline orsa & 72 & OR to storage from A register \\
\hline qlp & 7336 & Q register left parity rotate \\
\hline qlr & 6336 & Q register left rotate \\
\hline qls & 4336 & Q register left shift \\
\hline qrl & 6337 & Q register right shift logical \\
\hline qrs & 4337 & Q register right shift \\
\hline ria & 412 & Read interrupt address \\
\hline rier & 012 & Read interrupt enable register \\
\hline sba & 26 & Subtract from A register \\
\hline sbaq & 24 & Subtract from AQ register \\
\hline sbq & 66 & Subtract from Q register \\
\hline sel & 073 & Select I/O channel \\
\hline sic & 452 & Set interrupt cells \\
\hline sier & 052 & Set interrupt enable register \\
\hline ssa & 36 & Subtract stored from A register \\
\hline sta & 17 & Store A register \\
\hline staq & 14 & Store AQ register \\
\hline stex & 70 & Store external channel \\
\hline sti & 54 & Store indicators \\
\hline stq & 57 & Store Q register \\
\hline stx 1 & 53 & Store index 1 为 \\
\hline stx 2 & 13 & Store index2 \\
\hline stx3 & 50 & Store index3 \\
\hline stz & 56 & Store zero \\
\hline szn & 20 & Set zero and negative indicators \\
\hline tmi & 75 & Transfer on minus \\
\hline tnc & 45 & Transfer on no carry \\
\hline tnz & 64 & Transfer on not zero \\
\hline tov & 55 & Transfer on overflow \\
\hline tpl & 65 & Transfer on plus \\
\hline
\end{tabular}

Table 6-4 (cont). Alphabetic Listing of FNP Instruction Opcodes
\begin{tabular}{llll} 
Mnemonic & Code & & Meaning \\
tra & 71 & & Transfer unconditionally \\
tsy & 10 & & Transfer and store IC \\
tze & 74 & Transfer on zero
\end{tabular}

ENP IOM DATA

IOM Hardware Communications Region Layout
\begin{tabular}{l|l|}
450 & Interval Timer \\
451 & Elapsed Timer \\
452 & unassigned \\
454 & DIA Peripheral Control Word (PCW) \\
460 & Console Status ICW \\
464 & Card Reader Status ICW \\
466 & Card Reader Data ICW \\
470 & Line Printer Status ICW \\
472 & Line Printer Data ICW \\
474 & unassigned \\
\hline 400 & LSLA/HSLA Control Word Areas \\
\hline
\end{tabular}

Figure 6-4. FNP IOM Hardware Communications Region Layout


\section*{System Bus Faults}
```

mask
400000

```
when one, the IOM detected an uncorrectable error indication (red)
from the HNP main storage unit.
200000
when one, the \(I O M\) received an illegal function code from a component
on the system bus.
100000
    when one, the IOM detected a parity error on data bus lines \(A\) and 0
    through 7 (left byte).
- 040000
    when one, the IOM detected a parity error on data bus lines \(E\) and 2
    through 15 (right byte).
020000
    when one, the \(I O M\) detected a parity error on the address hus lines.
010000
    when one, the \(I O M\) performed a dead main timeout on the systen bus.
004000
    when one, the IOM detected a bus logic test error or a bus
    continuity error on the sytem bus. This condition will never
    initiate the fault reporting sequence but will only be set as an HNP
    system status indication.
IOM Internal Faults
mask
002000
    when one, the IOM detected a read-only storage (ROS) parity error.
    Any ROS parity error detected while attempting to report any fault
    halts the \(I / 0\) processor.
001000
    when one, the IOM page table unit has indicated a fault.

Channel Specific Fault
```

mask
000400
Not used.

```
I/O_Bus Faults
mask
000200
when one, the \(I O M\) received an illegal function code from a channel
on the \(I / O\) bus.
Bit 11
000100
when one, the IOM detected a parity error on data bus lines \(A\) and 0
through 7 (left byte).
Bit 12
000040
when one, the IOM detected a parity error on data bus lines \(k\) and 8
through 15 (right byte).
Bit 13
000020
when one, the IOM detected a parity error on the address bus bits (0
through 7) signal lines.
Eit 14
000010
when one, the \(I O M\) received an illegal NAK response on the \(I / O\) bus.
Bit 15
000004
when one, the \(I / O\) bus has failed the bus logic text or the IOM has detected an \(I / 0\) bus continuity error. This condition will never initiate the fault reporting sequence but will only be set as an HNP system status indication.

Fault Origination
mask
000003
when one, the IOM detected the fault and originateo this fault status word.

Whenever the FNP IOM detects a channel fault, it stores a fault status word at \(420(8)+\) <channel_number> and interrupts on level 0 for that channel.


Figure 6-5. FNP IOM Fault Status Word Format

\section*{Legend:}

OPC channel data operation code.
0 no data cycle.
1 load.
2 store.
3 add to store.
5 AND to store.
6 OR to store.
7 invalid.
SIC set interrupt cell operation code.
0 none.
1 unconditional.
2 tally \(=0\) (TYO).
3 tally \(=1\) (TY1).
4 negative.
5 zero.
6 overflow.
7 invalid.
FLT fault type code.
0 none.
1 all other memory illegal actions.
2 parity error.
3 invalid channel request.
A parity error in IOM channel logic.
B parity error in IOM central logic.

The following combinations of OPC and SIC will cause an invalid channel request fault.
\begin{tabular}{cc}
\(\frac{O P C}{7}\) & \(\frac{\text { SIC }}{\text { any }}\) \\
any & 7 \\
0 & 0 \\
0 & 2 \\
0 & 3 \\
0 & 4 \\
0 & 5 \\
0 & 6
\end{tabular}

The indirect control word (ICW) is used consistently throughout the FNP I/O to control the transmission of data to and from channels of the FNP IOM. Individual channels expect particular conditions in their ICWs and will fault if unexpected conditions are found.


Figure 6-6. FNP IOM ICW Format

\section*{Legend:}

C
character control.
\(0=\) treat data as 18-bit words.
1 = treat data as 36 -bit words.
2 = treat data as 9 -bit bytes starting with byte 0 of \(Y\).
3 = treat data as 9-bit bytes starting with byte 1 of \(Y\).
4 = treat data as 6 -bit bytes starting with byte 0 of \(Y\). 5 = treat data as 6-bit bytes starting with byte 1 of \(Y\). \(6=\) treat data as 6 -bit bytes starting with byte 2 of \(Y\). 7 = indirect idle, no data transmission.
\(Y \quad\) FNP data address.
Some channels will force the LSB of this address to zero in order to ensure access to word pairs.

E tally runout.
This bit is set when a tally runout condition is detected. If the bit is intentionally set by the software, tallying and address incrementing are suppressed.

TALLY count of memory accesses needed for data transfer.

\section*{PERIPHERAL STATUS/CONTROL WORD FORMATS}

Formats of the status words and controi words for peripherals are described in the following paragraphs.

\section*{Direct Interface Adapter}

Direct Interface Adapter (DIA) Peripheral Control Word (PCW) - (454-455):

The location of the DIA PCW (454) is normally specified as the effective Y-address of the CIOC instruction, i.e., the CIOC operand word and the PCW are the same word.


Figure 6-7. FNP DIA PCW Format

\section*{Legend:}

ADDRESS address of a "list ICW" in FNP pointing to a list of "command DCWs".
U parity bit for \(0-17\) giving odd parity for the even FNP word.
L parity bit for 18-35 giving odd parity for the odd FNP word.
M channel mask bit.
LEVEL interrupt level to be sent to the Multics IOM.
OP CODE DIA operation code.
73 signal an interrupt at LEVEL to the Multics IOM.
\(\overline{73}\) with DIA not busy -- fetch command DCWs using list ICW at ADDRESS. with DIA busy -- invalid connect.

DIA Command Data Control Words (DCWs):

The DIA data control words are located at the address specified in the list ICW. The list ICW is located at the address given in the address field of the PCW (see Figure 6-7 above). The list ICW used to access the DIA DCWs must. specify 36 -bit addressing.

First Word Pair


Second Word Pair


Figure 6-8. FNP DIA DCW Format

\section*{Legend:}

MAIN MEMORY ADDRESS
18 low-order bits of 24 -bit Multics absolute main memory address for data.

U parity bit for \(0-17\) giving odd parity for the even \(F N P\) word.
L parity bit for 18-35 giving odd parity for the odd FNP word.
LEV / ADREXT
interrupt level for Multics IOM interrupt or six high-order bits of Multics absolute main memory address for data.

OP CODE DIA operation code.
\(65=\) read and clear 6180; OR to storage FNP.
\(70=\) disconnect and interrupt FNP.
71 = interrupt FNP.
72 = jump (similar to IOM TDCW).
73 = interrupt Multics at LEV.
74 = report configuration status.
75 = data transfer; FNP to Multics.
\(76=\) data transfer; Multics to FNP.
FNP ADDRESS
FNP store address for data.
TALLY count of memory accesses needed for data transfer.

DIA Status Word:
(456-457). DIA status word location is controlled by the DIA status ICW at


Figure 6-9. FNP DIA Status Word Format

\section*{Legend:}

\section*{Mask}

000010 000004
000001
100000 040000

020000
010000
004000
002000
001000

Key

\section*{Meaning}
```

DIA internal parity error.
FNP software parity error.
Multics IOM/DIA ready.
invalid connect from FNP.
invalid command from FNP.
list ICW tally runout.
data DCW not direct-36.
Multics main memory address less than lower bound.
Multics main memory address greater than upper bound.
while inhibited by the restricted cycle switches, an attempt
was made to perform a read and clear on main memory and OR
to FNP storage; a read linterrupt cells; or a data transfer
command (FNP to Multics).

```
\begin{tabular}{lll} 
Mask & Key & Meaning \\
000400 & \(k\) & test command received while busy. \\
000200 & 1 & invalid command from Multics. \\
000100 & \(m\) & no answer from Multics. \\
000040 & \(n\) & List ICW accessed with bit 23 on. \\
000020 & 0 & Multics IOM parity error. \\
000010 & p & \begin{tabular}{l} 
command error in Multics IOM. \\
000004
\end{tabular} \\
000002 & q & U-bus error in Multics IOM. \\
000001 & s & \begin{tabular}{l} 
data parity error in Multics IOM. \\
Multics IOM system fault.
\end{tabular}
\end{tabular}

\section*{Console}

Console Peripheral Control Word (PCW):

This word is located at the effective \(Y\)-address specified by the CIOC instruction.


Figure 6-10. FNP Console PCW Format

Legend:
M
OP CODE channel operation code.
\(00=\) request status.
\(44=\) write.
\(50=\) read.
54 = wraparound mode.

Console Data Format
(462-463) is transmitted as 9-bit characters under control of the data ICW at
```

Console Status Word Format (460-461).

| $\frac{\text { bit }}{0}$ |  |
| :--- | :--- |
| 1 | name |
| 1 | timice ready. |
| 2 | tally runout. |
| 3 | pre-tally runout. |
| 4 | transfer timing error. |
| 5 | control character. |
| 6 | connect while busy. |
| 7 | invalid PCW. |
| 8 | parity on read. |

```

Status is stored as a 9-bit byte under control of the status ICW at

\section*{Card Reader}

Card Reader Peripheral Control Word (PCW):

This word is located at the effective \(Y\)-address specified by the CIOC instruction.


Figure 6-11. FNP Card Reader PCW Format

Legend:
```

M channel mask bit.
OP CODE channel operation code.
00 = request status.
01 = read card binary.
0 2 ~ = ~ r e a d ~ c a r d ~ d e c i m a l . ~
03 = read card mixed.
40 = reset status.

```

\section*{Card Reader Data Format}

Data is read as 6-bit characters under control of the data ICW at (466-467).

\section*{Card Reader Status Word Format}

Status is stored as a 36-bit peripheral status word under control of the status ICW at (464-465). See "Channel Status" in Section III for format and "Card Readers" in Section \(V\) or Appendix \(C\) for a description of the appropriate fields.

NOTE: The FNP does not support the CRU1050. The older CR10 and CR20 sometimes used for the FNP store the same status as the CRZ201.

\section*{Line Printer}

Line Printer Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the CIOC instruction.


Figure 6-12. FNP Line Printer PCW Format

\section*{Legend:}
```

M channel mask bit.
OP CODE channel operation code.
00 = request status.
10 = write nonedited, no slew.
1 1 ~ = ~ w r i t e ~ n o n e d i t e d , ~ s l e w ~ o n e ~ l i n e . ~
1 2 ~ = ~ w r i t e ~ n o n e d i t e d , ~ s l e w ~ t w o ~ l i n e s .
13 = write nonedited, slew to top.
30 = write edited, no slew.
31 = write edited, slew one line.
32 = write edited, slew two lines.
33 = write edited, slew to top.
40 = reset status.
6 1 ~ = ~ s l e w ~ o n e ~ l i n e . ~
62 = slew two lines.
63 = slew to top.

```
Line Printer Data Format

Data is written as 6-bit characters under control of the data ICW at (472-473).

Line Printer Status Word Format

Status is stored as a 36-bit peripheral status word under control of the status ICW at (470-471). See "Channel Status" in Section III for format and "Line Printers" in Section \(V\) or Appendix \(C\) for a description of the appropriate fields.

NOTE: The FNP does not support the PRU1200 or PRU1600.

\section*{Low-Speed Line Adapter}

Low-Speed Line Adapter (LSLA) Peripheral Control Words (PCWs):

This word is located at the effective Y-address specified by the CIOC instruction.

PCWO


Figure 6-13. FNP LSLA PCWO Format

Legend:
```

COMND channel command. (See "LSLA PCW Commands" below.)
M channel mask bit.
PCW1

```


Figure 6-14. FNP LSLA PCW1 Format

Legend:
\begin{tabular}{llll} 
Mask & Key & \(\underline{\text { Field }}\) & Meaning \\
170000 & & COMND & channel command. (See "LSLA PCW Commands" below.) \\
010000 & & \(M\) & channel mask bit. \\
000400 & a & & set receive mode.
\end{tabular}
\begin{tabular}{llll} 
Mask & Key & Field & Meaning \\
000200 & b & & set send mode. \\
000100 & c & & set wraparound mode. \\
000040 & d & & set data terminal ready. \\
000020 & e & & set request to send.
\end{tabular}

\section*{LSLA PCW Commands}
\begin{tabular}{ll} 
COMND & Command \\
00 & no command (needed for broadside channel commands). \\
01 & input status request. \\
02 & output status request. \\
03 & configuration status request. \\
06 & Switch receive ICW. \\
07 & Switch send ICW. \\
10 & initialize. \\
14 & resynchronize.
\end{tabular}

\section*{LSLA Control Word Area}

Each LSLA has a dedicated 16-word control area. See "FNP Store Map" later in this section for area locations.
relative
area addr function
0-1 primary receive ICW
2-3 secondary receive ICW
4-5 primary send ICW
6-7 secondary send ICW
10-11 not used
12-13 not used
14-15 active status ICW
16-17 configuration status mailbox

NOTE: All data ICWs specify 9-bit characters.

\section*{LSLA Active Status Word Format}

Active status is stored as one 36-bit word under control of the status ICW at <control_word_area>114.


Figure \(6-15\). FNP LSLA Active Status Word Format
```

Legend:

```
\begin{tabular}{|c|c|c|}
\hline Mask & Key & Meaning \\
\hline 400000 & a & \begin{tabular}{l}
status type. \\
\(0=\) send status. \\
1 = receive status.
\end{tabular} \\
\hline 020000 & b & \begin{tabular}{l}
active buffer. \\
\(0=\) primary buffer (ICW) in use. \\
1 = secondary buffer (ICW) in use.
\end{tabular} \\
\hline 010000 & c & \(1=\) buffers (ICWs) switched after status store. \\
\hline 004000 & d & 1 = TYO tally condition. \\
\hline 002000 & e & 1 = TY1 tally condition. \\
\hline 000200 & \(f\) & \begin{tabular}{l}
data set status change (receive only). \\
If data set ready changes state or if a data terminal ready PCW is sent and either clear to send or carrier detect (i or j below) changes state, an active status interrupt occurs and receive status is stored with this bit set.
\end{tabular} \\
\hline 000040 & g & transfer timing error. \\
\hline 400000 & h & data set ready. \\
\hline 200000 & i & clear to send. \\
\hline 100000 & j & carrier detect. \\
\hline 000400 & k & receive mode. \\
\hline 000200 & 1 & send mode. \\
\hline 000100 & m & wraparound mode. \\
\hline 000040 & n & data terminal ready. \\
\hline 000020 & \(\bigcirc\) & request to send. \\
\hline
\end{tabular}

\section*{LSLA Configuration Status Word Format}

Configuration status is stored as one 36-bit word into the configuration status mailbox at <control_word_area>|16.


Figure 6-16. FNP LSLA Configuration Status Word

\section*{Legend:}
\begin{tabular}{lll} 
Key & Field & Meaning \\
a & & \(1=\) synchronous. \\
b & \((06) 8\) & subchannel type (always 06 for LSLA). \\
c & & \(1=\) two send ICWs being used. \\
& & \(1=8\)-bit characters. \\
& \((026) 8\) & line synchronizing character.
\end{tabular}

\section*{LSLA Device Command Characters}

The LSLA is able to send device commands to the modems on its subchannels and to exercise the \(T \& D\) subchannel by means of command character sequences transmitted as data. Device status returned from the modems and the T\&D subchannel are recognized by a similar character sequence. The character sequence consists of an ESC character with odd parity (233)8, followed by any number (including zero) of fill characters (037)8, followed by one of the command/status characters below.


Device Control (with ACU)


Special Control


Figure 6-17. FNP LSLA Device Control Characters

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline Mask & Key & Field & Meaning \\
\hline 200 & & P & parity bit giving odd parity to the character. \\
\hline 040 & a & & frequency select. \\
\hline 020 & b & & answer control for Bell 103E modern. \\
\hline 010 & c & & busy. \\
\hline 004 & d & & data terminal ready. \\
\hline 002 & e & & request to send. \\
\hline 001 & f & & line break transmit. \\
\hline 074
002 & g & digit & binary value of next digit to be dialed. call request. \\
\hline 001 & h & & digit present. \\
\hline \multirow[t]{9}{*}{077} & & OP CODE & special channel command. \\
\hline & & & 40 = error count command. \\
\hline & & & 41 = unused. \\
\hline & & & 44 = low-speed wraparound reset. \\
\hline & & & 45 = low-speed wraparound set. \\
\hline & & & 50 = high-speed wraparound. \\
\hline & & & 51 = configuration mode command. \\
\hline & & & 54 = disable protect. \\
\hline & & & 55 = channel status request. \\
\hline
\end{tabular}

LSLA Device Status Characters

Device Status
(without ACU)


Device Status (with ACU)


Special Status (via T\&D channel)
\begin{tabular}{l|l|lll|l|l}
0 & 0 & 0 & 0 & & 0 & 0 \\
0 & 0 \\
0 & 1 & 2 & 3 & & 6 & 7 \\
\hline
\end{tabular}

Figure 6-18. FNP LSLA Device Status Character Formats
```

Legend:

```

\section*{Mask Key Field Meaning}


\section*{High-Speed Line Adapter}

High-Speed Line Adapter (HSLA) Peripheral Control Word (PCW) Formats:

This word is located at the effective \(Y\)-address specified by the CIOC instruction.

PCWO


Figure 6-19. FNP HSLA PCWO Format

Legend:
COMND Subchannel command. (See "HSLA PCW Commands" below.)
SUBCHAN subchannel number.
PCW1


Figure 6-20. FNP HSLA PCW1 Format

Legend:
\begin{tabular}{|c|c|c|c|c|c|}
\hline Mask & Key & Field & Meaning & & \\
\hline 170000 & & COMND & ```
subchannel command. (See "HSLA
below.)
``` & & Commands" \\
\hline 003700 & & SUBCHAN & subchannel number. & & \\
\hline 007000 & & RES & unassigned, reserved for broadside & com & \\
\hline 000400 & a & & set receive mode. & & \\
\hline 000200 & b & & set send mode. & & \\
\hline 000100 & c & & set wraparound mode. & & \\
\hline 000040 & d & & set data terminal ready. & & \\
\hline 000004 & g & & supervisory send. & & \\
\hline 000002 & h & & ACU call request. & & \\
\hline 000001 & i & & spare. & & \\
\hline
\end{tabular}

PCW2


Legend:
\begin{tabular}{|c|c|c|c|c|}
\hline Mask & Key & Field & Meaning & \\
\hline 170000 & & COMND & subchannel command. (See "HSLA PCW below.) & Commands" \\
\hline 037000 & & SUDCIIAN & subchannel number. & \\
\hline 000040 & a & & receive data has parity, & \\
\hline 000020 & b & & send data has parity. & \\
\hline 000010 & c & & use odd parity. & \\
\hline 000004 & d & & use two send ICWs. & \\
\hline 000002 & e & & enable character control table (CCT). & \\
\hline 000001 & f & & spare. & \\
\hline 004000 & g & & \[
\begin{aligned}
& 0=\text { one stop bit. } \\
& 1=\text { two stop bits. }
\end{aligned}
\] & \\
\hline 000200 & h & & set 110 baud. & \\
\hline 000100 & i & & set 134.5 baud. & \\
\hline 000040 & j & & set 150 baud. & \\
\hline 000020 & k & & set 300 baud. & \\
\hline 000010 & 1 & & set 1050 baud. & \\
\hline 000004 & m & & set 1200 baud. & \\
\hline 000002 & n & & set 1800 baud. & \\
\hline 000001 & \(\bigcirc\) & & set optional baud rate (e.g., 75 or 600) & \\
\hline
\end{tabular}

PCW3


Figure 6-22. FNP HSLA PCW3 Format

Legend:
\begin{tabular}{|c|c|c|c|c|}
\hline Mask & Key & Field & Meaning & \\
\hline 170000 & & COMND & subchannel command. (See "HSLA PCW below.) & Commands" \\
\hline 003700 & & SUBCHAN & subchannel number. & \\
\hline 000040 & a & & receive data has parity. & \\
\hline 000020 & b & & send data has parity. & \\
\hline 000010 & c & & use odd parity. & \\
\hline 000004 & d & & use two send ICWs. & \\
\hline 000002 & e & & enable character control table (CCT). & \\
\hline 000001 & f & & spare. & \\
\hline 007400 & & RES & reserved for subchannel use. & \\
\hline 000377 & & SYNC CHA & subchannel synchronizing character. & \\
\hline
\end{tabular}

HSLA PCW Commands
\begin{tabular}{|c|c|c|}
\hline PCWO, 1 & COMND
00
01
02
03
04
05
06
07
10
11
12
13
14
15
16
17 & ```
Command
no command (needed for broadside commands).
subchannel input status request.
subchannel output status request.
subchannel configuration status request.
set subchannel mask register bit.
reset subchannel mask register bit.
switch subchannel receive data buffers (ICWs).
switch subchannel send data buffers (ICWs).
initialize (all subchannels).
store mask register (into subchannel 0 control word area).
not used.
not used.
resynchronize subchannel.
transmit line break.
not used.
not used.
``` \\
\hline PCW2,3 & \[
\begin{gathered}
\text { COMND } \\
00-07 \\
10-13 \\
14 \\
15 \\
16 \\
17
\end{gathered}
\] & ```
Command
reserved.
not used.
set 5-bit character (asynchronous).
set 6-bit character.
set 7-bit character.
set 8-bit character.
``` \\
\hline
\end{tabular}
```

    Each HSLA subchannel has a dedicated 16-word control word subarea located
    at 16 * SUBCHAN within the control word area for the HSLA. See "FNP Store Map"
later in this section for HSLA control word area locations.
relative
area addr function
0-1 primary receive ICW.
2-3 secondary receive ICW.
4-5 primary send ICW.
6-7 secondary send ICW.
10 base address word.
11 unused.
12-13 mask register (subchannel 0 only).
14-15 active status ICW.
16-17 configuration status mailbox.

```

\section*{Base Address Word Format}

The base address word (BAW) is used by the character control feature of the HSLA to prepare addresses for referencing of the character control table (CCT).


Figure 6-23. FNP HSLA BAW Format

Legend:
BA base address of character control table (CCT).
M modifier (used for CCT packing).
\(S \quad\) short table indicator.
TSF table switch field.

\section*{Character Control}

The character control feature of the HSLA allows each subchannel to employ its own arbitrary set of control characters. If character control is enabled (see Figures 6-21 and 6-22 above), a reference is made for each data character received to a character control table (CCT) that specifies the action to be taken for that character.

Character control characters are stored as 9-bit characters in the CCT and are selected by the following addressing algorithm:

i: (B5 i| B4 |: B3 i| B2)
where:
```

"|!" -.> concatenation.
"!" -, logical OR.
Bn}\mp@subsup{n}{n}{}\quad>>\mathrm{ nth bit of data character (B1 = LSB).
"." -> PL/I structure qualifier f":ag.

```

BAW.M is used to pack CCTs for short (5-, 6-, 7-bit) codes and BAW.TSF is a dynamic offset, which may be changed by a reference to a character control character (CCC).

\section*{Cnaracter Centrol Character Format}


Figure 6-24. FNP HSLA CCC Format
```

Legend:
TSF table switch field for next CCT reference.
R resynchronize.
S switch buffers.
P inhibit parity.
CMD command field. (All codes, except 6, store character.)
0 = no special action.
1 = terminate after next character.
2 = terminate after second character.
3 = terminate now.
4 = set marker status bit only.
5 = marker interrupt after next character.
6 = do not store character.
7 = marker interrupt now.

```
(This word is stored for subchannel o only.)


Figure 6-25. FNP HSLA Mask Register Word Format

Legend:
PRI indicates which subchannels will receive priority service from the HSLA central.

PRI Meaning
\(\overline{000}\) No high priority scan
001 Subchannels 0 and 1
010 Subchannels 0 through 3
011 Subchannels 0 through 7
100 Subchannels 0 through 15

\section*{Mark Register word for DN6670 FNPS}


Figure 6-26. DN6670 Mask Status Word

\section*{HSLA Active Status Word Format}

Active status from subchannels is stored under control of the status JCW at (14-15) in the subchannel control word area.


Figure 6-27. FNP HSLA Active Status Word Format

Legend:
\begin{tabular}{|c|c|c|}
\hline Mask & Key & Meaning \\
\hline 400000 & a & status type. \\
\hline & & \(0=\) send status. \\
\hline & & 1 = receive status. \\
\hline 200000 & b & normal marker character received. \\
\hline 100000 & c & delayed marker character received. \\
\hline 040000 & d & terminate character received. \\
\hline 020000 & e & secondary buffer (ICW) is active. \\
\hline 010000 & f & switch buffers (ICWs) after status store. \\
\hline 004000 & g & TYO tally condition. \\
\hline 002000 & h & TY1 tally condition. \\
\hline 001000 & i & received character parity error. \\
\hline 000400 & j & command to unimplemented subchannel. \\
\hline
\end{tabular}

This page intentionally left blank.
\begin{tabular}{|c|c|c|}
\hline Mask & Key & Meaning \\
\hline 000200 & k & change in data set status occurred. \\
\hline 000040 & 1 & transfer timing error. \\
\hline 000004 & m & no stop bit received. \\
\hline 000002 & n & data line occupied (ACU). \\
\hline 000001 & \(\bigcirc\) & power (ACU). \\
\hline 400000 & p & data set ready. \\
\hline 200000 & q & clear to send. \\
\hline 100000 & r & carrier detect. \\
\hline 040000 & s & supervisory receive. \\
\hline 020000 & t & abandon call and retry (ACU). \\
\hline 010000 & u & data set status (ACU). \\
\hline 004000 & v & ring indicator. \\
\hline 002000 & w & line break. \\
\hline 000400 & x & receive mode. \\
\hline 000200 & y & send mode. \\
\hline 000100 & z & wraparound mode. \\
\hline 000040 & A & data terminal ready. \\
\hline 000020 & B & request to send. \\
\hline 000010 & C & make busy. \\
\hline 000004 & D & supervisory send. \\
\hline 000002 & E & call request (ACU). \\
\hline
\end{tabular}

\section*{HSLA Configuration Status Word Format}

Subchannel configuration status is stored directly into the configuration status mailbox at (16-17) in the subchannel control word area.


Figure 6-27. FNP HSLA Configuration Status Word Format

\section*{Legend:}
\begin{tabular}{|c|c|c|}
\hline Mask & Key & Meaning \\
\hline \multirow[t]{2}{*}{200000} & a & \(0=\) asynchronous subchannel. \\
\hline & & 1 = synchronous subchannel. \\
\hline \multirow[t]{10}{*}{077000} & TYPE & subchannel type. \\
\hline & & 00 = invalid. \\
\hline & & 01 = general purpose. \\
\hline & & 02 = general purpose with ACU. \\
\hline & & 03 = dual synchronous. \\
\hline & & 04 = dual synchronous with ACU. \\
\hline & & 05 = dual asynchronous (EIA). \\
\hline & & 06 = reserved for synchronous lin \\
\hline & & 07 = dual asynchronous (direct). \\
\hline & & 10-77 = unassigned. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mask & Key & Meaning \\
\hline 000040 & b & check parity on receive. \\
\hline 000020 & c & generate parity on send. \\
\hline 000010 & d & ```
0 = use even parity.
1 = use odd parity.
``` \\
\hline 000004 & e & use two send ICWs. \\
\hline 000002 & f & use BAW (enable character control). \\
\hline 100000 & g & 5-bit characters if asynchronous. \\
\hline 040000 & h & 6 -bit characters. \\
\hline 020000 & i & 7-bit characters. \\
\hline 010000 & j & 8-bit characters. \\
\hline 004000 & k & two stop bits. \\
\hline 000200 & 1 & 110 baud if asynchronous. \\
\hline 000100 & m & 134.5 baud if asynchronous. \\
\hline 000040 & n & 150 baud if asynchronous. \\
\hline 000020 & \(\bigcirc\) & 300 baud if asynchronous. \\
\hline 000010 & p & 1050 baud if asynchronous. \\
\hline 000004 & q & 1200 baud if asynchronous. \\
\hline 000002 & r & 1800 baud if asynchronous. \\
\hline 000001 & s & optional baud rate (e.g., 75 or 600) if asynchronous. \\
\hline 000377 & SYNC & synchronizing character if synchronous. \\
\hline
\end{tabular}

\section*{FNP ENVIRONMENT}

The following paragraphs explain the hardware environment in which the FNP code executes.

\section*{Interrupt Assignments}

The FNF has 250 interrupts organized into 16 levels of 16 interpupts each. Each interrupt within a level corresponds to a bit in the interrupt cell word for that level. When an interrupt occurs, a tsy instruction is forced that makes an indirect reference to location 20(8)*(bit position) + (level).

Table 6-5. FNP Interrupt Assignment Map
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 000 & 001 & 002 & 003 & 004 & 005 & 006 & 007 \\
\hline 0 & CnsF & cnsS & cnsT & diaS00 & HOAOO & HOA 16 & HOCOO & H0C16 \\
\hline 10 & H1A00 & H1A16 & H1C00 & H1C16 & H2A00 & H2A 16 & H2COO & H2C16 \\
\hline 20 & cdrF & cdrs & cdrT & diaS01 & HOAO1 & HOA 17 & HOCO1 & H0C17 \\
\hline 30 & H1A01 & H1A17 & H1C01 & H1C17 & H2A01 & H2A 17 & H2C01 & H2C17 \\
\hline 40 & prtF & prts & prtT & diaS02 & H0A02 & HOA 18 & HOCO2 & H0C18 \\
\hline 50 & H1A02 & H1A18 & H1C02 & H1C18 & H2C02 & H2A 18 & H2CO2 & H2C18 \\
\hline 60 & & & & diaS03: & H0A03 & HOA 19 & H0CO3 & H0C19 \\
\hline 70 & H1AO3 & H1A19 & H1C03 & H1C19 & H2A03 & H2A19 & H2CO3 & H2C19 \\
\hline 100 & diaF & & diaT & diaS04 & HOAO4 & H0A20 & HOCO4 & H0C20 \\
\hline 110 & H1A04 & H1A20 & H1CO4 & H1C20 & H2A04 & H2A20 & H2CO4 & H2C20 \\
\hline 120 & & & & diaS05 & H0A05 & H0A21 & H0C05 & HOC21 \\
\hline 130 & H1A05 & H1A21 & H1C05 & H1C21 & H2A05 & H2A21 & H2C05 & H2C21 \\
\hline 140 & HOF & & & diaS06 & H0A06 & H0A22 & H0C06 & H0C22 \\
\hline 150 & H1A06 & H1A22 & H1C06 & H1C22 & H2A06 & H2A22 & H2C06 & H2C22 \\
\hline 160 & H1F & & & diaS07 & H0A07 & HOA23 & HOC07 & H0C23 \\
\hline 170 & H1A07 & H1A23 & H1C07 & H1C23 & H2A07 & H2A23 & H2C07 & H2C23 \\
\hline 200 & H2F & & & diaS08 & H0A08 & H0A24 & H0C08 & H0C24 \\
\hline 210 & H1A08 & H1A24 & H1C08 & H1C24 & H2A08 & H2A24 & H2C08 & H2C24 \\
\hline 220 & LOF & LOA & LOC & diaS091 & H0AO9 & H0A25 & HOCO9 & H0C25 \\
\hline 230 & H1A09 & H1A25 & H1C09 & H1C25 & H2AO9 & H2A25 & H2CO9 & H2C25 \\
\hline 240 & L1F & L1A & L1C & dias 10 & H0A 10 & H0A26 & H0C10 & H0C26 \\
\hline 250 & H1A10 & H1A26 & H1C1 & H1C26 & H2A 10 & H2A26 & H2C10 & H2C26 \\
\hline 260 & L2F & L2A & L2C & diaS11 & HOA 11 & H0A27 & H0C11 & H0C27 \\
\hline 270 & H1A11 & H1A27 & H1C11 & H1C27 & H2A11 & H2A27 & H2C11 & H2C27 \\
\hline 300 & L3F & L3A & L3C & diaS12 & H0A 12 & H0A28 & HOC12 & H0C28 \\
\hline 310 & H1A12 & H1A28 & H1C12 & H1C28 & H2A12 & H2A28 & H2C12 & H2C28 \\
\hline 320 & L4F & L4A & L4C & dias 13 & HOA 13 & H0A29 & H0C13 & H0C29 \\
\hline 330 & H1A13 & H1A29 & H1C13 & H1C29 & H2A13 & H2A29 & H2C13 & H2C29 \\
\hline 340 & L5F & L5A & L5C & dias14! & HOA14 & H0A30 & HOC14 & H0C30 \\
\hline 350 & H1A14 & H1A30 & H1C14 & H1C30 & H2A14 & H2A30 & H2C14 & H2C30 \\
\hline 360 & tmrF & itr & etr & diaS15 & HOA 15 & HOA31 & H0C15 & H0C31 \\
\hline 370 & H1A15 & H1A31 & H1C15 & H1C31 & H2A15 & H2A31 & H2C15 & H2C31 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|}
\hline Acc & active data interrupt, subchannel cc \\
\hline Ccc & configuration data interrupt, subchannel cc \\
\hline cdr & card reader \\
\hline cns & FNP console \\
\hline dia & direct interface adapter \\
\hline etr & elapsed time rollover interrupt \\
\hline F & fault interrupt \\
\hline Hin & high-speed line adapter n \\
\hline itr & interval timer runout interrupt \\
\hline Ln & low-speed line adapter \(\underline{n}\) \\
\hline prt & printer \\
\hline S & special interrupt \\
\hline SxX & special interrupt from DIA mailbox xx \\
\hline T & terminate interrupt \\
\hline tmr & timer channel \\
\hline
\end{tabular}

Table 6-6. FNP Interrupt Cells


\section*{FAULT VECTORS}

The processor fault vector base in the FNP is 440(8), and there are eight hardware faults defined.

Address Fault
440 power off.
441. power on.

442 memory parity.
443 invalid operation ende.
444 overflow.
445 invalid memory operation.
446 divide check.
447 invalid program interrupt.

In addition to these eight hardware fauits, there are two simulated faults that are set by the software for the condition specified. There are no nfault vector" locations associated with the simulated faults.
1. unexpected interrupt.
2. console abort command.


Figure 6-28. FNP Store Map

\section*{MULTICS ENVIRONMENT}

This section describes very broadly the environment in which Multics and the Multics user processes execute. The reader desiring more detail is referred to the entire set of Multics Program Logic Manuals (PLMs) and to the Multics module listings.

\section*{MAIN MEMORY MAPS}

The following paragraphs describe the gross allocation of main memory during the three distinctly different Multics operational environments: BOS, bootstrap1, and service.

\section*{BOS Environment}

BOS operates in segmented, nonpaged appending mode with exactly eight defined segments. The eight pointer registers are loded with fixed segment numbers and the segment base and bound values are manipulated according to the requirements of the code.


Figure 7-1. Main Memory Map for BOS

\section*{Bootstrap1 Environment}

The bootstrap1 program runs in fully segmented, unpaged appending mode.


Figure 7-2. Main Memory Map for Bootstrap1

Service Environment

Multics service mode runs in fully segmented，fully paged appending mode．


Figure 7－3．Main Memory Map for Multics Service

\section*{INTERRUPT ASSIGNMENTS}
\begin{tabular}{|c|c|c|c|}
\hline Dec & Oct & \begin{tabular}{l}
F／I ADDR \\
in SCU data
\end{tabular} & Assignment \\
\hline 0 & 0 & 00 & \\
\hline 1 & 1 & 02 & \\
\hline 2 & 2 & 04 & BSC \＃ 0 \\
\hline 3 & 3 & 06 & \\
\hline 4 & 4 & 10 & IOM 非 overhead \\
\hline 5 & 5 & 12 & IOM \＃1 overhead \\
\hline 6 & 6 & 14 & IOM \＃2 overhead \\
\hline 7 & 7 & 16 & IOM \＃3 overhead \\
\hline 8 & 10 & 20 & \\
\hline 9 & 11 & 22 & \\
\hline 10 & 12 & 24 & BSC \＃1 \\
\hline 11 & 13 & 26 & \\
\hline 12 & 14 & 30 & IOM 非 terminate \\
\hline 13 & 15 & 32 & IOM 非1 terminate \\
\hline 14 & 16 & 34 & IOM 非2 terminate \\
\hline 15 & 17 & 36 & IOM \＃3 terminate \\
\hline
\end{tabular}
\begin{tabular}{llll}
16 & 20 & 40 & \\
17 & 21 & 42 & \\
18 & 22 & 44 & software (system trouble) \\
19 & 23 & 46 & software (syserr log) \\
20 & 24 & 50 & IOM \#O marker \\
21 & 25 & 52 & IOM \#1 marker \\
22 & 26 & 54 & IOM \#2 marker \\
23 & 27 & 56 & IOM \#3 marker \\
& & & \\
24 & 30 & 60 & software (processor initiate) \\
25 & 31 & 62 & software (preempt) \\
26 & 32 & 64 & software (stop) \\
27 & 33 & 66 & software (quit) \\
28 & 34 & 70 & IOM \#O special \\
29 & 35 & 72 & IOM \#1 special \\
30 & 36 & 74 & IOM \#2 special \\
31 & 37 & 76 & IOM \#3 special
\end{tabular}

MACHINE CONDITIONS DATA LAYOUT

Figure 7-4. Machine Conditions Data Layout

STACKS

Stack Header Layout

PL/I Declaration (stack_header.incl.pl1)
```

dcl 1 stack_header
pad1 (4)
old_lot_ptr
pad2
2 ~ n u l l - p t r ~
based (sb) aligned,
fixed bin,
ptr, /* obsolete */
fixed bin,
stack}_begin_ptr
s stack_end_ptr
lot_ptr
signal_ptr
2 bar_mode_sp
2 ~ p l 1 - o p e r a t o r s \_ p t r ~
plr,
2 calI_op_ptr ptr,

```
```

2 push_op_ptr
2 return_op_ptr ptr,
2 return_no_pop_op_ptr ptr,
entry_op_ptr ptr,
2 trans_op_tv_ptr ptr,
i isot_ptr
pad3-(2)
2 unwinder_ptr
2 stack_header_end
ptr,
ptr,
ptr,
fixed bin,
ptr,
fixed bin;

```


Figure 7-5. Stack Header Layout

\section*{Stack Frame Layout}

PL/I Declaration (stack_frame.incl.pl1)
```

dcl 1 stack_frame based(sp)
2 pointer_registers(0 : 7)
2 prev_sp
2 next_sp
2 \mp@code { r e t u r n _ p t r }
2 entry_ptr
2 operator_and_lp_ptr
2 \mp@code { a r g _ p t r }
2 static_ptr
2 reserved bit(36),
2 on_unit_relp1 bit(18)
2 on_unit_relp2 bit(18)
2 \mp@code { t r a n s l a t o r _ i d ~ b i t ( 1 8 ) }
2 operator_return_offset bit(18)

```
```

aligned,
ptr,
ptr,
ptr,
ptr,
ptr,
ptr,
ptr,
ptr unaligned,
unaligned,
unaligned,
unaligned,
unaligned;

```

The argument list structures are explained more fully in the MPM Subsystem Writers' Guide, Order No. AK92. Briefly, call type tells what kind of call is being made. The following values are defined: 0, for a quick (intra-segment) call; 4, for a non-quick call; 8, for a call made through an entry variable. In this last case, an environment pointer is also passed, and the second form of arg list is the one used.
<arglist>


Figure 7-7. Argument List Layout For Call Without Fnvironment Pointer

Argument Descriptor
```

    An argument descriptor is pointed to hy a descriptor pointer in an aroument
    list. (For a full discussion of descriptors, refer to the MpM rubsvstem
Writers' Guide, Order No. AK92.) Tts format is given hy the following
structure:
PL/I Declaration (arg_descriptor.incl.pl1)

```
```

dcl 1 arg_descriptor

```
dcl 1 arg_descriptor
    2 flag
    2 flag
    2 type
    2 type
    2 packed
    2 packed
    2 number_dims
    2 number_dims
    2 size
    2 size
dcl 1 fixed_arg_descriptor
dcl 1 fixed_arg_descriptor
    f flag
    f flag
    2 \text { type}
    2 \text { type}
    2 packed
    2 packed
    2 number dims
    2 number dims
    2 scale
    2 scale
    2 \text { precision}
    2 \text { precision}
hased aligned,
hased aligned,
bit(1) unal,
bit(1) unal,
fixed bin(5) unsigned unal,
fixed bin(5) unsigned unal,
bit(1) unal,
bit(1) unal,
fixed bin(4) unsigned unal,
fixed bin(4) unsigned unal,
fixed bin(24) unsigned unal;
fixed bin(24) unsigned unal;
based aligned,
based aligned,
bit(1) unal,
bit(1) unal,
fixed bin(6) unsigned unal,
fixed bin(6) unsigned unal,
bit(1) unal,
bit(1) unal,
fixed bin(4) unsigned unal,
fixed bin(4) unsigned unal,
fixed hin(11) unal,
fixed hin(11) unal,
fixed bin(12) unsigned unal;
```

fixed bin(12) unsigned unal;

```


Legend:
TYPE (arg descriptor.type) descriptor type for data being descrined. Refer to the MPM Subsystem k'riters' fuide, Order No. AKQ for a complete list of descriptor types.

P (arg descriptor.nacked) 0 = un packed. 1 = packed.

ND (arg_descriptor. number_dims) number of dimensions if item is an arrav.
SIZE (arg_descriptor.size) length of string data, or number of members for structure data.


Figure 7-9. Fixed Point Argument nescrintor

Legend: see legend for Argument Descriptor Format
SCALE (fixed_arg_descriptor.scale) arithmetic scale factor of data.
PREC (fixed_arg_descriptor.orecision) precision of data.

Table 7-2. ASCII Character Chart
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 000 & NUL & SOH & STX & ETX & EOT & ENG & ACK & BEIL \\
\hline 010 & BS & HT & NL & VT & NP & CR & SO & SI \\
\hline 020 & DLE & DC 1 & DC? & DC3 & DC4 & NAK & SYN & ETB \\
\hline 030 & CAN & EM & SUB & ESC & FS & GS & RS & US \\
\hline 040 & & ! & " & t & \$ & \% & \& & ' \\
\hline 050 & ( & ) & * & + & , & - & & 1 \\
\hline 060 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 070 & 8 & 9 & : & , & S & \(=\) & > & ? \\
\hline 100 & E & A & E & C & D & E & F & C \\
\hline 110 & H & I & J & K & L & M & N & 0 \\
\hline 120 & P & \(Q\) & R & S & T & U & V & W \\
\hline 130 & X & Y & z & [ & 1 & ] & & \\
\hline 140 & & a & b & c & d & e & \(f\) & \(\overline{\mathrm{g}}\) \\
\hline 150 & h & i & j & k & 1 & m & n & \(\bigcirc\) \\
\hline 160 & p & q & r & s & \(t\) & u & , & w \\
\hline 170 & x & y & \(z\) & \{ & 1 & \} & & PAD \\
\hline
\end{tabular}

This page intentionally left blank.
\begin{tabular}{ll} 
ACU & automatic call unit \\
APU & appending unit \\
APU-HR & appending unit history registers \\
ASCII & American Standard Code for Information Interchange \\
AST & active segment table \\
BAR & base address register \\
BAW & base address word \\
BCD & Binary-Coded Decimal \\
BOS & Bootload Operating System \\
BOT & beginning of tape \\
BSC & bulk store controller \\
BSU & bulk store unit \\
CA & controller adapter \\
CCC & character control character \\
CCT & character control table \\
CPI & common peripheral interface \\
CPU & central processor unit \\
CSB & current status block \\
CU & control unit \\
CU-HR & control unit history registers \\
DA & device adapter \\
DAI & device adapter interface \\
DBR & descriptor base register \\
DCB & data control block \\
DCW & data control word \\
DIA & direct interface adapter \\
DLI & device level interface \\
DSBR & descriptor segment base register (usually referred to as DBR) \\
DU & decimal unit \\
DU-HR & decimal unit history registers \\
EBCDIC & Extended Binary \(C o d e d ~ D e c i m a l ~ I n t e r c h a n g e ~ C o d e ~\)
\end{tabular}
\begin{tabular}{ll} 
LPW & list pointer word \\
LSB & least significant bit(s) \\
LSD & least significant digit(s) \\
LSLA & low-speed line adapter \\
MF & modification field \\
MFM & modified frequency modulation \\
MOS & metal oxide semiconductor \\
MPC & microprogrammed peripheral controller \\
MSB & most significant bit(s) \\
MSD & most significant digit(s) \\
NRZI & nonreturn to zero; change on ones (tape drive modes) \\
OPI & operational-in (line) \\
OU & operations unit \\
OU-HR & operations unit history registers \\
PCW & peripheral control word \\
PE & phase encoded (tape drive modes) \\
PRNUM & pointer register number \\
PRR & procedure ring register \\
PSI & peripheral subsystem interface \\
PSR & procedure segment register \\
PTW & page table word \\
PTWAM & page table word associative memory \\
RPS & rotational position sensing \\
RSCR & read system controller registers \\
RSR & read status register (MPC command) \\
SC & system controller \\
SCU & store control unit \\
SCW & status control word \\
SDW & segment descriptor word \\
SDWAM & segment descriptor word associative memory \\
SNR & segment number register (part of pointer register) \\
SST & system segment table \\
T\&D & test and diagnostics \\
TCA & tape controller adapter \\
TDCW & transfer DCW \\
TPR & temporary pointer register \\
TRR & temporary ring register \\
TSR & temporary segment register \\
URC & unit record controller \\
URMPC & unit record microprogrammed peripherai controiier \\
VFC & vertical format control \\
VFU & vertical format unit \\
ZAC & zone address control
\end{tabular}

\section*{APPENDIX B}

DATA AND CONTROL WORD FORMATS

This appendix consists of information described in more detail in other sections of this manual. The information is repeated here to provide a quick and easy reference for user convenience.

Even Word:


Odd Word:



Even Word:


Odd Word:


Figure B-1 (cont). IOM Formats


Figure B-2. Bulk Store Data Control Block (DCB) Format


Figure B-3. Bulk Store DCB Status Block Format


Figure B-4. Bulk Store Current Status Block (CSB) Format


Figure B-5. DU Pointers and Lengths Format


Figure B-6. SCU Data Format

F/I ADDR
Oct Dec in SCU data Name
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 0 & 0 & 01 & Shutdown & sdf & 27 & VII & M/G \\
\hline 1 & 1 & 03 & Store & str & 10 & IV & M/G \\
\hline 2 & 2 & 05 & Master Mode Entry & 1 mme 1 & 11 & V & M/G \\
\hline 3 & 3 & 07 & Fault Tag 1 & ftg 1 & 17 & V & M/G \\
\hline 4 & 4 & 11 & Timer Runout & tro & 26 & VI & M/G \\
\hline 5 & 5 & 13 & Command & cmd & 9 & IV & M/G \\
\hline 6 & 6 & 15 & Derail & drl & 15 & V & M/G \\
\hline 7 & 7 & 17 & Lockup & luf & 5 & IV & M/G \\
\hline 10 & 8 & 21 & Connect & con & 25 & VII & M/G \\
\hline 11 & 9 & 23 & Parity & par & 8 & IV & M/G \\
\hline 12 & 10 & 25 & Illegal Procedure & ipr & 16 & V & M/G \\
\hline 13 & 11 & 27 & Op Not Complete & onc & 4 & II & M/G \\
\hline 14 & 12 & 31 & Startup & suf & 1 & I & M/G \\
\hline 15 & 13 & 33 & Overflow & ofl & 7 & III & M/G \\
\hline 16 & 14 & 35 & Divide Check & dvck & 6 & III & M/G \\
\hline 17 & 15 & 37 & Execute & exc & 2 & I & M/G \\
\hline 20 & 16 & 41 & Directed Fault 0 & dfto & 20 & VI & M \\
\hline 21 & 17 & 43 & Directed Fault 1 & dft 1 & 21 & VI & M \\
\hline 22 & 18 & 45 & Directed Fault 2 & dft2 & 22 & VI & M \\
\hline 23 & 19 & 47 & Directed Fault 3 & dft 3 & 23 & VI & M \\
\hline 24 & 20 & 51 & Access Violation & acv & 24 & VI & M \\
\hline 25 & 21 & 53 & Master Mode Entry & 2 mme2 & 12 & V & M \\
\hline 26 & 22 & 55 & Master Mode Entry & 3 mme3 & 13 & V & M \\
\hline 27 & 23 & 57 & Master Mode Entry & 4 mme 4 & 14 & V & M \\
\hline 30 & 24 & 61 & Fault Tag 2 & ftg 2 & 18 & V & M \\
\hline 31 & 25 & 63 & Fauit Tag 3 & fte3 & 19 & V & M \\
\hline 32 & 26 & 65 & Unassigned & & & & \\
\hline 33 & 27 & 67 & Unassigned & & & & \\
\hline 34 & 28 & 71 & Unassigned & & & & \\
\hline 35 & 29 & 73 & Unassigned & & & & \\
\hline 36 & 30 & 75 & Unassigned & & & & \\
\hline 37 & 31 & 77 & Trouble & trb & 3 & II & M \\
\hline
\end{tabular}

\section*{APPENDIX C}

PERIPHERAL STATUS
```

This section describes the MAJOR and SUBSTATUS fields of the IOM channel status data shown in figure 3-10. MAJOR and SUBSTSATUS in this section are given in octal form.

```

\section*{CARD READERS}
```

If the device is a card reader, the MAJOR and SUBSTATUS fields are interpreted according to the list below. Substatuses marked with an asterisk (*) may be ORed within the same major status.

```

\section*{MAJOR SUBSTATUS}
```

40 CHANNEL READY.
00 channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.
01
(CRU1050) 51-column cards.
As above except that the input card hopper contains 51-column cards.

```

41 DEVICE EUSY.
00 (CRZ201) one the following occurred:
1. A "feed" or "stack" command was being executed and a reqs or ress command was received.
2. A "feed" command was being executed and another feed command was received.
3. A "stack" command was being executed and another stack command was received.
4. A command was received with a card in the read head.

42 ATTENTION.
00 (CRU1050) offine (device power off).
The unit record controller (URC) MPC could not communicate with the device. The operational-in (OPI) line of the device adapter interface (DAI) is reset.
(CRU1050) hopper/stacker alert.
The input card hopper is empty and/or the output card stacker is full.

02* manual halt.
The MANUAL HALT switch has been pressed or a safety interlock is open.

05* (CR2201) last batch.
The LAST BATCH switch has been pressed and the input card hopper is empty.

10* feed alert.
The next card from the input hopper failed to feed properly.
card jam.
The trailing edge of a card failed to reach a photocell station in the card track within the specified time after the detection of the leading edge of the card at the station.

40* (CRZ201) read alert.
One or more of the following occurred:
1. read photocell light current error.
2. read photocell dark current error.
3. read strobe count error.
4. card-in-head error.
5. internal parity error.
6. read error test check failure.
(CRU1050) read alert.
One or more of the following occurred:
1. read photocell light current error.
2. read photocell dark current error.
3. read strobe count error.
4. card-in-head timing error.

50* (CRZ201) sneak feed.
Prior to receipt of the current command, one or more cards passed tincough the card reader without a command having been given.

01 (CRZ201) transfer timing alert.
The IOM failed to accept (read) data characters at a rate compatible with the transfer rate of the card reader.

02* validity alert.
During execution of a "read card decimal" command, an invalid character was detected. An ignore character ("?" = 17(8)) is stored in the card image in place of each invalid character.

04* dual read failure.
A discrepancy was detected in the contents of a card column as read by the dual read head of the card reader. In decimal mode, an ignore character ("?" \(=17(8)\) ) is stored in the card image in place of the invalid column. In binary mode, two ignore characters are stored in place of the invalid column.

10
(CRZ201) no read command.
A card fed by a "feed card" command entered the read station before a "read" command was received. The "read" command must be received within 9 milliseconds of the preceding "feed card" command.

COMMAND REJECT.
01 \begin{tabular}{l} 
invalid command. \\
The device is unable to recognize the command code in the \\
PCW or IDCW. \\
02 (CRZ201) no card committed. \\
A stack command was received at a time other than within 6 \\
milliseconds after a card left the read head. \\
(CRU1050) invalid device code. \\
\\
The device code specifies a device that is not configured. \\
\(04 \quad\)
\end{tabular}
(CRU1050) IDCW parity.
A parity error occurred on the logical channel number field in an IDCW from the IOM.

LOAD OPERATION COMPLETE.
00 (CRZ201) load complete.
A load card (boot) sequence has completed with no DATA ALERT or ATTENTION conditions.

MPC DEVICE ATTENTION.
01 (CRU1050) IAI error.
A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.

02 (CRU1050) DAI error (no media movement):
One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA):
1. Parity error detected by the DA.
2. Parity error detected by the URMPC.
3. Error timeout detected by the URMPC.

04 (CRU1050) DA transfer error.
A timing error was detected by the DA during device operation.

10 (CRU1050) invalid punch.
An invalid decimal punch combination (two or more punches in rows 1-7) was detected by the DA. No character substitution is made in the card image.

MPC DEVICE DATA ALERT.
01 \begin{tabular}{l} 
(CRU1050) transmission parity error. \\
A parity error was detected by the peripheral subsystem \\
interface (PSI) during transfer of data from the IOM to the \\
URMPC. \\
05 (CRU1050) DAI error (with media movement). \\
One of the following was detected on the DAI between the \\
URMPC and the DA: \\
1. Parity error detected by the DA. \\
2. Parity error detected by the URMPC. \\
3. Error timeout detected by the URMPC.
\end{tabular}

01 (CRU1050) illegal procedure. The URMPC is in suspend mode and will accept only special controller commands.

02 (CRU1050) illegal logical channel number. The logical channel number sent with an IDCW was illegal (not 00-07 hexadecimal).

10 (CRU1050) device reserved. The device requested is reserved to another PSI and is not available for use.

POWER OFF.
00 (CRZ201) power off. The device is powered off or is not cabled to the CPI channel in the IOM.
(CRU1050) power off.
The URMPC is powered off, is not cabled to the PSI channel in the IOM, or has lost its personality firmware.

\section*{CARD PUNCHES}

For a card punch, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

```

10* feed failure.
A card from the input hopper failed to feed into the punch
mechanism.
20* card jam.
One or more cards were improperly loaded in the input hopper
or a card failed to progress at the proper time from one
station to the next in the card track.

```
```

DATA ALERT.
00 or $01^{*}$ (CPZ201) transfer timing alert. The IOM did not send (write) data characters at a rate compatible with the transfer rate of the card punch.
02* (CPZ201) transmission parity alert.
A parity error was detected on a data character received from the IOM.
04* (CPZ201) punch alert.
A count of holes punched in a card was compared with a calculated hole count and the counts did not agree.
10
(PCUO120) punch alert.
A count of holes punched in a card was compared with a calculated hole count and the counts did not agree.
COMMAND REJECTED.
01 invalid command.
The channel is unable to recognize the device command code in the PCW or IDCW.
MPC DEVICE ATTENTION.
01 (PCUO 120) IAI error.
A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
02 (PCUO 120) DAI error.
One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA) :

1. Parity error detected by the DA.
2. Parity error detected by the URMPC.
3. Error timeout detected by the URMPC.
04 (PCUO120) DA transfer error.
A timing error was detected by the DA during device operation.
MPC DEVICE DATA ALERT.
01 (PCUO 120) transmission parity error.
A parity error was detected by the peripheral subsystem interface (PSI) during transfer of data from the IOM to the URMPC.
(PCUO120) DAI error.
One of the following was detected on the DAI between the URMPC and the DA:
4. Parity error detected by the DA.
5. Parity error detected by the URMPC.
6. Error timeout detected by the URMPC.
06
(PCUO120) PSI data overflow.
More than 256 characters were received from the IOM.
```

MPC COMMAND REJECT.
01 (PCU0120) illegal procedure. The URMPC is in suspend mode and will accept only special controller commands.

02 (PCUO120) invalid logical channel number. The logical channel number sent with an IDCW was invalid (not 00-07 hexadecimal).

10 (PCUO120) device reserved. The device requested is reserved to another PSI and is not available for use.

60
POWER OFF.
00 (CPZ201) power off. The device is powered off or is not cabled to the CPI channel of the IOM.
(PCUO 120) power off.
The URMPC is powered off, is not cabled to the PSI channel of the IOM, or has lost its personality firmware.

\section*{LINE PRINTERS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{For a line printer, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within} \\
\hline \multicolumn{3}{|l|}{MAJOR SUBSTATUS} \\
\hline \multirow[t]{7}{*}{40} & CHA & READY. \\
\hline & 00 & \begin{tabular}{l}
channel ready. \\
If received as an initiation interrupt ( \(I=" 1 "\) ) in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.
\end{tabular} \\
\hline & 01 & \begin{tabular}{l}
print one line. \\
Same as substatus 00 ; in addition printer control button 1 (PRINT 1 LINE) has been activated.
\end{tabular} \\
\hline & 02 & \begin{tabular}{l}
forward space. \\
Same as substatus 00 ; in addition printer control button 2 (FORWARD SPACE) has been activated.
\end{tabular} \\
\hline & 03 & \begin{tabular}{l}
forward to top of page. \\
Same as substatus 00 ; in addition printer control button 3 (FORWARD TOP) has been activated.
\end{tabular} \\
\hline & 04 & \begin{tabular}{l}
invalid line. \\
Same as substatus 00 ; in addition printer control button 4 (INVALID LINE) has been activated.
\end{tabular} \\
\hline & 05 & \begin{tabular}{l}
reverse/rewind. \\
Same as substatus 00 ; in addition printer control button 5 (REVERSE REWIND) has been activated.
\end{tabular} \\
\hline
\end{tabular}


01* transfer timing alert.
The IOM did not send (write) data characters at a rate compatible with the transfer rate of the printer.

02* alert before printing started.
One of the following has occurred:
1. A parity error was detected on a data character received by the printer.
2. Print buffer overflow was sensed when more than 136 characters (160 FOR PRU1200/1600 with 160-character option) were received from the IOM before receipt of a slew character or end-data-transfer signal.
3. A transfer timing alort condition exists.
4. A top-of-page echo occurred while the printer was busy.

04* alert after printing started.
A parity error was detected on a data character in the print buffer.

10* paper low warning alert. The last page of the form has passed the first forms detector and approximately 2.4 inches of form remains.

20* Slew/paper motion alert.
More than two top-of-page indications were sensed within a single slew operation.

40* (PRT202, PRT300/301, PRT303) top-of-page echo.
The form has slewed to top-of-page as a result of a slew command other than the explicit slew-to-top-of-page.

COMMAND REJECTED.
00 (PRU1200/PRU1600) VFC image not loaded. A print or slew command was issued before the VFC image of the printer was loaded.

01* invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
(PRT300/301, PRT303, PRU1200/1600) invalid device code. An invalid device was detected in an IDCW for the printer.


\section*{MAGNETIC TAPES}

For a magnetic tape, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.
\begin{tabular}{cc} 
MAJOR & SUBSTATUS \\
40 & CHANNEL READY.
\end{tabular}
\begin{tabular}{|c|c|}
\hline 00 & \begin{tabular}{l}
channel ready. \\
If received as an initiation interrupt ( \(I=" 1 "\) ) in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command executed error free and the channel is ready to accept a new command (the device may still be busy).
\end{tabular} \\
\hline 01* & \begin{tabular}{l}
last tape unit write inhibited. \\
Same as substatus 00; in addition, the reel on the last tape drive addressed had no write-permit ring.
\end{tabular} \\
\hline 02* & \begin{tabular}{l}
tape reel on load point. \\
Same as substatus 00; in addition, the last tape drive addressed was positioned at load point and is ready to process the first physical record.
\end{tabular} \\
\hline 04* & \begin{tabular}{l}
ASA 9-track tape unit. \\
Same as substatus 00; in addition, the last tape drive addressed was an ASA 9-track unit.
\end{tabular} \\
\hline 14 & \begin{tabular}{l}
(MTS500) ASCII alert. \\
The read-after-write check has detected an invalid EBCDIC character during a write ASCII/EBCDIC command.
\end{tabular} \\
\hline 20* & \begin{tabular}{l}
(MTS500) 2-bit fill. \\
The final character from a 7 -track read, a 9-track read ASCII, or a g-track read EBCDIC has been padded with two low-order zero bits.
\end{tabular} \\
\hline 40* & \begin{tabular}{l}
(MTS500) 4-bit fill. \\
The final character from a 7 -track read, a 9-track read ASCII, or a 9 -track read EBCDIC has been padded with four low-order zero bits.
\end{tabular} \\
\hline 60* & \begin{tabular}{l}
(MTS500) 6-bit fill. \\
The final character from a 7 -track read, a 9-track read ASCII, or a 9 -track read EBCDIC has been padded with six low-order zero bits.
\end{tabular} \\
\hline DEVI & \\
\hline 01 & (MTS500) in rewind. The addressed tape drive is rewinding. \\
\hline 02 & \begin{tabular}{l}
(MTS500) alternate channel in control. \\
The addressed tape drive is executing a command on the alternate channel.
\end{tabular} \\
\hline 04 & \begin{tabular}{l}
(MTS500) device loading. \\
The addressed tape drive is in a tape loading cycle.
\end{tabular} \\
\hline 40 & \begin{tabular}{l}
(MTS500) device reserved. \\
The addressed tape drive is reserved to the alternate channel as a result of a reserve device command.
\end{tabular} \\
\hline
\end{tabular}

ATTENTION.

```

    23 EOF marker (9 track).
        A valid 9-track end-of-file mark was detected.
    77 data alert.
        A DATA ALERT condition was detected during reading of an
        end-of-file record.
    ```
```

COMMAND REJECTED.

| 01* | invalid command. <br> The channel was unable to recognize the device command code in the PCW or IDCW. |
| :---: | :---: |
| 02* | invalid device code. <br> The channel was unable to recognize the device code in the PCW or IDCW. |
| 04* | parity alert on device/command code. <br> A parity error was detected in the command code and/or <br> device code of the PCW or IDCW. |
| 10* | tape on load point. <br> A "backspace" or "backspace file" command was issued to a tape drive positioned at load point. |
| 20* | attempted read after write on same unit. <br> A "read" or "forward space" command was issued to a tape drive immediately after a "write" command. |
| 40* | 9-track alert. <br> A 9-track command was issued to a 7-track tape drive. |
| LOAD | TION COMPLETE. |
| 00 | (MTS400) load complete. <br> A program load (boot) operation was completed error free |

CHANNEL BUSY.
00 (MTS400) busy.
The command was accepted but execution will be delayed until current command sequences are complete because the command requires the entire subsystem.
MPC DEVICE ATTENTION.
01 (MTS500) configuration error.
The personality firmware (control program) loaded into the MPC does not agree with the settings of the MPC configuration switches.
02 (MTS500) multiple devices. The MPC has detected at least two devices with the same logical ID number.
03 (MTS500) device number error. The MPC has detected at least one device with a logical ID number outside the allowed range of ID numbers.
(MTS500) incompatible mode.
The tape drive mode (PE or NRZI) and the data mode recorded
on the tape reel did not agree.
(MTS500) CA OPI down.
The controller adapter (CA) operational-in (OPI) line is
reset.

```
(MTS500) TCA malfunction.
A fault was detected within one of the tape controller adapters (TCAs). The two low-order bits of the substatus indicate the internal adapter interface (IAI) port number to which the malfunctioning TCA is connected.
(MTS500) CA EN1 error. An unexpected interrupt occurred during operation.
(MTS500) CA alert - no interrupt.
A CA alert occurred while a device number was being read during a select operation and the alert was not attributed to a cyclic code error on (read) status EN1.
(MTS500) MTH malfunction.
The MPC has detected an apparent malfunction in a tape drive and the drive did not signal a malfunction.
(MTS500) multiple beginning of tape.
Additional beginning-of-tape (BOT) reflective foils were detected after a tape was moved away from load point.

MPC DEVICE DATA ALERT.
01 (MTS500) transmission parity alert. A parity error was detected during execution of a special controller command.
(MTS500) inconsistent command.
One of the following occurred during execution of a special controller command:
1. Word count was zero for "read controller main memory," "write controller main memory," or write control store commands.
2. Execution of "read controller main memory" or "write controller main memory" referenced nonexistent memory.
3. Lock byte number specified was invalid.
4. The continue bit was zero in the IDCW for a special controller command.
(MTS500) checksum error.
An error occurred in the checksum used by the "write control store" command.
(MTS500) byte locked out.
The lock byte referenced by the "conditional write lock byte" command was nonzero.
(MTS500) PE-burst write error.
The MPC was unable to write the PE-burst on the tape properly.
(MTS500) preamble error.
An error in a PE record preamble was detected or there was apparently no data following a preamble.
(MTS500) T\&D error.
This substatus is returned by the "device wraparound special controller" command to indicate an error byte and byte count.
(MTS500) multiple track error.
A data record contained errors in more than one recording track.
(MTS500) skew error.
Excessive skew was detected during a read or write operation in PE mode or during a write operation in NRZI mode.


For disk storage, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status. Major grans 40+53 are 00 13 undor Tolts, Eecause it drops lets mos B.T
MAJOR SUBSTATUS
40 CHANNEL READY.
\begin{tabular}{|c|c|}
\hline 00 & \begin{tabular}{l}
channel ready. \\
If received as an initiation interrupt ( \(I=\) "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel is ready for a new command (the device may still be busy).
\end{tabular} \\
\hline \(0 x^{*}\) & \begin{tabular}{l}
automatic retries. \\
When automatic retry is performed by the MPC, "x" is the count of retries performed.
\end{tabular} \\
\hline \(10^{*}\) & \begin{tabular}{l}
device in T\&D. \\
The device is in T\&D mode.
\end{tabular} \\
\hline 20 & (DSS191) error recovery - EDAC correct. The MPC is attempting automatic retry, EDAC correction, and positioning offset to correct an error. \\
\hline
\end{tabular}

DEVICE BUSY.
\begin{tabular}{|c|c|}
\hline 00 & \begin{tabular}{l}
file positioning. \\
The addressed device is busy positioning the actuator and could not accept a new command.
\end{tabular} \\
\hline 40 & \begin{tabular}{l}
alternate channel in control. \\
The addressed device is busy executing a command on the alternate channel.
\end{tabular} \\
\hline ATT & \\
\hline 01* & \begin{tabular}{l}
write inhibit. \\
A "write" command was issued to a device that had its write protect switch (PROTECT) in protect position.
\end{tabular} \\
\hline 02* & \begin{tabular}{l}
seek incomplete. \\
The actuator mechanism of the addressed device failed to lock and/or unlock.
\end{tabular} \\
\hline 10 & \begin{tabular}{l}
device inoperable. \\
The addressed device was online but did not respond correctly and requires maintenance attention.
\end{tabular} \\
\hline 20 & \begin{tabular}{l}
device in standby. \\
The MPC detected a fatal error in the addressed device and continued operation would produce erroneous results.
\end{tabular} \\
\hline 40 & \begin{tabular}{l}
device offline. \\
The addressed device is configured but is powered down or in offline mode.
\end{tabular} \\
\hline
\end{tabular}

DATA ALERT.
01 transfer timing alert.
The IOM did not send (write) or accept (read) data characters at a rate compatible with the transfer rate of the subsystem.
    transmission parity alert.
    A parity error was detected on a data character from the IOM
    during a write operation or on data character between the
    MPC and the device.
    invalid seek address.
    On a "seek disk address" command, an invalid control
    character was detected or there were not exactly six control
    characters.
10* header verification failure.
    The final position of the actuator did not correspond to the
    header address of the block being addressed by the current
    "seek disk address" command.
20* check character alert.
    The check character generated by the MPC did not agree with
    the check character recorded on the disk.
40* data compare alert.
    The data recorded on the disk did not compare with the data
    from the IOM during a "compare and verify" command.
END OF FILE.
00 good track detected.
    A good track was detected at the specified sector address
    when a defective or alternate track was expected.
01*. last consecutive block.
    The last consecutive block available to the present actuator
    position was reached and the current command is incomplete.
02* sector count limit.
    The sector count limit specified in the previous seek disk
    address command was reached.
\(04 . \quad\) defective track - alternate track assigned.
    when an alternate track is assigned a read or write
    operation was attempted to a defective track or an overflow
    was detected to or from an alternate track.
10 defective track - no alternate track assigned.
    An alternate track is not assigned when a read or write
    operation was attempted to a defective track or an overflow
    was detected to or from an alternate track.
    alternate track detected.
    A read or write operation was attempted to an alternate
    track when the track condition indicators from the previous
    "seek disk address" command did not indicate an alternate
    track operation.

COMMAND REJECTED.
    invalid command.
    The channel was unable to recognize the device command code
    in the PCW or IDCW.
    invalid device code.
    An invalid device code was received from the IOM or no
    device with the given code is configured to the subsystem.

byte locked out.
The lock byte referenced by the "conditional write lock byte" command was nonzero.
(DSS190, DSS191) EDAC parity error. An MPC hardware error was detected during EDAC generation.
sector size error.
    The data field length read from the track was not as
    specified for the read function.
    nonstandard sector size.
    An attempt was made to read a sector that was not standard
    size.
    (DSS190, DSS191) search alert on first search.
    A double index was encountered on the first search of a
    "seek disk address" command and the MPC could not find a
    sector number.
    (DSS190, DSS191) cyclic code error (not first search).
    The MPC encountered a cyclic code error in the count field
    during a search that followed the initial search.
    (DSS190, DSS191) search error (not first search).
    The sector number did not compare on the second or
    subsequent search or the MPC encountered no count field on
    the track after head switching.
    (DSS190, DSS191) sync byte error.
    The MPC could not find the proper sync byte.
    (DSS190, DSS191) error in automatic alternate track
    processing.
    An error occurred in going to, processing, or returning from
    an alternate track.
    (DSS190) EDAC correction - last sector.
        An error was detected in the last sector transmitted, but
        the error was corrected and the transmission completed.
    (DSS190) EDAC correction - not last sector.
    An EDAC error was detected in a sector other than the last
    sector and was corrected. A new operation was generated by
    the MPC for the remaining sectors.
    (DSS190) EDAC correction - block count limit.
    An EDAC was detected and corrected on the last sector
    requested.
    (DSS190) uncorrectable EDAC error.
    An EDAC error was detected and found to be uncorrectable.
    (DSS190) EDAC correction - short block.
    One of the following conditions occurred:
    1. If an EDAC error was reported after the DCW exhausted
        (i.e., within a sector but outside that part of the
        sector transmitted), a CHANNEL READY status is returned.
    2. If an EDAC error was reported before the DCW exhausted,
        the EDAC correction for substatus 31 (above) is applied.
    3. If the DCW exhausted at the end of a sector and an EDAC
        error is in the next sector, the subsystem recognizes
        that the DCW string is modulo 64 and returns a CHANNEL
        READY status. This occurs when the DCW exhausts on a
        sector boundary because the hardware, in terminating the
        operation, must read the sector even though the DCW
        exhausted and the EDAC error was encountered in the
        second sector.
```

    0 1 ~ i l l e g a l ~ p r o c e d u r e . ~
    One of the following occurred:
    1. The MPC was not in suspend mode when "write controller
        main memory" and "write control store" commands were
        received.
    2. A special controller command did not precede an
        "initiate write data transfer" or "initiate read data
        transfer" command.
    02 invalid logical channel number.
    An invalid logical channel number was detected.
    03 invalid suspend command.
    The MPC is suspended and an IDCW was addressed to a logical
    channel other than the one over which the "suspend
    controller" command was received.
    0 4 ~ c o n t i n u e ~ b i t ~ n o t ~ s e t . ~
The first IDCW of a two-IDCW command (special controller
command) did not have the continue bit set.
00 power off.
The MPC is powered off, is not cabled to the PSI, or has
lost its personality firmware.

```
60 POWER OFF.

\section*{SYSTEM CONSOLES}

For system consoles, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.
\begin{tabular}{cl} 
MAJOR & SUBSTATUS \\
40 & CHANNEL READY.
\end{tabular}

00 channel ready.
                        If received as an initiation interrupt ( \(I=11\) ) in response
                            to a reqs or ress command, the console is ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the console is ready to accept a new command.

42 ATTENTION.
00 attention.
The console is unable to accept a command because of some inoperable condition.

43 DATA ALERT.
01 transfer timing alert.
The IOM did not receive (read) or send (write) data characters at a rate compatible with the transfer rate of the console.

02* transmission parity alert.
Incorrect parity was detected on a data character received from the IOM. This error can occur only during a write operation.


MPC EXTENDED STATUS

The microprogrammed peripheral controller (MPC) maintains detailed, extended status for each device connected. This extended status is obtainable with the "read status register" (RSR) special controller command and is transmitted as a series of 8 -bit bytes in binary data mode.

Multics currently types the hexadecimal representation of these extended status bytes on the console for each disk error.
(There is no include file for the declaration of this data.)


Figure C-1. DSS181 Extended Status

\section*{Legend:}
\begin{tabular}{|c|c|}
\hline Field & Meaning \\
\hline DEVICE & the logical ID number of the drive. \\
\hline (140)8 & the octal value of the hexadecimal code for DSS181. \\
\hline \(a^{\circ}\) & device reserved, \\
\hline b & device seized. \\
\hline c & device in standby. \\
\hline d & positioner busy. \\
\hline e & DLI fault. \\
\hline f & device protected. \\
\hline g & device fault. \\
\hline h & device in T\&D mode. \\
\hline i & command parity error. \\
\hline j & no or multiple command decode. \\
\hline k & invalid command. \\
\hline 1 & invalid command sequence. \\
\hline m & state violation. \\
\hline n & protection violation. \\
\hline \(\bigcirc\) & data parity error. \\
\hline F & spindle speed loss. \\
\hline q & seek incomplete. \\
\hline \(r\) & erase current unsafe. \\
\hline s & DC write unsafe. \\
\hline t & AC write unsafe. \\
\hline \(u\) & heads unsafe. \\
\hline v & erase gate and busy. \\
\hline W & write gate and busy. \\
\hline x & write gate and no erase current. \\
\hline y & voltage unsafe. \\
\hline
\end{tabular}

\section*{Field}

\section*{Meaning}
\begin{tabular}{ll} 
z & brush at stop. \\
A & pack on. \\
B & lid on. \\
C & index block in. \\
D & attention latch. \\
E & heads flying. \\
F & zero speed. \\
G & online. \\
& \\
H & positioner overtemperature. \\
I & positioner overvelocity. \\
J & position out of limits. \\
K & positioner voltage out of limits.
\end{tabular}

\section*{DSU190A Extended Status}

CAUTION: The extended status formats for DSU190A and DSU190B devices are different. BE SURE YOU REFER TO THE FORMAT FOR YOUR DEVICES.
(There is no include file for the declaration of this data.)


Figure C-2. DSS190A Extended Status

\section*{Legend:}

\section*{Field Meaning}
```

a device reserved.
device seized.
device in standby.
positioner busy.
DLI fault.
device protected.
device fault.
device in T\&D mode.

```
\begin{tabular}{|c|c|}
\hline Field & Meaning \\
\hline i & command parity error. \\
\hline j & invalid command. \\
\hline k & invalid command sequence. \\
\hline 1 & state violation. \\
\hline m & protection violation. \\
\hline n & transfer timing error. \\
\hline \(\bigcirc\) & data parity error. \\
\hline p & loss of write current. \\
\hline q & write current without write command. \\
\hline r & loss of AC write current. \\
\hline s & no or multiple head selection. \\
\hline t & spindle speed loss. \\
\hline u & overtemperature. \\
\hline v & loss of voltage. \\
\hline w & seek incomplete. \\
\hline x & positioner overtravel. \\
\hline y & RPS error. \\
\hline z & fine servo. \\
\hline A & brush cycle incomplete. \\
\hline B & forward set. \\
\hline C & reverse set. \\
\hline D & heads retracted. \\
\hline E & positioner offset. \\
\hline F & read clock offset. \\
\hline G & write and read. \\
\hline H & low air flow. \\
\hline I & read amplitude low. \\
\hline
\end{tabular}

\section*{DSU190B Extended Status}

CAUTION: The extended status formats for DSU190A and DSU190B devices are different. BE SURE YOU REFER TO THE FORMAT FOR YOUR DEVICES.
(There is no include file for the declaration of this data.)


Figure C-3. DSS190B Extended Status

Legend:
\begin{tabular}{|c|c|}
\hline Field & Meaning \\
\hline a & device reserved. \\
\hline b & device seized. \\
\hline c & device in standby. \\
\hline d & positioner busy. \\
\hline e & DLI fault. \\
\hline f & device protected. \\
\hline g & device fault. \\
\hline h & device in T\&D mode. \\
\hline i & command parity error. \\
\hline j & invalid command. \\
\hline k & state violation. \\
\hline 1 & protection violation. \\
\hline m & transfer timing error. \\
\hline n & data parity error. \\
\hline \(\bigcirc\) & write current without write command. \\
\hline p & loss of write current. \\
\hline q & no or multiple head selection. \\
\hline r & incomplete start cycle. \\
\hline s & spindle speed loss. \\
\hline t & positioner overtemperature. \\
\hline u & DC power loss. \\
\hline v & seek incomplete. \\
\hline w & positioner overtravel. \\
\hline x & positioner internal fault. \\
\hline y & positioner sense fault. \\
\hline z & RPS fault. \\
\hline A & positioner overspeed. \\
\hline B & invalid cylinder address. \\
\hline C & loss of index. \\
\hline D & emergency retract occurred. \\
\hline E & loss of velocity. \\
\hline F & positioner of't track. \\
\hline G & invalid head address. \\
\hline H & positioner offset. \\
\hline I & read or write counter error. \\
\hline J & write precompensation fault. \\
\hline K & KFK decoder fault. \\
\hline L & read command timing fault. \\
\hline M & read or write clock fault. \\
\hline N & loss of read signal. \\
\hline P & incorrect write current. \\
\hline Q & loss of position signal. \\
\hline R & loss of positioner current. \\
\hline S & loss of power amplifier input. \\
\hline T & write fault sense. \\
\hline U & position motor/pack overtemperature. \\
\hline V & loss of blower. \\
\hline W & clogged coarse filter. \\
\hline X & clogged fine filter. \\
\hline
\end{tabular}


Figure C-4. MSU0451 Extended Status

Legend:
\begin{tabular}{|c|c|}
\hline Field & Meaning \\
\hline a & device reserved. \\
\hline b & device seized. \\
\hline c & device in standby. \\
\hline d & positioner busy. \\
\hline e & DLI fault. \\
\hline f & device protected. \\
\hline g & device failure. \\
\hline h & device in diagnostic mode. \\
\hline i & command parity error. \\
\hline j & invalid command. \\
\hline k & invalid command sequence. \\
\hline 1 & state violation. \\
\hline m & protect violation. \\
\hline n & transfer timing error. \\
\hline \(\bigcirc\) & data parity error. \\
\hline p & write command without write current. \\
\hline q & write current without write command. \\
\hline r & loss of AC write current. \\
\hline s & no or multiple head selection, \\
\hline & spindle speed loss. \\
\hline u & loss of voltage. \\
\hline v & seek incomplete. \\
\hline W & positioner overtravel. \\
\hline x & rotational position sensing fault. \\
\hline
\end{tabular}
```

y fine servo status.
z tester address error
A first seek interlock cycle incomplete.
B
restricted air flow.
forward FF. set.
reverse FF set.
heads retracted.
positioner offset.
read clock offset.
write and read.

```

HONEYWELL INFORMATION SYSTEMS
Technical Publications Remarks Form
TITLE \begin{tabular}{l} 
SERIES 60 (LEVEL 68) \\
MULTICS HARDWARE AND SOFTWARE FORMATS \\
PROGRAM LOGIC MANUAL \\
ADDENDUM A
\end{tabular}\(\quad\) ORDER NO. AN 87-00A \begin{tabular}{|l|}
\hline
\end{tabular}

ERRORS IN PUBLICATION

Your comments will be investigated by appropriate technical personne! and action will be taken as required. Receipt of all forms will be acknowledged; however, if you require a detailed reply, check here.

FROM: NAME
DATE \(\qquad\)
title \(\qquad\)
COMPANY \(\qquad\)
ADDRESS \(\qquad\)

\section*{Honeywell}

\section*{Honeywell}```


[^0]:    The page table word (PTW) contains location and state information for a page of a paged segment. The PTWs for a paged segment are created in a free entry in the active segment table (AST) area of the SST when the segment is first referenced by some process. Subsequent segment faults by other processes reference the existing page table.

