SERIES 60 (LEVEL 68) MULTICS HARDWARE AND SOFTWARE FORMATS PROGRAM LOGIC MANUAL ADDENDUM A

SUBJECT

Changes and additions to the Multics Hardware and Software Formats

SPECIAL INSTRUCTIONS

This Program Logic Manual (PLM) describes certain internal modules constituting the Multics System. It is intended as a reference for only those who are thoroughly familiar with the implementation details of the Multics operating system; interfaces described herein should not be used by application programmers or subsystem writers; such programmers and writers are concerned with the external interfaces only. The external interfaces are described in the *Multics Programmers' Manual, Commands and Active Functions* (Order No. AG92), *Subroutines* (Order No. AG93), and *Subsystem Writer's Guide* (Order No. AK92).

This is the first addendum to AN87 Revision 0 dated July 1976. Change bars in the margin indicate technical changes and additions; asterisks denote deletions.

As Multics evolves, Honeywell will add, delete, and modify module descriptions in subsequent PLM updates. Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions.

ORDER NUMBER AN87-00A

March 1980

27079 3C380 Printed in U.S.A.



COLLATING INSTRUCTIONS

To update the manual, remove old pages and insert new pages as follows:

Remove	Insert
iii through vi	iii through vi
1-51, 1-52	1-51, 1-52
1-55, 1-56	1-55, 1-56
	6-5.1, 6-5.2
6-21, 6-22	6-21, 6-22 6-22.1, blank
7-5 through 7-8	7-5 through 7-9, blank
C-1, C-2	C-1, C-2

C Honeywell Information Systems Inc., 1980

.

File No.: 2L13 AN 87 A 1

Honeywell

MULTICS HARDWARE AND SOFTWARE FORMATS PROGRAM LOGIC MANUAL

SERIES 60 (LEVEL 68)

RESTRICTED DISTRIBUTION

SUBJECT:

Detailed Formats of Information Read or Shared by Hardware and Formats Used by Multics Software.

SPECIAL INSTRUCTIONS:

This Program Logic Manual (PLM) describes certain internal modules constituting the Multics System. It is intended as a reference for only those who are thoroughly familiar with the implementation details of the Multics operating system; interfaces described herein should not be used by application programmers or subsystem writers; such programmers and writers are concerned with the external interfaces only. The external interfaces are described in the <u>Multics Programmers' Manual</u>, <u>Commands and Active Functions</u> (Order No. AG92), <u>Subroutines</u> (Order No. AG93), and <u>Subsystem Writers' Guide</u> (Order No. AK92).

As Multics evolves, Honeywell will add, delete, and modify module descriptions in subsequent PLM updates. Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions.

This PLM is one of a set which, when complete, will supersede the <u>System</u> <u>Programmers' Supplement to the Multics Programmers' Manual</u> (Order No. AK96).

THE INFORMATION CONTAINED IN THIS DOCUMENT IS THE EXCLUSIVE PROPERTY OF HONEYWELL INFORMATION SYSTEMS. DISTRIBUTION IS LIMITED TO HONEYWELL EMPLOYEES AND CERTAIN USERS AUTHORIZED TO RECEIVE COPIES. THIS DOCUMENT SHALL NOT BE REPRODUCED OR ITS CONTENTS DISCLOSED TO OTHERS IN WHOLE OR IN PART.

DATE:

July 1976

ORDER NUMBER:

AN87, Rev. 0

PREFACE

Multics Program Logic Manuals (PLMs) are intended for use by Multics system maintenance personnel, development personnel, and others who are thoroughly familiar with Multics internal system operation. They are not intended for application programmers or subsystem writers.

The PLMs contain descriptions of modules that serve as internal interfaces and perform special system functions. These documents do not describe external interfaces, which are used by application and system programmers.

Since internal interfaces are added, deleted, and modified as design improvements are introduced, Honeywell does not ensure that the internal functions and internal module interfaces will remain compatible with previous versions. To help maintain accurate PLM documentation, Honeywell publishes a special status bulletin containing a list of the PLMs currently available and identifying updates to existing PLMs. This status bulletin is distributed automatically to all holders of the <u>System Programmers' Supplement to the</u> <u>Multics Programmers' Manual</u> (Order No. AK96) and to others on request. To get on the mailing list for this status bulletin, write to:

a na sana ang katalan na sana sana pana basa na sana sa

Large Systems Sales Support Multics Project Office Honeywell Information Systems Inc. Post Office Box 6000 (MS A-85) Phoenix, Arizona 85005

(c) 1976, Honeywell Information Systems Inc.

File No.: 2L13

This PLM contains the detailed formats of status words, control unit data, fault codes, and other information read or shared by hardware. It also includes the formats peculiar to the Multics software environment, such as stack frame formats. In addition, octal masks are included in the detailed description of several formats as a further aid to the reader.

This manual should probably be used in conjunction with the <u>System Dump</u> <u>Analysis</u> PLM, Order No. AN53, when analyzing dumps or system problems.

Many acronyms are used throughout this manual. The acronym, FNP, is used to mean either the DATANET 355 Front-End Network Processor or the DATANET 6600 Front-End Network Processor. (Their use with the Multics system is completely interchangeable.) Several acronyms are defined in text; all of them are defined in Appendix A for the reader's convenience.

CONTENTS

Level 68 Processor		•	1-1
Control Unit and Operations Unit			
Formats	•		1-1
Processor Instructions	•		1-1
Explanation of Opcode Notation	•		1-2
Instruction Address Modifiers	•		1-12
Multics Indirect Words	•		1-13
ITS Pair Format			1-13
ITP Pair Format		•	1-14
Appending Unit Formats		•	1-15
Segment Descriptor Word Format			1-15
Page Table Word Format			1-16
Descriptor Base Register Format			1-18
Associative Memory Formats			1-19
SDW Associative Memory	•	•	1-19
PTW Associative Memory			1-20
Decimal Unit Formats			1-21
FIS Multiword Instruction Format	•	•	1-21
FIS Data Descriptor Modification	•	•	
Field Format			1_22
FIELD FORMAL	•	•	1_22
Indirect Data Descriptor	•	•	1-25
Deinten Fernet			1 22
Pointer Format	•	•	1-23
Bit String Data Descriptor			1 01
Format	•	•	1-24
Alphanumeric Data Descriptor			
Format	•	•	1-24
Numeric Data Descriptor Format	•	•	1-25
EIS Instruction Address			
Modification Codes	•	•	1-26
EIS Data Formats	•	•	1-27
Bit String Data Format	•	•	1-27
Alphanumeric Data Format		•	1-27
Numeric Data Format	•	•	1-28
DU Pointers and Lengths Format		•	1-29
Processor History Register Formats			1-32
CU History Register Format		•	1-32
OU History Register Format			1-34
DU History Register Format			1-36
APU History Register Format			1-40
Fault Data			1-41
Processor Faults			1-41
Fault Register Format			1-42
Miscellaneous Register Formats			1_43
Store Control Unit Data Format	•	•	1_43
Read Switches Data Formal	•	•	1_50
Register and Cache Mode Register	•	•	1-50
Formats			1_52
Notes	•	•	1_56
	•	•	1-50
Sarias 60 System Controllar and Momony			2_1
Series of System Controller and Hemory	•	•	2-1
System Controller Integat Action Codes	•	•	2 - 1
System Controller Register's Format	•	•	2=2
(nson/agon 00000V)			2_2
	•	•	c.=c
System controller configuration			

3/80

Section II

ł

AN87A

CONTENTS (cont)

Page

		Switches (rscr/sscr 00001X)	2-3
		System Controller Interrupt Mask Register (rscr/sscr 000N2X)	2-6
		(rscr/sscr 00003X)	2-7
		System Controller Clock (rscr/sscr 00004X)	2-7
		Store Unit Mode Register (rscr/sscr	~ 0
			2-8
Section	III	Level 68 Input/Output Multiplexer	3-1
		IUM Malibox Layout	3-1
		IOM Control Word Formats	3-3
		List Pointer Word (LPW)	3-3
		Peripheral Control Word (PCW)	3-4
		Data Control Word (DCW)	3-5
		Data Transmission DCW	3-6
		Instruction DCW	3-6
		Transfer DCW	3-7
		Status Lontrol Word (SLW)	3-5
		System Fault Status	3-8
		Channel Status	3-10
		Special Status	3-12
		Device Special Interrupts	3-13
		Controller Special Interrupts	3-14
Section	τv	level 68 Bulk Store	4-1
Deceion	T 4	Bulk Store Mailbox Lavout	4-1
		Current Status Block Format	4-1
		Data Control Block Format	4-2
		Bulk Store Status Block Format	4-5
		Bulk Store Peripheral Status	4-7
Section	V	Peripherals	5-1
		Peripherals Supported by Multics	5-1
		Disk Storage Characteristics	5-2
		Card Reader	5-3
		Card Punch	5-4
		Printers	5-5
		Tapo	5-1
		Tape	5-10
Section	VI	DATANET 6600 Front-End Network Processor	6-1
		FNP Processor Data	6-1
		Instruction Word Formats	6-1
		FNP Uperation Code Charts	0-2 6 E
		IOM Hardware Communications Perion	0-5
			6-5
		IOM Status Format for DN6670 FNP.	6-5.1
		System Bus Faults	6-5.1
		IOM Internal Faults	6-5.1
		Channel Specific Fault	6-5.2
		I/O Bus Faults	6-5.2
		Fault Uriginazation	0-5.2
		IUM Fault Status Format	0-0 6-7
		Peripheral Status/Control Word Formats	6 - 7
		Direct Interface Adapter	6-7
		Console	6-10

v

Page

		Console Data Format	6-10
		Console Status Word Format	6-11
		Card Reader	6-11
		Card Reader Data Format	6-11
		Card Reader Status Word Format	6-12
		Line Printer	6-12
		Line Printer Data Format	6 12
		Line Frince: Status word Format	6 12
		LSUA PCW Commands	6-14
		LSLA Control Word Area	6-14
		LSLA Active Status Word Format	6-14
		LSLA Configuration Status Word	6 15
		ISIA Device Command Characters	6-16
		LSLA Device Status Characters	6-16
		High-Speed Line Adapter	6-17
		HSLA PCW Commands	6-19
		HSLA Control Word Areas	6-20
		Base Address Word Format	6-20
		Character Control	6-20
		Character Control Character Format	6-21
		Mask Register Word Format	
		for DN6670 FNPs	6-22
		HSLA Active Status word Format	0-22
		Format	6-22
		FNP Environment	6-24
		Interrupt Assignments	6-24
		Interrupt Cells	6-26
		Fault Vectors	6-26
		FNP Store Map	6-27
	Section WII	Multiple Production	~ .
	Section VII	Muitics Environment	7-1
		ROS Environment	7-1
		Bootstran1 Environment	7-3
		Service Environment	7-4
		Interrupt Assignments	7-4
		Machine Conditions Data Layout	7-5
		Stacks	7-5
		Stack Header Layout	7-5
		Stack Frame Layout	7-6
		Calls	7-6
		Argument List Layout	7-6
		PL/I Descriptors	7-0
		Argument Descriptor	(-(
	Appendix A	Acronym Definitions	A-1
	Appendix B	Data and Control Word Formats	B-1
1	Appendix C	Peripheral Status	C-1
-	• -	Card Readers	C-1
		Card Punches	C-4
		Line Printers	C-6
		Magnetic Tapes	C-10
		Disk Storage	C-14
		System Consoles	C 10
		DSU181 Fytended Status	C-20
		DSU190A Extended Status	C = 21
		DSU190B Extended Status	C-22
		MSU0451 Extended Status	C-24

ILLUSTRATIONS

Page

...

Figure	1-1.	Basic Instruction Word Format	1-2
Figure	1-2.	ITS Pair Format	1-13
Figure	1-3.	ITP Pair Format	1-14
Figure	1-4.	Segment Descriptor Word (SDW) Format	1-15
Figure	1-5.	Page Table Word (PTW) Format	1-17
Figure	1-6.	Descriptor Base Register (DBR) Format	1-18
Figure	1-7.	SDW Associative Memory (SDWAM) Register	
U		Format	1-19
Figure	1-8.	SDW Associative Memory (SDWAM) Match Logic	
C		Register Format	1-20
Figure	1-9.	PTW Associative Memory (PTWAM) Register	
		Format	1-20
Figure	1-10.	PTW Associative Memory (PTWAM) Match Logic	
1 - 6 u. 0		Register Format	1-21
Figure	1_11	ETS Multiword Instruction Format	1-22
Figure	1_12	EIS Data Descriptor Modification Field (MF)	
rigure	1-12.	Format	1-22
Figure	1_13	FIS Indirect Data Descriptor Pointer Format	1-23
Figure	1 1)	EIS Bit String Data Descriptor Format	1_21
Figure	1 1 5	EIS Dit Stillig Data Descriptor Format	1_24
Figure	1-15.	EIS Alphanumeric Data Descriptor Format	1_25
Figure	1 17	EIS Numeric Data Descriptor Format	1_27
rigure Di sure	1-11.	EIS DIU SUFING Data Format	1 27
Figure	1-10.	EIS Alphanumeric Data Format, 4-Dit Mode	1 20
Figure	1-19.	EIS Alphanumeric Data Format, 6-bit Mode	1-20
Figure	1-20.	EIS Alphanumeric Data Format, 9-bit Mode	1-28
Figure	1-21.	EIS Numeric Data Format, 4-Bit Mode	1-28
Figure	1-22.	EIS Numeric Data Format, 9-Bit Mode	1-29
Figure	1-23.	DU Pointers and Lengths Format, Word 0	1-29
Figure	1-24.	DU Pointers and Lengths Format, Word 1	1-29
Figure	1-25.	DU Pointers and Lengths Format, Word 2	1-30
Figure	1-26.	DU Pointers and Lengths Format, Word 3	1-30
Figure	1-27.	DU Pointers and Lengths Format, Word 4	1-30
Figure	1-28.	DU Pointers and Lengths Format, Word 5	1-31
Figure	1-29.	DU Pointers and Lengths Format, Word 6	1-31
Figure	1-30.	DU Pointers and Lengths Format, Word 7	1-31
Figure	1-31.	CU History Register Format	1-33
Figure	1-32	OU History Register Format	1-35
Figure	1-33	APU History Register Format	1-40
Figure	1-34	Processor Fault Register Format	1-42
Figure	1_35	SCII Data Format. Word 0	1-43
Figure	1-36	SCII Data Format Word 1	1_44
Figure	1_27	SCII Data Format Word 2	1_15
Figure	1-28	SCII Data Format, Word 2	1_46
Figure	1-20	SCU Data Format, Word j	1_17
Figure	1 10	SCU Data Format, Word F	1_17
Figure	1 40.	SCU Data Format, Word 5	1_18
Figure	1-41.	SCU Data Format, Word 0	1 10
Figure	1-42.	Sub Data Format, word (1 = 49
Figure	1-43.	rsw xxxxxu Data Format	1-50
Figure	1-44	rsw xxxxx2 Data Format	1-50
Figure	1-45.	rsw xxxxx1/3 Data Format	1-51
Figure	1-46.	rsw xxxxx4 Data Format	1-52
Figure	1-47.	Mode Register Format	1-53
Figure	1-48.	Cache Mode Register Format	1-54
Figure	2-1.	Controller Mode Register (rscr/sscr 00000X)	
		Data Format	2-2
Figure	2-2.	SC Configuration Switches (rscr 00001X)	
		Data Format	2 - 3
Figure	2-3.	SCU Configuration Switches (rscr/sscr	
-	-	00001x Data Format)	2-5
Figure	2-4.	Interrupt Mask Register (rscr/sscr 000N2X)	
0		Data Format	2-6
Figure	2-5.	Interrupt Cells (rscr/sscr 00003X) Data	
		Format	2-7
			•

.

Page

	Figure 2-6.	System Clock (rscr/sscr/rccl 00004X) Data	
		Format	2-7
	Figure 2-7.	Store Mode Register (rscr/sscr 00006X) Data	
		Format	2-8
	Figure $3-1$	TOM Mailbox Lavout	3-1
	Figure 2 2	TOM Channel Mailber Leveut	2 2
	Figure 3=2.		2-2
	Figure 3-3.	IUM List Pointer word (LPW) Format	3-3
	Figure 3-4.	IOM Peripheral Control Word (PCW) Format	3-5
	Figure 3-5.	IOM Data Transmission DCW Format	3-6
	Figure 3-6.	IOM Instruction DCW Format	3-6
	Figure $3-7$	TOM Transfer DCW Format	3-7
	Figuro 2-8	IOM Status Control Word (SCW) Format	2 8
	Figure 5-0.	TOM Suchan Equila Status News Format	5-0
	Figure 3-9.	10M System Fault Status word Format	3-9
	Figure 3-10.	IOM Channel Status Data Format	3-11
	Figure 3-11.	IOM Special Status Word Format	3-13
	Figure 4-1.	Bulk Store Mailbox Layout	4-1
	Figure 4-2.	Bulk Store Current Status Block (CSB)	
	118410 1 20	Format Word O	11_2
		Dulle Otenes Dete Ornetuel Disch (DOD) Demet	7=2
	Figure 4-3.	Bulk Store Data Control Block (DCB) Format,	
		Word 0	4-3
	Figure 4-4.	Bulk Store Data Control Block (DCB) Format,	
	-	Word 1	4-3
	Figure $4-5$	Bulk Store Data Control Block (DCB) Format	
	riguio 4-9.	Nord 2	h h
			4-4
	Figure 4-0.	Bulk Store Data Control Block (DCB) Format,	1. 1.
		Word 3	4 – 4
	Figure 4-7.	Bulk Store DCB Status Block Format, Word 0	4-5
	Figure 4-8.	Bulk Store DCB Status Block Format, Word 1	4-6
	Figure 4-0	Bulk Store DCB Status Block Format Word 2	<u>4</u> _6
•	Figure 4-9.	Bulk Stone DCB Status Block format, Word 2	1 6
	Figure 4-10.	Bulk Store DLB Status Block Format, word 3	4-0
	Figure 4-11.	Bulk Store DCB Status Block Format, word 4	4-7
	Figure 6-1.	FNP Store Reference Instruction Format	6-1
	Figure 6-2.	FNP Nonstore Reference Instruction Format -	
	-	Group 1	6-2
	Figure $6-3$.	FNP Nonstore Reference Instruction Format -	
		Crown 2	6-2
	Riguno 6 II	END TOM Handware Communications Design	0-2
	Figure 0-4.	FNP IOM Hardware communications Region	<i>.</i> -
	_	Layout	6-5
	Figure 6-5.	FNP IOM Fault Status Word Format	6-6
	Figure 6-6.	FNP IOM ICW Format	6-7
	Figure $6-7$.	FNP DIA PCW Format	6-8
	Figuro $6-8$	END DIA DOW Format	6 8
	Figure 0=0.	TNF DIA DOW FORMAU	6-0
	Figure 6-9.	FNP DIA Status word Format	0-9
	Figure 6-10.	FNP Console PCW Format	6-10
	Figure 6-11.	FNP Card Reader PCW Format	6-11
	Figure 6-12.	FNP Line Printer PCW Format	6-12
	Figure 6-13.	FNP LSLA PCWO Format	6-13
	Figure $6 - 1^{\mu}$	FNP ISLA PCW1 Format	6_12
	Edena 6 15	END LOIA Active Status Hand Remat	6 11
	rigure o-15.	FNF LOLA ACTIVE Status Word Format	0-14
	Figure 5-16.	FNP LSLA Configuration Status Word	6-15
	Figure 6-17.	FNP LSLA Device Control Characters	6-16
	Figure 6-18.	FNP LSLA Device Status Character Formats	6-16
	Figure 6-19.	FNP HSLA PCWO Format	6-17
	Figure $6-20$	FNP HSLA PCW1 Format	6-17
	$F_{\text{F}} = 0 - 20 \cdot 1$		6 10
	LTRALE 0-51.		0-10
	Figure 6-22.	FNP HSLA PUWS Format	0-19
	Figure 6-23.	FNP HSLA BAW Format	6-20
	Figure 6-24.	FNP HSLA CCC Format	6-21
	Figure 6-25	FNP HSLA Mask Register Word Format	6-22
	Figure 6-26	FND HSLA Active Status Wand Farmat	6_22
	Figure 0=20.	THE HOLE ACCLVE OLDUS WOLU FORMAL	6 22
	rigure 0-27.	rwr nola configuration Status word Format	0-23
	Figure 6-28.	FNP Store Map	b - 27
	Figure 7-1.	Main Memory Map for BOS	7-1

Page

Figure	7-2.	Main Memory Map for Bootstrap1		7-2
Figure	7-3.	Main Memory Map for Multics Service	• •	7 - 3
Figure	7-4.	Machine Conditions Data Layout		7-4
Figure	7-5.	Stack Header Layout		7-5
Figure	7-6.	Stack Frame Layout		7-6
Figure	7-7.	Argument List Layout	• •	7-7
Figure	7-8.	PL/I Descriptor Format	• •	7 - 7
Figure	B-1.	IOM Formats	•••	B - 1
Figure	B-2.	Bulk Store Data Control Block (DCB) Format	• •	B - 3
Figure	B-3.	Bulk Store DCB Status Block Format	•••	B - 3
Figure	B-4.	Bulk Store Current Status Block (CSB)		
		Format		B - 4
Figure	B-5.	DU Pointers and Lengths Format	•••	B - 4
Figure	B-6.	SCU Data Format	• •	B - 5
Figure	C-1.	DSS181 Extended Status	• •	C-21
Figure	C-2.	DSS190A Extended Status	• •	C-22
Figure	C-3.	DSS190B Extended Status	• •	C-23
Figure	C-4.	MSU0451 Extended Status	• •	C-25

TABLES

Page

Table	1-1.	Instruction Opcode Chart, Bit 27 = 0 1-3
Table	1-2.	Instruction Opcode Chart, Bit 27 = 1 1-4
Table	1-3.	Alphabetic Listing of Processor
	- h	
Table	1-4.	Standard Instruction Modifier Chart 1-12
Table	1-5.	Processor Fault Numbers
Table	6-1.	Store Reference Instruction Opcodes 6-2
Table	6-2.	Nonstore Reference Instruction Opcodes (Group 1)
Table	6-3.	Nonstore Reference Instruction Opcodes (Group 2)
Table	6-4.	Alphabetic Listing of FNP Instruction
	< -	opcodes
Table	0-5.	FNP Interrupt Assignment Map 6-25
Table	6-6.	FNP Interrupt Cells 6-26
Table	7-1.	Interrupt Assignments
Table	7-2.	ASCII Character Chart
Table	B-1.	Processor Fault Numbers

.

SECTION I

LEVEL 68 PROCESSOR

This section describes the registers and register data formats (as seen in an octal store dump) of the program-accessible registers of the Level 68 processors. Only very brief discussions of the roles of the various features in the operation of the processor are given. See <u>Multics Processor Reference</u> <u>Manual</u>, Order No. AL39 for a complete description of the processor operation.

CONTROL UNIT AND OPERATIONS UNIT FORMATS

The control unit (CU) is that portion of the processor hardware that decodes instruction opcodes, loads and unloads registers, responds to internal and external hardware signals, and interfaces with the main store. The operations unit (OU) is that portion of the processor hardware that executes the binary word mode or basic instructions.

Processor Instructions

The basic instruction word format is shown below in Figure 1-1. The PL/I declaration (and the name of the include file) is given below. The following pages contain the instruction opcode charts (Tables 1-1 and 1-2) and an alphabetic list of the processor instructions (Table 1-3).

PL/I Declaration (db_inst.incl.pl1)

dcl	1 instr	based (ilc_ptr)	aligned,
	(2 offset	fixed bin (17),	
	2 opcode	bit(10),	
	2 inhibit	bit(1),	
	2 pr_bit	bit(1),	
	2 tag	bit(6))	unaligned;
dcl	1 instr_pr	based (ilc_ptr)	aligned,
	(2 pr	bit(3),	C ,
	2 offset	fixed bin (14),	
	2 pad	bit(18))	unaligned;



Figure 1-1. Basic Instruction Word Format

Legend:

ADDRESS	For P=0;	18-bit	procedu	re segment	t addres	ss.	15 bit	a i an a d		
	ror r=1;	3-DIC	pointer	register	number	and	12-010	signed	word	offset.
OPCODE	Instructi	on open	ration c	ode.						

I Interrupt inhibit bit.

P Pointer register flag.

TAG Instruction address modifier.

Explanation of Opcode Notation

The opcode field of the instruction is 10 bits long (bits 18-27). The normal notation is to express the first nine bits (bits 18-26) in octal followed by either "(1)" or "(0)" for the tenth bit (bit 27). For example, Ida is expressed as 235(0), which is 0100111010 in the opcode field, and mlr is expressed as 100(1), which is 0010000001. The two opcode charts on the following pages divide the instruction set into two groups: those with bit 27 equal to 0 and those with bit 27 equal to 1.

Table 1-1.	Instruction	Opcode	Chart,	Bit	27	Ξ	0
------------	-------------	--------	--------	-----	----	---	---

	000	001	002	003	004	005	006	007	_
000 -		mme1	drl		mme2	mme3		mme4	Ī
010		nop	puls1	puls2		cioc			
020	adlx0	adlx1	adlx2	adlx3	adlx4	adlx5	adlx6	adlx7	
030	0.0220	0.01		adl	Idac	adia	adig		F
040	asxu	asxi adwn1	asx2	asx5 adwp3	asx4 202		2510	aski i	
060	adwp0 adv0	adwp: adv1	adwpz adw2	adwp5 adx3	adx4	adx5	adx6	adx7	
070	uuro	awca	awco	lreg	uun :	ada	adq	adaq	
100	cmpx0	cmpx1	cmpx2	empx3	cmpx4	cmpx5	cmpx6	cmpx7	
110		cwl				cmpa	empq	cmpaq	
120	sblx0	sblx1	sblx2	sblx3	sblx4	sblx5	sblxó	sblx7	ļ
130						sbla	sblg	sblag	Ļ
140	ssx0	ssx1	ssx2	ssx3	ssx4	ssx5	SSXO	ssx'(i
150	adwp4	adwp5	adwpo i	adwp/	sabr	SSA j	ssq	aby7	
170	SDXU	SUXI	SDX2	SDXJ	SUX4	SDX5 sba	sba	sbag	
200	cnax0	cnax1	cnax2	cnax3	cnax4	cnax5	cnax6	cnax7	
210	onuno	cmk	absa	ерао	sznc	cnaa	cnag	cnaaq	
220	ldx0	ldx1	ldx2	ldx3	ldx4	ldx5	ldxó	ldx7	İ
230	lbar	rsw	ldbr	rmem	szn	lda	ldq	ldaq	L
240	orsx0	orsx1	orsx2	orsx3	orsx4	orsx5	orsx6	orsx7	!
250	spri0	spbp1	spri2	spbp3	spri	orsa	orsq	lsdp	
260	orx0	orx1	orx2	orx3	orx4	orx5	orxb	orx7	
210	tspu		tSp2	LSD3	oonvil	ora	org	oraq oany7	Ļ
310	eawn0		eawn2	easp2	Callx4.	cana	cang	canao	
320	lex0	lex1	lex^2	lex3	lex4	lex5	lexó	lcx7	
330	eawp4	easp4	eawp6	easp6		lca	lcq	lcaq	Ĺ
340	ansx0	ansx1	ansx2	ansx3	ansx4	ansx5	ansx6	ansx7	Γ
350	epp0	epbp1	epp2	epbp3	stac	ansa	ansq	sted	ļ
360	anx0	anx1	anx2	anx3_	anx4	anx5	anx6	anx7	
370	epp4	epop5	ерро	epbp7		ana	ang	anag	Ļ
400		mpi lde	шру	nson		Cing i			l
420		ນໃຫ		dufm		femr		dfemg	
430	fszn	fld		dfld		ufa		dufa	
440 -	sx10	sxl1	sx12	sxl3	sx14	sx15	sxl6	sx17	Γ
450	stz	smic	scpr	t I	stt	fst	ste	dfst	
460		fmp		dfmp					ł
470 -	fstr	frd	dfstr	dfrd		fad		dfad	Ļ
500	rpl			£		bed	dıv	dvi dforr	i
510			i i	Ineg		for for the second s		afai	1
530	rpt	neg	0.9ms	negl		ufs		dufs	!
540	sprp0	sprp1	sprp2	sprp3	sprp4	sprp5	sprp6	sprp7	Ī
550	sbar	stba	stbq	smcm	stc1		- F - F	ssdp	
560	rpd					fdv		dfdv	
570				fno		fsb		dfsb	Ļ
600	tze	tnz	tne	tre	tmi	tpl		ttf	i.
610	rted	1		rcu	teo	teu	dis	tov	ļ
620	eaxu	eaxi	eax2	eax3	eax4	eaxo	eaxo	ldt	1
640 _	ersyl	ersy1	ersy2	ersy3	ersyl	ersy5	ersyf	ersx7	F
650	spri4	spbp5	sprif	spbp7	staco	ersa	ersal	scu	
660	erx0	erx1	erx2	erx3	erx4	erx5	erx6	erx7	
670	tsp4	tsp5	tsp6	tsp7	lcpr	era	erq	eraq	Ĺ
700 -	tsx0	tsx1	tsx2	tsx3	tsx4	tsx5	tsx6	tsx7	F
710	tra			call6		tss	xec	xed	ł
720	1x10	1x11	1x12	1x13	1x14	1x15	1x16	1×17	i
130 -	i	ars	ars	i Irs				$\downarrow \pm \pm S$	Ļ
750	sto2	SLXI	SUX2	SLIJ	slX4 eti	sta	sta	stan	1
760	lornO	lorn1	lorn2	lprn?	lprn4]prn5	lorof	lorn7	!
770		arl	grl	lrl	gtb	alr	glr	llr	Ĺ

.

.

_	000	001	002	003	004	005	006	007
000 010 020	mve				mvne			
040 050 060	csl	csr			sztl	sztr	cmpb	
100	mlr	mrl					cmpc	
110 120 130 _	scd	scdr			scm	scmr		
140 150 160 170	mvt			lptr	sptr tct	tetr		
200	1		ad2d	sb2d			mp2d	dv2d
220			ad3d lsdr	sb3d			mp3d	dv3d
240 250 260 270	spbp0	spri1	spbp2	spri3	ssdr			lptp
300 310 320	mvn easp1 	btd eawp1	easp3	cmpn eawp3		dtb		
330	easp5	_eawp5	easp7	eawp7	 	 		
340 350 360	ерърО	epp1	epbp2	epp3				
370 -	epbp4	epp5_	ерьрб	ерр7				
400 410 420								
430 -	<u> </u>							
440	1			sareg				spi
460 470	1			lareg	1			lpl
500 510	a9bd	a6bd	a4bd	abd				awd
520 530	s9bd	s6bd	s4bd camp	sbd				swd
540	ara0	ara1	ara2	ara3	ara4	ara5	ara6	ara7
550 560 570	aar0	aar1	aar2	aar3	aar4	aar5	aar6	aar7
600 610 620 630	trtn 	trtf			tmoz	tpnz	ttn	
640	arn0	arn1	arn2	arn3	arn4	arn5	arn6	arn7
650 660 670	spbp4 nar0	spri5 nar1	spopó nar2	spri7 nar3	nar4	nar5	nar6	nar7
700 710 720 730								
740	sar0	sar1	sar2	sar3	sar4	sar5	sar6	sar7
750 760 770	lar0	lar1	lar2	lar3	sra lar4 lra	 lar5	lar6	lar7

Mnemonic	<u>Code</u>	Meaning
a4bd	502(1)	Add 4-bit character displacement to AR
a6bd	501(1)	Add 6-bit character displacement to AR
a9bd	500(1)	Add 9-bit character displacement to AR
aar <u>N</u>	56 <u>N</u> (1)	Alphanumeric descriptor to AR <u>N</u>
abd	503(1)	Add bit displacement to AR
absa	212(0)	Absolute address to A register
ad2d	202(1)	Add using two decimal operands
ad3d	222(1)	Add using three decimal operands
ada	075(0)	Add to A register
adaq	077(0)	Add to AQ register
ade	415(0)	Add to E register
adl	033(0)	Add low to AQ register
adla	035(0)	Add logical to A register
adlaq	037(0)	Add logical to AQ register
adlq	036(0)	Add logical to Q register
adlx <u>N</u>	02 <u>N</u> (0)	Add logical to index <u>N</u>
adq	076(0)	Add to Q register
adwp0	050(0)	Add to word number field of PRO
adwp1	051(0)	Add to word number field of PR1
adwp2	052(0)	Add to word number field of PR2
adwp3	053(0)	Add to word number field of PR3
adwp4	150(0)	Add to word number field of PR4
adwp5	151(0)	Add to word number field of PR5
adwp6	152(0)	Add to word number field of PR6
adwp7	153(0)	Add to word number field of PR7
adx <u>N</u>	06 <u>N</u> (0)	Add to index <u>N</u>
alr	775(0)	A register left rotate
als	735(0)	A register left shift
ana	375(0)	AND to A register
anaq	377(0)	AND to AQ register
anq	376(0)	AND to Q register
ansa	355(0)	AND to storage from A register
ansq	356(0)	AND to storage from Q register
ansx <u>N</u>	34 <u>N</u> (0)	AND to storage from index \underline{N}
anx <u>N</u>	36 <u>N</u> (0)	AND to index \underline{N}
aos	054(0)	Add one to storage
ara <u>N</u>	54 <u>N</u> (1)	AR <u>N</u> to alphanumeric descriptor
arl	771(0)	A register right logical shift
arn <u>N</u>	64 <u>N</u> (1)	AR <u>N</u> to numeric descriptor
ars	731(0)	A register right shift
asa	055(0)	Add stored to A register
asq	056(0)	Add stored to Q register
asx <u>N</u>	04 <u>N</u> (0)	Add stored to index \underline{N}
awca	071(0)	Add with carry to A register
awcq	072(0)	Add with carry to Q register
awd	507(1)	Add word displacement to AR
bcd	505(0)	Binary-to-BCD
btd	301(1)	Binary-to-Decimal
call6	713(0)	Call
camp	532(1)	Clear associative memory paged

1-5

<u>Mnemonic</u>	Code	Meaning
cams	532(0)	Clear associative memory segmented
cana	315(0)	Comparative AND with A register
canaq	317(0)	Comparative AND with AQ register
canq	316(0)	Comparative AND with Q register
canx <u>N</u>	30 <u>N</u> (0)	Comparative AND with index <u>N</u>
cioc	015(0)	Connect
cmg	405(0)	Compare magnitude
cmk	211(0)	Compare masked
cmpa	115(0)	Compare with A register
cmpaq	117(0)	Compare with AQ register
cmpb	066(1)	Compare bit strings
cmpc	106(1)	Compare alphanumeric character strings
cmpn	303(1)	Compare numeric
cmpq	116(0)	Compare with Q register
cmpx <u>N</u>	10 <u>N</u> (0)	Compare with index <u>N</u>
cnaa	215(0)	Comparative NOT with A register
cnaaq	217(0)	Comparative NOT with AQ register
cnaq	216(0)	Comparative NOT with Q register
cnax <u>N</u>	20 <u>N</u> (0)	Comparative NOT with index <u>N</u>
cwl	111(0)	Compare with limits
csl	060(1)	Combine bit strings left
csr	061(1)	Combine bit strings right
dfad	477(0)	DP floating add
dfemg	427(0)	DP floating compare magnitude
dfemp	517(0)	DP floating compare
dfdi	527(0)	DP floating divide inverted
dfdv	567(0)	DP floating divide
dfld	433(0)	DP floating load
dfmp	463(0)	DP floating multiply
dfrd	473(0)	DP floating round
dfsb	577(0)	DP floating subtract
dfst	457(0)	DP floating store
dfstr	472(0)	DP floating store rounded
dis	616(0)	Delay until interrupt signal
div	506(0)	Divide integer
url	002(0)	Derail
dtb	305(1)	Decimal-to-binary convert
dufa	437(0)	DP unnormalized floating add
dufm	423(0)	DP unnormalized floating multiply
dufs	537(0)	DP unnormalized floating subtract
dv2d	207(1)	Divide using two decimal operands
dv3d	227(1)	Divide using three decimal operands
dvf	507(0)	Divide fraction
eaa	635(0)	Effective address to A register
eaq	636(0)	Effective address to Q register
easp0	311(0)	Effective address to segment number field of PRO
easp1	310(1)	Effective address to segment number field of PR1
easp2	313(0)	Effective address to segment number field of PR2
easp3	312(1)	Effective address to segment number field of PR3
easp4	331(0)	Effective address to segment number field of PR4
easp5	330(1)	Effective address to segment number field of PR5
easp6	333(0)	Effective address to segment number field of PR6
easp7	332(1)	Effective address to segment number field of PR7
eawp0	310(0)	Effective address to word and bit fields of PR0
eawp1	311(1)	Effective address to word and bit fields of PR1

:

1-6

AN87

..

<u>Mnemonic</u>	<u>Code</u>	Meaning
eawp2	312(0)	Effective address to word and bit fields of PR2
eawp3	313(1)	Effective address to word and bit fields of PR3
eawp4	330(0)	Effective address to word and bit fields of PR4
eawp5	331(1)	Effective address to word and bit fields of PR5
eawp6	332(0)	Effective address to word and bit fields of PR6
eawp7	333(1)	Effective address to word number field of PR7
eax <u>N</u>	62 <u>N</u> (0)	Effective address to index \underline{N}
epaq	213(0)	Effective pointer to AQ register
epbp0	350(1)	Effective pointer at base to PR0
epbp1	351(0)	Effective pointer at base to PR1
epbp2	352(1)	Effective pointer at base to PR2
epbp3	353(0)	Effective pointer at base to PR3
epbp4	370(1)	Effective pointer at base to PR4
epbp5	371(0)	Effective pointer at base to PR5
epbp6	372(1)	Effective pointer at base to PR6
epbp7	373(0)	Effective pointer at base to PR7
epp0	350(0)	Effective pointer to PR0
epp1	351(1)	Effective pointer to PR1
epp2	352(0)	Effective pointer to PR2
epp3	353(1)	Effective pointer to PR3
epp4	370(0)	Effective pointer to PR4
epp5	371(1)	Effective pointer to PR5
epp6	372(0)	Effective pointer to PR6
epp7	373(1)	Effective pointer to PR7
era	675(0)	Exclusive OR to A register
ersq	677(0)	Exclusive OR to AQ register
erq	676(0)	Exclusive OR to Q register
ersa	655(0)	Exclusive OR to storage with A register
ersq	656(0)	Exclusive OR to storage with Q register
ersx <u>N</u>	64 <u>N</u> (0)	Exclusive OR to storage with index <u>N</u>
erx <u>N</u>	66 <u>N</u> (0)	Exclusive OR to index <u>N</u>
fad	475(0)	Floating add
femg	425(0)	Floating compare magnitude
femp	515(0)	Floating compare
fdi	525(0)	Floating divide inverted
fdv	565(0)	Floating divide
fld	431(0)	Floating load
fmp	461(0)	Floating multiply
fneg	513(0)	Floating negate
fno	573(0)	Floating normalize
frd	471(0)	Floating round
fsb	575(0)	Floating subtract
fst	455(0)	Floating store
fstr	470(0)	Floating store rounded
fszn	430(0)	Floating set zero and negative indicators
gtb	774(0)	Gray-to-binary convert
lar <u>N</u>	76 <u>N(1)</u>	Load AR <u>N</u>
lareg	463(1)	Load address registers
lbar	230(0)	Load base address register
lca	335(0)	Load complement into A register
lcaq	337(0)	Load complement into AQ register
lcpr	674(0)	Load central processor register
lcq	336(0)	Load complement into Q register
lcx <u>N</u>	32 <u>N</u> (0)	Load complement into index <u>N</u>
lda	235(0)	Load A register

.

AN87

. .

Mnemonic	Code	Meaning
ldac	034(0)	Load A register and clear
ldaq	237(0)	Load AQ register
ldbr	232(0)	Load descriptor base register
lde	411(0)	Load E register
ldi	634(0)	Load indicator register
ldq	236(0)	Load Q register
ldqc	032(0)	Load Q register and clear
ldt	637(0)	Load timer register
ldx <u>N</u>	22 <u>N</u> (0)	Load index <u>N</u>
llr	777(0)	Long left rotate
lls	737(0)	Long left shift
lpl	467(1)	Load pointers and lengths
lpri	173(0)	Load pointer registers from ITS pairs
lprp <u>N</u>	76 <u>N</u> (0)	Load pointer register <u>N</u> from packed pointer
lptp	257(1)	Load page table pointers
lptr	173(1)	Load page table registers
lra	774(1)	Load ring alarm register
lreg	073(0)	Load registers
lrl	773(0)	Long right logical
lrs	733(0)	Long right shift
lsdp	257(0)	Load segment descriptor pointers
lsdr	232(1)	Load segment descriptor registers
lxl <u>N</u>	72 <u>N</u> (0)	Load index <u>N</u> from lower
mlr	100(1)	Move alphanumeric left to right
mme1	001(0)	Master mode entry 1
mme2	004(0)	Master mode entry 2 [°]
mme3	005(0)	Master mode entry 3
mme4	007(0)	Master mode entry 4
mp2d	206(1)	Multiply using two decimal operands
mp3d	226(1)	Multiply using three decimal operands
mpf	401(0)	Multiply fraction
mpy	402(0)	Multiply integer
mrl	101(1)	Move alphanumeric right to left
mve	020(1)	Move alphanumeric edited
mvn	300(1)	Move numeric
mvne	024(1)	Move numeric edited
mvt	160(1)	Move alphanumeric with translation
nar <u>N</u>	66 <u>N</u> (1)	Numeric descriptor to AR <u>N</u>
neg	531(0)	Negate (A register)
negl	533(0)	Negate long (AQ register)
nop	011(0)	No operation
ora	275(0)	OR to A register
oraq	277(0)	OR to AQ register
orq	276(0)	OR to Q register
orsa	255(0)	OR to storage from A register
orsq orsx <u>N</u> orx <u>N</u> puls1 puls2	256(0) 24 <u>N</u> (0) 26 <u>N</u> (0) 012(0) 013(0)	OR to storage from Q register OR to storage from index \underline{N} or to index \underline{N} Pulse location 1 Pulse location 2
qlr	776(0)	Q register left rotate
qls	736(0)	Q register left shift
qrl	772(0)	Q register right logical shift
qrs	732(0)	Q register right shift
rccl	633(0)	Read calendar clock

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

<u>Mnemonic</u> <u>Code</u>	Meaning
rcu 613((Restore control unit
ret 630()	Return
rmcm 233()	Read memory controller mask
rpd 560()	Repeat double
rpl 500()	Repeat link
rpt 520(0	Repeat
rscr 413(0	Read system controller register
rsw 231(0	Read switches
rtcd 610(0	Return control double
s4bd 522(0	Subtract 4-bit displacement from AR
s6bd 521(Subtract 6-bit displacement from AR
s9bd 520(Subtract 9-bit displacement from AR
sar <u>N</u> 74 <u>N</u> (Store AR <u>N</u>
sareg 443(Store address registers
sb2d 203(Subtract using two decimal operands
sb3d 223(* sba 175(0 sbar 550(0 sbaq 177(0 sbd 523(*	Subtract using three decimal operands Subtract from A register Store base address register Subtract from AQ register Subtract bit displacement from AR
sbla 135(0	Subtract logical from A register
sblaq 137(0	Subtract logical from AQ register
sblq 136(0	Subtract logical from Q register
sblx <u>N</u> 12 <u>N</u> (0	Subtract logical from index <u>N</u>
sbq 176(0	Subtract from Q register
sbx <u>N</u> 16 <u>N(0</u> scd 120(1) scdr 121(1) scm 124(1) scmr 125(1)	Subtract from index <u>N</u> Scan character double Scan character double reverse Scan with mask Scan with mask reverse
scpr 452(0	Store central processor register
scu 657(0	Store control unit
sdbr 154(0	Store descriptor base register
smcm 553(0	Set memory controller mask
smic 451(0	Set memory interrupt cells
spbp0 250(*	Store segment base pointer of PRO
spbp1 251(*	Store segment base pointer of PR1
spbp2 252(*	Store segment base pointer of PR2
spbp3 253(*	Store segment base pointer of PR3
spbp4 650(*	Store segment base pointer of PR4
spbp5 651(0	Store segment base pointer of PR5
spbp6 652(1	Store segment base pointer of PR6
spbp7 653(0	Store segment base pointer of PR7
sp1 447(1	Store pointers and lengths
spri 254(0	Store pointer registers as ITS pairs
spri0250(0spri1251(1spri2252(0spri3253(0spri4650(0	Store PRO as an ITS pair Store PR1 as an ITS pair Store PR2 as an ITS pair Store PR3 as an ITS pair Store PR3 as an ITS pair Store PR4 as an ITS pair
spri5 651(*	Store PR5 as an ITS pair
spri6 652(*	Store PR6 as an ITS pair
spri7 653(*	Store PR7 as an ITS pair
sprp <u>N</u> 54 <u>N</u> (*	Store pointer register <u>N</u> packed
sptp 557(*	Store page table pointers

1-9

1

<u>Mnemonic</u>	<u>Code</u>	Meaning
sptr	154(1)	Store page table registers
sra	754(1)	Store ring alarm register
sreg	753(0)	Store registers
ssa	155(0)	Subtract stored from A register
sscr	057(0)	Set system controller register
ssdp	557(0)	Store segment descriptor pointers
ssdr	254(1)	Store segment descriptor registers
ssq	156(0)	Subtract stored from Q register
ssx <u>N</u>	14 <u>N</u> (0)	Subtract stored from index <u>N</u>
sta	755(0)	Store A register
stac	354(0)	Store A register conditional
stacq	654(0)	Store A register conditional on Q register
staq	757(0)	Store AQ register
stba	551(0)	Store 9-bit characters of A register
stbq	552(0)	Store 9-bit characters of Q register
stc1	554(0)	Store instruction counter + 1
stc2	750(0)	Store instruction counter + 2
stca	751(0)	Store 6-bit characters of A register
stcd	357(0)	Store control double
stcq	752(0)	Store 6-bit characters of Q register
ste	456(0)	Store E register
sti	754(0)	Store indicator register
stq	756(0)	Store Q register
stt	454(0)	Store timer register
stx <u>N</u>	74 <u>N</u> (0)	Store index <u>N</u>
stz	450(0)	Store zero
swca	171(0)	Subtract with carry from A register
swcq	172(0)	Subtract with carry from Q register
swd	527(1)	Subtract word displacement from AR
sxl <u>N</u>	44 <u>N</u> (0)	Store index <u>N</u> in lower
szn	234(0)	Set zero and negative indicators
sznc	214(0)	Set zero and negative indicators and clear
sztl	064(1)	Set zero and truncation indicators with bit string left
sztr	065(1)	Set zero and truncation indicators with bit string right
tct	164(1)	Test character and translate
tctr	165(1)	Test character and translate reverse
teo	614(0)	Transfer on exponent overflow
teu	615(0)	Transfer on exponent underflow
tmi	604(0)	Transfer on minus
tmoz	604(1)	Transfer on minus or zero
tnc	602(0)	Transfer on no carry
tnz	601(0)	Transfer on nonzero
tov	617(0)	Transfer on overflow
tpl	605(0)	Transfer on plus
tpnz	605(1)	Transfer on plus and nonzero
tra	710(0)	Transfer
trc	603(0)	Transfer on carry
trtf	601(1)	Transfer on truncation indicator off
trtn	600(1)	Transfer on truncation indicator on
tsp0	270(0)	Transfer and set PRO

.

1-10

Table 1-3. (cont) Alphabetic Listing of Processor Instructions

<u>Mnemonic</u>	<u>Code</u>	Meaning
tsp1	271(0)	Transfer and set PR1
tsp2	272(0)	Transfer and set PR2
tsp3	273(0)	Transfer and set PR3
tsp4	670(0)	Transfer and set PR4
tsp5	671(0)	Transfer and set PR5
tsp6	672(0)	Transfer and set PR6
tsp7	673(0)	Transfer and set PR7
tss	715(0)	Transfer and set slave
tsx <u>N</u>	70 <u>N</u> (0)	Transfer and set index <u>N</u>
ttf	607(0)	Transfer on tally indicator off
ttn	606(1)	Transfer on tally indicator on
tze	600(0)	Transfer on zero
ufa	435(0)	Unnormalized floating add
ufm	421(0)	Unnormalized floating multiply
ufs	535(0)	Unnormalized floating subtract
xec	716(0)	Execute
xed	717(0)	Execute double

•

.

Instruction Address Modifiers

Instruction address modifiers are divided into four groups, as shown in Table 1-4. These are:

R	Register		
RT	Register	then	indirect
11 ±	negrater	onen	THUTLECC
IR	Indirect	then	register
IT	Indirect	then	tally

Standard Modifiers:

-	00	01	02	03	04	05	06	07	Туре
00	none	au	qu	du	ic	al	ql	dl	R
10	0	1	2	3	4	5	6	17	R
20	n*	au*	qu*	IPR	ic*	¦ al*	ql*	IPR	RI
30	0*	1*	2*	3*	4*	5*	6*	7*	RI
40	f1	itp	IPR	lits	sd	scr	f2	f3	IT
50	ci	i	sc	ad	di	dic	id	idc	IT
60	*n	*au	*qu	t *du	*ic	* al	*ql	*dl	IR
70	*0	*1	*2	*3	* 4	<u> *5</u>	*6	*7	IR

Table 1-4. Standard Instruction Modifier Chart

(where IPR means IPR fault if detected)

Special Modifiers:

•

inst	tag	meaning
scpr	00 01 06 20 40 60	Store APU history register Store fault register Store mode register and cache mode register Store CU history register Store OU history register Store DU history register
lcpr	02 03 04 07	Load cache mode register Load O's into all history registers Load mode register Load 1's into all history registers

PROCESSOR INSTRUCTIONS

· . . .

Multics Indirect Words

PL/I Declaration (its.incl.pl1)

The Level 68 processor has two special indirect words that are active in Multics mode; the indirect-to-segment (ITS) pointer pair and the indirect-to-pointer (ITP) pointer pair. These words are recognized only when an RI or IR address modification references an even location.

ITS PAIR FORMAT

The indirect-to-segment (ITS) word pair is an indirect pointer to a segment in a Multics process. Segment offset and additional address modification are permitted.

declare 1	its	based aligned,	/*	Even word */
(2	pad1	bit(3),		
2	segno	bit(15),		
2	ringno	bit(3),		
2	pad2	bit(9),		
2	its_mod	bit(6),		
2	offset	bit(18),	/* ()dd word */
2	pad3	bit(3),		
2	bit_offset	bit(6),		
2	pad4	bit(3),		
2	mod	<pre>bit(6)) unaligned;</pre>		

Even Word:



Odd Word:

0		1 1 7 8	2 2 0 1	2223 6790	3
	WORDNO	0 0	0 BITNO	0 0 0	MOD
<u> </u>		18	3	6 3	6



Legend: SEGNO (its.segno) 15-bit segment number. RN (its.ringno) a lower bound for the value of TPR.TRR (temporary ring register) for the address preparation involving this ITS pair. (43)8 (its.its mod) ITS modifier.

WORDNO (its.offset) word offset to be used in calculating the computed address within the segment.

BITNO (its.bit_offset) bit offset to be used in calculating the computed address within the segment.

MOD (its.mod) any valid instruction modifier.

ITP PAIR FORMAT

The indirect-to-pointer (ITP) word pair is similar to the ITS pair except that it specifies the number of a pointer register (PRNUM) that already contains a valid pointer to the segment to which access is desired.

```
PL/I Declaration (its.incl.pl1)
```

declare 1	itp	based aligned,	/* Even word */
(2	pr_no	bit(3),	
2	pad1	bit(27),	
2	itp_mod	bit(6),	
2	offset	bit(18),	/* Odd word */
2	pad2	bit(3),	
2	bit_offset	bit(6),	
2	pad3	bit(3),	
2	mod	bit(6)) unaligned;	

Even Word:

0 0 0				2 3 9 0	3
PRNUM 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0	0000 (41)8	
3				27	6

Odd Word:



Figure	1-3.	ΙTΡ	Pair	Format
--------	------	-----	------	--------

Legend:

PRNUM	(itp.pr_no) the	number	(0-7)	of	the	pointer	register	to	be	used	in	the
	indirect r	efere	nce.										

(41)8 (itp.itp_mod) ITP modifier.

WORDNO (itp.offset) word offset as for ITS.

BITNO (itp.bit_offset) bit offset as for ITS.

MOD (itp.mod) any valid instruction modifier.

APPENDING UNIT FORMATS

After the CU has completed its address modifications, the processor appending unit (APU) converts the final virtual address (segment, page, and offset) to a 24-bit absolute store address, as required for the store access, when a store access is required.

Segment Descriptor Word Format

The segment descriptor word (SDW) pair contains information necessary to control the access to a segment by a process. The SDW for a segment is constructed from data in the directory entry for the segment and in the system segment table (SST) when the segment is faulted upon by the process. The SDW for segment \underline{N} (unique within the process) is placed at offset $\underline{2N}$ in the descriptor segment (dseg) of the process.

PL/I Declaration (sdw.incl.pl1)

dcl 1	sdw	based (sdwp) aligned,	/* Even word */
(2	add	bit(24),	
2	(r1, r2, r3)	bit(3),	
2	df	bit(1),	
2	df_no	bit(2),	
2	pad1	bit(1),	/* Odd word */
2	bound	bit(14),	
2	read	bit(1),	
2	execute	bit(1),	
2	write	bit(1),	
2	privileged	bit(1),	
2	unpaged	bit(1),	
2	entry_bound_sw	bit(1),	
2	cache	bit(1),	
2	entry_bound	<pre>bit(14)) unaligned;</pre>	

Even Word:

0		2	2	2	2	2	3	3	3	33	
1		3	4	0	1	9				4_2	ī
l I F	ADDR			R1		R2	 	R3	.F	FC	1
		24		3	L	3	L	3	1	2	L

Odd Word:





ł

Legend:

Mask	Field	Meaning
777777 U 770000 L	ADDR	(sdw.add) base address of segment (U=1) or segment page table (U=0).
007000	R 1	(sdw.r1) highest effective read/write ring.
000700	R2	(sdw.r2) highest effective read/execute ring.
000070	R 3	(sdw.r3) highest effective call ring.
000004	F	<pre>(sdw.df) directed fault indicator. 1 = the necessary unpaged segment or segment page table is</pre>
000003	FC	(sdw.df_no) the number of the directed fault (DF0-DF3) to be executed if F=0.
377770	BOUND	(sdw.bound) highest modulo 16 computed address (offset) that may be used in referencing the segment without causing an out_of_segment_bounds fault (ACV-OOSB).
000004	R	(sdw.read) read permission bit.
000002	E	(sdw.execute) execute permission bit (xec and xed excluded).
000001	W	(sdw.write) write permission bit.
400000	Ρ	<pre>(sdw.privileged) privileged mode bit. 0 = privileged instructions cannot be executed in this segment. 1 = privileged instructions can be executed in this segment if it runs in ring 0.</pre>
200000	U	<pre>(sdw.unpaged) paged/unpaged bit. 0 = segment is paged and ADDR is the address of the page table. 1 = segment is unpaged and ADDR is the base address of the segment.</pre>
100000	G	<pre>(sdw.entry_bound_sw) gate indicator bit. 0 = any call from an external segment must be to an offset less than the value of CL. 1 = any valid segment offset may be called.</pre>
040000	С	<pre>(sdw.cache) cache control bit. 0 = words (operands or instructions) from this segment cannot be placed in the cache. 1 = words from this segment can be placed in the cache.</pre>
037777	CL	(sdw.entry_bound) call limiter. Any external call to this segment must be to an offset less than CL if G=0.

Page Table Word Format

The page table word (PTW) contains location and state information for a page of a paged segment. The PTWs for a paged segment are created in a free entry in the active segment table (AST) area of the SST when the segment is first referenced by some process. Subsequent segment faults by other processes reference the existing page table.





Legend:

<u>Mask</u>	<u>Field</u>	Meaning
77777	ADDR	(ptw.add) modulo 64 page address if page is in store, or record number of page if page is not in store.
		For a 1024-word page size, the hardware ignores the four LSB of the in-main-memory page address.
740000	DID	(ptw.did) device identifier for device containing the page (used only by software).
020000	D	<pre>(ptw.first) paging device update delay bit (used only by software). 1 = page must not be written to paging device. 0 = page can be written to paging device.</pre>
010000	Ρ	(ptw.processed) temporary bit used in post_purging (used only by software).
001000	U	(ptw.phu) used (referenced) bit (set by hardware). 1 = page has been used. 0 = page has not been used.
000200	Y	<pre>(ptw.nypd) not yet on paging device bit (used only by hardware). 1 = page has not been updated to paging device. 0 = page has been updated to paging device.</pre>
000100	М	(ptw.phm) modified bit (set by hardware). 1 = page has been modified. 0 = page has not been modified.
000040	Q	(ptw.phu1) quantum bit (used only by software). 1 = page has been used during the quantum. 0 = page has not been used during the quantum.

.

<u>Mask</u>	<u>Field</u>	Meaning
000020	W	(ptw.wired) wired bit (used only by software). 1 = page is wired. 0 = page is not wired.
000010	S	(ptw.os) out of service bit (used only by software). 1 = page is out of service (I/O in progress). O = page is in service.
000004	F	<pre>(ptw.df) main memory bit (checked by hardware). 1 = page is in main memory. 0 = page is not in main memory. Execute directed fault FC.</pre>
000003	FC	(ptw.df_no) directed fault number for page fault (checked by hardware).

Descriptor Base Register Format

The descriptor base register (DBR) specifies the descriptor segment for the process. Because of the high degree of similarity between the SDW and the DBR data, the declaration for the SDW is used for the equivalent fields of the DBR data.

Even Word:



Odd Word:



Figure 1-6. Descriptor Base Register (DBR) Format

Legend:

- ADDR (sdw.add) base address of descriptor segment (U=1) or descriptor segment page table (U=0).
- BOUND (saw.bound) highest modulo 16 offset within the descriptor segment that will not cause an out-of-segment-bounds fault (ACV-OOSB). (This is twice the first out-of-bounds segment number.)
- U (sdw.unpaged) paged/unpaged bit. 1 = descriptor segment is unpaged. 0 = descriptor segment is paged.
- STACK (sdw.entry_bound) 12 MSB of the 15-bit stack segment number for the process. This field is referenced only by the "call6" instruction.

Associative Memory Formats

The processor contains two associative memories that greatly reduce the number of main store accesses required for the address preparation function. The degree of store access reduction depends on the degree of locality of reference of the procedure executing in the processor.

SDW ASSOCIATIVE MEMORY

The segment descriptor word associative memory (SDWAM) contains the SDWs and segment numbers for the 16 most recently used segments for the process currently using the processor. When a given segment is accessed, the SDWAM is queried with the segment number before a main memory access to the descriptor segment is made. If a match is found, the SDWAM returns the SDW and the need for the main memory access is obviated.

Because the SDWAM register holds an SDW with the directed-fault fields cleared, the data in main memory is described by the declaration for the SDW. Because the SDWAM match logic register is not used by Multics, there is no software declaration for the data in main memory.

The ssdr instruction stores the SDWAM registers in the following format:

0 2 2 2 6 2 2 3 4 q 0 2 ADDR R 1 R2 R3 10 0 0 24 3 3 3

SDWAM Register Lower Half:

SDWAM Register Upper Half:



Figure 1-7. SDW Associative Memory (SDWAM) Register Format

Legend:	
ADDR	(sdw.add) segment address as in SDW format (see Figure 1-4 above).
R 1	(sdw.r1) read/write ring bracket as in SDW format.
R2	(sdw.r2) read/execute ring bracket as in SDW format.
R3	(sdw.r3) call ring bracket as in SDW format.
BOUND	(sdw.bound) segment bound as in SDW format.

R,E,W,P, access control bits as in SDW format. U,G,C

CL (sdw.entry_bound) call limiter as in SDW format.

The ssdp instruction stores the SDWAM match logic registers in the following format:

0		1 1		i t	222 57_8	3 3	3
	POINTER	0 0	0 0 0 0 0 0	0000	D F 0 0	0 0	USE
		15		12	2 1	4	4

Figure 1-8. SDW Associative Memory (SDWAM) Match Logic Register Format

Legend:

- POINTER 15-bit effective segment number generated when this SDW was fetched from main memory.
- F full/empty bit. 1 = this AM register contains a valid SDW. 0 = this AM register is empty.
- USE usage count. The "oldest" SDWAM entry has count 00 and the "newest" has count 17.

PTW ASSOCIATIVE MEMORY

The processor page table word associative memory (PTWAM) contains the in-main-memory addresses and the segment and page numbers of the 16 most recently used pages for the process currently using the processor. When a paged segment is accessed, the PTWAM is first queried with the segment and page number. If a match is found, the PTWAM returns the in-main-memory page address and the main memory access to the PTW is obviated.

Because the PTWAM register holds a PTW with some control bits cleared, the data in main memory is described by the declaration for the PTW. Because the PTWAM match logic register is not used by Multics, there is no software declaration for the data in main memory.

The sptr instruction stores the PTWAM registers in the following format:

PTWAM Register:



Figure 1-9. PTW Associative Memory (PTWAM) Register Format

PTWAM FORMAT

1-20

Legend:

ADDR	(ptw.add)	modulo	64 page	address	as	in	ΡTW	format	(see	Figure	1-5
	above).										

М	(ptw.phm) modified bit.	
•	1 = page has been modified.	
	0 = page has not been modified	d

PTWAM Match Logic Register:

The sptp instruction stores the PTWAM pointers in the following format:

0		1 1 4 5		222 678	33 12	3
	POINTER		PAGENO	F O O	0 0	USE
·····		15		12 1	4	4

Figure 1-10. PTW Associative Memory (PTWAM) Match Logic Register Format

Legend:

- POINTER effective segment number as in SDWAM format (see Figure 1-8 above).
- PAGENO page number to which this PTW refers.

For a 1024-word page size, the four LSB are forced to zero by the hardware.

F full/empty bit as in SDWAM format.

USE usage count as in SDWAM format.

DECIMAL UNIT FORMATS

The decimal unit (DU) is that portion of the processor hardware that executes the extended instruction set (EIS) instructions for bit- and character-string processing and for decimal arithmetic.

EIS Multiword Instruction Format

The EIS processor instructions occupy one, three or four words in memory depending upon the number of EIS data descriptors required for their execution. Single word EIS instructions have the same format as the basic instructions already described.

(There is no include file for the declaration of this data.)



Figure 1-11. EIS Multiword Instruction Format

Legend:

VARIABLE Interpreted according to the requirements of the individual EIS instructions; contains MF2 and MF3 for the second and third data descriptors if needed.

OPCODE Instruction operation code.

I Interrupt inhibit bit.

MF1 Modification field for data descriptor 1.

EIS Data Descriptor Modification Field Format

Many of the EIS data descriptors required by EIS instructions will have a modification field (MF) in the first word of the multiword instruction. The MF fields contain additional address preparation information that cannot be contained in the data descriptor.

PL/I Declaration (derived from eis_bits.incl.alm)

dcl 1 mf based unaligned, 2 ar bit(1), 2 rl bit(1), 2 id bit(1), 2 reg bit(4);



Figure 1-12. EIS Data Descriptor Modification Field (MF) Format

Legend:

<u>Key</u>	<u>Field</u>	Meaning
a	AR	<pre>(mf.ar) pointer register control in preparing addresses from this descriptor. 0 = pointer register not to be used. 1 = pointer register is used.</pre>
Ъ.	RL	<pre>(mf.rl) register length control. 0 = N field of the descriptor is operand length. 1 = N field of the descriptor is number of register containing operand length.</pre>
c	ID	 (mf.id) indirect descriptor control. 0 = operand descriptor follows instruction word in its sequential location. 1 = operand descriptor location contains an indirect pointer to the descriptor.
	REG	(mf.reg) register number for R-type modification of ADDRESS of the descriptor. (see "EIS Instruction Address Modification Codes" below.)

EIS Data Descriptor Formats

The words occupying the data descriptor locations following an EIS instruction are either an indirect data descriptor pointers or any of the three EIS data descriptors.

INDIRECT DATA DESCRIPTOR POINTER FORMAT

(There is no include file for the declaration of this data.)



Figure 1-13. EIS Indirect Data Descriptor Pointer Format

Legend	:	
--------	---	--

ADDRESS	For A=0; 18-bit procedure segment address. For A=1; 3-bit pointer register number and 15-bit signed word offset.
A	Pointer register flag.
5.50	

REG Address modification code. (see "EIS Instruction Address Modification Codes" below.)

BIT STRING DATA DESCRIPTOR FORMAT

(There is no include file for the declaration of this data.)



Figure 1-14. EIS Bit String Data Descriptor Format

Legend:

Given that this is descriptor <u>n</u>:

- ADDRESS For MF<u>n</u>.AR=0; 18-bit procedure segment address. For MF<u>n</u>.AR=1; 3-bit pointer register number and 15-bit signed word offset.
- C Character position offset within the word determined by ADDRESS. This count is in units of 9-bit characters.
- B Bit position offset within the character determined by C.
- N For MFn.RL=0; 12-bit bit count. For MFn.RL=1; eight "0" bits and 4-bit number of register containing bit count.

ALPHANUMERIC DATA DESCRIPTOR FORMAT

(There is no include file for the declaration of this data.)

0		1 1 2 2 2 2 2 7 8 0 1 2 3 4	3
	ADDRESS	CN TA O	N
		18 3 2 1	12

Figure 1-15. EIS Alphanumeric Data Descriptor Format

Legend:

Given that this is descriptor <u>n</u>:

ADDRESS For MFn.AR=0; 18-bit procedure segment address. For MFn.AR=1; 3-bit pointer register number and 15-bit signed word offset.
- Character position offset within the word determined by ADDRESS. This count depends on the character size (TA) specified by the descriptor.
 - 9-bit: character positions 0 to 3 are designated by CN = 000,010,100,110 respectively. Other codes are invalid.
 6-bit: character positions 0 to 5 are designated by CN = 000 through 101. 110 and 111 are invalid.
 4-bit: character positions 0 to 7 are designated by CN = 000 through 111.

1

والمحتدية والمشتركين المراز المراز المراز

TA Alphanumeric character type code

00 = 9-bit character 01 = 6-bit character 10 = 4-bit character 11 = illegal (IPR fault)

N For MFn.RL=0; 12-bit character count. For MFn.RL=1; eight "0" bits and 4-bit number of register containing character count.

NUMERIC DATA DESCRIPTOR FORMAT

(There is no include file for the declaration of this data.)

0		1 1 2 2 2 2 2 2 3 7 8 0 1 2 3 4 9 0	3 5_
	ADDRESS	CN T S SF N	
		18 3 1 2 6	6



Legend:

CN

Given that this is descriptor <u>n</u>:

- ADDRESS For MFn.AR=0; 18-bit procedure segment address. For MFn.AR=1; 3-bit pointer register number and 15-bit signed word offset.
- CN Character position offset within the word determined by ADDRESS. This count is in units of the character size specified by the descriptor.
- T Numeric character type code. 0 = 9-bit character 1 = 4-bit character
- S Sign and decimal type code. 00 = Leading sign, floating point 01 = Leading sign, scaled 10 = Trailing sign, scaled 11 = No sign, scaled

SF Scaling factor.

N For MFn.RL=0; 6-bit character count. For MFn.RL=1; two "0" bits and 4-bit number of register containing character count.

- · ·

The address modification codes used in the "REG" field of the EIS data descriptor modification field and the indirect data descriptor pointer and in the "N" field of the data descriptors are slightly different from those used in the basic instructions.

Octal	Basic		"N" Type
Code	"R" Type	"REG" Type (1)	$MF_{\underline{n}}$, $RL=1$ (2)
00	None	None	Invalid (3)
01	au	au	au
02	qu	qu	qu
03	du	du	Invalid
04	ic	ic	Invalid
05	al	а	а
06	ql	q	q
07	dl	Invalid	Invalid
10	x 0	x 0	x 0
11	x 1	x 1	x 1
12	x2	x 2	x2
13	x3	x 3	x3
14	x 4	x 4	x 4
15	x 5	x 5	x5
16	xő	xő	x6
17	x 7	x7	x 7

(a) When the "REG" field of an indirect data descriptor pointer contains a register code, the specified register contents are interpreted as a word index value.

> When the "REG" field of the EIS data descriptor modification field contains a register code, the specified register contents are interpreted as a character index value. The size of the character is specified by the data type given in the data descriptor.

> When the descriptor word does not have an associated MF field in the instruction word, its format is identical to an indirect data descriptor.

The A and Q registers provide for indexing by values greater than the range of an 18-bit field. For address modification codes 05 and 06, low-order bits of the specified register are used as follows:

Bit strings	lowest 24 bits
4- and 6-bit characters	lowest 21 bits
9-bit characters	lowest 20 bits

All index values are taken as unsigned, positive integers.

(b) Except in the cases of address modification codes 05 and 06, the full 18-bit extent of the specified register is used for the value of string length. For codes 05 and 06, the bit extents given in (a) above apply.

(c) Invalid address modification codes cause an IPR fault.

والمراجع والمراجع والمستعم وأنوح ومنجع المحاصومين والمعاجز معاقرتهم والمراجع والمعالي والمعاري والمراجع والمراج

EIS FORMATS

EIS Data Formats

There are six valid formats for data intended for use by the DU: bit string data, three modes of alphanumeric data, and two modes of numeric data.

BIT STRING DATA FORMAT

The data is a string of contiguous bits starting anywhere in a word and having extent without regard to word or character boundaries.

(There is no include file for the declaration of this data.)

0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3	3
0	1	2	3	4	5	6	_7_	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7.	8	9	0_	_1_	_2_	_3_	4	5_
1	1	1		1									}	1	1		1			1	1	1			[1		1	1]					
B	¦Β	¦Β	B	¦Β	В	B	¦Β	B	¦Β	¦Β	ΙB	B	¦Β	¦Β	B	¦Β	В	В	B	B	B	B	В	В	В	B	В	В	В	В	В	В	B	В	B
1	1		1				1	1	}	<u> </u>	1	1	l	1		!	1	1	}			l		 	 		! 								
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1-17. EIS Bit String Data Format

ALPHANUMERIC DATA FORMAT

The data is a string of 4, 6, or 9-bit characters starting at any character boundary and having extent without regard to word boundaries. In 4-bit mode, the "0" bits are <u>not</u> part of the data. The DU skips over them in input data and inserts them in output data.

(There is no include file for the declaration of this data.)

00	00	001	11	1 1 1	22	222	33	3
	<u> </u>	090		<u> </u>	<u>د</u>		<u> </u>	<u> </u>
0	C	C 0	C	C 0	C	C 0	C	C
1		4 1	4	<u> </u>	<u> </u>	<u> </u>	4	4

Figure 1-18. EIS Alphanumeric Data Format, 4-bit Mode

.



Figure 1-19. EIS Alphanumeric Data Format, 6-bit Mode



Figure 1-20. EIS Alphanumeric Data Format, 9-bit Mode

NUMERIC DATA FORMAT

The data is a string of numeric digits starting at any digit boundary and having extent without regard to word boundaries. In 4-bit mode, the "0" bits are <u>not</u> part of the data. The DU skips over them in input data and inserts them in output data.

(There is no include file for the declaration of this data.)

0 0 0 1_	0 (0 0 0 5 8 9	1 1 0 3	1 1 1 4 7 8	1 2 9 2	2 2 2 3 6 7	2 3 8_ 1	3 3 2 5
0	D	D O	D	D O	D	D O	D	D
1	4	4 1	4	4 1	4	4 1	4	4

Figure 1-21. EIS	Numeric	Data	Format.	4-Bit	Mode
------------------	---------	------	---------	-------	------

Legend:

Each D represents a digit, a sign, or an exponent, depending on the descriptor. The digits 0 through 9 are represented by a D of 0000 through 1001. A D of 1010 through 1111 where a digit is expected will cause an IPR fault; D's of 1010, 1011, 1100, 1110, and 1111 are interpreted as "+"; 1101 is interpreted as "-". The hardware always generates 1100 or 1011 for "+". If the descriptor indicates floating point, the last two D's form an 8-bit twos-complement exponent.



Figure 1-22. EIS Numeric Data Format, 9-Bit Mode

Legend:

Each D represents a digit, a sign, or an exponent. For digits and signs, the low-order 4 bits are interpreted as in 4-bit mode. The hardware always generates octal 060 through 071 for digits, 053 for "+", and 055 for "-". If the descriptor indicates floating point, the low-order 8 bits of the last D is the twos-complement exponent.

DU Pointers and Lengths Format

The following is the format of the eight words of data stored by the spl instruction. The data reflects the exact state of execution of an EIS instruction by the DU. This same data is reloaded into the DU by the lpl instruction.

(There is no include file for the declaration of this data.)



Figure 1-23. DU Pointers and Lengths Format, Word 0

Legend:

Z All bit string instruction results are zero.

Ø Negative overpunch found in 6-4 expanded move.

CH TALLY The number of characters examined by the SCAN, TCT, or TCTR instruction (up to the interrupt or match).

0 0																																			3 5
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<u></u>																																			36

Figure 1-24. DU Pointers and Lengths Format, Word 1





Legend:

D1 PTR Address of last double word accessed by descriptor 1. Bits 17-23 (bit address) valid only for initial access.

TA Alphanumeric type (bits 21-22) of descriptor 1.

I DU interrupted flag; a copy of the MIF fault indicator. This bit is <u>not</u> reloaded by lpl.

F First time. Data in descriptor 1 is valid.

A Descriptor 1 is active.



Figure 1-26. DU Pointers and Lengths Format, Word 3

Legend:

LEVEL The difference in the count of characters loaded into the CPU and characters stored back from the CPU.

D1 RES The count of characters remaining in descriptor 1.



Figure 1-27. DU Pointers and Lengths Format, Word 4

Legend: D2 PTR Address of the last double word accessed by descriptor 2. Bits 17-23

TA Alphanumeric type (bits 21-22) of descriptor 2.

(bit address) valid only for initial access.

R The last cycle performed must be repeated. This bit is <u>not</u> reloaded by lpl.

F First time. Data in descriptor 2 is valid.

A Descriptor 2 is active.



Figure 1-28. DU Pointers and Lengths Format, Word 5

Legend:

D2 RES The count of characters remaining in descriptor 2.

0 2 0 3	2 4	22	22		2 1	3 3 0 1	3	3	3 5
D3 PTR	0	TA	0	0 (1 	R F	` A	 JM	1P
24	1	2	2		3	1 1	1		3

Figure 1-29. DU Pointers and Lengths Format, Word 6

Legend:

- D3 PTR Address of the last double word accessed by descriptor 3. Bits 17-23 (bit address) valid only for initial access.
- TA Alphanumeric type (bits 21-22) of descriptor 3.
- R The last cycle performed must be repeated. This bit is <u>not</u> reloaded by lpl.
- F First time. Data in descriptor 3 is valid.
- A Descriptor 3 is active.
- JMP Number of words to skip to find the next instruction following this multiword instruction.



Figure 1-30. DU Pointers and Lengths Format, Word 7

Legend:

D3 RES The count of characters remaining in descriptor 3.

PROCESSOR HISTORY REGISTER FORMATS

Each of the major units of the processor has a set of 16 history registers to store fields and flags from the last 16 execution cycles from that unit. Data is stored in these registers with the scpr instruction.

CU History Register Format

The control unit history registers (CU-HR) show the conditions in the CPU control unit for the last 16 CU cycles. Data is entered into the CU history registers at the end of each CU cycle. The last entry shown in a dump of the history registers is the last entry made. True multicycle instructions (such as lpri, lreg, rcu, etc.) will have an entry for each of their cycles.

PL/I Declaration (history_regs.incl.pl1)

dcl 1	cuhr	based(cuhrp) aligned,	/* Even word */
(2	pia	bit(1),	
2	poa	bit(1),	
2	riw	bit(1),	
2	siw	bit(1),	
2	pot	bit(1),	
2	pon	bit(1),	
2	raw	bit(1),	
2	saw	bit(1),	
2	trgo	bit(1),	
2	xde	bit(1),	
2	xdo	bit(1),	
2	ic	bit(1),	
2	rpts	bit(1),	
2	wi	bit(1),	
2	ar	bit(1),	
2	nxip	bit(1),	
2	nflt	bit(1),	
2	np	bit(1),	
2	inst	bit(18),	
2	addr	bit(18),	/* Udd word */
2	pemd	Dit(5),	
2	psi	Dit(4)	
2	xec_int	D10(1),	
2	ins_retch	D10(1),	
2	cus	$D \perp U(1)$	·
2	ous	D10(1),	
2 2		D10(1), bi+(1)	
2 2	din	U1U(1), hit(1)	
ے د	nnoh	010(1); hit(1)	
2	njb	bit(1)) unaligned:	
2	hTD.	DID(1)) AHATTRHEAD	(a) States and the state of

Even Word:



Odd Word:





Legend:			
<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
400000 200000 100000 040000 020000	a b c d e	PIA POA RIW SIW POT	(cuhr.pia) preparing instruction address. (cuhr.poa) preparing operand address. (cuhr.riw) requesting indirect word. (cuhr.siw) restoring indirect word. (cuhr.pot) preparing operand tally.
010000 004000 002000 001000 000400	f g h i j	PON RAW SAW TRGO XDE	(cuhr.pon) preparing operand no tally. (cuhr.raw) requesting read-alter-rewrite word. (cuhr.saw) restoring read-alter-rewrite word. (cuhr.trgo) transfer GO (conditions met). (cuhr.xde) executing xed from even ICT.
000200 000100 000040 000020 000010	k l m n o	XDO IC RPTS WI AR F/E	<pre>(cuhr.xdo) executing xed from odd ICT. (cuhr.ic) executing odd instruction of the pair. (cuhr.rpts) executing a repeat operation. (cuhr.wi) waiting for instruction fetch. (cuhr.ar) 1 = Address register has valid data.</pre>
000004	p	XIP	(cuhr.nxip) NOT preparing XIP address.
000002	q	FLT	(cuhr.nflt) NOT preparing fault address.
000001 777400 000200	r	BASE OPCODE I	(cuhr.np) NOT slave (BAR) mode. (cuhr.inst, bits 1-10) current operation code. (cuhr.inst, bit 11) interrupt inhibit bit as in Figure 1-41.
000100		P	(cuhr.inst, bit 12) pointer register flag as in
000077		TAG	(cuhr.inst, bits 13-16) current address modifier as in Figure 1-41. This modifier is replaced by the contents of the TAG fields of indirect words as they are fetched during indirect chains
777777 760000 017000		ADDRESS CMD SEL	(cuhr.addr) value of the current computed address. (cuhr.pcmd) modulo 2 SCU command. (cuhr.psl) port select bits. (Invalid for CP6090 and CP6100 unless ports A through D are selected.)

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
000400 000200 000100 000040 000020	s t v W	XEC-INT INS-FETCH CU-STORE OU-STORE CU-LOAD	<pre>(cuhr.xec_int) an interrupt is present. (cuhr.inst_fetch) performing an instruction fetch (cuhr.cus) CU store cycle. (cuhr.ous) OU store cycle. (cuhr.cul) CU load cycle.</pre>
000010	x	OU-LOAD	(cuhr.oul) OU load cycle.
000004	y	DIRECT	(cuhr.dir) direct cycle.
000002	Z	PC-BUSY	(cuhr.npcb) port control logic not busy.
000001	¥	BUSY	(cuhr.pib) port interface busy.

OU History Register Format

The operations unit history registers (OU-HR) show the conditions in the CPU operations unit for the last 16 OU cycles. Data is entered at the end of each OU operation or at the occurrence of a fault. The last entry shown in a dump of the OU history registers is the last entry made. The OU and CU history registers run asynchronously.

PL/I Declaration (history_regs.incl.pl1)

dcl 1	ouhr	based(ouhrp)	aligned,		/* Even word */
(2	nopc	bit(9),			
2	itw	bit(1),			
2	ntg	bit(3),			
2	cmod	bit(1),			
2	dir	bit(1),			
2	efad	bit(2),			
2	pad0	bit(1),			
2	rp	bit(9),			
2	opbf	bit(1),			
2	frpf	bit(1),			
2	srf	bit(1),			
2	fgin	bit(1),			
2	fgos	bit(1),			
2	fgd1	bit(1),			
2	fgd2	bit(1),			
2	fgoe	bit(1),			
2	fgoa	bit(1),			
2	fgom	bit(1),		/*	Odd word */
2	fgon	bit(1),			
2	fgof	bit(1),			
2	fstr	bit(1),			
2	dn	bit(1),			
2	an	bit(1),			
2	qn	bit(1),			
2	xOn	bit(1),			
2	x1n	bit(1),			
2	x2n	bit(1),			
2	x3n	bit(1),			
2	x4n	bit(1),			
2	x5n	bit(1),			
2	хбп	bit(1),			
2	x7n	bit(1),			en al sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-
2	pad1	bit(3),			
2	ict	bit(18)) una	aligned;		

ł

Even Word:



Odd Word:



Figure 1-32. OU History Register Format

Legend:

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
777776		RP REG	primary OU operation register. RP REG receives the instruction operation code and other data from the CU during the CU instruction cycle while the OU may be be busy with a prior operation. RP REG
777000		OP CODE	(ouhr.nopc) the nine MSB of the operation code for the instruction. Basic (non-EIS) operations do not involve bit 27; hence, the 9-bit field is
000400	а	9 CHAR	(ouhr.itw) character size for IT mods. 0 = 6-bit character. 1 - 0-bit character.
000340	b,c,d	TAG1,2,3	(ouhr.ntg) three LSB of the modifier of the instruction. This field may contain a character position for an IT character modifier.
000020	е	CR FLG	(ouhr.cmod) character operation flag.
000010 000006	f	DR FLG EAC	(ouhr.dir) direct operation flag. (ouhr.efad) effective address counter for lreg(sreg instructions
777000		RS REG	(ouhr.rp) secondary OU operation register. OP CODE is moved from RP REG to RS REG during the operand fetch and is held until completion of the
000400 000200	g h	RB1 FULL RP FULL	(ouhr.opbf) OP CODE buffer full. (ouhr.frpf) RP REG full.
000100 000040 000020 000010 000004	i j k l m	RS FULL GIN GOS GD1 GD2	(ouhr.srf) RS REG full. (ouhr.fgin) first cycle for all OU operations. (ouhr.fgos) second cycle for OU multi-ops. (ouhr.fgd1) first divide cycle. (ouhr.fgd2) second divide cycle.
000002 000001 400000 200000 100000	n o p q r	GOE GOA GOM GON GOF	(ouhr.fgoe) exponent compare cycle. (ouhr.fgoa) mantissa alignment cycle. (ouhr.fgom) general OU cycle. (ouhr.fgon) normalize cycle. (ouhr.fgof) final OU cycle.
040000	s	STR OP	(ouhr.fstr) OU store data available.

.

<u>Mask Kev</u>	<u>Field</u>	Meaning
020000 t	DA-AV	(ouhr.dn) data not available.
010000 Ā	A-REG	(ouhr.an) A register not in use.
004000 Q	Q-REG	(ouhr.qn) Q register not in use.
002000 0	XO-RG	(ouhr.x0n) X0 not in use.
001000 1	X1-RG	(ouhr.x1n) X1 not in use.
000400 2	X2-RG	(ouhr.x2n) X2 not in use.
000200 3	X3-RG	(ouhr.x3n) X3 not in use.
000100 4	X4-RG	(ouhr.x4n) X4 not in use.
000040 5	X5-RG	(ouhr.x5n) X5 not in use.
000020 6	X6-RG	(ouhr.x6n) X6 not in use.
000010 7	X7-RG	(ouhr.x7n) X7 not in use.
777777	ICT TRACKER	(ouhr.ict) the CU ICT value carried a offset to the PSR. Since the

ICT TRACKER (ouhr.ict) the CU ICT value carried as the current offset to the PSR. Since the CU and OU run asynchronously and overlap is usually enabled, the value of ICT TRACKER may not be the address of the OU instruction currently being executed.

DU History Register Format

The decimal unit history registers (DU-HR) show the conditions in the DU for the last 16 \underline{CU} cycles (since the DU and CU run synchronously). The format is specified as a collection of 72 separate bits since fields are not defined. A minus sign (-) preceding the flag name indicates that the complement of the flag is shown. Unused bits are stored as binary "1"s.

PL/I Declaration (history_regs.incl.pl1)

2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	dunr pol pop ndesc seladr dlendr dfrst exr ldfrst dulea dusea pedo	<pre>based(dunrp) bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1),</pre>	aligned,
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	redo wews exh eseq einst durw pradb0 pradb1 aidesc wrd nine six four bit	<pre>bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(3), bit(1), bit(1), bit(1), bit(1), bit(1),</pre>	en e

1-36

AN87

.

2 du_pad 2 samplin 2 sfcsq 2 adjlen 2 inhibs 2 du_pad 2 duidl 2 duidl 2 doldgt 2 nopgl 2 aoplg1 2 nopgl 2 aoplg2 2 aoplg2 2 aoplg2 2 avylg2 2 arw1rl 2 numstg 2 opav 2 elen128 2 du_pad 2 dtaav 2 rw1rl 2 numstg 2 opav eq8 2 charop 2 blnk 2 dbe 2 flt 2 addsub 2 du_pad 2 dtaav 2 numstg 2 opav 2 lrwrg2 2 anpk 2 dbe 2 flt 2 addsub 2 du_pad 2 dtaav 2 numstg 2 dtaav 2 dtaav 2 numstg 2 dtaav 2 dtaav 2 numstg 2 dtaav 2	<pre>bit(4), t bit(1), bit(1), bit(1), c1 bit(1), bit(</pre>
---	--

Mask	<u>Bit</u>	Field	Meaning
400000	0	- FPOL	(duhr.pol) preparing operand length.
200000	1	- FPOP	(duhr.pop) preparing operand pointer.
100000	2	- NEED-DESC	(duhr.ndesc) need descriptor.
040000 020000 010000	3 4 5	- SEL-ADR - DLEN=DIRECT - DFRST	(duhr.seladr) select address register. (duhr.dlendr) length equals direct. (duhr.dfrst) descriptor being processed for first time.
004000	6	- FEXR	(duhr.exr) extended register
002000	7	- DLAST-FRST	(duhr.ldfrst) last cycle of DFRST.
001000	8	- DDU-LDEA	(duhr.dulea) DU load.
000400 000200 000100	9 10 11	- DDU-STAE - DREDO - DLVL <wd-sz< td=""><td>(duhr.dusea) DU store. (duhr.redo) redo operation without pointer and length update. (duhr.wcws) load with count less than word size.</td></wd-sz<>	(duhr.dusea) DU store. (duhr.redo) redo operation without pointer and length update. (duhr.wcws) load with count less than word size.
000040	12	- EXH	(duhr.exh) exhaust.
000020	13	DEND-SEQ	(duhr.eseq) end of sequence.
000010	14	- DEND	(duhr.einst) end of instruction.
000004	15	- DU=RD+WRT	(duhr.durw) DU write-back.
000002	16	- PTRAOO	(duhr.pradb0) PR address bit 0.
000001	17	- PTRAO1	(duhr.pradb1) PR address bit 1.

DU HISTORY REG FORMAT

AN87

٠

<u>Mask</u>	<u>Bit</u>	<u>Field</u>	Meaning
400000 200000 100000	18 19 20	FA/I1 FA/I2 FA/I3	descriptor 1 active. descriptor 2 active. descriptor 3 active. (FA/I1,2,3 collected into duhr.aidesc)
040000 020000 010000	21 22 23	- WRD - NINE - SIX	(duhr.wrd) word operation. (duhr.nine) 9-bit character operation. (duhr.six) 6-bit character operation.
004000 002000 001000	24 25 26	- FOUR - BIT	(duhr.four) 4-bit byte operation. (duhr.bit) single bit operation. not used.
000400 000200 000100	27 28 29		not used. not used. not used.
000040	30	FSAMPL	(duhr.samplint) sample for
000020	31	- DFRST-CT	(duhr.sfcsq) specified first count of a
000010	32	- ADJ-LENGTH	(duhr.adjlen) adjust length.
000004 000002 000001	33 34 35	INTRPTD - INHIB	(duhr.intind) midinstruction interrupt. (duhr.inhibstc1) inhibit STC1. not used.
400000 200000 100000	36 37 38	DUD - GDLDA - GDLDB	(duhr.duidl) DU idle. descriptor load gate a. descriptor load gate b.
040000	39	- GDLDC	descriptor load gate c.
020000	40	NLD1	(duhr.nopl1) prepare alignment count for
010000	41.	GLDP1	(duhr.nopgl1) numeric operand one load gate.
004000	42	NLD2	(duhr.nopl2) prepare alignment count for
002000	43	GLDP2	(duhr.nopg12) second numeric operand
001000	44	ANLD1	(duhr.aoplg1) first alphanumeric operand load gate.
000400	45	ANLD2	(duhr.aoplg2) second alphanumeric
000200	46	LDWRT1	(duhr.lrwrg1) first load rewrite
000100	47	LDWRT2	(duhr.lrwrg2) second load rewrite register gate.
000040 000020	48 49	- DATA-AVLDU WRT1	(duhr.dataav) DU data available. (duhr.rw1rl) first rewrite register loaded.
000010	50	GSTR	(duhr.numstg) numeric store gate.
000004 000002	51 . 52	ANSTR FSTR-OP-AV	(duhr.anstg) alphanumeric store gate. (duhr.opav) operand available to be stored.
000001	53	- FEND-SEQ	(duhr.endseq) end sequence flag.
400000 200000 100000	54 55 56	- FLEN<128 FGCH FANPK	(duhr.len128) length less than 128. (duhr.charop) character operation gate. (duhr.anpk) alphanumeric packing cycle gate.
040000 020000	57 58	FEXMOP FBLNK	(duhr.exmop) execute MOP gate. (duhr.blnk) blanking gate.

DU HISTORY REG FORMAT

.

l execution
y execution
gate.
lag. t execute
de execution
k execution
7 ga 1; t de

APU History Register Format

The appending unit history registers (APU-HR) show the conditions in the CPU APU for the last 16 address preparation cycles in appending mode.

PL/I Declaration (history_regs.incl.pl1)

dcl 1	apuhr	based(aphrp)	aligned,	/*	Even	word	* /
(2	esn	bit(15),					
2	bsy	bit(2),					
2	fdsptw	bit(1),	,				
2	mdsptw	bit(1),					
2	dfsdw	bit(1),					
2	fptw	bit(1),					
2	fptw2	bit(1),					
2	mptw	bit(1),					
2	fanp	bit(1),					
2	fap	bit(1),					
2	sdwmf	bit(1),					
2	sdwamr	bit(4),					
2	ptwmf	bit(1),					
2	ptwamr	bit(4),					
2	flt	bit(1),					
2	add	bit(24),		/* ()dd wo	ord */	/
2	trr	bit(3),					
2	apu_pad0	bit(3),					
2	cache	bit(1),					
2	apu_pad1	bit(3),					
2	flthld	bit(1),					
2	apu_pad2	bit(1))unalig	gned;				

AN87

.

Even Word:



Odd Word:



Figure 1-33. APU History Register Format

Legend:

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
777770 000006	a,b	ESN BSY	<pre>(apuhr.esn) effective segment number generated. (apuhr.bsy) data source for ESN. 00 = from PSR. 01 = from SNR. 10 = from TSR. 11 = not used.</pre>
000001 400000	c d	FDSTPW MDSPTW	(apuhr.fdsptw) descriptor segment PTW fetch. (apuhr.mdsptw) descriptor segment PTW modification.
200000	е	FSDWP	(apuhr.dfsdw) SDW fetch from paged descriptor segment.
100000 040000 020000 010000	f g h i	FPTW FPTW2 MPTW FANP	(apuhr.fptw) PTW fetch. (apuhr.fptw2) PTW+1 fetch (prepaging). (apuhr.mptw) PTW modification. (apuhr.fann) final address fetch from unpaged
004000	j	FAP	segment. (apuhr.fap) final address fetch from paged segment.
002000	k	SDWAMM SDWAMR	(apuhr.sdwmf) SDWAM match ocurred. (apuhr.sdwamr) SDWAM register number for SDWAMM=1.
000040 000036	l	PTWAMM PTWAMR FLT	(apuhr.ptwmf) PTWAM match ocurred. (apuhr.ptwamr) PTWAM register number for PTWAMM=1. (apuhr.flt) acv or dftn fault on this cycle
777777 U 770000 L		ADD	(apuhr.add) 24-bit final address from this cycle.
007000 000040 000002	n o	TRR CA FHLD	(apuhr.trr) ring number from this cycle. (apuhr.cache) segment is encacheable. (apuhr.flthld) an acv or dft <u>n</u> is waiting.

FAULT DATA

The processor has 32 active faults in Multics mode and 16 active faults in GCOS mode.

Processor Faults

The fault vector is located at 100(8) and the fault pair for each fault is at 2*OCT relative to 100(8).

. .	_	F/I ADDR						-	
<u>0ct</u>	<u>Dec</u>	<u>in SCU data</u>	Name	<u>Mr</u>	nemonic	<u>Priorit</u>	<u>x</u>	Group	Mode
0 1 2 3	0 1 2 3	01 03 05 07	Shutdown Store Master Mode Entry Fault Tag 1	1	sdf str mme1 ftg1	27 10 11 17		VII IV V V	M/G M/G M/G M/G
4 5 7	4 5 6 7	11 13 15 17	Timer Runout Command Derail Lockup		tro cmd drl luf	26 9 15 5		VI IV V IV	M/G M/G M/G M/G
10 11 12 13	8 9 10 11	21 23 25 27	Connect Parity Illegal Procedure Op Not Complete		con par ipr onc	25 8 16 4		VII IV V II	M/G M/G M/G M/G
14 15 16 17	12 13 14 15	31 33 35 37	Startup Overflow Divide Check Execute		suf ofl dvck exc	1 7 6 2		I III III I	M/G M/G M/G M/G
20 21 22 23	16 17 18 19	41 43 45 47	Directed Fault 0 Directed Fault 1 Directed Fault 2 Directed Fault 3		dft0 dft1 dft2 dft3	20 21 22 23		VI VI VI VI	M M M M
24 25 26 27	20 21 22 23	51 53 55 57	Access Violation Master Mode Entry Master Mode Entry Master Mode Entry	2 3 4	acv mme2 mme3 mme4	24 12 13 14		VI V V V	M M M M
30 31 32 33	24 25 26 27	61 63 65 67	Fault Tag 2 Fault Tag 3 Unassigned Unassigned		ftg2 ftg3	18 19		V V	M M
34 35 36 37	28 29 30 31	71 73 75 77	Unassigned Unassigned Unassigned Trouble		trb	3		II	М

Table 1-5. Processor Fault Numbers

Fault Register Format

The CPU fault register contains the conditions in the CPU for several of the hardware faults. The register is stored and cleared by the scpr (tag 01) command. The data is stored into the word pair at location Y and the contents of Y+1 are cleared.

 $H^{(1)}(x) = H^{(1)}(x) + H^{$

Because the fault register is not used by Multics, there is no software declaration for the data in main memory.



Figure 1-34. Processor Fault Register Format

Legend:

<u>Mask</u>	<u>Kev</u>	<u>Field</u> <u>Meaning</u>	
400000	a	ILL OP illegal operation code.	
200000	b	ILL MOD illegal modifier.	
100000	c	ILL SLV illegal slave procedure.	
040000	d	ILL PROC all other illegal procedures.	
020000	e	NEM nonexistent address.	
010000 004000 002000 001000 000400	f g h j	OOB out of bounds. WRT INH write inhibit PROC PARU processor parity upper. PROC PARL processor parity lower. \$CON A connect to port A.	
000200	k	\$CON B connect to port B.	
000100	l	\$CON C connect to port C.	
000040	m	\$CON D connect to port D.	
000020	n	DA ERR1 CPU/SC sequence error 1.	
000010	o	DA ERR2 CPU/SC sequence error 2.	
000003 U 600000 L 170000 007400 000360 000010	p	IAA coded illegal action, port A. IAB coded illegal action, port B. IAC coded illegal action, port C. IAD coded illegal action, port D. CPAR DIR cache directory parity.	
000004	q	CPAR STR cache storage parity.	
000002	r	CPAR IA illegal action on store.	
000001	s	CPAR BLK cache block parity.	

MISCELLANEOUS REGISTER FORMATS

Store Control Unit Data Format

The following is the format of the eight words stored by the scu instruction (the SCU data). The fields marked with (*) are <u>not</u> restored by the restore control unit (rcu) instruction.

PL/I Declaration (mc.incl.pl1)

dcl 1 scu	based (scup) aligned,	/* Word 0 */
3 prr 3 psr	<pre>bit(3), bit(15),</pre>	
3 p 2 apu, 3 xsf	<pre>Dit(1), bit(1).</pre>	

AN87

.





Legend:			
Mask	<u>Key</u>	Field	Meaning
700000 077777 200000 100000	b c	PRR PSR XSF * SDWM	(scu.ppr.prr) procedure ring register. (scu.ppr.psr) procedure segment register. (scu.apu.xsf) external segment flag. (scu.apu.sdwm) match on SDWAM.
040000 020000 010000 004000 002000	d f g h	* SD-ON * PTWM * PT-ON * PI-AP * DSPTW	(scu.apu.sd_on) SDWAM enabled. (scu.apu.ptwm) match on PTWAM. (scu.apu.pt_on) PTWAM enabled. (scu.apu.pi_ap) instruction fetch append cycle. (scu.apu.dsptw) fetch descriptor segment PTW.
001000 000400 000200 000100 000040	i j k l m	* SDWNP * SDWP * PTW * PTW2 * FAP	(scu.apu.sdwnp) fetch SDW, unpaged. (scu.apu.sdwp) fetch SDW, paged. (scu.apu.ptw) fetch PTW. (scu.apu.ptw2) fetch prepage PTW. (scu.apu.fap) fetch final address, paged.
000020 000010 000007	n O	* FANP * FABS FCT	(scu.apu.fanp) fetch final address, unpaged. (scu.apu.fabs) fetch final address, absolute. (scu.fault_cntr) number of unsuccessful attempts to execute the instruction.
2 fd	, i ro	bi+(1)	/* Word 1 */

2 IU,			/ word i ",	,
3 iro	bit(1),	· · · ·		
3 oeb	bit(1),			
3 e_off	bit(1),			
3 orb	bit(1),			
3 r_off	bit(1),			
3 owb	bit(1),			
3 w_off	bit(1),			
3 no ga	bit(1),			
3 ocb	bit(1),			
3 ocall	bit(1),			
3 boc	bit(1).			
3 inret	bit(1).			
-	,			

2	3 crt 3 ralr 3 am_er 3 oosb 3 paru 3 parl 3 onc_1 3 onc_2 port_stat,	<pre>bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1),</pre>	
	3 iac	bit(3),	
2 2	3 con_chan fi_num fi_flag	bit(3), bit(5), bit(1),	

/* continued below */

(Also see declaration for scux in mc.incl.pl1)

0	0	0	0	0	0	Ó	0	0	0	1	1	1	1	1	1	1	1	1	1	2		2	2	2	2	. 2	3	33	
0	_1	_2_		_4_	_5_	_6_	_7_	8	_9_	0	1	_2_	_3_	4	_5_	_6_	_7_	8	_9_	_0_		3	4	6	_7_	9	_0	<u> </u>	_
1		1	1	[1	1	1			_				1		1
a	ŀЪ	c	d	e	¦f	g	h	¦i	۱j	k	1	m	n	0	p	q	r	s	t	1	ΙA		IA	CHN	C1	NCHN	F/:	I ADDR¦u	ł
1	 	1			1	 			1								1						1						1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			4		3		3		5 1	_

Figure 1-36. SCU Data Format, Word 1

Legend:				
Mask	<u>Key</u>	Field	<u>flt addr</u>	Meaning
400000	а	* IRO	51(acv)	(scu.fd.iro) illegal ring order.
200000	b	* OEB * IOC	51(acv) 25(ipr)	(scu.fd.oeb) out of execute bracket. (scux.fd.ioc) illegal op code.
100000	с	* E-OFF * IA+IM	51(acv) 25(ipr)	<pre>(scu.fd.e_off) execute bit is off. (scux.fd.ia_am) invalid address or modifier.</pre>
040000	d	* ORB * ISP	51(acv) 25(ipr)	(scu.fs.orb) out of read bracket. (scux.fd.isp) invalid slave procedure.
020000	е	* R-OFF * IPR	51(acv) 25(ipr)	(scu.fd.r_off) read bit is off. (scux.fd.ipr) all other illegal procedure.
010000	f	* OWB * NEA	51(acv) 03(str)	(scu.fd.owb) out of write bracket. (scux.fd.nea) nonexistent address.
004000	g	* W-OFF * 00B	51(acv) 03(str)	(scu.fd.w_off) write bit is off. (scux.fd.oobb) out of bounds.
002000	h	* NO GA	51(acv)	(scu.fd.no_ga) not a gate, or out-of-call limiter.
001000	i	* OCB	51(acv)	(scu.fd.ocb) out of call bracket.
000400	j	* OCALL	51(acv)	(scu.fd.ocall) outward call.
000200	k	* BOC	51(acv)	(scu.fd.boc) bad outward call.
000100 000040	l m	* INRÉT * CRT	51(acv) 51(acv)	(scu.fd.inret) inward return. (scu.fd.crt) cross ring transfer.

SCU DATA FORMAT

<u>Mask</u>	<u>Key</u>	Field	<u>flt addr</u>	Meaning
000020	n	* RALR	51(acv)	(scu.fd.ralr) ring alarm.
000010	0	* AM-ER	51(acv)	(scu.fd.am_er) associative memory error.
000004	р	* 00SB	51(acv)	(scu.fd.oosb) out of segment bounds.
000002	ą	* PARU	23(par)	(scu.fd.paru) processor parity upper.
000001	r	* PARL	23(par)	(scu.fd.parl) processor parity lower.
400000	s	* ONC1	27(onc)	(scu.fd.onc_1) SC/CPU sequence error #1.
200000	t	* ONC2	27(onc)	(scu.fd.onc_2) SC/CPU sequence error #2.
170000		* IA	any IA	<pre>(scu.port_stat.ial) SC illegal action lines. (see "SC Illegal Action Codes" in Section II.)</pre>
007000		* IACHN	any IA	(scu.port_stat.iac) illegal action CPU port.
000700		* CNCHN	21(con)	(scu.port_stat.con_chan) connect (CIOC) CPU port.
000076		* F/I ADDR	any	(scu.fi_num) modulo 2 fault/interrupt vector address.
000001	u	* F/I	any	<pre>(scu.fi_flag) fault/interrupt bit. 0 = interrupt caused the data to be stored. 1 = fault caused the data to be stored.</pre>



Figure 1-37. SCU Data Format, Word 2

Legend:

TRR (scu.tpr.trr) temporary ring register. TSR (scu.tpr.tsr) temporary segment register. * CPU (scu.cpu_no) CPU number (from maintenance panel switches.) DELTA (scu.delta) address increment for repeats.

AN87

3

6

2 tsr_stat,	
3 tsna,	
$4 \text{ prin} \qquad \text{bit}(5),$	
$\frac{4}{2} \frac{\text{Drv}}{\text{Drv}} = \frac{1}{2} $	
3 LSnD,	
4 prn Dit(3),	
4 prv bit(1),	
3 tsnc,	
4 prn bit(3),	
4 prv bit(1),	•
2 tpr_tbr bit(6), /* continued below	w */
0 11 22 22 23	3
0 <u>78125690</u>	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EMP BIT
18 4 4 4	6

Figure 1-38. SCU Data Format, Word 3

Legend:

TSNA	(scu.tsr_s non-multin number for	stat.tsna) word instructi r operand descr	temporary on operand iptor 1 of s	pointer s <u>or</u> te multiword	registe mporary p instruct:	er nu pointer ions.	mber for register	
	TSN(n)(0- TSN(n)(3)	2) pointer re 1 = TSN(n)	egister numb (0-2) is va	er. lid.				
TSNB	(scu.tsr_ descripto	stat.tsnb) t r 2 of multiwor	emporary po d instructi	inter reg ons.	ister numl	ber fo	r operand	
TSNC	(scu.tsr_stat.tsnc) temporary pointer register number for operand descriptor 3 of multiword instructions.							
TEMP BIT	(scu.tpr_ EIS decima	tbr) contents o al instruction)	of BITNO fie ADR pointe	ld of cur r.	rent ITS,	ITP, o	r (if an	
2 ilc 2 ir.		bit(18),		/* W	ord 4 */			
3 z	ero	<pre>bit(1),</pre>						
3 n 3 c	eg arry	bit(1), bit(1),						
3 0	vfl ovf	<pre>bit(1), bit(1)</pre>						
3 e	ufl	bit(1),						
3 0	†° im	D1T(1).						

 3 oflm
 bit(1),

 3 tro
 bit(1),

 3 par
 bit(1),

 3 parm
 bit(1),

 3 bm
 bit(1),

 3 tru
 bit(1),

 3 tru
 bit(1),

 3 mif
 bit(1),

 3 abs
 bit(1),

 3 pad
 bit(4),



Figure 1-39. SCU Data Format, Word 4

Legend:

<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
777777 400000 200000 100000 040000	a b c d	ICT ZERO NEG CARY OVFL	(scu.ilc) instruction counter. (scu.ir.zero) zero indicator. (scu.ir.neg) negative indicator. (scu.ir.carry) carry indicator. (scu.ir.ovfl) overflow indicator.
020000 010000 004000 002000 001000	e f b i	EOVF EUFL OFLM TRO PAR	<pre>(scu.ir.eovf) exponent overflow indicator. (scu.ir.eufl) exponent underflow indicator. (scu.ir.oflm) overflow mask indicator. (scu.ir.tro) tally runout indicator. (scu.ir.par) parity error indicator.</pre>
000400	j	PARM	(scu.ir.parm) parity mask indicator.
000200	k	BM	(scu.ir.bm) BAR mode indicator. If bit is set, CPU is not in BAR (GCOS slave) mode.
000100 000040 000020	l m n	TRU MIF ABS	(scu.ir.tru) EIS truncation indicator. (scu.ir.mif) midinstruction fault interrupt (EIS). (scu.ir.abs) absolute mode.
2 ca 2 cu 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1	rf rpt rd pot xde xdo poa rfi its if	<pre>bit(18), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1), bit(1),</pre>	/* Word 5 */

bit(1), bit(6)) unaligned, /* continued below */



Figure 1-40. SCU Data Format, Word 5

2 tag

Ι.	e	σ	e	n	d	•	
~	\sim	5	~		<u>u</u>	•	

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
777777	*	COMPUTED	ADDRESS (scu.ca) effective address value (offset) used in the last address preparation cycle.
400000	а	RF	(scu.cu.rf) first cycle of a repeat operation.
200000	b	RPT	(scu.cu.rpt) executing a repeat.
100000	с	RD	(scu.cu.rd) executing a repeat double.
040000	d	RL	(scu.cu.rl) executing a repeat link.
020000	е	POT	(scu.cu.pot) prepare operand tally. This flag is on until the indirect word of an IT indirect cycle is successfully fetched.
010000	f	PON	(scu.cu.pon) prepare operand notally. This flag is on until the indirect word of a "return" type instruction is successfully fetched. It indicates that there is no indirect chain even though an indirect fetch is being done.
004000	g	XDE	(scu.cu.xde) execute double from even ICT.
002000	h	XDO	(scu.cu.xdo) execute double from odd ICT.
001000	i	ITP	(scu.cu.poa) ITP cycle.
000400	j	RFI	(scu.cu.rfi) restart this instruction at RCU time.
000200	k	ITS	(scu.cu.its) executing ITS indirect cycle.
000100	1	IF	(scu.cu.if) fault occurred during instruction fetch.
000077		CT HOLD	(scu.tag) contents of the "remember modifier" register.

	2 even_inst	bit (36),		/*	Word 6 - co	ontinued belo	w */	
	0		1	1		2223 7890		3
•		ADDRESS			OPCODE		TAG	
•			18			10 1 1		6

Figure 1-41. SCU Data Format, Word 6

Legend: ADDRESS current effective 18-bit address. OPCODE current operation code.

I interrupt inhibit bit. 0 = interrupts permitted. 1 = interrupts inhibited.

SCU DATA FORMAT

Ρ

- pointer register flag.
- 0 = Do not use a pointer register for this address preparation cycle. If in appending mode, ADDRESS is an 18-bit offset relative to the procedure segment as specified in PPR.
- 1 = Decode ADDRESS(0,2) as the number of a pointer register to be used in this address preparation cycle. ADDRESS(3-17) is an offset relative to the base of the segment specified in the pointer register.

TAG current address modifier.

Word 6 is the contents of the "working instruction register" and reflects conditions at the exact point of address preparation when the fault/interrupt occurred. Each instruction of the current pair is moved to this register before actual address preparation begins. At the time this word is stored, it may no longer be identical to the original instruction fetched from memory.





Figure	1-42.	SCU	Data	Format,	Word	7
--------	-------	-----	------	---------	------	---

Legend:

ADDRESS address as in word 6.

OPCODE operation code as in word 6.

I interrupt inhibit bit as in word 6.

P pointer register flag as in word 6.

TAG address modifier as in word 6.

Word 7 is the contents of the "instruction holding register". It contains the odd word of the last instruction pair fetched from main memory if word 6 contains the even word. Primarily because of store overlap, this instruction is not necessarily paired with the instruction in word 6.

.

27 ia a 1

Read Switches Data Format

The read switches (rsw) instruction provides the ability to interrogate various switches on the processor maintenance and configuration panels. The LSD (bits 15-17) of the instruction address field is used to select the switches to be read. Data is placed in the A register.

rsw xxxxx0:

This is unformatted data; hence, there is no software declaration for the data in main memory.

0 3 0 5 1 Maintenance Panel Data Switches 3 36

Figure 1-43. rsw xxxxx0 Data Format

rsw xxxxx2:

```
PL/I Declaration (rsw.incl.pl1)
```

dcl 1 rsw_2 aligned based (rswp), (2 mbz bit(6), 2 fault_base bit(7), 2 mbz2 bit(16), 2 id bit(5), 2 processor_num bit (2)) unaligned;



Figure 1-44. rsw xxxxx2 Data Format

Legend:

<u>Key</u>	Field	Meaning
	FLT BASE	(rsw_2.fault_base) seven MSB of the 12-bit fault base address.
x		reserved for future use (presently 0).
а		cache option (not declared). 0 = enabled 1 = disabled
þ		extended memory option (not declared). 0 = enabled 1 = disabled
c,d		"01" for EIS cabinet. (keys c,d,e,f,g collected as rsw_2.id)

RSW DATA FORMAT

<u>Kev</u>	Field	Meaning
е		EIS option. O = enabled. 1 = disabled. (keys c,d,e,f,g collected as rsw_2.id)
f		memory speed option. 0 = slow. 1 = fast. (keys c,d,e,f,g collected as rsw_2.id)
B		overlap option. 0 = no overlap. 1 = overlap. (keys c,d,e,f,g collected as rsw_2.id)
	CPU	(rsw_2.processor_num) processor number.

rsw xxxxx1/3:

For this operation, 1 = ports A,B,C,D and 3 = ports E,F,G,H.

PL/I Declaration (rsw.incl.pl1)

dcl 1	rsw_13	aligned	based	(rswp),	
(2	port_info (0 : 3),				
	3 port_assignment	bit(3),			
	3 port_enable	D1t(1),			
	3 initialize_enable	bit(1),			
	3 interlace_enable	bit(1),			
	3 mem_size	bit(3))	unalig	;ned;	



Figure 1-45. rsw xxxxx1/3 Data Format

Legend:

<u>Kev</u>	<u>Field</u>	Meaning
	ADR	(rsw_13.port_info.port_assignment) setting of address assignment switches for port.
а		(rsw_13.port_info.port_enable) port enabled flag.
р		(rsw_13.port_info.initialize_enable) initialize control flag.
с		(rsw_13.port_info.interlace_enabled) interlace enabled flag.

Second Second Second

Key Field Meaning

MEM

(rsw_13.port_info.mem_size) coded memory size determined as follows:

000	32K	
001	64K	
010	96K or	160K
011	128K	
100	512K	
101	1024K	
110	2048K	
111	256K	

rsw xxxxx4:	
PL/I Declaration (rsw.in	icl.pl1)
dcl 1 rsw 4 (2 mbz1 2 port_interlace (0 3 four 3 half_controller 2 mbz2	<pre>aligned based (rswp), bit(13), : 7), bit(1), bit(1), bit(7)) unaligned;</pre>
	1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
	13 1 1 1 1 1 1 1 1 1 1 1 1 1 1 7

Figure 1-46. rsw xxxxx4 Data Format

Legend:

I

<u>Ке у</u>	Field	Meaning
	А,В,,Н	tags for the eight processor ports.
а		(rsw4.port_interlace.four) interlace mode for port. 1 = 4-word_interlace, if interlace enabled for port. 0 = 2-word interlace, if interlace enabled for port.
b		<pre>(rsw4.port_interlace.half_controller) memory range for port. 0 = full range. 1 = half range, but "size" is taken as full.</pre>

Mode Register and Cache Mode Register Formats

The mode register and cache register contain several dynamic CPU and cache conditions and program accessible controls. The cache mode register is loaded with the lcpr (tag 02) instruction, and the mode register is loaded with the lcpr (tag 04) instruction. The scpr (tag 06) stores the mode register and the cache mode register in a word pair.

1-52

PL/I Declaration (mode_reg.incl.pl1) dcl 1 mrg based(mrp) aligned, /* Even word */ bit(15), (2 ffv bit(1), 2 pad0 bit(1), 2 top 2 tam bit(1), 2 opess bit(10), /* See switch bits below */ 2 teuov bit(1), 2 scuop bit(1), bit(1), 2 ehr 2 ehrrs bit(1), 2 test bit(1), 2 pad1 bit(2), bit(1)) unaligned; 2 emr /* Switch bits in opess */ dcl 1 mrg_sw based(mrp) aligned, (2 pad0 bit(18), 2 scuolin bit(1), bit(1), 2 ssolin bit(1), 2 ssdpar 2 sszacpar bit(1), bit(2), 2 stm 2 svm bit(2), bit(10))unaligned; 2 pad3 (The following is derived from cache_mode_reg.incl.alm) del 1 cmr /* Odd word */ based aligned, (2 address_mask bit(15), 2 dir_parity bit(1), bit(1), 2 level_full 2 pad1 2 cache_1_on bit(1), bit(1), bit(1), 2 cache_2_on 2 operands_from_cache bit(1), 2 inst_from_cache 2 pad2 bit(1), bit(1), bit(1), 2 cache_to_reg_mode bit(1), 2 store_aside bit(1), 2 column_full bit(2), 2 rro mask 2 pad3 bit(6), bit(2))unaligned; 2 luf_reg_mask 0 22 78 1 1 1 1 1 3 0 3 2 9 32 3 5 7 0 л 6 8 0|a|b| FFV OPCODE cdefg00h 15 1 1 1 10 1 1 1 1 1 2



3 5

1



Figure 1-48. Cache Mode Register Format

Legend:

<u>Field</u>

Meaning

<u>Key</u>

	FFV	(mrg. This addre gener	ffv) the "floating fault vector" address. address consists of the 15 MSB of the modulo 8 base ss of four word pairs. These floating faults are ated by other conditions settable by the mode register.
a	OC TRAP	(mrg. If t the i (incl fault	top) trap on OPCODE match. (See "Notes" below.) his bit is set and OPCODE matches the operation code of nstruction for which an address is being prepared uding indirect cycles), generate the second floating (xed FFV¦2).
b	ADR TRAP	(mrg. If th of th maint FFV¦6	tam) trap on FFV match. (See "Notes" below.) is bit is set and the contents of the address register he CPU match the setting of the address switches on the enance panel, generate the fourth floating fault (xed).
	OPCODE	(mrg. If ei bits are n as fo	opcss) opcode upon which to trap. ther bit 16 (key a) or bit 29 (key d) is set, interpret 18-27 as an opcode value. If both bit 16 and bit 29 ot set and bit 32 (key g) is set, interpret bits 18-27 llows:
		<u>bit</u> 18	<u>meaning</u> (mrg_sw.scuolin) set CU overlap inhibit. The CU waits for the OU to complete execution of the even instruction before it begins address preparation for the associated odd instruction. The CU also waits for the OU to complete execution of the odd instruction before it fetches the next instruction pair.
		19	(mrg_sw.ssolin) set store overlap inhibit. The CU waits for completion of a current memory fetch (read cycles only) before requesting a memory access for another fetch.
		20	(mrg_sw.ssdpar) set store incorrect data parity. The CU causes incorrect data parity to be sent to the SC for the next data store instruction and then resets bit 20.

(mrg_sw.sszacpar) set store incorrect ZAC parity. The CU causes incorrect zone-address-command (ZAC) parity to be sent to the SC for each memory cycle of the next 21 data store instruction and resets bit 21 at the end of the instruction.

22,23 (mrg_sw.stm) set timing margins. If bit 32 (key g) is set and the margin control switch on the CPU maintenance panel is in program position, set CPU timing margins as follows:

22,33	margin
0,0	normal
0,1	slow
1,0	normal
1,1	fast

24,25 (mrg_sw.svm) set +5 voltage margins. If bit 32 (key g) is set and the margin control switch on the CPU maintenance panel is in the program position, set +5 voltage margins as follows:

24,25	<u>margin</u>
0,0	normal
0,1	low
1,0	high
1,1	normal

26,27 not used

с

e

(mrg.tcuov) trap on CU-HR count overflow. (See "Notes" below.) If this bit is set and bit 30 (key e) is set and the CU-HR counter overflows, generate the third floating fault (xed FFV!4). Further, if bit 31 (key f) is set, reset bit 30, locking the history registers. An lcpr instruction setting bit 28 resets the CU-HR counter to zero.

- d O-C ¢ (mrg.scuop) strobe CU-HR on OPCODE match. If this bit and bit 30 (key e) are set and the operation code of the current instruction matches OPCODE, strobe the CU-HR on all CU cycles (including indirect cycles).
 - STROBE ¢ (mrg.ehr) enable history registers. If this bit is set, all history registers are strobed at appropriate points in the various CPU cycles. If this bit is reset or bit 35 (key h) is reset, all history registers are locked. This bit is reset with an lcpr instruction providing a 0 bit, an one fault, and, conditionally, by other faults (see bit 31 (key f) below). Once reset, the bit must be set with an lcpr instruction providing a 1 bit before the history registers again become active.
- f FAULT (mrg.ehrrs) history register lock control.
 - RESET If this bit is set, reset bit 30, locking the history registers, for the following faults and conditions:

luf	Lockup Fault
par	Parity Fault
cmd	Command Fault
str	Store Fault
ipr	Illegal Procedure Fault
sdf	Shutdown Fault
	OPCODE trap
	CU-HR counter overflow trap
	Address match trap

MODE REGISTER FORMATS

.

K	ey	Field	Meaning
·	g	¢ VOLTAGE	(mrg.test) test mode indicator. This bit is set whenever the TEST/NORMAL switch on the maintenance panel is in TEST position and is reset otherwise. It serves to enable the program control of voltage and timing margins.
	h	MR ENABLE	(mrg.emr) enable mode register. When this bit is set, all other hits and controls of the mode register are active. When this bit is reset, the mode register controls are disabled.
		CACHE DIR	ADDRESS (cmr.address_mask) cache block address from cache directory.
	i	PAR BIT	(cmr.dir_parity) cache directory parity bit.
	j	LEV FUL	(cmr.level_full) cache level is full.
	k	CSH1 ON	(cmr.cache_1_on) first two columns of the cache are enabled.
	1	CSH2 ON	(cmr.cache_2_on) second two columns of the cache is enabled.
	m	OPND ON	(cmr.operands_from_cache) cache is enabled for operands.
	n	INST ON	(cmr.inst_from_cache) cache is enabled for instructions.
	0	CSH REG	(cmr.cache_to_reg_mode) enabled cache/register.
	q	STR ASD	(cmr.store_aside) store aside enabled.
	q	COL FUL	(cmr.column_full) column is full.
	r	RRO A	round robin counter, bit A.
	S	RRC B	round robin counter, bit B. (RRO A,E collected as cmr.rro_mask)
	t	LUF MSB	lockup timer setting, most significant bit.
	u	LUF LSB	lockup timer setting, least significant bit. (LUF MSB,LSB collected as cmr.luf_reg_mask)

Notes

.

- 1. These traps (address match, OPCODE match, CU-HR counter overflow) occur after completion of the next odd instruction following their detection. They are handled as Group VII faults in regard to servicing and inhibition. The complete Group VII priority sequence is:
 - 1 con 2 - tro 3 - sdf 4 - OPCCDE trap
 - 5 CU-HR counter overflow
 - 6 Address match trap
 - 7 External interrupts
- 2. The COL FUL, RRO A, RRO B, and CACHE DIR ADDRESS fields reflect different locations in cache depending on the final (absolute) address of the scpr instruction storing this data.

MODE REGISTER FORMATS 3/80

AN87A

SECTION II

SERIES 60 SYSTEM CONTROLLER AND MEMORY

This section gives the format of the program accessible registers of the Series 60 Level 66 Controller (SCU), the Level 68 System Controller (SC), and their associated memory.

SYSTEM CONTROLLER ILLEGAL ACTION CODES

The following are illegal action codes for the SC.

<u>Code</u>	<u>Priority</u>	<u>CPU flt</u>	Name
00 01 02 03	5 1 ·	12(cmd) 02(str) 12(cmd)	no illegal action. unassigned. nonexistent address. stop on condition. (Level 68 only)
04 05 06 07	12 11 10	12(cmd) 22(par) 22(par) 22(par)	unassigned. data parity, store to SC. data parity in store. data parity in store and store to SC.
10 11 12 13	4 13 3 7	12(cmd) 12(cmd) 12(cmd) 02(str)	not control. (Level 68 only) port not enabled. illegal command. store not ready.
14 15 16 17	2 6 8 9	22(par) 22(par) 22(par) 22(par)	ZAC parity, active module to SC. data parity, active module to SC. ZAC parity, SC to store. data parity, SC to store.
00 02	12 5 	12(cmd) 02(str) 12(cmd)	no illegal action. not used by system controller. nonexistent address. not used.
05 06 07	10 9 8	12(cmd) 22(par) 22(par) 22(par)	not used. data parity, store to SCU. data parity in store. data parity in store and store to SCU.
11 12 13	11 2 5	12(cmd) 12(cmd) 12(cmd) 02(str)	not used. port masked. illegal command. store not ready.
14 15 16 17	1 4 6 7	22(par) 22(par) 22(par) 22(par)	ZAC parity, active module to SCU. data parity, active module to SCU. ZAC parity, SCU to store unit. data parity, SCU to store unit.

SYSTEM CONTROLLER REGISTERS FORMAT

The read system controller register instructions and set system controller register (rscr and sscr) provide the ability to read several registers in SCs and SCUs. The effective absolute address of the instruction selects the SC (or SCU) to be referenced by referring to the port address assignment switches. Bits 3-14 of the instruction address are sent to the SC (or SCU) to specify the register to be referenced. Bits 15-17 are not interpreted since they are used in port selection for normal data and instruction fetches when port interlace is being used. The rscr instruction reads data into the combined A and Q registers of the processor. The sscr instruction sets data from the A and Q registers.

System Controller Mode Register (rscr/sscr 00000X)

PL/I declaration (scr.incl.pl1)

dcl 1	scr_mr	aligned	,
(2	pad1	bit(50)	,
2	identification	bit(4),	
2	TS_strobe_margin	bit(2),	
2	GO_strobe_margin	bit(2),	
2	ANSWER_strobe_margin	bit(2),	
2	DA_Strobe_margin	bit(2),	
2	EOC_strobe_margin	bit(2),	
2	PLUS_5_VOLT_margin	bit(2),	
2	parity_override	bit(1),	
2	parity_disable	bit(1),	
2	store_IA_disable	bit(1),	
2	ZAC_parity_error	bit(1),	
2	SGR accepted	bit(1),	
2	pad2	bit(1))	unal;

Upper Half (A register):



Lower Half (Q register):



```
Figure 2-1. Controller Mode Register (rscr/sscr 00000X) Data Format
```

ter an an an an an

Legend:

ID (scr.mr.identification) controller ID code. 0000 = 8034, 8035 0001 = Level 68 SC 0010 = Level 66 SCU

MODE REG these fields are used only by T&D.

REGISTERS FORMAT

2-2

System Controller Configuration Switches (rscr/sscr 00001X)

Note that the configuration switches of an SC cannot be set.

```
PL/I Declaration (scr.incl.pl1)
```

dcl 1	ser_efg1	aligned,	/*	Upper	half	*/
(2	mode_a	bit(3),				
. 2	bdry_a	bit(3),				
2	mode_b	bit(3),				
2	bdry_b	bit(3),				
2	int	bit(1),				
2	lwr	bit(1),				
2	addr_offset	bit(2),				
2	port_no	bit(4),				
2	port_enable	(0:7) bit(2),				
2	pima	<pre>(4) bit(9)) unaligned; /</pre>	* Lo	ower ha	alf *	/

Upper Half (A register):

00	0 2	0 3	0 5	0 6	0 8	0 9	1	1 2	1 3	1 4	1 5	1 6	1 9	2 0	2 1	2 2	2 3	2 4	2 5	22 67	2 8	2 9	3 0	3 1	3	3	33	_
MOD	A	BND	A	MOD	В	BND	В	a	b	AI	DR	PORT			A	Ē	3	С		D	Ē	Ξ	F		G		H	-
	3		3		3		3	1	1		2		4		2		2		2	2		2		2	ź	2	2	-

Lower Half (Q register):

3		4 	4 5	5	5 4	6 2	6 3	7 1
	MASK	A	MASK	В	MASK	С	MASK	D
		9		9		9		9

Figure 2-2. SC Configuration Switches (rscr 00001X) Data Format

Legend:

<u>Key</u>	<u>Field</u>	Meaning
	MOD A/B	<pre>(scr_cfg1.mode_a/b) state of store A/B. 000 = online. 001 = in test. 010 = offline.</pre>
	BND A/B	(scr_cfg1.bdry_a/b) size of memory in store A/B. 000 = 32K. 001 = 64K. 011 = 128K. 111 = 256K.
a		<pre>(scr_cfg1.int) interlace flag. 0 = stores are not interlaced. 1 = stores are interlaced.</pre>
Ъ		(scr_cfg1.lwr) low-order store flag. 0 = store A is low order. 1 = store B is low order.

. .

Key Field Meaning

ADR	(scr_cfg1.addr_offset) setting of	ADDRESS	CONTROL	OFFSET			
	switch.						
	00 = no offset.						
	01 = 16K offset.						
	10 = 32K offset.						
	11 = 64K offset.						

- PORT (scr_cfg1.port_no) 4-bit port number of the SC port through which the rscr instruction was received. Port 8 (1000) is the maintenance panel.
- A,B...H (scr_cfg1.port_enable) port state for each of the eight SC ports. 00 = port disabled. 01 = port in program control. 11 = port enabled.

MASK A,...,MASK D (scr_cfg1.pima) EXECUTE INTERRUPT MASK ASSIGNMENT (EIMA) switch settings, i.e., port assignment for each of the four execute interrupt masks. The assigned port corresponds to the bit position within the field. Absence of a bit indicates that the mask is not assigned. Port 8 is the maintenance panel.

PL/I declaration (scr.incl.pl1)

dcl 1	scr_cfg2	aligned,
(2	mask_a_assign	bit(9),
2	a_online	bit(1),
2	a1_online	bit(1),
2	b_online	bit(1)
2	b1_online	bit(1),
2	port_no	bit(4),
2	pad1	bit(1),
2	mode	bit(1)
2	nea_enabled	bit(1),
2	nea	bit(7),
2	int	bit(1),
2	lwr	bit(1),
2	port_mask_0_3	bit(4),
2	mask_b_assign	bit(9),
2	pad2	bit(12),
2	cyclic_prior	bit(7),
2	pad3	bit(4),
2	port_mask_4_7	<pre>bit(4)) unal;</pre>
Upper Half (A register):

0 0		001 891	1 1 1 1 1 1 2 3 4 5 6	1 2 2 2 9 0 1 2		2 3 3 3 9 3 1 2	3 5_
	MASK A	SIZE		M 0 0 D	NEA	I L PMR N W 0-3 T R	

Lower Half (B register):

3 4	4	55	66	66	7
6 4	5	67	34	78	1
MASK B	not used	CYCLIC PRIOR	not used	Pi 4	MR -7`

Figure 2-1. SCU Configuration Switches (rscr/sscr 00001x Data Format)

Legend:

MASK A	(scr_cfg2.mask_a_assign) EIMA switch setting for mask A. The assigned port corresponds to the bit position within the field. A bit in position 9 indicates that the mask is not assigned.
SIZE	(scr.cfg2.size) size of lower store.
	000 = 32K 001 = 64K 010 = 128K 011 = 256K 100 = 512K 101 = 1M 110 = 2M 111 = 4M
А	(scr_cfg2.a_online) store unit A online.
A 1	(scr_cfg2.a1_online) store unit A1 online.
В	(scr_cfg2.b_online) store unit B online.
В1	(scr_cfg2.B1_online) store unit B1 online.
PORT	(scr_cfg.port_no) 4-bit port number of the SCU port through which the rscr instruction was received. This field cannot be set with the sscr instruction.
MOD	(scr_cfg2.mode) program/manual mode. If this bit is a 1, all settable bits of the configuration register may be altered. This bit cannot be set with the sscr instruction.
NEA	(scr_cfg2.nea_enabled and scr_cfg2.nea) nonexistent address enable bit and nonexistent address. The first nonexistent address is 32,768 times the switch setting.
INT	<pre>(scr_cfg2.int) interlace flag, 0 = stores are not interlaced. 1 = stores are interlaced.</pre>

- LWR (scr_cfg2.lwr) low-order store flag. 0 = store A is low-order. 1 = store B is low-order.
- PMRO-3 (scr_cfg2.port_mask_0_3) port enable register for ports 0 through 3.
- MASK B (scr_cfg2.mask_b_assign) EIMA switch setting for mask B. (See mask A above.)
- CYCLIC (scr_cfg2.cyclic_prior) settings of the cyclic port priority PRIOR ("anti-hogging") switches.
- PRM 4-7 (scr_cfg2.port_mask_4_7) port enable register for ports 4 through 7.

System Controller Interrupt Mask Register (rscr/sscr 000N2X)

PL/I declaration (scr.incl.pl1)

```
dcl 1 scr_msk aligned,
  (2 interrupt_mask_1 bit(16),
  2 pad1 bit(16),
  2 port_mask_1 bit(4),
  2 interrupt_mask_2 bit (16),
  2 pad2 bit(16),
  2 port_mask_2 bit (4)) unal;
```

Upper Half (A register):

0		1	1 6							_	_						3 1	3 2	3	
	IER0-15		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	PERC)-3	
		16									-						16		4	-

Lower Half (Q register):

3		5 1	5 2							-							6 7	6 8	7	
	IER16-31		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	PER4	-7	
		16			-											•	16		4	-

Figure 2-2. Interrupt Mask Register (rscr/sscr 000N2X) Data Format

Legend:

- IER0-15 (scr_msk.interrupt_mask_1) program interrupt enable register for interrupts 00 through 15.
- PER0-3 (scr_msk.port_mask_1) port enable register for ports 0 through 3. This field is not set by sscr instruction.
- IER16-31 (scr_msk.interrupt_mask_2) program interrupt enable register for interrupts 16 through 31.
- PER4-7 (scr_msk.port_mask_2) port enable register for ports 4 through 7. This field is not set by sscr instruction.

REGISTERS FORMAT

AN87

System Controller Interrupt Cells (rscr/sscr 00003X)

(There is no include file for the declaration of this data.)

Upper Half (A register):



Lower Half (Q register):

Upper Half (A register):



Figure 2-3. Interrupt Cells (rscr/sscr 00003X) Data Format

A bit appearing in any position of the data indicates that the corresponding interrupt cell is set.

System Controller Clock (rscr/sscr 00004X)

(There is no include file for the declaration of this data.)



Figure 2-4. System Clock (rscr/sscr/rccl 00004X) Data Format

NOTE: The rccl instruction may also be used to read the system clock. The clock in an SC cannot be set with the sscr instruction. It must be set manually. The clock in an SCU cannot be set manually. It must be set using the sscr instruction. PL/I declaration (scr.incl.pl1)

scr_su	aligned	,
pad1	bit(36)	,
ZAC_line	bit(6),	-
syndrome	bit(8),	
identification	bit(4),	
EDAC_disabled	bit(1),	
pad2	bit(4),	
MINUS_5_VOLT_margin	bit(2),	
PLUS_5_VOLT_margin	bit(2),	
spare_margin	bit(2),	
PLUS_19_VOLT_margin	bit(2),	
pad3	bit(1),	
SENSE_strobe_margin	bit(2),	
pad4	bit(1),	
maint_functions_enabled	bit(1))	unal;
	<pre>scr_su pad1 ZAC_line syndrome identification EDAC_disabled pad2 MINUS_5_VOLT_margin PLUS_5_VOLT_margin pLUS_19_VOLT_margin pad3 SENSE_strobe_margin pad4 maint_functions_enabled</pre>	scr_sualignedpad1bit(36)ZAC_linebit(6),syndromebit(8),identificationbit(4),EDAC_disabledbit(1),pad2bit(2),PLUS_5_VOLT_marginbit(2),PLUS_19_VOLT_marginbit(2),pad3bit(1),SENSE_strobe_marginbit(2),pad4bit(1),maint_functions_enabledbit(1))

Upper Half (A register):

0		3
	ALL ZEROS	

Lower Half (Q Register):

3	44 · 12	45 555 90 345		7 1
ZAC	SYN	ID a	MAINT	

Figure 2-5. Store Mode Register (rscr/sscr 00006X) Data Format

Legend:

<u>Kev</u>	Field	Meaning
	ZAC	(scr_su.ZAC_line) address lines.
	SYN	(scr_su.syndrome) failure syndrome.
	ID	(scr_su.identification) store unit type identification. 0000 = high-speed core model AA1. 0001 = high-speed core model AA3. 0100 = 1K chip MOS memory with EDAC enabled. 1100 = 1K chip MOS memory with EDAC disabled. 1111 = 4K chip MOS memory.
a		(scr_su.EDAC_disabled) this bit is turned on when EDAC is disabled.
	MAINT	these fields are used only by T&D.

SECTION III

LEVEL 68 INPUT/OUTPUT MULTIPLEXER

This section gives the formats for the control words and the program accessible registers of the Level 68 Input/Output Multiplexer (IOM).

IOM MAILBOX LAYOUT

The IOM mailbox is a dedicated area in main store used for communication with the IOM and its attached peripherals. Its location is specified by the settings of the INTERRUPT BASE and IOM BASE switches on the IOM configuration panel. Multics currently allows two IOMs and requires that the INTERRUPT BASE for both be set to 1200(8). The IOM BASE settings required are 1400(8) for IOM A and 2000(8) for IOM B.

PL/I Declaration (iom_data.incl.pl1)

dcl	1	iom_mailbox\$	aligned ext,
	2	imw_array	(32) bit(32),
	2	system_fault_words	(32) bit(36),
	2	spec_status_words	(32) bit(36),
	2	unused	(32) bit(36),
	2	mailboxes	(2),
		3 mailbox	(0:63) like channel_mailbox;



Figure 3-1. IOM Mailbox Layout

The IMW ARRAY is indexed by interrupt number and contains one word for each interrupt. When channel "M" of the IOM signals interrupt "N", the IOM central sets bit "M" of 1200(8)+"N" to 1.

The SYSTEM FAULT WORD CIRCULAR QUEUES contains a 16-word circular queue for the system fault words from each of the allowed IOMs. See "System Fault Status" and Figure 3-9 later in this section.

The SPECIAL STATUS WORD CIRCULAR QUEUES contains a 16-word circular queue for the special status words from each of the allowed IOMs. See "Special Status" and Figure 3-11 later in this section.

The IOM A/B CHANNEL MAILBOXES contain a 4-word mailbox for each of the 64 channels of IOM A/B. See "IOM Channel Mailbox Layout" and Figure 3-2 below.

IOM CHANNEL MAILBOX LAYOUT

Each of the 64 allowed channels of the IOM has a 4-word mailbox located at $< IOM_MAILBOX_BASE>$ + 4*<CHANNEL_NUMBER>.

PL/I Declaration (iom_data.incl.pl1)

dcl	1	channel_mailbox	based aligned,
	2	lpw	bit(36),
	2	lpwx	bit(36),
	2	SCW	bit(36),
	2	dew	bit(36);

0 3 0 5	
LPW	
LPW EXTENSION	
SCW	
DCW	

Figure 3-2. IOM Channel Mailbox Layout

Legend:

LPW, LPW EXTENSION (channel_mailbox.lpw and channel_mailbox.lpwx) See Figure 3-3 below. SCW (channel_mailbox.scw) See Figure 3-8 below. DCW (channel_mailbox.dcw) See Figure 3-5 through 3-7 below.

IOM CONTROL WORD FORMATS

List Pointer Word (LPW)

```
PL/I Declaration (iom_lpw.incl.pl1)
                  based (lpwp) aligned,
del 1 lpw
                  bit(18),
   (2 dcw_addr
                  bit(1),
    2 res
                  bit(1),
    2 iom_rel
                  bit(1),
    2 ae
                  bit(1),
    2 nc
                  bit(1),
    2 tal
                  bit(1),
bit(12)) unal;
    2 rel
    2 tally
dcl 1 lpw_ext based (lpwep) aligned,
               bit(9),
   (2 base
               bit(9),
bit(18)) unal;
    2 bound
    2 idewp
```

```
(Also see Figure 3-2 above.)
```

LPW:



```
LPW Extension:
```



Figure 3-3. IOM List Pointer Word (LPW) Format

Legend:

DCW	(PCW)	PTR		
		(lpw.dcw_addr) address	of DCW list, or, for connect channel	(channel
		2) only, PCW address.	See Figure 3-4 through 3-7 below.	

R

(lpw.res) IDCW restrict bit. (The IDCW control bit from every TDCW
(tdcw.res) is ORed into this LPW bit. See "Data Control Word" below.)
0 = IDCWs are permitted.
1 = IDCWs are prohibited.

- H (lpw.iom_rel) hardware relative addressing bit. A copy of the software relative addressing bit, bit 23, made at IDCW fetch or first list service.
- E (lpw.ae) DCW address extension bit. (the address extension control bit from every TDCW (tdcw.ec) is ORed into this bit.)
 - 0 = Fetch DCWs according to the DCW PTR (lpw.dcw_addr) without regard to the address extension value (pcw.ext). All DCWs must reside in lower 256K of store.
 - 1 = Fetch DCWs according to the DCW PTR (lpw.dcw_addr) and the address extension (pcw.ext). DCWs may reside anywhere in main store.
- N (lpw.nc) tally control bit. 0 = update TALLY and DCW PTR as DCWs are fetched. 1 = do not update TALLY or DCW PTR.
 - (lpw.rel) software relative addressing bit. (The relative addressing control bit from every TCDW (tdcw.rel) is ORed into this LPW bit.) O = Perform data transfers to absolute store addresses determined by
 - the address extension value and the DCW data address (dcw.address) without regard to LOW BND and SIZE.
 - 1 = Perform data transfers to store addresses determined by considering the DCW data address as a relative offset to the address extension value and the value of LOW BND. Also, check each DCW data address against the value of SIZE for boundary violations.
- T (lpw.tal) tally runout flag. 0 = do not signal tally runout on TALLY exhaust. 1 = signal tally runout on TALLY exhaust.

TALLY (lpw.tally) count of DCWs in list.

- LOW BND (lpw_ext.base) mod512 base address for current data transfer.
- SIZE (lpw_ext.bound) mod512 bound for current data transfer. (Relative to LOW BND.)
- IDCW PTR (lpw_ext.idiwp) address of most recent IDCW.

Peripheral Control Word (PCW)

PL/I Declaration (iom_pcw.incl.pl1)

dcl 1	pcw	based (pcwp)	aligned,
(2	command	bit(6),	
2	device	bit(6),	
2	ext	bit(6),	
2	code	bit(3),	
2	mask	bit(1),	
2	control	bit(2),	
2	chan_cmd	bit(6),	
2	count	bit(6),	
2	mbz1	bit(3),	
2	channel	bit(6),	
2	mbz2	bit(27)) una	1:

S

Even Word:

 0 0	0 5	0	1 1	1		1 1 7 8		2 2	2 2 2 3	2 4		2 9	3 0		3 5
DEV CMND)	DEV COD	E	ADR I	EXTN	1	1	1 M	CN	CHN	CMND		CHN	DATA	
	6		6			6		3 1				6			6

Odd Word:

0		0 2	0 3		0 8	0 9	_										_															3 5
0	0	0	CHN	NMBR		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		3			6																										2	27

Figure 3-4. IOM Peripheral Control Word (PCW) Format

Legend:

DEV	CMND	(pcw.command) device command.
DEV	CODE	(pcw.device) device address.
ADR	EXTN	(pcw.ext) address extension for addressing beyond 256K.
М		(pcw.mask) channel control mask. 0 = normal operation. 1 = mask channel OFF and initialize.
CN		<pre>(pcw.control) channel control. 00 = terminate at end of I/O operation. 10 = proceed (list service) at end of I/O operation. 11 = set marker interrupt and proceed at end of I/O operation.</pre>
CHN	CMND	<pre>(pcw.chan_cmd) channel command. 00 = single record data transfer. 02 = nondata transfer. 06 = multirecord data transfer. 10 = single character record data transfer.</pre>
CHN	DATA	(pcw.count) channel data as required. (filemark character, backspace count, etc.)
СНМ	NMBR	(pcw.channel) the channel to be connected with this PCW.

Data Control Word (DCW)

There are three types of data control words:

DCW	Data Transmission D	CW.
IDCW	Instruction DCW.	
TDCW	Transfer DCW.	

DATA TRANSMISSION DCW

```
PL/I Declaration (iom_dcw.incl.pl1)
```

dcl 1	dcw	based (dcwp) aligned,
(2	address	bit(18),
2	char_pos	bit(3),
2	m64	bit(1),
2	type	bit(2),
2	tally	bit(12)) unal;





Legend:

ADDRESS	(dcw.address) data address.									
CP	(dcw.char_pos) character position address (byte size determined by channel).									
С	(dcw.m64) tally control. 0 = word tally. 1 = character tally.									
Т	(dcw.type) I/O operation type. OO = IOTD (transmit and disconnect). O1 = IOTP (transmit and proceed). 11 = IONTP (no transmit and proceed).									
TALLY	(dcw.tally) element (word or character) count.									
INSTRUCTI	ON DCW									
PL/I Decl	aration (iom_pew.incl.pl1)									
dcl 1 idc (2 com 2 dev 2 ext 2 cod 2 ext 2 con 2 cha 2 cou	<pre>w based (idcwp) aligned, mand bit(6), ice bit(6), e bit(6), </pre>									
0	0 0 1 1 1 1 2 2 2 2 2 2 3 3 5 6 1 2 7 8 0 1 2 3 4 9 0 5									
DEV	CMND DEV CODE ADR EXTN 1 1 1 M CN CHN CMND CHN DATA									
	6 6 6 3 1 2 6 6									



Legend:

DEV	CMND	(idcw.command) device command.
DEV	CODE	(idcw.device) device address.
ADR	EXTN	(idcw.ext) address extension for addressing beyond 256K.
М		<pre>(idcw.ext_ctl) address extension control. 1 = reset address extension value. 0 = do not reset address extension value.</pre>
CN		<pre>(idcw.control) channel control. 00 = terminate at end of I/O operation. 10 = proceed (list service) at end of I/O operation. 11 = set marker interrupt and proceed at end of I/O operation.</pre>
CHN	CMND	<pre>(idcw.chan_cmd) channel command. 00 = single record data transfer. 02 = nondata transfer. 06 = multirecord data transfer. 10 = single character record data transfer.</pre>
CHN	DATA	(idcw.count) channel data as required. (filemark character, backspace count, etc.)

.

.

TRANSFER DCW

PL/I Declaration (iom_dcw.incl.pl1)

dcl 1	tdew	based (t	dewp)	aligned,
(2	address	bit(18),	,	
2	mbz1	bit(4),		
2	type	bit(2),		
2	mbz2	bit(9),		
2	ec	bit(1),		
2	res	bit(1),		
2	rel	bit(1))	unal;	

0	1 1 7 8	1	2 2 1 2	22 34			3333 2345
ADDRESS	0	0 0	0 1	0 0	000	0 0 0 0	OEIR
· ·	18		4	2			9 1 1 1

Figure 3-7. IOM Transfer DCW Format

Legend:

ADDRESS	(tdcw.address) address of next DCW.
Е	(tdcw.ec) address extension control, ORed into LPW "E" bit, (See Figure 3-3 above).
I	(tdcw.res) IDCW control, ORed into LPW "R" bit (see Figure 3-3 above).
R	(tdcw.rel) relative addressing control, ORed into LPW "S" bit (see Figure 3-3 above).

Status Control Word (SCW)

PL/I Declaration (iom_scw.incl.pl1)

dcl 1	SCW	based (scwp)	aligned,
(2	address	bit(18),	
2	lq	bit(2),	
2	mbz	bit(4),	
2	tally	bit(12)) una	1;



Figure 3-8. IOM Status Control Word (SCW) Format

Legend:

ADDRESS (scw.address) status data address.

Q	(scw.lq) status queue control.					
	00 = store status in normal tallying mode.					
	01 = store status into a 3-word circular queue.					
	10 = store status into a 32-word circular queue.					
	11 = reserved.					
TALLY	(scw.tally) status tally count.					

IOM STATUS WORD FORMATS

System Fault Status

A system fault word is stored as data by the system fault channel (channel 1) of the IOM at the location specified in the fault channel DCW mailbox whenever a system fault is detected by the IOM central.

PL/I Declaration (iom_stat.incl.pl1)

dcl 1	faultword	based (statp)	aligned,				
(2	mbz1	bit(9),					
2	channel	bit(9),					
2	serv_req	bit(5),					
2	mbz2	bit(3),					
2	controller_fault	bit(4),					
2	io_fault	<pre>bit(6)) unal;</pre>	an a	(a_1,b_2,\ldots,a_n)	.• t		



Figure 3-9. IOM System Fault Status Word Format

Legend:

.

- CHN (faultword.channel) channel being serviced when the fault was detected.
- SR, M, D (faultword.serv_req) the SR, M, and D fields are decoded together to indicate the service being performed when the system fault occurred.

<u>SR</u>	M	<u>D</u>	service
0	x	x	invalid.
1	1	0	first list service.
	0	x	normal (^first) list service.
	1	1	backup list service.
2	x	x	status service.
3	x	x	program interrupt service.
4	0	0	single-precision indirect data load.
	0	1	double-precision indirect data load.
5	0	0	single-precision indirect data store.
	0	1	double-precision indirect data store.
6	0	0	single-precision direct data load.
	0	1	double-precision direct data load.
	1	0	direct read and clear data load.
7	0	0	single-precision direct data store.
	0	1	double-precision direct data store.

IAC (faultword.controller_fault) illegal action code as received from SC or SCU (See "System Controller Illegal Action Codes" in Section II).

FLT CODE (faultword.io_fault) coded IOM central fault.

Octal value Meaning

- 00 no fault.
- 01 attempt to issue a PCW to a channel with channel number \geq (40)8.
- 02 a channel requested a service with a service request code of zero, a channel number of zero, or a channel number \geq (40)8. (NOTE: Channel number \geq (40)8 fault is inhibited when IOM is in test.)
- 03 parity error on the read data when accessing IOM scratchpad.
- 04 control word address will be incremented to all zeros (256K overflow) and tally will not be decremented to zero.

<u>Octal value</u>	Meaning
05	tally was zero for an update LPW (LPW bit 21 = 0) when the LPW was fetched for the connect channel.
06	DCW fetched for the connect channel did not have bits $18-20 = "111"b$.
07	DCW fetched for a data service was a TDCW or had bits 18-20 = "111"b.
10	DCW fetched for a 9-bit channel contained an invalid character position.
11	no response to an interrupt from an SC or SCU within 16.5 microseconds.
12	parity error on the read data when accessing an SC or SCU.
13	illegal tally control for an LPW (LPW bits 21-22 = "00"b) when the LPW was fetched for the connect channel.
14	LPW fetched indicates relative address DCWs (LPW bit 23 = "1"b) while operating in Multics mode.
15	fetched a modulo-64 DCW (DCW bit 21 = "1"b) while operating in standard or extended GCOS mode.
16	LPW fetched indicates use of address extension (LPW bit 20 = "1"b) while operating in standard GCOS mode.
17	no port selected during attempt to access main memory.

<u>Channel Status</u>

.

e di

PL/I Declaration (iom_stat.incl.pl1)

dcl 1 (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	status t power major sub eo marker soft initiate abort channel_stat central_stat ext rcount address chan pos	<pre>based (statp) bit(1), bit(4), bit(6), bit(1), bit(1), bit(2), bit(1), bit(2), bit(1), bit(3), bit(3), bit(3), bit(6), bit(6), bit(6), bit(18), bit(2)</pre>	aligned,	н. На Полониј Полониј Полони Полони Полони Полони Полони Полони Полони Полони Полони Полон	
2 2 2 2 2 2 2 2 2 2 2 2 2 2	address char_pos r type tally	<pre>bit(0), bit(18), bit(3), bit(1), bit(2), bit(12)) unal</pre>	a shekara she jaray	a dheach na sairteach anns	tu kitu

IOM STATUS FORMATS

3-10

AN87

Even Word:

000 0	0 1 6 1	1 1 1 1 2 3 4	1 1 1 5 6 7	1 2 2 2 8 0 1 3	2 2	3 3 0 5
1 P MAJOR	SUBSTATUS	EMS	/WIA	CHN CEN	ADDREXT	RECORDRES
1 1 4	6	1 1	2 1 1	3 3	6	6

Odd Word:

0		1 1 2 2 2 2 2 7 8 0 1 2 3 4	3
1 	NEXT DATA ADDR	CHR R T	DCW TALLY RESIDUE
		18 31 2	12

Figure 3-10. IOM Channel Status Data Format

Legend:

5

Ρ	(status.power) device power bit. 0 = device is online and operable. 1 = device is not cabled or is powered off.
MAJOR	(status.major) device major status (see Section V or Appendix C $$ under the specific device).
SUBSTATUS	(status.sub) device substatus (see Section V or Appendix C under the specific device).
Ε	<pre>(status.eo) PSI even/odd bit. 0 = termination occurred after the odd word was stored by a PSI channel operating in binary mode. 1 = termination occurred after the even word was stored by a PSI channel operating in binary mode. (NOTE: This bit will always be "0" for PSI channels in ASCII mode and for non-PSI channels.)</pre>
М	(status.marker) marker bit. 0 = initiate/terminate status as per "I" bit described below. 1 = marker interrupt status.
S/W	(status.soft) 2-bit field set to 0's by hardware and available for use by software interrupt handler.
I	<pre>(status.initiate) initiation bit. 0 = terminate/marker status as per "M" bit described above. 1 = initiate status in response to a request status (reqs) or reset status (ress) command.</pre>
A	(status.abort) software abort bit (set to 0 by hardware).

CHN (status.channel_stat) IOM channel status.

<u>Value</u>	Meaning
0	normal.
1	unexpected PCW (connect while busy).
2	invalid channel instruction in PCW.
3	incorrect DCW on list service.
4	incomplete command sequence.
5	unassigned.
6	parity error at peripheral interface.
7	parity error on I/O bus, data to channel.

CEN (status.central_stat) IOM central status.

Value Meaning

0	normal.
1	LPW tally runout, not connect channel.
2	two TDCWs.
3	boundary error.
4	address extension change in restricted mode.
5	IDCW in restricted mode.
6	character position/size discrepancy. list service
7	parity error on I/O bus, data from channel.

ADDREXT (status.ext) address extension value.

RECORDRES (status.rcount) residue in PCW or last IDCW record count field.

- NEXT DATA ADDR (status.address) address of <u>next</u> data word to be transmitted.
- CHR (status.char_pos) character position of <u>next</u> character to be transmitted.
- R (status.r) read bit. 0 = device is writing. 1 = device is reading.

T (status.type) TYPE field of last DCW.

DCW TALLY RESIDUE (status.tally) residue in TALLY field of last DCW.

Special Status

A special status word is stored as data by the special status channel (channel 6) of the IOM whenever the appropriate service request is made by a PSI channel. PSI channels store terminate and marker status through their own channel mailboxes, but store status for special interrupts through the special status channel.

PL/I Declaration (iom_stat.incl.pl1)

dcl 1 special_status based (statp) aligned,

(2	t	bit(1),	
2	channel	bit(8),	
2	pad1	bit(3),	
2	device	bit(6),	
2	pad2	bit(1),	
2	byte2	bit(8),	
2	pad3	bit(1),	
2	byte3	bit(8))	unal;
	•		

IOM STATUS FORMATS

ي م

AN87



Figure 3-11. IOM Special Status Word Format

Legend:

CHNNO	(special_status.channel) special status.) t1	ne numb	per of	the	e ch	nannel	storing	this
DEVICE	(special_status.device) special interrupt.	the	device	address	of	the	device	causing	the

HEX1,2 (special_status.byte2) the first 8-bit status byte from the MPC.

HEX3,4 (special_status.byte3) the second 8-bit status byte from the MPC.

DEVICE SPECIAL INTERRUPTS

If DEVICE in Figure 3-11 above is nonzero, the special interrupt was caused by a signal from a device attached to the MPC and the status description is as follows:

HEX1,2	HEX3.4	
(octal)	(octal)	Meaning
000	000	printer to run: normal.
000	001	disk pack changed or,
		tape drive(*) malfunction or,
		reader/punch to ready or,
		printer to run: print one line.
000	002	disk drive released or.
		tape drive(*) released or,
		reader/punch released or,
		printer to run: forward space.
000	003	printer to run: forward to top.
000	004	tape drive(*) standby loaded or,
		printer to run: invalid line.
000	005	printer to run: reverse rewind.
000	006	printer to run: backspace.
000	007	printer to run: backspace top.
000	010	tape drive(*) to standby.
000	020	tape drive(*) to ready.
000	040	tape drive(*) unload complete.
000	100	tape drive(*) rewind complete.
		· ·

(*) status bits from tape drives may be ORed together to show multiple status conditions.

.

CONTROLLER SPECIAL INTERRUPTS

If DEVICE in Figure 3-11 above is zero, the special interrupt was caused by an internal controller condition and the status description is as follows:

HEX1,2	HEX3,4 (octal)	Meaning
001	000	suspend command accepted.
002	000	release command accepted.
004	002	completed Test LAELT or CSELT#1.
004	004	completed Test ELT#2.
004	005	completed Test CSELT#2.
004	006	completed Test MMLT.
004	023	completed Test ELT#1.
004	121	completed Test CAITR1 for MTS500.
004	122	completed Test CAITR2 for MTS500.
004	123	completed Test CAITR3 for MTS500.
004	146	completed Test BTLT.
004	312	completed Test CAITR1 or CAITR2 for DSS181/DSS190.
XXX	XXX	if the first two bits of HEX1,2 are "01"b, then
		the operator has pressed the INTERRUPT key on the
		MPC and:
		For DSS190 or URC - setting of thumbwheel
		switches.
		For DSS181 or MTS500 - setting of configuration
		switches.

•

.

.

e i se

.

SECTION IV

LEVEL 68 BULK STORE

This section gives the formats of the control words and status words for the bulk store.

BULK STORE MAILBOX LAYOUT

The bulk store mailbox is a dedicated area in main store used for communication with the Bulk Store Subsystem. Its location is determined by the setting of the CONTROL BASE switches for the port group being used by Multics on the bulk store controller (BSC) configuration panel. Multics currently requires this setting to be 1100(8).

(There is no include file for the declaration of this data.)



Figure 4-1. Bulk Store Mailbox Layout

CURRENT STATUS BLOCK FORMAT

1

PL/I Declaration

Word 0:

dcl	1	csb	aligned based,
	2	dcb_address	bit(24) unaligned,
	2	rel	bit(1) unaligned,
	2	mbz	bit(6) unaligned,
	2	status	unaligned,
		3 sse	bit(1) unaligned,
		3 nde	bit(1) unaligned,
		3 spe	bit(1) unaligned,
		3 ss	bit(1) unaligned,
		3 busy	bit(1) unaligned,

AN87





Legend:

<u>Kev</u>	Field	Meaning
	DCB ADDRI	ESS (csb.dcb_address) address of current data control block (DCB).
	А	(csb.rel) relative/absolute bit. 0 = DCB ADDRESS is relative to mailbox base. 1 = DCB ADDRESS is absolute.
a	SSE	(csb.status.sse) status storage error. The BSC was unable to store status properly. DCB ADDRESS contains the address of the DCB for which status was to be stored. Flag applies to both DCB status block storage (see Figures 4-7 through 4-11 following) and single-word status storage. The BSC has halted and reset the BUSY bit (see below).
b	NDE	(csb.status.nde) next DCB error. The BSC was unable to read the NEXT DCB ADDRESS in the DCB referenced by the CSB. The BSC has stopped and reset the BUSY bit.
с	SPE	(csb.status.spe) status pointer error. The BSC was unable to access and use the DCB status pointer. DCB ADDRESS contains the DCB for which status was to be stored. The BSC has stopped and reset the Busy bit.
d	SS	(csb.status.ss) service started. This bit is set to "1"b by the BSC when it responds to a connect. It remains set until the the completion of the service and then is reset.
e	BUSY	(csb.status.busy) busy. O = BSC is stopped. 1 = BSC is busy.

DATA CONTROL BLOCK FORMAT

PL/I Declaration

dcl 1 2 2 2 2 2	1 2 2 2 2 2 2 2	dcb (1), abs_thread rel mbz op_started mbz1	<pre>bit(24) unaligned, bit(1) unaligned, bit(9) unaligned, bit(1) unaligned, bit(1) unaligned.</pre>
	2	<pre>status, 3 status_block_ptr 3 rel 3 unused</pre>	<pre>bit(23) unaligned, bit(1) unaligned, bit(10) unaligned,</pre>

AN87

2	mem addr	bit(24) unaligned.
2	tallv	bit(12) unaligned.
2	store addr	bit(24) unaligned.
2	control field	unaligned,
	3 tis -	bit(1) unaligned,
	3 tad	bit(1) unaligned,
	3 sps	bit(1) unaligned,
	3 ieo	bit(1) unaligned,
	3 seo	bit(1) unaligned,
	3 mbz	bit(1) unaligned,
	3 int	bit(1) unaligned,
	3 dcw	bit(1) unaligned,
	3 instr	bit(3) unaligned,

Word O:

0		2 2 2 3 4 5	333 345
	NEXT DCB	0 0 0 0 0 0 4	0 0 a 0
4		24 1	9 1 1

Figure 4-3. Bulk Store Data Control Block (DCB) Format, Word O

Legend:

<u>Kev</u>	<u>Field</u>	Meaning
	NEXT ,DCB	(dcb.abs_thread) address of next DCB in DCB chain. If address is zero, the BSC stops after completion of this DCB execution.
	А	(dcb.rel) relative/absolute bit. 0 = NEXT DCB is relative to mailbox base. 1 = NEXT DCB is absolute.
а		(dcb.op_started) op_started. A software flag used by the bulk_store_control program to signal that the DCB is active.

Word 1:



Figure 4-4. Bulk Store Data Control Block (DCB) Format, Word 1

Legend:

STATUS ADR (dcb.status.status_block_ptr) address of DCB status block.

А

(dcb.status.rel) relative/absolute flag. 0 = STATUS ADR is relative to mailbox base. 1 = STATUS ADR is absolute.





Figure 4-5. Bulk Store Data Control Block (DCB) Format, Word 2

Legend:

- MAIN STORE ADR (dcb.mem_addr) main memory address for data transfer.
- TALLY (dcb.tally) tally count for data transfer. (See TIS field in Figure 4-6 below for size of increment.)

Word 3:

0		2 2 2 2 2 2 2 3 3 3 3 3 4 5 6 7 8 9 0 1 2 5
	BSU ADR	abcd0efg CMD
		24 1 1 1 1 1 1 1 4

Figure 4-6. Bulk Store Data Control Block (DCB) Format, Word 3

Legend:

<u>Kev</u>	Field	Meaning
	BSU ADR	(dcb.store_addr) Bulk Store Unit (BSU) address for data transfer.
a	TIS	(dcb.control_field.tis) tally increment selector. Selects the increment to be used on the TALLY field of DCB Word 2. 0 = 64-word increment. 1 = 1-word increment.
b	T&D	(dcb.control_field.tad) T&D mode indicator. The command in CMD is redefined as a Test & Diagnostic command.
С	SPS	<pre>(dcb.control_field.sps) status pointer selector. Used to define the mode of status storage. 0 = store single-word status into DCB, word 1. 1 = store DCB status block at address given in DCB, word 1.</pre>
d	IOE	(dcb.control_field.ioe) interrupt on error. If set, the BSC generates a program interrupt at the completion of DCB execution and status storage if the status is other than SUBSYSTEM READY (See Bulk Store Peripheral Status).
е	SOE	(dcb.control_field.soe) stop on error. If set, the BSC will stop at the completion of DCB execution and status storage if the status is other than SUBSYSTEM READY.
f	INT	(dcb.control_field.int) interrupt. If set, the BSC generates a program interrupt at the completion of DCB execution and status storage.

.....

AN87

وتصبيعها وتصبحا والمعدد متجرية متعاور فرعو والمديم والروان

<u>Key</u>	<u>Field</u>	Meaning
g	DCW	<pre>(dcb.control_field.dcw) DCW control flag. 0 = DCB, word 2, is a main store address for data transfer. 1 = DCB, word 2, is the main store address of a GCOS type DCW list for data transfer control.</pre>
	CMD	(dcb.control_field.inst) coded BSC command.
		00nop02load configuration04load base and limit (not used by Multics)05power off enable06read configuration10write zeros11write12write conditional13write and verify14compare15read16read nontransfer

(Undefined commands will cause a BSC abort.)

BULK STORE STATUS BLOCK FORMAT

(This bulk store status has the same format whether it appears as word 0 of the status block or as word 1 of the DCB.)

PL/I Declaration

```
dcl 1 dcb status_block,
    2 status bit(36),
    2 dcw_residue,
    3 abs_addr bit(24) unaligned,
    3 tally bit(12) unaligned,
    2 hardware_indicators bit(36),
    2 dcw pointer bit(36);
```

Word 0:

0000	0 1	1 1	1 1 1 1	2 2 2	2222	2	3
	I	2 4			450		2
10 MAJ	SUBSTATUS	EDAC	0 1 0 0	O O ERR	R T C	0 0 0 0 0	0 0 0
	L6	i					<u>↓</u>

Figure 4-7. Bulk Store DC3 Status Block Format, Word O

Legend:

MAJOR, SUBSTATUS These fields are directly analogous to the MAJOR and SUBSTATUS fields as stored by the IOM. See "Bulk Store Peripheral Status" below for a description of these fields.

EDAC error indicators.

I initiation interrupt flag. Used only with DCB COMMAND REJECT status (See "Bulk Store Peripheral Status" below). ERR error indicators. R read flag. 0 = data was read from the BSU to main store. 1 = data was written from main store to the BSU. T type code. This field is set to the DCW type if DCWs are used. Word 1:





Legend:

```
DCW RESIDUE
This word contains the 24-bit main store address and 12-bit residual
tally after the final word of the DCB execution is transmitted.
```

Word 2:



Figure 4-9. Bulk Store DCB Status Block Format, Word 2

Word 3:



Figure 4-10. Bulk Store DCB Status Block Format, Word 3

Not used by Multics.

BULK STORE

Word 4:



Figure 4-11. Bulk Store DCB Status Block Format, Word 4

BULK STORE PERIPHERAL STATUS

The MAJOR and SUBSTATUS fields in Figure 4-7 are interpreted according to the list below.

MAJOR SUBSTATUS

40 SUBSYSTEM READY.

00 subsystem ready.

- 42 SUBSYSTEM ATTENTION.
 - 01 hardware write inhibited. A write operation was attempted to a bulk store unit (BSU) that had its WRITE INHIB switch ON.
 - 02 no response from BSU. The addressed BSU did not respond within the allowable time.
 - 04 error detected in BSU. The selected BSU detected a parity error at the address specified, or the selected BSU was offline or powered down.
 - 20 BSU address not present. No BSU is configured for the address specified in the command.

43 DATA ALERT. 01 u

uncorrectable BSU data error.

- One of the following occurred:
 - 1. One or more multiple-bit errors were detected in the data transferred from the BSU.
 - The hardware EDAC syndrome indicated the wrong BSU location was addressed during a read operation.
 A data parity error was detected when the EDAC function
 - 3. A data parity error was detected when the EDAC function was inactive.
- 02 data parity error. A parity error was detected within the bulk store controller (BSC), by the system controller (SC), or on the BSC/SC interface.
- 04 write conditional inhibited. A write conditional command was attempted but was not executed because the first BSU word addressed did not contain zeros.

1

- 10 hardware detected control error. One of the following occurred:
 - 1. The BSC detected an internal parity error on an address
 - or tally used for data transfer control. The SC did not respond to a BSC request within the 2. allowable time.
 - The SC reported an illegal action (IA) which was not 3. data parity, out-of-bounds, or nonexistent memory.

20 write verification failed. A write and verify command was attempted and the data read from the BSU contained uncorrectable errors.

- 40 failed to compare. A compare command was executed and the data did not compare.
- 44 END OF FILE.
 - 00 The tally in DCB, word 2, (see Figure 4-5 above) exhausted before tally exhaust in a given DCW string. Multics does not use this DCW feature and this status should never be seen.
- 45 DCB COMMAND REJECT.
 - 01 invalid command. The BSC is unable to recognize the command code in the DCB.
 - 02 DCB parity error. A parity error occurred during the reading of the DCB from main store.
 - 04 invalid BSU address. The bulk store unit (BSU) address for data transfer was not 0 modulo 4.
 - 10 hardware detected control error. One of the following occurred:
 - 1. An error was detected by the BSC while reading the third and fourth words of the DCB.
 - 2. An IA other than data parity was returned by the SC during the control sequence.

55 DCW REJECT.

- 01 invalid DCW.
- 02 hardware detected data error.
- 04 DCW out of bounds.
- 10 hardware detected control error.

SECTION V

PERIPHERALS

This section gives a brief summary of the peripheral devices supported by Multics, the commands for these devices, and the status they return. If more detail is required for a particular status, consult Appendix C. Peripheral status is shown in two ways. The major and substatus is given. In addition, the status is shown in octal as it appears in the four MSD of an IOM status word.

PERIPHERALS SUPPORTED BY MULTICS

The various peripherals supported on the Multics system are listed below.

.

Card Readers	CRZ201 CRU1050
Card Punches	CPZ201 PCU0120
Line Printers	PRT201/202 PRT300/301 PRT303 PRU1200/1600
Disk Storage Subsystems	DSS181 DSS190/191 NDM400
Magnetic Tape Subsystems	MTS400 MTS500
System Consoles	CO8030 CSU6001 (EMC655) CSU6002 (SCC655)

.-

DISK STORAGE CHARACTERISTICS

	<u>MSU0454</u>	<u>MSU0400</u>	<u>DSU190</u>	<u>DSU181</u>
sectors per track	40	40	31	18
tracks per cylinder	19	19	19	20
sectors per cylinder	760	760	589	360
cylinders per device	814	410	410	202
sectors per device	618640	311600	241490	72720
Multics records per cylinder	47	47	36	22
Unused sectors per cylinder	8	8	13	8
Multics records per device	38258	19270	14760	4444
Avg. seek time	25ms	30ms	30ms	34ms
Avg. Rotational latency	8.3ms	8.3ms	8.3ms	12.5ms
Transfer time for Multics records	6.7ms	6.7ms	8.6ms	22.5ms

·

AN87

· .

and the second secon

CARD READER

Command	<u>Octal Code</u>
Request Status	00
Reset Status	40
Read Card Binary	01
Read Card Alphanumeric	02
Read Card Mixed	03
Read Card ASCII (not in CPL)	04
Read Card ASCII Mixed (not in CPL)	05
Read Card EBCDIC (not in CPL)	06
Read Card Mixed ASCII (not in CPL)	07
Reserve Device (not in CPL)	66
Release Device (not in CPL)	67
Set Native Mode (not in CPL)	65

<u>Status</u>	Major	<u>Substatus</u>	<u>Octal</u>
Channel Ready 51-Column Cards	0000	000001	4001
Attention Off-Line Hopper/Stacker Manual Halt Last Batch Feed Alert Card Jam Read Alert Sneak Feed	0010	000000 xxx0x1 xxx01x xxx1x1 0x10xx x1x0xx 1x00xx 1x10xx	4200 4201 4202 4205 4210 4220 4240 4250
Data Alert Transfer Timing Alert Validity Alert Dual Read Alert No Read Instruction	0011	000001 000x10 0001x0 001000	4301 4302 4304 4310
Command Reject Invalid Op Code Invalid Device Code Parity, IDCW/LC#	0101	0000x1 00001x 000100	4501 4502 4504
MPC Attention IAI Error DAI Error DA Transfer Error Invalid Punch	1010	000001 000010 000100 001000	5201 5202 5204 5210
MPC Data Alert Transmission Parity DAI Error	1011	000001 000101	5301 5305
MPC Command Reject Illegal Procedure Illegal LC# Device Reserved	1101	000001 000010 001000	5501 5502 5510

1

.

•

CARD PUNCH

Command	<u>Octal C</u>	lode	
Request Status Reset Status Punch Card Binary Punch Card Alphanumeric Punch Card Edited Alphanumeric	00 40 11 12 13		
Punch Card ASCII (not in CPI version) Punch Card EBCDIC (not in CPI version) Reserve Device (not in CPI version) Release Device (not in CPI version)	14 15 66 67		
Status	Major	<u>Substatus</u>	<u>Octal</u>
Channel Ready Ready	0000	000000	4000
Attention Off-Line Hopper/Stacker Manual Halt Chad Box Full Feed Failure Card Jam	0010	000000 0xxxx1 0xxx1x 0xx1xx 0x1xxx 01xxxx	4200 4201 4202 4204 4210 4220
Data Alert Transfer Timing Alert Transmission Parity Alert Punch Alert	0011	000xx1 000x1x 0001xx	4301 4302 4304
Command Reject Invalid Op Code Invalid Device Code Parity Error, IDCW/LC#	0101	000001 000010 000100	4501 4502 4504
MPC Attention IAI Error DAI Error DA Transfer Error	1010	000001 000010 000100	5201 5202 5204
MPC Data Alert Transmission Parity DAI Error PSI Data Overflow	1011	000001 000101 000110	5301 5305 5306
MPC Command Reject Illegal LC# Illegal Procedure Device Reserved	1101	000010 000001 001000	5502 5501 5510

PERIPHERALS

нş.,

•

<u>PRINTERS</u>

Command (Models PRT203/303, PRU1200/1600)	<u>Octal Code</u>
Request Status	00
Reset Status	40
Print Nonedited BCD, Slew Zero Lines	10
Print Nonedited BCD, Slew One Line	11
Print Nonedited BCD, Slew Two Lines	12
Print Nonedited BCD, Slew Top of Page	13
Print Edited BCD, Slew Zero Lines	30
Print Edited BCD, Slew One Line	31
Print Edited BCD, Slew Two Lines	32
Print Edited BCD, Slew Top of Page	33
Print Nonedited ASCII, Slew Zero Lines	14
Print Nonedited ASCII, Slew One Line	15
Print Nonedited ASCII, Slew Two Lines	16
Print Nonedited ASCII, Slew Top of Page	17
Print Edited ASCII, Slew Zero Lines	34
Print Edited ASCII, Slew One Line	35
Print Edited ASCII, Slew Two Lines	36
Print Edited ASCII, Slew Top of Page	37
Slew One Line	61
Slew Two Lines	62
Slew Top of Page	63
Load Image Buffer (ASCII mode only)	01
Read Status	03
Reserve Device	66
Release Device	67
Load VFC Image	05
Command (Model PRT202/300)	<u>Octal_Code</u>
Print in Edited Mode (data controls slewing)	30
Print in Edited Modeslew single line	31
Print in Edited Modeslew double line	32
Print in Edited Modeslew to Top of Page	33
Print in Nonedited modeslew no lines	10
Print in Nonedited modeslew single line	11
Print in Nonedited modeslew double line	12
Print in Nonedited modeslew to Top of Page	13
Slew single lineno print	61
Slew double lineno print	62
Slew to Top of Pageno print	63
Load Image Bufferno slew	14
Reset Status	40
Request Status	00

PERIPHERALS

AN87

<u>Status (Models PRT303, PRU1200/1600)</u>	<u>Major</u>	<u>Substatus</u>	<u>Octal</u>
Ready Normal Print One Line Forward Space Forward To Top Invalid Line Reverse Rewind Backspace Backspace Top	0000	000000 000001 000010 000011 000100 000101 000110 000111	4000 4001 4002 4003 4004 4005 4006 4007
Attention Power Fault Out of Paper Manual Halt VFC Image Error/Tape Alert Check Alert	0010	000000 000001 000010 000100 00100	4200 4201 4202 4204 4210
Data Alert Image Buffer Alert/Invalid Character Code Transfer Timing Alert Alert Before Print Alert After Start of Print Paper Low Paper Motion Alert/Slew Error Top of Page Echo	0011	000000 0000x1 00001x 000100 001000 010000 1000x0	4300 4301 4302 4304 4310 4320 4320 4340
Command Reject No VFC Invalid Command Code Invalid Device Code Parity error on command or device code No Belt Image Slew Error on Last Operation Top of Page Echo on Last Slew	0101	000000 000xx1 000x1x 0001xx 001000 010000 100000	4500 4501 4502 4504 4510 4520 4520
MPC Attention IAI Error DAI Error	1010	000001 000010	5201 5202
MPC Data Alert Transmission Parity Sum Check Error DAI Error PSI Data Overflow	1011	000001 000011 000101 000110	5301 5303 5305 5306
MPC Command Reject Illegal Procedure Illegal Logical Channel No. Device Reserved	1101	000001 000010 001000	5501 5502 5510

24. J. A.

OPERATOR'S CONSOLE

Command	<u>Octal Code</u>	2	
Read Write Reset Status Request Status Write ASCII Read ASCII T&D Read	03 13 51 40 00 33 23 07		
Status	Major	<u>Substatus</u>	<u>Octal</u>
Channel Ready No Substatus	0000	000000	4000
Device Attention No Substatus	0010	000000	4200
Data Alert Transfer Timing Error Transmission Parity Error Operator Input Error Operator Distracted Incorrect Format Message Length Alert	0011	000001 0x0010 000100 001000 0100x0 1000x0	4301 4302 4304 4310 4320 4340
Command Reject Invalid Instruction Code	0101	000001	4501

-

AN87

•

.

TAPE

Command	<u>Octal Code</u>
Request Status	00
Reset Status	40
Request Device Status	50
Reset Device Status	51
Survey Devices	57
Read Control Registers	26
Write Control Registers	16
Set File Protect	62
Set File Permit	63
Rewind	70
Tape Load	75
Rewind/Unload	72
Reserve Device	66
Release Device	67
Set 200 BPI	64
Set 556 BPI	61 or 43
Set 800 BPI	60 or 42
Set 1600 CPI	65
Forward Space One Record	44
Forward Space One File	45
Backspace One Record	46
Backspace One File	47
Control Store Overlay	10
Load From Device	05
Erase	54
Write End-of-File Record	55
Write Tape Nine	13
Read Tape Nine	03
Write Binary Record	15
Read Binary Record	05
Reread Binary Record	07
Write BCD Record	14
Read BCD Record	04
Reread BCD Record	06
Write EBCDIC Record	34
Read EBCDIC Record	24
Write ASCII Record	37
Read ASCII Record	27
Write ASCII/EBCDIC Record	35
Read ASCII/EBCDIC Record	25
Diagnostic Mode Control	31
Main Memory Overlay	11

<u>Status</u>	Major	<u>Substatus</u>	<u>Octal</u>
Peripheral Subsystem Read Ready Write Protected Positioned at BOT 9-Track Handler 2-Bit Fill 4-Bit Fill 6-Bit Fill ASCII Alert	0000	000000 xx0xx1 000x1x xxx1xx 010x0x 100x0x 110x0x 001100	4000 4001 4002 4004 4020 4040 4040 4014

. . AN87

,

Device Busy In Rewind Device Reserved Alternate Channel in Control Device Loading	0001	000001 100000 000010 000100	4101 4140 4102 4104
Device Attention Write Protected No Such Handler Handler in Standby Handler Check Blank Tape on Write	0010	00xx01 000010 0xx10x 0x1x0x 01xx00	4201 4204 4204 4210 4220
Device Data Alert Transfer Timing Alert Blank Tape on Read Bit Detected During Erase Operation Transmission Parity Alert Lateral Tape Parity Alert Longitudinal Tape Parity Alert End of Tape Mark	0011	000001 000010 xxxx11 xxx1xx xx1xxx x1xxxx 1xxxx 1xxxx	4301 4302 4303 4304 4310 4320 4320 4340
End of File End of File Mark (7-Track) End of File Mark (9-Track) Data Alert Condition Single Character Record	0100	001111 010011 111111 xxxxxx	4417 4423 4477 44xx
Command Reject Invalid density Invalid Op Code Invalid Device Code Invalid IDCW Parity Positioned at Bot Forward Read After Write 9-Track Error	0101	000000 000xx1 000x1x 0001xx 001000 010000 100000	4500 4501 4502 4504 4510 4520 4520
MPC Device Attention Configuration Switch Error Multiple Devices Illegal Device ID Number Incompatible Mode TCA Malfunction MTH Malfunction Multiple BOT	` 1010	000001 000010 000011 001000 0011xx 010000 010001	5201 5202 5203 5210 5214 5220 5221
MPC Device Data Alert Transmission Alert Inconsistent Command Sum Check Error Byte Locked Out PE-Burst Write Error Preamble Error T&D Error Multitrack Error Skew Error Postamble Error NRZI CCC Error Code Alert Marginal Condition	1011	000001 000010 00011 00100 00100 001001 01000 01000 010001 010010	5301 5302 5303 5310 5311 5320 5321 5322 5323 5324 5324
MPC Command Reject Illegal Procedure Illegal LC Number Illegal Suspended LC Number Continue Bit Not Set	1101	000001 000010 000011 000100	5501 5502 5503 5504

.

<u>DISKS</u>

<u>Command</u>	<u>Octal Cod</u>	e
Seek Special Seek (T&D) Preseek Restore Read	34 36 37 42 25	
Read ASCII Write Write ASCII Write and Compare Read Nonstandard Size	23 31 32 33 04	
Read Track Header Format Track Request Status Reset Status Read Control Register	27 17 00 40 26	
Write Control Register Read Status Register Read EDAC Register Release Reserve Device	16 22 21 76 77	
Set Standby Bootload CS ITR Boot Execute Device Command (DLI)	72 10 11 30	
Status	Major	Sı

<u>Status</u>	<u>Major</u>	<u>Substatus</u>	<u>Octal</u>
Channel Ready No Substatus Retries (xx = Retry count) Device in T&D	0000	000000 0000xx 0010xx	4000 400x 4010
Busy Positioning Alternate Channel	0001	000000	4100 4140
Attention Write Inhibit Seek Incomplete Device Inoperable Device in Standby Device Off-Line	0010	000001 000010 001000 010000 100000	4201 4202 4210 4220 4240
Data Alert Transfer Timing Transmission Parity Invalid Seek Address Header Verification Cyclic Check Compare Alert	0011	000001 000010 000100 0x1000 x1x000 1x0000	4301 4302 4304 4310 4320 4340
End-of-File Good Track Last Consecutive Block Block Count Limit Defective Track-Alt. Assg. Defective Track-No Alt. Alt. Track Det.	0100	000000 0000x1 00001x 000100 001000 010000	4400 4401 4402 4404 4410 4420

2-5

AN87

÷.
Command Reject	0101		
Invalid Op Code		000001	4501
Invalid Device Code		000010	4502
IDUW Parity Invalid Inst. Sequence		000100	4504
invalld inst. Sequence		001000	-10
Channel Busy	1000		
No substatus		XXXXXX	5000
MPC Device Attention	1010		
Configuration Error		000001	5201
Multiple Device		000010	5202
Device No. Error		000011	5203
CA Error or OPI Down		001011	5213
ALERT ENI		001100	5214
CA Alert (no FN1)		001110	5215
OR ALCIO (NO ENT)		001110	5210
MPC Device Data Alert	1011		
Transmission Parity		000001	5301
Inconsistent Command		000010	5302
Sum Check Error		000011	5303
EDAC Parity		000100	5304
Sector Size Error		010001	5321
Nonstandard Sector Size		010010	5322
Search Alert (1st)		010011	5323
Cyclic Code (≠ 1st)		010100	5324
Search Alert (≠ 1st)		010101	5325
Sync Byte ≠ Hex 19		010110	5326
Error in Alt. Track Processing		010111	5327
EDAC Corr Last Sect.		011001	5331
EDAC Corr. ≠ Last Sect.		011010	5332
EDAC Corr. Block Count Limit		011011	5333
EDAC Uncorrectable		011100	5334
EDAC Corr. Short Block		011101	5335
MPC Command Reject	1101	•	
Illegal Procedure		000001	5501
Illegal Logical Channel Number		000010	5502
Illegal Suspended		000011	5503
Continue Bit Not Set		000100	5504

.

Maria da Cara d

SECTION VI

DATANET 6600 FRONT-END NETWORK PROCESSOR

This section gives information on the formats of the status and control words for the DATANET 6600 Front-End Network Processor (FNP).

FNP PROCESSOR DATA

The following paragraphs describe the processor instruction formats and instruction opcodes.

Instruction Word Formats

The FNP instruction word has three formats:

Store Reference Instructions Nonstore Reference Instructions - Group 1 Nonstore Reference Instructions - Group 2



Figure 6-1. FNP Store Reference Instruction Format

Legend:

I	indirect addressing flag.
TAG	index to be used in address preparation.
OP CODE	instruction operation code.
DELTA	offset to be used in address preparation.



Figure 6-2. FNP Nonstore Reference Instruction Format - Group 1

OP CODE instruction operation code.

DATA data for instruction execution.



Figure 6-3. FNP Nonstore Reference Instruction Format - Group 2

Legend:

OP CODE instruction operation code.

DATA data for instruction execution.

FNP Operation Code Charts

Table 6-1. Store Reference Instruction Opcodes

	0	1	2	3_	4	5	6	7
0	1	mpf	adcx2	ldx2	ldaq		ada	lda
1	tsy		(grp1)	stx2	staq	adaq	asa	sta
2	szn	dvf	(grp1)	cmpx2	sbaq	1	sba	cmpa
3	ldex	cana	ansa	(grp2)	ana	era	ssa	ora
4	adcx3	ldx3	adcx1	ldx1	ldi	tnc	adq	ldq
5	stx3		(grp1)	stx1	sti	tov	stz	stq
6	cioc	cmpx3	ersa	cmpx1	tnz	tpl	sbq	cmpq
7	<u>stex</u>	tra	orsa	<u>(grp1)</u>	_tze	tmi	aos	

Table 6-2. Nonstore Reference Instruction Opcodes (Group 1)

	x	= 0		1		2		3		4		5	6	_	7	
x12	T	rier	1		1		T		1	ria	-					
x22		iana	1	iora		icana	1	iera	1	icmpa	1			- 1		
x52	1	sier	1		1		1			sic	ł			!		
x73	1	sel	1	iacx1		iacx2	1	iacx3	1	ilq	1	iaq	ila		iaa	

FNP PROCESSOR

	0	1	2	3	4	5.	6	7
033			cax2	-	11s	lrs	als	ars
133	l	ł			nrml]	nrm	
233	1	nop	cx1a	1	llr	lrl	alr	arl
333	l	inh	cx2a	cx3a	1		alp	
433	1	dis	cax1	cax3		1	qls	qrs
533	1		1	1				
633	-		ļ	caq	1	1	glr	grl
733		eni	1	coa	<u> </u>	1	alp	

Table 6-3. Nonstore Reference Instruction Opcodes (Group 2)

Table 6-4. Alphabetic Listing of FNP Instruction Opcodes

<u>Mnemonic</u>	<u>Code</u>	Meaning
ada	06	Add to A register
adaq	15	Add to AQ register
adcx1	42	Add character address to index1
adcx2	02	Add character address to index2
adcx3	40	Add character address to index3
adq	46	Add to Q register
alp	3336	A register left parity rotate
alr	2336	A register left rotate
als	0336	A register left shift
ana	34	AND to A register
ansa	32	AND to storage from A register
aos	76	Add one to storage
arl	2337	A register right shift logical
ars	0337	A register right shift
asa	16	Add stored to A register
cana	31	Comparative AND with A register
caq	6333	Copy A register into Q register
cax1	4332	Copy A register into index1
cax2	0332	Copy A register into index2
cax3	4333	Copy A register into index3
cioc	60	Connect I/O channel
cmpa	27	Compare with A register
cmpq	67	Compare with Q register
cmpx1	63	Compare with index1
cmpx2	23	Compare with index2
cmpx3	61	Compare with index3
cqa	7333	Copy Q register into A register
cx1a	2332	Copy index1 into A register
cx2a	3332	Copy index2 into A register
cx3a	3333	Copy index3 into A register
dis	4331	Delay until interrupt
dvf	21	Divide fraction
eni	7331	Enable interrupts
era	35	EXCLUSIVE OR to A register
ersa	62	EXCLUSIVE OR to storage from A register
iaa	773	Immediate add to A register
iacx1	173	Immediate add character address to index1
iacx2	273	Immediate add character address to index2
iacx3	373	Immediate add character address to index3
iana	022	Immediate AND to A register

•

	Table 6-	4 (cont).	Alphabetic Listing of FNP Instruction Opcodes
	Mnemonic	<u>Code</u>	Meaning
	iaq	573	Immediate add to Q register
	icana	222	Immediate comparative AND with A register
	icmpa	422	Immediate compare with A register
	iera	322	Immediate EXCLUSIVE OR to A register
	ila	673	Immediate load A register
	ilq	473	Immediate load Q register
	inh	3331	Inhibit interrupts
	iora	122	Immediate OR to A register
	lda	07	Load A register
	ldaq	04	Load AU register
	ldex	30	Load external channel
	101 1da	44	Load Indicators
		4 (Load index1
	LOX I Ldv2	43	Load index?
	10.22	05	Load Index2
	ldx3	41 2221	Load index3
	lle	0337 2024	Long left shift
	115	2335	Long right shift logical
	lrs	0335	Long right shift
	mnf	0.1	Multiply fraction
	non	2331	No operation
	nrm	1336	Normalize
	nrml	1334	Normalize long
	ora	37	OR to A register
	orsa	72	OR to storage from A register
1	qlp	7336	Q register left parity rotate
	qlr	6336	Q register left rotate
	qls	4336	Q register left shift
	qrl	6337	Q register right shift logical
	qrs	4337	Q register right shift
	ria	412	Read interrupt address
	rier	012	Read interrupt enable register
	sba	20	Subtract from A register
	sbaq	24	Subtract from AQ register
	sbq	66	Subtract from Q register
	sel	073	Select I/O channel
	SIC	452	Set interrupt cells
	sler	052	Set interrupt enable register
	55a	20	Subtract stored from A register
	sta	17	Store A register
	staq	14	Store AQ register
	stex	70	Store external channel
	sti	54	Store indicators
	stq	57	Store Q register
	stx1	53	Store index1. Subjects in the set of the base of the set of the se
	stx2	13	Store index2
	STXJ	50	Store Indexj
	SLZ SZD	50 20	Set zero and negative indicators
	3411	20	Ser Selo and negative indicatolis
	tmi	75	Transfer on minus
	tnc	45	Transfer on no carry
	tnz	64	Transfer on not zero
	tov tol	55 45	Iransier on overilow Transfer or plus
	chT	00	Transfer on prus

FNP PROCESSOR

14¹ - 11

AN87

and a second
Table 6-4 (cont). Alphabetic Listing of FNP Instruction Opcodes

<u>Mnemonic</u>	<u>Code</u>	Meaning
tra	71	Transfer unconditionally
tsy	10	Transfer and store IC
tze	74	Transfer on zero

FNP IOM DATA

IOM Hardware Communications Region Layout



Figure 6-4. FNP IOM Hardware Communications Region Layout

IOM STATUS FORMAT FOR DN6670 FNP

0	678	9 10	15	16 17
System Bus Faults	8	ł		1
IOM Internal Faults				\$ 1 1
Channel Specific Fault				
I/O Bus Fault				
Fault Origination				i

System Bus Faults

mask 400000

when one, the IOM detected an uncorrectable error indication (red) from the HNP main storage unit.

200000

when one, the IOM received an illegal function code from a component on the system bus.

100000

when one, the IOM detected a parity error on data bus lines A and O through 7 (left byte).

· 040000

when one, the IOM detected a parity error on data bus lines E and $\,$ 8 through 15 (right byte).

1

020000

when one, the IOM detected a parity error on the address bus lines.

when one, the IOM performed a dead main timeout on the system bus.

010000

004000 when one, the IOM detected a bus logic test error or a bus continuity error on the sytem bus. This condition will never initiate the fault reporting sequence but will only be set as an HNP

IOM Internal Faults

system status indication.

الم الرواد الم المحمد التي والم **مع**اني أن **مع**اد المحمد التي المحمد التي المحمد التي المحمد التي الم

mask 002000

> when one, the IOM detected a read-only storage (ROS) parity error. Any ROS parity error detected while attempting to report any fault halts the I/O processor.

001000

when one, the IOM page table unit has indicated a fault.

Channel Specific Fault mask 000400 Not used. I/O_Bus Faults mask 000200 when one, the IOM received an illegal function code from a channel on the I/O bus. Bit 11 000100 when one, the IOM detected a parity error on data bus lines A and 0 through 7 (left byte). Bit 12 000040 when one, the IOM detected a parity error on data bus lines ${\rm B}$ and ${\rm ~8}$ through 15 (right byte). Bit 13 000020 when one, the IOM detected a parity error on the address bus bits (0 through 7) signal lines. Bit 14 000010 when one, the IOM received an illegal NAK response on the I/O bus. Bit 15 000004 when one, the I/O bus has failed the bus logic text or the $\rm~IOM~$ has detected an I/O bus continuity error. This condition will never initiate the fault reporting sequence but will only be set as an HNP system status indication. 1 Fault Origination

mask 000003

.

when one, the IOM detected the fault and originated this fault status word.

Sec. Sec.

Whenever the FNP IOM detects a channel fault, it stores a fault status word at $420(8) + \langle channel_number \rangle$ and interrupts on level 0 for that channel.

0 0							0 7	0 8	1 0	1 1	1	1 4	1 5	1 6	1 7
0	0	0	0	0	0	0	0		OPC		SIC	FI	LΤ	A	B
							8		3		3		2	1	1

Figure 6-5. FNP IOM Fault Status Word Format

Legend:

OPC	<pre>channel data operation code. 0 no data cycle. 1 load. 2 store. 3 add to store. 4 subtract from store. 5 AND to store. 6 OR to store. 7 invalid.</pre>
SIC	<pre>set interrupt cell operation code. 0 none. 1 unconditional. 2 tally = 0 (TY0). 3 tally = 1 (TY1). 4 negative. 5 zero. 6 overflow. 7 invalid.</pre>
FLT	<pre>fault type code. 0 none. 1 all other memory illegal actions. 2 parity error. 3 invalid channel request.</pre>
A	parity error in IOM channel logic.
В	parity error in IOM central logic.

The following combinations of OPC and SIC will cause an invalid channel request fault.

<u>OPC</u> 7	<u>SIC</u> any				
any	7				
0	• 0		14 M 14 4		
0	2	•			
0	3				
0	4				
0	5				
0	6				

Indirect Control Word Formats

The indirect control word (ICW) is used consistently throughout the FNP I/O to control the transmission of data to and from channels of the FNP IOM. Individual channels expect particular conditions in their ICWs and will fault if unexpected conditions are found.



Figure 6-6. FNP IOM ICW Format

Legend:

С	character	control.
	0 = treat	data as 18-bit words.
	1 = treat	data as 36-bit words.
	2 = treat	data as 9-bit bytes starting with byte 0 of Y.
	3 = treat	data as 9-bit bytes starting with byte 1 of Y.
	4 = treat	data as 6-bit bytes starting with byte 0 of Y.
	5 = treat	data as 6-bit bytes starting with byte 1 of Y.
	6 = treat	data as 6-bit bytes starting with byte 2 of Y.
	7 = indir	ect idle, no data transmission.

- Y FNP data address. Some channels will force the LSB of this address to zero in order to ensure access to word pairs.
- E tally runout. This bit is set when a tally runout condition is detected. If the bit is intentionally set by the software, tallying and address incrementing are suppressed.
- TALLY count of memory accesses needed for data transfer.

PERIPHERAL STATUS/CONTROL WORD FORMATS

Formats of the status words and control words for peripherals are described in the following paragraphs.

Direct Interface Adapter

Direct Interface Adapter (DIA) Peripheral Control Word (PCW) - (454-455):

The location of the DIA PCW (454) is normally specified as the effective Y-address of the CIOC instruction, i.e., the CIOC operand word and the PCW are the same word.



Figure 6-7. FNP DIA PCW Format

Legend:	
ADDRESS	address of a "list ICW" in FNP pointing to a list of "command DCWs".
U	parity bit for 0-17 giving odd parity for the even FNP word.
L	parity bit for 18-35 giving odd parity for the odd FNP word.
М	channel mask bit.
LEVEL	interrupt level to be sent to the Multics IOM.
OP CODE	DIA operation code. 73 signal an interrupt at LEVEL to the Multics IOM.
	$\overline{73}$ with DIA <u>not</u> busy fetch command DCWs using list ICW at ADDRESS. with DIA busy invalid connect.

DIA Command Data Control Words (DCWs):

The DIA data control words are located at the address specified in the list ICW. The list ICW is located at the address given in the address field of the PCW (see Figure 6-7 above). The list ICW used to access the DIA DCWs must specify 36-bit addressing.

First Word Pair

0	1 1 7 8	2222 0123	2 2 3 4 9 0	3 5
MAIN MEMORY ADDRESS	0	0 0 U L 0	LEV/ADREXT OP	CODE
	18	3 1 1 1	6	6

Second Word Pair



Figure 6-8. FNP DIA DCW Format

AN87

.

MAIN MEMOR	AY ADDRESS 18 low-order bits of 24-bit Multics absolute main memory address for data.
U	parity bit for 0-17 giving odd parity for the even FNP word.
L	parity bit for 18-35 giving odd parity for the odd FNP word.
LEV/ADREX1	interrupt level for Multics IOM interrupt <u>or</u> six high-order bits of Multics absolute main memory address for data.
OP CODE	<pre>DIA operation code. 65 = read and clear 6180; OR to storage FNP. 70 = disconnect and interrupt FNP. 71 = interrupt FNP. 72 = jump (similar to IOM TDCW). 73 = interrupt Multics at LEV. 74 = report configuration status. 75 = data transfer; FNP to Multics. 76 = data transfer; Multics to FNP.</pre>
FNP ADDRES	SS , FNP store address for data.
TALLY	count of memory accesses needed for data transfer.

DIA Status Word:

The DIA status word location is controlled by the DIA status ICW at (456-457).

0												1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	2	2	3	3	3	3	3	3
_0				-							_	3	4	5	6	1	8	9	0	1	2	3	4	5	6	1	8	9	_0_	1	2	3	4	5_
ł												ļ			ł					1	1			1				1	1					
0 0	0	0	0	0	0	0	0	0	0	0	0	0	a	b	0	c	0	0	d	l e	f	g	h	li	j	k	1	m	n	0	P	q	r	s¦
1															1	1	ł		1		1			1					1				1	
												14	1	1	1	1		2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 6	-9.	FNP	DIA	Status	Word	Format
----------	-----	-----	-----	--------	------	--------

Legend:

e

<u>Mask</u>	Key	Meaning
000010	а	DIA internal parity error.
000004	b	FNP software parity error.
000001	с	Multics IOM/DIA ready.
100000	đ	invalid connect from FNP.
040000	е	invalid command from FNP.
020000	f	list ICW tally runout.
010000	g	data DCW not direct-36.
004000	ĥ	Multics main memory address less than lower bound.
002000	i	Multics main memory address greater than upper bound.
001000	j	while inhibited by the restricted cycle switches, an attempt
	-	was made to perform a read and clear on main memory and OR to FNP storage; a read interrupt cells; or a data transfer command (FNP to Multics).

-

<u>Mask</u>	<u>Key</u>	Meaning
000100	le.	test command received while busy
000400	ĸ	test command received while busy.
000200	1	invalid command from Multics.
000100	m	no answer from Multics.
000040	n	List ICW accessed with bit 23 on.
000020	0	Multics IOM parity error.
000010	n	command error in Multics IOM
000010	P	command error in nurbres ton.
000004	q	U-bus error in Multics IOM.
000002	r	data parity error in Multics IOM.
000001	S	Multics IOM system fault.

<u>Console</u>

Console Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the CIOC instruction.



Figure 6-10. FNP Console PCW Format

Legend:

M channel mask bit.

OP	CODE	channel operation code.
		00 = request status.
		44 = write.
		50 = read.
		54 = wraparound mode.

Console Data Format

Data is transmitted as 9-bit characters under control of the data ICW at (462-463).

and the second secon

Console Status Word Format

Status is stored as a 9-bit byte under control of the status ICW at (460-461).

bit	name
0	device ready.
1	timer runout.
2	tally runout.
3	pre-tally runout.
4	transfer timing error.
5	control character.
6	connect while busy.
7	invalid PCW.
8	parity on read.

Card Reader

Card Reader Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the CIOC instruction.



Figure 6-11. FNP Card Reader PCW Format

Legend:

M channel mask bit.

OP CODE channel operation code. 00 = request status. 01 = read card binary. 02 = read card decimal. 03 = read card mixed. 40 = reset status.

Card Reader Data Format

Data is read as 6-bit characters under control of the data ICW at (466-467).

)

Card Reader Status Word Format

Status is stored as a 36-bit peripheral status word under control of the status ICW at (464-465). See "Channel Status" in Section III for format and "Card Readers" in Section V or Appendix C for a description of the appropriate fields.

NOTE: The FNP does not support the CRU1050. The older CR10 and CR20 sometimes used for the FNP store the same status as the CR2201.

Line Printer

Line Printer Peripheral Control Word (PCW):

This word is located at the effective Y-address specified by the CIOC instruction.

0 0																				2 2	2 3	2 4					2 9	3 0			35	5
0 0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	М	0	0	0	0	0	0		OP	CODI	Ξ	
																			2	23	1						6				6)

Figure 6-12. FNP Line Printer PCW Form
--

Legend:

М	channel mask bit.
OP CODE	<pre>channel operation code. 00 = request status. 10 = write nonedited, no slew. 11 = write nonedited, slew one line. 12 = write nonedited, slew two lines. 13 = write nonedited, slew to top. 30 = write edited, no slew. 31 = write edited, slew one line. 32 = write edited, slew two lines. 33 = write edited, slew to top. 40 = reset status. 61 = slew one line. 62 = slew two lines. 63 = slew to top.</pre>

Line Printer Data Format

a sa na sa kana na kana

Data is written as 6-bit characters under control of the data ICW at (472-473).

FNP LINE PRINTER

AN87

ł

Line Printer Status Word Format

Status is stored as a 36-bit peripheral status word under control of the status ICW at (470-471). See "Channel Status" in Section III for format and "Line Printers" in Section V or Appendix C for a description of the appropriate fields.

NOTE: The FNP does not support the PRU1200 or PRU1600.

Low-Speed Line Adapter

Low-Speed Line Adapter (LSLA) Peripheral Control Words (PCWs):

This word is located at the effective $\mathtt{Y}\text{-}\mathtt{address}$ specified by the CIOC instruction.

<u>PCWO</u>



Figure 6-13. FNP LSLA PCWO Format

....

Legend:

COMND channel command. (See "LSLA PCW Commands" below.)

M channel mask bit.

PCW1



Figure 6-14. FNP LSLA PCW1 Format

Legend:			$(x_1, \dots, x_n) \in \operatorname{Spr}(A_{n+1}, \dots, A_{n+1}, \dots, A_{n+1}, \dots, A_{n+1}) \cap (x_1, \dots, x_n) = (x_1, \dots, x_n)$
<u>Mask</u>	<u>Kev</u>	<u>Field</u>	Meaning
170000		COMND	channel command. (See "LSLA PCW Commands" below.)
010000		М	channel mask bit.
000400	a		set receive mode.

.

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
000200	b		set send mode.
000100	с		set wraparound mode.
000040	d		set data termínal ready.
000020	е		set request to send.

LSLA PCW Commands

COMND Command no command (needed for broadside channel commands). 00 01 input status request. 02 output status request. 03 configuration status request. 06 switch receive ICW. 07 switch send ICW. 10 initialize. 14 resynchronize.

LSLA Control Word Area

Each LSLA has a dedicated 16-word control area. See "FNP Store Map" later in this section for area locations.

relative area addr function

0-1	primary receive ICW
2-3	secondary receive ICW
4-5	primary send ICW
6-7	secondary send ICW
10-11	not used
12-13	not used
14-15	active status ICW
16-17	configuration status mailbox

NOTE: All data ICWs specify 9-bit characters.

LSLA_Active_Status_Word_Format

Active status is stored as one 36-bit word under control of the status ICW at <control_word_area>|14.



Figure 6-15. FNP LSLA Active Status Word Format

FNP LSLA

<u>Mask</u>	<u>Key</u>	Meaning
400000	а	status type. 0 = send status.
020000	b	<pre>1 = receive status. active buffer. 0 = primary buffer (ICW) in use. 1 = secondary buffer (ICW) in use</pre>
010000	с	1 = buffers (ICWs) switched after status store.
004000	d	1 = TYO tally condition.
002000	е	1 = TY1 tally condition.
000200	ſ	data set status change (receive only). If data set ready changes state or if a data terminal ready PCW is sent and either clear to send or carrier detect (i or j below) changes state, an active status interrupt occurs and receive status is stored with this bit set.
000040	g	transfer timing error.
400000	ĥ	data set ready.
200000	i	clear to send.
100000	j	carrier detect.
000400	k	receive mode.
000200	1	send mode.
000100	m	wraparound mode.
000040	n	data terminal ready.
000020	0	request to send.

LSLA Configuration Status Word Format

Configuration status is stored as one 36-bit word into the configuration status mailbox at <control_word_area>|16.

•

000		00 89	1 1 1 4 5 6	2 2 2 2 3 4	22 78	3
1 a	(06)8	0 0	00006000	00000000	0 0	(026)8
1 1	1	6	6 1	7 1	4	8

Figure	6-16.	FNP	LSLA	Configuration	Status	Word
--------	-------	-----	------	---------------	--------	------

Legend:

<u>Kev</u>	<u>Field</u>	Meaning
а		1 = synchronous.
	(06)8	subchannel type (always 06 for LSLA).
b		1 = two send ICWs being used.
с		1 = 8-bit characters.
	(026)8	line synchronizing character.

LSLA Device Command Characters

The LSLA is able to send device commands to the modems on its subchannels and to exercise the T&D subchannel by means of command character sequences transmitted as data. Device status returned from the modems and the T&D subchannel are recognized by a similar character sequence. The character sequence consists of an ESC character with odd parity (233)8, followed by any number (including zero) of fill characters (037)8, followed by one of the command/status characters below.





Legend:

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
200 040 020 010 004 002 001	a b c d e f	Р	parity bit giving odd parity to the character. frequency select. answer control for Bell 103E modem. busy. data terminal ready. request to send. line break transmit.
074 002 001	g h	DIGIT	binary value of next digit to be dialed. call request. digit present.
077		OP CODE	<pre>special channel command. 40 = error count command. 41 = unused. 44 = low-speed wraparound reset. 45 = low-speed wraparound set. 50 = high-speed wraparound. 51 = configuration mode command. 54 = disable protect. 55 = channel status request.</pre>

LSLA Device Status Characters

Device Status	Device Status	Special Status
(without ACU)	(with ACU)	(via T&D channel)
0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0000 000
0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	0123 678
0P1abcdef	0 P 1 g h i j k 1	0 P 0 CNT 0 0
1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	111 411



<u>Mask</u>	<u>Key</u> .	<u>Field</u>	Meaning
040 020 010 004 002 001	a b c d e f	Ρ	parity bit giving odd parity to the character. data set ready. restraint. clear to send. ring. carrier detect. line break.
040 020 010 004 002 001	g i j k l		power indicator. data set status. present (send) next digit. data line occupied. abandon call and retry. used only by T&D.
		CNT	binary error count.

High-Speed Line Adapter

High-Speed Line Adapter (HSLA) Peripheral Control Word (PCW) Formats:

This word is located at the effective Y-address specified by the CIOC instruction.

<u>PCW0</u>



Figure 6-19. FNP HSLA PCWO Format

Legend:

COMND	subchannel	command.	(See	"HSLA	PCW	Commands"	below.)
SUBCHAN	subchannel	number.			-		

<u>PCW1</u>



Figure 6-20. FNP HSLA PCW1 Format

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
170000		COMND	subchannel command. (See "HSLA PCW Commands"
003700		SUBCHAN	subchannel number.
007000		RES	unassigned, reserved for broadside commands.
000400 000200 000100 000040 000004 000002 000001	a b c d g h i		set receive mode. set send mode. set wraparound mode. set data terminal ready. supervisory send. ACU call request. spare.

PCW2



Figure 6-21. FNP HSLA PCW2 Format

Legend:

<u>Mask</u>	<u>Kev</u>	Field	<u>Meaning</u>
170000		COMND	subchannel command. (See "HSLA PCW Commands" below.)
037000		SUBCHAN	subchannel number.
000040 000020 000010 000004 000002 000001	a b c d e f		receive data has parity. send data has parity. use odd parity. use two send ICWs. enable character control table (CCT). spare.
004000	g		0 = one stop bit. 1 = two stop bits.
000200 000100 000040 000020 000010 000004 000002 000001	h j k l m n		set 110 baud. set 134.5 baud. set 150 baud. set 300 baud. set 1050 baud. set 1200 baud. set 1800 baud. set optional baud rate (e.g., 75 or 600).

AN87

1



Figure 6-22. FNP HSLA PCW3 Format

<u>Mask</u>	<u>Key</u>	<u>Field</u>	Meaning
170000		COMND	subchannel command. (See "HSLA PCW Commands" below.)
003700		SUBCHAN	subchannel number.
000040 000020 000010 000004 000002 000001	a b c d e f		receive data has parity. send data has parity. use odd parity. use two send ICWs. enable character control table (CCT). spare.
007400		RES	reserved for subchannel use.
000377		SYNC CHAR	subchannel synchronizing character.

.

HSLA PCW Commands

.

PCW0,1	COMND 00 01 02 03 04 05 06 07 10 11 12 13 14 15	Command no command (needed for broadside commands). subchannel input status request. subchannel output status request. subchannel configuration status request. set subchannel mask register bit. reset subchannel mask register bit. switch subchannel receive data buffers (ICWs). switch subchannel send data buffers (ICWs). initialize (all subchannels). store mask register (into subchannel 0 control word area). not used. resynchronize subchannel. transmit line break.
	16 17	not used. not used.
		and the second
PCW2,3	COMND 00-07 10-13 14 15 16 17	Command reserved. not used. set 5-bit character (asynchronous). set 6-bit character. set 7-bit character. set 8-bit character.

HSLA Control Word Areas

Each HSLA subchannel has a dedicated 16-word control word subarea located at 16 * SUBCHAN within the control word area for the HSLA. See "FNP Store Map" later in this section for HSLA control word area locations.

```
relative
area addr function
```

0-1	primary receive ICW.
2-3	secondary receive ICW.
4-5	primary send ICW.
6-7	secondary send ICW.
10	base address word.
11	unused.
12-13	mask register (subchannel 0 only).
14-15	active status ICW.
16-17	configuration status mailbox.

Base Address Word Format

The base address word (BAW) is used by the character control feature of the HSLA to prepare addresses for referencing of the character control table (CCT).



Figure 6-23. FNP HSLA BAW Format

Legend:

BA base address of character control table (CCT).

M modifier (used for CCT packing).

S short table indicator.

TSF table switch field.

Character Control

The character control feature of the HSLA allows each subchannel to employ its own arbitrary set of control characters. If character control is enabled (see Figures 6-21 and 6-22 above), a reference is made for each data character received to a character control table (CCT) that specifies the action to be taken for that character.

. .

والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع

Character control characters are stored as 9-bit characters in the CCT and are selected by the following addressing algorithm:

L(CCC) = 00 || B1 || (BAW.BA + BAW.TSF) || (BAW.M | (B7 || B6)) || (B5 || B4 || B3 || B2)

where:

"||" -> concatenation. "|" -> logical OR. Bn -> nth bit of data character (B1 = LSB). "." -> PL/I structure qualifier flag.

BAW.M is used to pack CCTs for short (5-, 6-, 7-bit) codes and BAW.TSF is a dynamic offset, which may be changed by a reference to a character control character (CCC).

Character Control Character Format



Figure 6-24. FNP HSLA CCC Format

Legend:

TSF table switch field for next CCT reference. R resynchronize. S switch buffers. P inhibit parity. CMD command field. (All codes, except 6, store character.) 0 = no special action. 1 = terminate after next character. 2 = terminate after second character. 3 = terminate now. 4 = set marker status bit only. 5 = marker interrupt after next character. 6 = do not store character.7 = marker interrupt now.

Mask Register Word Format for DN355 or DN6632 FNPs

(This word is stored for subchannel 0 only.)





Legend:

PRI indicates which subchannels will receive priority service from the HSLA central.

PRI	Meaning	
000	No high priority scan	
001	Subchannels 0 and 1	
010	Subchannels 0 through 3	
011	Subchannels 0 through 7	
100	Subchannels 0 through 1	5

Mark Register Word for DN6670 FNPs

(This word is stored for subchannels 0, 8, 16 and 24.)

Ī	0	1	1	>	8	9		>	17
				SUBCHANNELS O thru 7			NOT U	ISED	
-	î			INDICATES UPDATE					

Figure 6-26. DN6670 Mask Status Word

HSLA Active Status Word Format

Active status from subchannels is stored under control of the status ICW at (14-15) in the subchannel control word area.

FNP HSLA 3/80

AN87A



Figure 6-27. FNP HSLA Active Status Word Format

Legend:

.

Mask	<u>Key</u>	Meaning
400000	а	status type. O = send status. 1 = receive status.
200000	b	normal marker character received.
100000	с	delayed marker character received.
040000	d	terminate character received.
020000	е	secondary buffer (ICW) is active.
010000	f	switch buffers (ICWs) after status store.
004000	g	TYO tally condition.
002000	h	TY1 tally condition.
001000	i	received character parity error.
000400	j	command to unimplemented subchannel.

٠

.

This page intentionally left blank.

AN 87 A

<u>Mask</u>	<u>Key</u>	Meaning
000200	k	change in data set status occurred.
000040	l	transfer timing error.
000004	m	no stop bit received.
000002	n	data line occupied (ACU).
000001	o	power (ACU).
400000	p	data set ready.
200000	q	clear to send.
100000	r	carrier detect.
040000	s	supervisory receive.
020000	t	abandon call and retry (ACU).
010000	u	data set status (ACU).
004000	v	ring indicator.
002000	w	line break.
000400	x	receive mode.
000200	y	send mode.
000100 000040 000020 000010 000004 000002	z A C D E	wraparound mode. data terminal ready. request to send. make busy. supervisory send. call request (ACU).

HSLA Configuration Status Word Format

Subchannel configuration status is stored directly into the configuration status mailbox at (16-17) in the subchannel control word area.

0 0 0 0	0 0	1 1 1 1	1 1 1 1 2 2 2 2 2 2	2 2 2 3 3 3 3 3 3
0 1 2 3	89	1234	567 9012345	789012345
	{			
1 a 0 TYPE	10 0	0 b c d	e f 0 0 0 g h i j k 0 0	0 1 m n o p q r s
				SYNC CHAR
1 1 1	6	3 1 1 1	1 1 3 1 1 1 1 1	3 1 1 1 1 1 1 1 1
				(8)

Figure 6-27. FNP HSLA Configuration Status Word Format

Legend:

<u>Mask</u>	Kev	Meaning
200000	a	0 = asynchronous subchannel. 1 = synchronous subchannel.
077000	TYPE	<pre>subchannel type. 00 = invalid. 01 = general purpose. 02 = general purpose with ACU. 03 = dual synchronous. 04 = dual synchronous with ACU. 05 = dual asynchronous (EIA). 06 = reserved for synchronous line adapter. 07 = dual asynchronous (direct). 10-77 = unassigned.</pre>

.

<u>Mask</u>	<u>Key</u>	Meaning	
000040 000020	b c	check parity on receive. generate parity on send.	
000010	d	0 = use even parity. 1 = use odd parity.	
000004	е	use two send ICWs.	
000002	f	use BAW (enable character control).	
100000	g	5-bit characters if asynchronous.	
040000	h	6-bit characters.	
020000	i	7-bit characters.	
010000	j	8-bit characters.	
004000	k	two stop bits.	
000200	1	110 baud if asynchronous.	
000100	m	134.5 baud if asynchronous.	
000040	n	150 baud if asynchronous.	
000020	0	300 baud if asynchronous.	
000010	р	1050 baud if asynchronous.	
000004	q	1200 baud if asynchronous.	
000002	r	1800 baud if asynchronous.	
000001	S	optional baud rate (e.g., 75 or 600) if asynchronou	s.
000377	SYNC	CHAR synchronizing character if synchronous.	

FNP ENVIRONMENT

The following paragraphs explain the hardware environment in which the FNP code executes.

Interrupt Assignments

The FNP has 256 interrupts organized into 16 levels of 16 interrupts each. Each interrupt within a level corresponds to a bit in the interrupt cell word for that level. When an interrupt occurs, a tsy instruction is forced that makes an indirect reference to location 20(8)*(bit position) + (level).

an an an tha she an an an tha the grad and a start from the start of the start of the start of the start of the

.

FNP ENVIRONMENT

. . .

-	000	001	002	003	004	005	006	007	
0	cnsF	ensS	cnsT	diaS00	HOAOO	HOA16	HOCOO	HOC16	Ī
10	H1A00	H1A16	H1C00	H1C16	H2A00	H2A16	H2C00	H2C16	l
20	cdrF	cdrS	edrT	diaS01	HOAO1	HOA17	HOC01	HOC17	1
30 .	<u>H1A01</u>	<u>H1A17</u>	<u>H1C01</u>	<u>H1C17</u>	H2A01	H2A17	<u>H2C01</u>	H2C17	L
40	prtF	prtS	prtT	diaS02	HOA02	HOA18	H0C02	HOC18	i
50	H1A02	H1A18	H1C02	H1C18	H2C02	H2A18	H2C02	H2C18	Í.
60	1			diaSO3	HOAO3	HOA19	носоз	H0C19	
70	<u>H1A03</u>	<u>H1A19</u>	<u>H1C03</u>	<u>H1C19</u>	H2A03	<u>H2A19</u>	<u>H2C03</u>	H2C19	Ĺ
100	diaF	1	diaT	diaSO4	HOAO4	HOA20	носо4	H0C20	i.
110	H1A04	H1A20	H1C04	H1C20	H2A04	H2A20	H2C04	H2C20	i
120	1	1		diaS05	HOA05	HOA21	HOCO5	H0C21	i
130	<u>H1A05</u>	<u>H1A21</u>	H1C05	H1C21	H2A05	H2A21	<u>H2C05</u>	<u>H2C21</u>	Ļ
140	HOF	1		diaSO6	HOAO6	HOA22	нособ	H0C22	i
150	H1A06	H1A22	H1C06	H1C22	H2A06	H2A22	H2C06	H2C22	i
160	H1F			diaS07	HOA07	HOA23	HOCO7	H0C23	i
170	<u>H1A07</u>	H1A23	H1C07	H1C23	H2A07	<u>H2A23</u>	<u>H2C07</u>	H2C23	L
200	H2F	!	1	diaSO8	HOAO8	HOA24	HOCO8	HOC24	i
210	H1A08	H1A24	H1C08	H1C24	H2A08	H2A24	H2C08	H2C24	i
220	LOF	LOA	LOC	diaS09	HOAO9	HOA25	HOCO9	H0C25	ł
230	<u>H1A09</u>	<u>H1A25</u>	<u>H1C09</u>	H1C25	H2A09	H2A25	H2C09	H2C25	L
240	L1F	L1A	L1C	diaS10	HOA10	HOA26	HOC10	HOC26	Ī
250	H1A10	H1A26	H1C10	H1C26	H2A10	H2A26	H2C10	H2C26	ĺ
260	L2F	L2A	L2C	diaS11	HOA11	HOA27	HOC11	HOC27	
270	<u>H1A11</u>	<u>H1A27</u>	H1C11	H1C27	H2A11	<u>H2A27</u>	H2C11	H2C27	L
300	L3F	L3A	L3C	diaS12	HOA12	HOA28	H0C12	HOC28	ĺ.
310	H1A12	H1A28	H1C12	H1C28	H2A12	H2A28	H2C12	H2C28	
320	L4F	L4A	L4C	diaS13	HOA13	HOA29	HOC13	H0C29	
330	_H1A13_	H1A29	H1C13	H1C29	H2A13	H2A29	H2C13	H2C29	L
340	L5F	L5A	L5C	diaS14	HOA14	HOA30	HOC14	НОСЗО	Ī
350	H1A14	H1A30	H1C14	H1C30	H2A14	H2A30	H2C14	H2C30	
360	tmrF	itr	etr	diaS15	HOA15	HOA31	H0C15	HOC31	
370	H1A15	H1A31	H1C15	H1C31	H2A15	H2A31	H2C15	H2C31	
									•

•

Table 6-5. FNP Interrupt Assignment Map

Legend:

A <u>cc</u>	active data interrupt, subchannel <u>cc</u>
C <u>ee</u>	configuration data interrupt, subchannel <u>cc</u>
edr	card reader
cns	FNP console
dia	direct interface adapter
etr	elapsed time rollover interrupt
F	fault interrupt
H <u>n</u>	high-speed line adapter <u>n</u>
itr	interval timer runout interrupt
L <u>n</u>	low-speed line adapter <u>n</u>
prt	printer
S	special interrupt
S <u>xx</u>	special interrupt from DIA mailbox <u>xx</u>
Т	terminate interrupt
tmr	timer channel

FNP ENVIRONMENT

Table 6-6. FNP Interrupt Cells

	abs	¦ bit position	
level	addr	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	16_17_
0	400	IOM channel fault interrupts	
1	401	IOM channel special interrupts	
2	402	IOM channel terminate interrupts	1
3	403	DIA special interrupts	n
4	404	HSLA#0 subchannels 0-15, active	0
5	405	HSLA#0 subchannels 16-31, active	t
6	406	HSLA#0 subchannels 0-15, configuration	-
7	407	HSLA#0 subchannels 16-31, configuration	-
10	410	HSLA#1 subchannels 0-15, active	1
11	411	HSLA#1 subchannels 16-31, active	u ¦
12	412	HSLA#1 subchannels 0-15, configuration	s ¦
13	413	HSLA#1 subchannels 16-31, configuration	e i
14	414	HSLA#2 subchannels 0-15, active	d
15	415	HSLA#2 subchannels 16-31, active	
16	416	HSLA#2 subchannels 0-15, configuration	
17 _	417	HSLA#2 subchannels 16-31, configuration	

FAULT VECTORS

The processor fault vector base in the FNP is 440(8), and there are eight hardware faults defined.

.

and the second secon

•

Address	Fault
440	power off.
441.	power on.
442	memory parity.
443	invalid operation code.
444	overflow.
445	invalid memory operation.
446	divide check.
447	invalid program interrupt.

In addition to these eight hardware faults, there are two simulated faults that are set by the software for the condition specified. There are no "fault vector" locations associated with the simulated faults.

1.	unexpect	ed int	cerrupt.
2.	console	abort	command.

	•
0	I/O Interrupt Vectors
400	I/O Interrupt Cells
420	IOM Fault Status Words
440	Processor Fault Vectors
450	I/O Communications Region
500	LSLA#0 Control Word Area
520	LSLA#1 Control Word Area
540	LSLA#2 Control Word Area
560	LSLA#3 Control Word Area
600	LSLA#4 Control Word Area
620	LSLA#5 Control Word Area
640	unassigned
1000	HSLA#O Control Word Area
2000	HSLA#1 Control Word Area
3000	HSLA#2 Control Word Area
4000	Program Modules and Data Buffers
	•
	•
	•

Figure 6-28. FNP Store Map

• · · ·

SECTION VII

MULTICS ENVIRONMENT

This section describes very broadly the environment in which Multics and the Multics user processes execute. The reader desiring more detail is referred to the entire set of Multics Program Logic Manuals (PLMs) and to the Multics module listings.

MAIN MEMORY MAPS

The following paragraphs describe the gross allocation of main memory during the three distinctly different Multics operational environments: BOS, bootstrap1, and service.

BOS Environment

BOS operates in segmented, nonpaged appending mode with exactly eight defined segments. The eight pointer registers are loaded with fixed segment numbers and the segment base and bound values are manipulated according to the requirements of the code.

0 Vectors and Mailboxes			
3740	BOS descriptor segment		
4000	BOS Toehold		
4500	SETUP		
12000	1024-Word Buffer (bf)		
14000	BOS Common Variable storage		
20000	Command Program		
40000	Multics memoryusually not used by BOS		
	• • •		

Figure 7-1. Main Memory Map for BOS

The bootstrap1 program runs in fully segmented, unpaged appending mode.



Figure 7-2. Main Memory Map for Bootstrap1
Multics service mode runs in fully segmented, fully paged appending mode.



Figure 7-3. Main Memory Map for Multics Service

INTERRUPT ASSIGNMENTS

Table 7-1. Interrupt Assignments

Dec O	<u>ct</u>	F/I ADDR <u>in SCU data</u>	<u>Assi</u>	gnī	nent	
0 1 2 2 3 2 4 5	0 1 2 3 4 5	00 02 04 06 10 12	BSC IOM IOM	#0 #0 #1	overhead overhead	
6 7	6 7	14 16	IOM IOM	#2 #3	overhead overhead	
8 1 9 1 10 1	0 1 2	20 22 24	BSC	#1		
12 1 13 1 14 1 15 1	5 5 6 7	20 30 32 34 36	IOM IOM IOM IOM	#0 #1 #2 #3	terminate terminate terminate terminate	

7-3

16 17 18 19 20 21 22 23	20 21 22 23 24 25 26 27	40 42 44 50 52 54 56	software (system trouble) software (syserr log) IOM #0 marker IOM #1 marker IOM #2 marker IOM #3 marker
24	30	60	<pre>software (processor initiate) software (preempt) software (stop) software (quit) IOM #0 special IOM #1 special IOM #2 special IOM #3 special</pre>
25	31	62	
26	32	64	
27	33	66	
28	34	70	
29	35	72	
30	36	74	
31	37	76	

MACHINE CONDITIONS DATA LAYOUT

-		0		1		2	3		4 5			67				
0		PF	10			PR1			PR2				PR3			
10	PR4 PR5					PR6				PR7						
20	хo	X 1	X 2	X3	X 4	X5	X6	X7	A	req	eg Çreg		<(9) exp		<(21) (3)> TMR RAR	
30	. PPR	APUST	FLT	IAL IAC FLTCD	TPR	CPU#	SCT INDEX	TSNn A.B.C TBIT	ICT	IND	CA	CUST	CUR	INST	ODD INST	
40	MEM CTLR MASK IPS TEMP HANDLER ERROR CODE				FIM TEMP ((54) TIME OF FAUL				E OF FAULT							
50						EJ	IS POI	NTERS &	LENG	THS DA	ΓA					

Figure 7-4. Machine Conditions Data Layout

<u>STACKS</u>

Stack Header Layout

PL/I Declaration (stack_header.incl.pl1)

dcl	1	stack_header	based	(sb)	aligned, a state second as a state of the second
	2	old lot ptp	ntr	orn,	/* obsolete */
	2	pad2 (10)	fixed	bin,	/* 00301666 */
	2	null_ptr	ptr,		
	2	stack_begin_ptr	ptr,		
	2	stack_end_ptr	ptr,		
	2	lot_ptr	ptr,		
	2	signal_ptr	ptr,		 A second state of the second stat
	2	bar_mode_sp	ptr,		
	2	pl1_operators_ptr	ptr,		
	2	call_op_ptr	ptr,		

AN87

2	push_op_ptr	ptr,	
2	return_op_ptr	ptr,	
2	return_no_pop_op_ptr	ptr,	
2	entry_op_ptr	ptr,	
2	trans_op_tv_ptr	ptr,	
2	isot_ptr	ptr,	
2	pad3 (2)	fixed	bin,
2	unwinder_ptr	ptr,	
2	stack_header_end	fixed	bin;

<stack>

÷ -				
0				
10				
20	null ptr	stack begin ptr	stack end ptr	lot ptr
30	signal ptr	process info ptr	pl1_operators_ ptr	call op ptr
40	push op ptr	return op ptr	short return op ptr	entry op ptr
50	trans_op_tv	isot_ptr		unwinder ptr
60 				

Figure 7-5. Stack Header Layout

.

<u>Stack Frame Layout</u>

PL/I Declaration (stack_frame.incl.pl1)

dcl	1	<pre>stack_frame based(sp)</pre>	aligned,
	2	<pre>pointer_registers(0 : 7)</pre>	ptr,
	2	prev_sp	ptr,
	2	next_sp	ptr,
	2	return_ptr	ptr,
	2	entry_ptr	ptr,
	2	operator_and_lp_ptr	ptr,
	2	arg_ptr	ptr,
	2	static_ptr	ptr unaligned,
	2	reserved bit(36),	
	2	on_unit_relp1 bit(18)	unaligned,
	2	on_unit_relp2 bit(18)	unaligned,
	2	translator_id bit(18)	unaligned,
	2	operator_return_offset bit(18)	unaligned;

•

• •

The argument list structures are explained more fully in the MPM Subsystem Writers' Guide, Order No. AK92. Briefly, call type tells what kind of call is being made. The following values are defined: 0, for a quick (intra-segment) call; 4, for a non-quick call; 8, for a call made through an entry variable. In this last case, an environment pointer is also passed, and the second form of arg list is the one used.







Argument Descriptor

An argument descriptor is pointed to by a descriptor pointer in an argument list. (For a full discussion of descriptors, refer to the MPM Subsystem Writers' Guide, Order No. AK92.) Its format is given by the following structure:

PL/I Declaration (arg descriptor.incl.pl1)

dcl	1 arg_descriptor 2 flag 2 type 2 packed 2 number_dims 2 size	<pre>based aligned, bit(1) unal, fixed bin(6) unsigned unal, bit(1) unal, fixed bin(4) unsigned unal, fixed bin(24) unsigned unal;</pre>
dcl	1 fixed_arg_descriptor 2 flag 2 type 2 packed 2 number_dims 2 scale 2 precision	<pre>based aligned, bit(1) unal, fixed bin(6) unsigned unal, bit(1) unal, fixed bin(4) unsigned unal, fixed bin(11) unal, fixed bin(12) unsigned unal;</pre>

7-7

.



PREC (fixed_arg_descriptor.precision) precision of data.

ARG LIST/DESCRIPTOR FORM 3/80

7-8

AN 87 A

Table 7-2. ASCII Character Chart

		0		1		2		3		4		5		6		7	
000	T	NUL	1	SOH	7	STX	T	ETX	1	EOT		ENQ	T	ACK	Т	BEL	Γ
010		BS	1	ΗT		NL	ł	VΤ		ΝP	1	CR	ł	S 0	ł.	SI	ł
020	ł	DLE	ł	DC 1	ł	DC 2	ł	DC 3	1	DC4	ł	NAK	ł	SYN	ł.	ETB	1
030		CAN	ł	EМ	1	SUB	ł	ESC	1	FS	1	GS	1	RS	ł	US	ł
040	1		ł	!	ł	Ħ	1	ť.	ł	\$		9	ł	&	ł	1	1
050	1	(1)	ł	¥	ł	+		,		-	ł		Ł	/	
060	ł	0	ł	1	ł	2	ł	3	i	4	i	5	ł	6	ł.	7	l
070	ł	8	ł	9	ł	:	ł	;	ł	<	ł	=	ł	>	Ł	?	ŀ
100		e	1	А	ł	Р	1	Ċ	1	D	-1	E	÷.	F	ł.	G	1
110	1	Н	ł	I	1	J	ł	К		L	ł	м	Ł	N	!	0	ł
120		Ρ	1	Q	1	R	1	5		Т	ł	U	ł.	V	ł.	W	
130	1	Х	ł	Y	1	Z	ł	[1	Λ	ł]	ł	^	ł		ŀ
140		•	ł	а	1	Ъ	ł	с	1	d	1	е	ł	f	1	g	
150	1	h	ł	i	Ì	j	ł	k	ł	1	-1	m	ł	n	1	0	
160	1	р	1	q	ł	r	ł	s	1	t	1	u	ł	v	ł.	W	l
170	1	<u>x</u>	!	<u>y</u>	1	Z	1	{	1		1	}	1	~	!	PAD	Ľ

.

AN87A

.

This page intentionally left blank.

.

ł

APPENDIX A

ACRONYM DEFINITIONS

ACU	automatic call unit
APU	appending unit
APU-HR	appending unit history registers
ASCII	American Standard Code for Information Interchange
AST	active segment table
BAR	base address register
BAW	base address word
BCD	Binary-Coded Decimal
BOS	Bootload Operating System
BOT	beginning of tape
BSC	bulk store controller
BSU	bulk store unit
C A	controller adapter
CCC	character control character
CCT	
CPT	character control table
CDU	common peripheral interface
CSP	central processor unit
CSD	current status block
	control unit bittom and the
CU-HR	control unit history registers
DA ·	device adapter
DAL ·	device adapter interface
DBR	descriptor base register
DCB	data control block
DCW	data control word
DIA	direct interface adapter
DLI	device level interface
DSBR	descriptor segment base register (usually referred to as DBR)
DU	decimal unit
DU-HR	decimal unit history registers
EBCDIC	Extended Binary-Coded Decimal Interchange Code
EDAC	error detection and correction
EIA	Electronic Industries Association
EIMA	execute interrupt mask assignment
EIS	extended instruction set
EOF	end of file
ESC	escape
ESN	effective segment number
FIM	fault intercept module
FNP	DATANET 6600 Front-End Network Processor
	or DATANET 355 Front-End Network Processor
HSLA	high-speed line adapter
IA	illegal action
TAT	internal adapter interface
ICT	instruction counter
ICW	indirect control word
IDCW	instruction DCW
TMW	interrupt multiplex word
IOC	illegal opcode
TOM	input/output multiplexer
TPR	illegal procedure
TPS	interprocess signal
110 TTP	indirect_to_pointer (pointer pair)
111 777	indirect_to_segment (pointer pair)
U	THATIOOP-DO-DERmente (bother batt)

LPW	list pointer word
LSB	least significant bit(s)
LSD	least significant digit(s)
LSLA	low-speed line adapter
MF	modification field
MEM	modified frequency modulation
MOS	metal oxide semiconducton
MDC	microprogrammed noninhonal controller
MCD	microprogrammed peripheral controller
MOD	most significant bit(s)
MSD	most significant digit(s)
NRZI	nonreturn to zero; change on ones (tape drive modes)
OPI	operational-in (line)
OU	operations unit
OU-HR	operations unit history registers
PCW	peripheral control word
PE	phase encoded (tape drive modes)
PRNUM	pointer register number
PRR	procedure ring register
PSI	peripheral subsystem interface
PSR	procedure segment register
PTW	page table word
PTWAM	page table word associative memory
RPS	rotational position sensing
RSCR	read system controller registers
DCD	read status poriston (MPC command)
NDN 90	avatem controllon
SCII	system controller
20U	store control unit
SCW	scalus control word
SDW	segment descriptor word
SDWAM	segment descriptor word associative memory
SNR	segment number register (part of pointer register)
SST	system segment table
T&D	test and diagnostics
TCA	tape controller adapter
TDCW	transfer DCW
TPR	temporary pointer register
TRR	temporary ring register
TSR	temporary segment register
URC	unit record controller
URMPC	unit record microprogrammed peripheral controller
VFC	vertical format control
VFU	vertical format unit
740	zone address control
240	

AN87

.

1

APPENDIX B

DATA AND CONTROL WORD FORMATS

This appendix consists of information described in more detail in other sections of this manual. The information is repeated here to provide a quick and easy reference for user convenience.

Even Word:



Odd Word:











IOM TDCW Format

Figure B-1. IOM Formats

and the second
.





AN87







Figure B-3. Bulk Store DCB Status Block Format



Figure B-4. Bulk Store Current Status Block (CSB) Format



Figure B-5. DU Pointers and Lengths Format



Figure B-6. SCU Data Format

SCU DATA FORMAT

Table B -1.	Processor	Fault	Numbers
--------------------	-----------	-------	---------

	_	F/I AD	DR			-			-	
<u> 0ct</u>	<u>Dec</u>	in SCU	<u>data</u>	<u>Name</u>	Mr	nemonic	Prior	ity	Group	<u>Mode</u>
0 1 2 3	0 1 2 3	01 03 05 07		Shutdown Store Master Mode Entry Fault Tag 1	1	sdf str mme1 ftg1	27 10 11 17		VII IV V V	M/G M/G M/G M/G
4 5 6 7	4 5 6 7	11 13 15 17		Timer Runout Command Derail Lockup		tro cmd drl luf	26 9 15 5		VI IV V IV	M/G M/G M/G M/G
10 11 12 13	8 9 10 11	21 23 25 27		Connect Parity Illegal Procedure Op Not Complete		con par ipr onc	25 8 16 4	1	VII IV V II	M/G M/G M/G M/G
14 15 16 17	12 13 14 15	31 33 35 37		Startup Overflow Divide Check Execute		suf ofl dvck exc	1 7 6 2		I III III I	M/G M/G M/G M/G
20 21 22 23	16 17 18 19	41 43 45 47		Directed Fault 0 Directed Fault 1 Directed Fault 2 Directed Fault 3		dft0 dft1 dft2 dft3	20 21 22 23		VI VI VI VI	M M M M
24 25 26 27	20 21 22 23	51 53 55 57		Access Violation Master Mode Entry Master Mode Entry Master Mode Entry	2 3 4	acv mme2 mme3 mme4	24 12 13 14		VI V V V	M M M M
30 31 32 33	24 25 26 27	61 63 65 67		Fault Tag 2 Fault Tag 3 Unassigned Unassigned		ftg2 ftg3	18 19	•	V V	M M
34 35 36 37	28 29 30 31	71 73 75 77		Unassigned Unassigned Unassigned Trouble		trb	3		II	м

1

.

..

B**-**6

•

APPENDIX C

PERIPHERAL STATUS

This section describes the MAJOR and SUBSTATUS fields of the IOM channel status data shown in Figure 3-10. MAJOR and SUBSTSATUS in this section are given in octal form.

CARD READERS

If the device is a card reader, the MAJOR and SUBSTATUS fields are interpreted according to the list below. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - 00 channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.
 - 01 (CRU1050) 51-column cards. As above except that the input card hopper contains 51-column cards.
- 41 DEVICE BUSY.
 - 00 (CRZ201) one the following occurred:
 - 1. A "feed" or "stack" command was being executed and a reqs or ress command was received.
 - 2. A "feed" command was being executed and another feed command was received.
 - 3. A "stack" command was being executed and another stack command was received.
 - 4. A command was received with a card in the read head.

42 ATTENTION.

00 (CRU1050) offline (device power off). The unit record controller (URC) MPC could not communicate with the device. The operational-in (OPI) line of the device adapter interface (DAI) is reset.

CARD READER STATUS 3/80

AN87A

(CRU1050) hopper/stacker alert. The input card hopper is empty and/or the output card stacker is full.

- 02* manual halt. The MANUAL HALT switch has been pressed or a safety interlock is open.
- 05* (CRZ201) last batch. The LAST BATCH switch has been pressed <u>and</u> the input card hopper is empty.
- 10* feed alert. The next card from the input hopper failed to feed properly.
- 20* card jam. The trailing edge of a card failed to reach a photocell station in the card track within the specified time after the detection of the leading edge of the card at the station.
- 40* (CRZ201) read alert.
 One or more of the following occurred:
 1. read photocell light current error.
 2. read photocell dark current error.
 3. read strobe count error.
 4. card-in-head error.
 5. internal parity error.
 - 6. read error test check failure.

(CRU1050) read alert.
One or more of the following occurred:
1. read photocell light current error.
2. read photocell dark current error.
3. read strobe count error.
4. card-in-head timing error.

- 50* (CRZ201) sneak feed. Prior to receipt of the current command, one or more cards passed through the card reader without a command having been given.
- 43 DATA ALERT.
 - 01 (CRZ201) transfer timing alert. The IOM failed to accept (read) data characters at a rate compatible with the transfer rate of the card reader.
 - 02* validity alert. During execution of a "read card decimal" command, an invalid character was detected. An ignore character ("?" = 17(8)) is stored in the card image in place of each invalid character.
 - 04* dual read failure. A discrepancy was detected in the contents of a card column as read by the dual read head of the card reader. In decimal mode, an ignore character ("?" = 17(8)) is stored in the card image in place of the invalid column. In binary mode, <u>two</u> ignore characters are stored in place of the invalid column.
 - 10 (CRZ201) no read command. A card fed by a "feed card" command entered the read station before a "read" command was received. The "read" command must be received within 9 milliseconds of the preceding "feed card" command.

CARD READER STATUS

C-2

- 45 COMMAND REJECT.
 - 01 invalid command. The device is unable to recognize the command code in the PCW or IDCW.
 - 02 (CRZ201) no card committed. A stack command was received at a time other than within 6 milliseconds after a card left the read head.

(CRU1050) invalid device code. The device code specifies a device that is not configured.

04 (CRZ201) late read command. A "read" command was received after a card entered the read station. Also see DATA ALERT, substatus 10, no "read" command described above.

> (CRU1050) IDCW parity. A parity error occurred on the logical channel number field in an IDCW from the IOM.

- 47 LOAD OPERATION COMPLETE.
 - 00 (CRZ201) load complete. A load card (boot) sequence has completed with no DATA ALERT or ATTENTION conditions.
- 52 MPC DEVICE ATTENTION.
 - 01 (CRU1050) IAI error. A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
 - 02 (CRU1050) DAI error (no media movement).
 One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA):

 Parity error detected by the DA.
 Parity error detected by the URMPC.
 Error timeout detected by the URMPC.
 - 04 (CRU1050) DA transfer error. A timing error was detected by the DA during device operation.
 - 10 (CRU1050) invalid punch. An invalid decimal punch combination (two or more punches in rows 1-7) was detected by the DA. No character substitution is made in the card image.
- 53 MPC DEVICE DATA ALERT.
 - 01 (CRU1050) transmission parity error. A parity error was detected by the peripheral subsystem interface (PSI) during transfer of data from the IOM to the URMPC.
 - 05 (CRU1050) DAI error (with media movement). One of the following was detected on the DAI between the URMPC and the DA:
 - 1. Parity error detected by the DA.
 - 2. Parity error detected by the URMPC.
 - 3. Error timeout detected by the URMPC.

- 55 MPC COMMAND REJECT.
 - 01 (CRU1050) illegal procedure. The URMPC is in suspend mode and will accept only special controller commands.
 - 02 (CRU1050) illegal logical channel number. The logical channel number sent with an IDCW was illegal (not 00-07 hexadecimal).
 - 10 (CRU1050) device reserved. The device requested is reserved to another PSI and is not available for use.

60 POWER OFF.

00 (CRZ201) power off. The device is powered off or is not cabled to the CPI channel in the IOM.

> (CRU1050) power off. The URMPC is powered off, is not cabled to the PSI channel in the IOM, or has lost its personality firmware.

CARD PUNCHES

For a card punch, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

40 CHANNEL READY.

00

channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.

42 ATTENTION.

- 00 (PCU0120) offline. The unit record controller (URC) MPC could not communicate with the device. The operational-in (OPI) line of the device adapter interface (DAI) is reset.
- 01* hopper/stacker alert. The input card hopper is empty and/or the output card stacker is full.
- 02* manual halt. The MANUAL HALT switch has been pressed or a safety interlock is open.
- 04* chad box full. The chad receptacle is full.

10* feed failure. A card from the input hopper failed to feed into the punch mechanism.

ı.

20* card jam. One or more cards were improperly loaded in the input hopper or a card failed to progress at the proper time from one station to the next in the card track.

43 DATA ALERT.

- 00 or 01* (CPZ201) transfer timing alert. The IOM did not send (write) data characters at a rate compatible with the transfer rate of the card punch.
- 02* (CPZ201) transmission parity alert. A parity error was detected on a data character received from the IOM.
- 04* (CPZ201) punch alert. A count of holes punched in a card was compared with a calculated hole count and the counts did not agree.
- 10 (PCU0120) punch alert. A count of holes punched in a card was compared with a calculated hole count and the counts did not agree.

45 COMMAND REJECTED.

invalid command. 01 The channel is unable to recognize the device command code in the PCW or IDCW.

MPC DEVICE ATTENTION. 52

- 01 (PCU0120) IAI error. A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
- 02 (PCU0120) DAI error. One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA): 1. Parity error detected by the DA. Parity error detected by the URMPC.
 Error timeout detected by the URMPC.
- 04 (PCU0120) DA transfer error. A timing error was detected by the DA during device operation.

MPC DEVICE DATA ALERT. 53

01 (PCU0120) transmission parity error. A parity error was detected by the peripheral subsystem interface (PSI) during transfer of data from the IOM to the URMPC.

(PCU0120) DAI error. 05 One of the following was detected on the DAI between the URMPC and the DA: 1. Parity error detected by the DA. 2. Parity error detected by the URMPC. 3. Error timeout detected by the URMPC.

(PCU0120) PSI data overflow. 06 More than 256 characters were received from the IOM.

- 55 MPC COMMAND REJECT.
 - 01 (PCU0120) illegal procedure. The URMPC is in suspend mode and will accept only special controller commands.
 - 02 (PCU0120) invalid logical channel number. The logical channel number sent with an IDCW was invalid (not 00-07 hexadecimal).
 - 10 (PCU0120) device reserved. The device requested is reserved to another PSI and is not available for use.

60 POWER OFF.

00 (CPZ201) power off. The device is powered off or is not cabled to the CPI channel of the IOM.

> (PCU0120) power off. The URMPC is powered off, is not cabled to the PSI channel of the IOM, or has lost its personality firmware.

LINE PRINTERS

For a line printer, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - 00 channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel and device are ready to accept a new command.
 - 01 print one line. Same as substatus 00; in addition printer control button 1 (PRINT 1 LINE) has been activated.
 - 02 forward space. Same as substatus 00; in addition printer control button 2 (FORWARD SPACE) has been activated.
 - 03 forward to top of page. Same as substatus 00; in addition printer control button 3 (FORWARD TOP) has been activated.
 - 04 invalid line. Same as substatus 00; in addition printer control button 4 (INVALID LINE) has been activated.
 - 05 reverse/rewind. Same as substatus 00; in addition printer control button 5 (REVERSE REWIND) has been activated.

- 06 backspace. Same as substatus 00; in addition printer control button 6 (BACK SPACE) has been activated.
- 07 backspace top of page. Same as substatus 00; in addition printer control button 7 (BACK SPACE TOP) has been activated.
- 42 ATTENTION.
 - (PRT300/301) power fault. 00
 - One of the following has occurred:

 - A thermal fault.
 A printer power fault.
 - 3. A feed fault.
 - 4. A power ON/OFF sequence.
 - 5. The printer is powered off.

(PRT303) power fault.

- One of the following has occurred:
- 1. A thermal fault in the printer mechanism.
- Power not on in device electronics.
 Power fault in the 36 volt supply.
- 4. Power fault in the printer mechanism.
- 5. Power fault in the -5 or -12 volt supplies.

(PRU1200/PRU1600) power fault.

- One of the following has occurred:
- 1. A thermal fault in the printer mechanism
- 2. Power not on in device electronics.
- 3. Print power supply fault.

- Slew power supply fault.
 Phase fault on AC primary line.
 Short circuit fault on hammer drivers.
- 7. Finger sensor fault.
- 8. Breaker AC.
- 9. Air flow check.
- 01*

out of paper.

- One of the following has occurred:
- 1. The forms detectors failed to sense the presence of a form.
- 2. A top-of-page occurred after a paper low condition.
- 02*

manual halt.

- One of the following has occurred:
- The MANUAL HALT switch or one of the printer control 1. buttons has been activated.
- 2. The POWER ON switch was activated while the printer was powered off.
- 3. The printer yoke has been opened.

04¥

- (PRT202, PRT300/301, PRT303) VFU tape alert.
 - One of the following has occurred:
 - 1. VFU tape horizontal parity error.
 - 2. VFU tape was not present.

 - VFU tape was not properly installed.
 Holes were punched in both channel 5 (start automatic slew) and channel 6 (stop automatic slew) of the same vertical line position of the VFU tape.

10* check.

One or more of the following has occurred:

- 1. Hammer driver fuse failure.
- 2. Paper slew fuse failure.
- 3. Incomplete printout; all characters received from the IOM were not printed. 4. (PRT202) Print wheel out of sequence.

,

PRINTER STATUS

43 DATA ALERT.

- 00
- (PRT300/301, PRT303) invalid character code or image buffer alert.
 - One of the following has occurred:
 - 1. An image load alert in which an invalid character was detected in the image <u>or</u> less than 288 characters were received during image loading.
 - 2. An image buffer overflow condition in which more than 288 characters were received during image loading.
 - 3. A print incomplete condition in which one or more data characters failed to compare with an image character during a complete cycle of the print train.

(PRU1200/PRU1600) invalid character code or image buffer alert.

- One of the following has occurred:
- An image load alert in which an invalid character was detected in the image or less than 240 characters were received during image loading.
- 2. An image buffer overflow condition in which more than 240 characters were received during image loading.
- 3. A print incomplete condition in which one or more data characters failed to compare with an image character during a complete cycle of the print belt.
- 01* transfer timing alert. The IOM did not send (write) data characters at a rate compatible with the transfer rate of the printer.
- 02* alert before printing started.
 - One of the following has occurred:
 - 1. A parity error was detected on a data character received by the printer.
 - Print buffer overflow was sensed when more than 136 characters (160 FOR PRU1200/1600 with 160-character option) were received from the IOM before receipt of a slew character or end-data-transfer signal.
 - 3. A transfer timing alort condition exists.
 - 4. A top-of-page echo occurred while the printer was busy.
- 04* alert after printing started. A parity error was detected on a data character in the print buffer.
- 10* paper low warning alert. The last page of the form has passed the first forms detector and approximately 2.4 inches of form remains.
- 20* slew/paper motion alert. More than two top-of-page indications were sensed within a single slew operation.
- 40* (PRT202, PRT300/301, PRT303) top-of-page echo. The form has slewed to top-of-page as a result of a slew command other than the explicit slew-to-top-of-page.

45 COMMAND REJECTED. Constraints and the second states of the second sta

- 00 (PRU1200/PRU1600) VFC image not loaded. A print or slew command was issued before the VFC image of the printer was loaded.
- 01* invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
- 02* (PRT300/301, PRT303, PRU1200/1600) invalid device code. An invalid device was detected in an IDCW for the printer.

- 04* (PRT300/301) device/command code parity alert. A parity error was caused by an incorrect device and/or command code.
- 10 (PRU1200/PRU1600) train image not loaded. A print or slew command was issued before the train image of the printer was loaded.
- 20* feed alert on last slew operation. The previous operation resulted in a slew error. See also DATA ALERT, substatus 20 (slew/paper motion alert) above.
- 40* top-of-page echo on last slew operation. The last command resulted in a termination interrupt with DATA ALERT, top-of-page echo (substatus 40, described above).
- 52 MPC DEVICE ATTENTION.
 - 01 (PRT303, PRU1200/1600) IAI error. A parity error was detected on the internal adapter interface (IAI) between the multiplexer adapter and the URMPC.
 - O2 (PRT303, PRU1200/1600) DAI error.
 One of the following was detected on the device adapter interface (DAI) between the URMPC and the device adapter (DA):
 1. Parity error detected by the DA.
 2. Parity error detected by the URMPC.
 - 3. Error timeout detected by the URMPC.
- 53 MPC DEVICE DATA ALERT.
 - 01 (PRT303, PRU1200/1600) transmission parity error A parity error was detected on the PSI during data transfer from the IOM to the URMPC.

05 (PRT303, PRU1200/1600) DAI error.
One of the following was detected on the DAI between the URMPC and the DA:
1. Parity error detected by the URMPC.
2. Error timeout detected by the URMPC.

- 06 (PRT303, PRU1200/1600) PSI data overflow. More than 512 characters were received from the IOM.
- 55 MPC COMMAND REJECT.
 - 01 (PRT303, PRU1200/1600) illegal procedure. The URMPC was in suspend mode and will accept only special controller commands.
 - 02 (PRT303, PRU1200/1600) invalid logical channel number The logical channel number sent with the IDCW was invalid (not 00-07 hexadecimal).
 - 10 (PRT303, PRU1200/1600) device reserved. The DA is reserved to another PSI and is not available for use.

60 POWER OFF.

00 (PRT202, PRT300/301) power off. The device is powered off or not cabled to the common peripheral interface (CPI).

> (PRT303, PRU1200/1600) power off. The URMPC is powered off, not cabled to the PSI of the IOM, or has lost its personality firmware.

PRINTER STATUS

MAGNETIC TAPES

For a magnetic tape, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

MAJOR SUBSTATUS

- 40 CHANNEL READY.
 - 00 channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command executed error free and the channel is ready to accept a new command (the device <u>may</u> still be busy).
 - 01* last tape unit write inhibited. Same as substatus 00; in addition, the reel on the last tape drive addressed had no write-permit ring.
 - 02* tape reel on load point. Same as substatus 00; in addition, the last tape drive addressed was positioned at load point and is ready to process the first physical record.
 - 04* ASA 9-track tape unit. Same as substatus 00; in addition, the last tape drive addressed was an ASA 9-track unit.
 - 14 (MTS500) ASCII alert. The read-after-write check has detected an invalid EBCDIC character during a write ASCII/EBCDIC command.
 - 20* (MTS500) 2-bit fill. The final character from a 7-track read, a 9-track read ASCII, or a 9-track read EBCDIC has been padded with two low-order zero bits.
 - 40* (MTS500) 4-bit fill. The final character from a 7-track read, a 9-track read ASCII, or a 9-track read EBCDIC has been padded with four low-order zero bits.
 - 60* (MTS500) 6-bit fill. The final character from a 7-track read, a 9-track read ASCII, or a 9-track read EBCDIC has been padded with six low-order zero bits.
- 41 DEVICE BUSY.
 - 01 (MTS500) in rewind. The addressed tape drive is rewinding.
 - 02 (MTS500) alternate channel in control. The addressed tape drive is executing a command on the alternate channel.
 - 04 (MTS500) device loading. The addressed tape drive is in a tape loading cycle.
 - 40 (MTS500) device reserved. The addressed tape drive is reserved to the alternate channel as a result of a reserve device command.

42 ATTENTION.

- 01* tape write inhibited. A write command was issued to a tape drive containing a reel without a write-permit ring <u>or</u> to a tape drive that has been protected with the set file protect command.
- 02* no such tape unit. A command was issued to a tape drive that is not configured or is in offline mode.
- 04* tape unit standby. A command was issued to a tape drive that is in standby mode.
- 10* (MTS500) tape unit check. A malfunction in the addressed tape drive has rendered it inoperable.
- 20* blank tape on write. A write operation was started on the addressed tape drive, but the read-after-write check was unable to detect any characters.
- 43 DATA ALERT.
 - 01 transfer timing alert. The IOM did not send (write) or accept (read) data characters at a rate compatible with the transfer rate of the tape subsystem.
 - 02* blank tape on read. After receipt of a read command, 30 inches (25 feet for MTS500) of tape were passed over without detection of a data character.
 - 03* bit detected during erase. A bit was detected in the portion of the tape that should have been erased as a result of an erase or write end-of-file command.
 - 04* transmission parity alert. Incorrect parity was detected on a data character received from the IOM during a write operation.
 - 10* lateral parity alert. A missing data character or a lateral (character) parity error was detected.
 - 20* longitudinal parity alert. The calculated check character did not agree with the recorded check character.
 - 40* end-of-tape mark. The tape drive detected the reflective end-of-tape foil during a write operation.

44

END OF FILE.

(C) single data character "C". The single character "C" was read as a valid record during a read, backspace, or forward space operation.

en en la construction de la constru

17 EOF marker (7 track). A valid 7-track end-of-file mark was detected.

TAPE STATUS

- 23 EOF marker (9 track). A valid 9-track end-of-file mark was detected.
- 77 data alert. A DATA ALERT condition was detected during reading of an end-of-file record.

45 COMMAND REJECTED.

- 01* invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
- 02* invalid device code. The channel was unable to recognize the device code in the PCW or IDCW.
- 04* parity alert on device/command code. A parity error was detected in the command code and/or device code of the PCW or IDCW.
- 10* tape on load point. A "backspace" or "backspace file" command was issued to a tape drive positioned at load point.
- 20* attempted read after write on same unit. A "read" or "forward space" command was issued to a tape drive immediately after a "write" command.
- 40* 9-track alert. A 9-track command was issued to a 7-track tape drive.

47 LOAD OPERATION COMPLETE.

00 (MTS400) load complete. A program load (boot) operation was completed error free.

50 CHANNEL BUSY.

00 (MTS400) busy. The command was accepted but execution will be delayed until current command sequences are complete because the command requires the entire subsystem.

52 MPC DEVICE ATTENTION.

- 01 (MTS500) configuration error. The personality firmware (control program) loaded into the MPC does not agree with the settings of the MPC configuration switches.
- 02 (MTS500) multiple devices. The MPC has detected at least two devices with the same logical ID number.
- 03 (MTS500) device number error. The MPC has detected at least one device with a logical ID number outside the allowed range of ID numbers.
- 10 (MTS500) incompatible mode. The tape drive mode (PE or NRZI) and the data mode recorded on the tape reel did not agree.
- 13 (MTS500) CA OPI down. The controller adapter (CA) operational-in (OPI) line is reset.

- 14 (MTS500) TCA malfunction. A fault was detected within one of the tape controller adapters (TCAs). The two low-order bits of the substatus indicate the internal adapter interface (IAI) port number to which the malfunctioning TCA is connected.
- 15 (MTS500) CA EN1 error. An unexpected interrupt occurred during operation.
- 16 (MTS500) CA alert no interrupt. A CA alert occurred while a device number was being read during a select operation and the alert was not attributed to a cyclic code error on (read) status EN1.
- 20 (MTS500) MTH malfunction. The MPC has detected an apparent malfunction in a tape drive and the drive did not signal a malfunction.
- 21 (MTS500) multiple beginning of tape. Additional beginning-of-tape (BOT) reflective foils were detected after a tape was moved away from load point.
- 53 MPC DEVICE DATA ALERT.
 - 01 (MTS500) transmission parity alert. A parity error was detected during execution of a special controller command.
 - 02 (MTS500) inconsistent command. One of the following occurred during execution of a special controller command:
 - Word count was zero for "read controller main memory," "write controller main memory," or write control store commands.
 - 2. Execution of "read controller main memory" or "write controller main memory" referenced nonexistent memory.
 - 3. Lock byte number specified was invalid.
 - 4. The continue bit was zero in the IDCW for a special controller command.
 - 03 (MTS500) checksum error. An error occurred in the checksum used by the "write control store" command.
 - 04 (MTS500) byte locked out. The lock byte referenced by the "conditional write lock byte" command was nonzero.
 - 10 (MTS500) PE-burst write error. The MPC was unable to write the PE-burst on the tape properly.
 - 11 (MTS500) preamble error. An error in a PE record preamble was detected <u>or</u> there was apparently no data following a preamble.
 - 12 (MTS500) T&D error. This substatus is returned by the "device wraparound special controller" command to indicate an error byte and byte count.
 - 20 (MTS500) multiple track error. A data record contained errors in more than one recording track.
 - 21 (MTS500) skew error. Excessive skew was detected during a read or write operation in PE mode or during a write operation in NRZI mode.

- 22 (MTS500) postamble error. The postamble of the PE record may have been in error. The error may have occurred in the data portion of the PE record such that a postamble appeared to be present. Also, errors may have occurred when entering the postamble so that the data appeared to continue past the data portion of the record. In either case, the postamble was not properly detected.
- 23 (MTS500) NRZI CCC error. The 800-bpi, NRZI record just read contains correctable errors and may be reread.
- 24 (MTS500) code alert. A character was detected that was not in the code translation tables.
- 40 (MTS500) marginal capstan speed. Marginal capstan speed was detected during a write operation.

55 MPC COMMAND REJECT.

01

(MTS500) illegal procedure.

- One of the following occurred:
 - The MPC was not in suspend mode when "write controller main memory" and "write control store" commands were received.
 - 2. A special controller command did not precede an "initiate write data transfer" or "initiate read data transfer" command.
- 02 (MTS500. invalid logical channel number. An invalid logical channel number was detected.
- 03 (MTS500) invalid suspend logical channel number. The MPC is suspended and an IDCW was addressed to a logical channel other than the one over which the suspend controller command was received.
- 04 (MTS500) continue bit not set. The first IDCW of a two-IDCW command (special controller command) did not have the continue bit set.

60 POWER OFF.

- 00 (MTS400) power off. The tape controller is powered off or is not cabled to the CPI.
- 00 (MTS500) power off. The MPC is powered off, is not cabled to the PSI, or has lost its personality firmware.

a share a share a share a share a share a shere
TAPE STATUS

AN87

DISK STORAGE

For disk storage, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be OBed within the same major status. $M_{a,lor} \leq 100540 + 53$ are 00 + 13 urder

TOITS, BECAUSE it diops left most Bit

- MAJOR SUBSTATUS
 - 40 CHANNEL READY.
 - 00 channel ready. If received as an initiation interrupt (I = "1") in response to a reqs or ress command, the channel and device are ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the channel is ready for a new command (the device <u>may</u> still be busy).
 - 0x* automatic retries. When automatic retry is performed by the MPC, "x" is the count of retries performed.
 - 10* device in T&D. The device is in T&D mode.
 - 20 (DSS191) error recovery EDAC correct. The MPC is attempting automatic retry, EDAC correction, and positioning offset to correct an error.
 - 41 DEVICE BUSY.
 - 00 file positioning. The addressed device is busy positioning the actuator and could not accept a new command.
 - 40 alternate channel in control. . The addressed device is busy executing a command on the alternate channel.
 - 42 ATTENTION.

..

- 01* write inhibit. A "write" command was issued to a device that had its write protect switch (PROTECT) in protect position.
- 02* seek incomplete. The actuator mechanism of the addressed device failed to lock and/or unlock.
- 10 device inoperable. The addressed device was online but did not respond correctly and requires maintenance attention.
- 20 device in standby. The MPC detected a fatal error in the addressed device and continued operation would produce erroneous results.
- 40 device offline. The addressed device is configured but is powered down or in offline mode.

and the second
.

43 DATA ALERT.

- 01 transfer timing alert. The IOM did not send (write) or accept (read) data characters at a rate compatible with the transfer rate of the subsystem.
- 02 transmission parity alert. A parity error was detected on a data character from the IOM during a write operation <u>or</u> on a data character between the MPC and the device.
- 04 invalid seek address. On a "seek disk address" command, an invalid control character was detected <u>or</u> there were not exactly six control characters.
- 10* header verification failure. The final position of the actuator did not correspond to the header address of the block being addressed by the current "seek disk address" command.
- 20* check character alert. The check character generated by the MPC did not agree with the check character recorded on the disk.
- 40* data compare alert. The data recorded on the disk did not compare with the data from the IOM during a "compare and verify" command.

44 END OF FILE.

- 00 good track detected. A good track was detected at the specified sector address when a defective or alternate track was expected.
- 01* last consecutive block. The last consecutive block available to the present actuator position was reached and the current command is incomplete.
- 02* sector count limit. The sector count limit specified in the previous seek disk address command was reached.
- 04 defective track alternate track assigned. When an alternate track is assigned a read or write operation was attempted to a defective track <u>or</u> an overflow was detected to or from an alternate track.
- 10 defective track no alternate track assigned. An alternate track is not assigned when a read or write operation was attempted to a defective track <u>or</u> an overflow was detected to or from an alternate track.
- 20 alternate track detected. A read or write operation was attempted to an alternate track when the track condition indicators from the previous "seek disk address" command did not indicate an alternate track operation.

45 COMMAND REJECTED.

- 01 invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
- 02 invalid device code. An invalid device code was received from the IOM <u>or</u> no device with the given code is configured to the subsystem.

DISK STATUS

- 04 parity alert on IDCW. The MPC detected a parity error on the device or command code from the IOM.
- 10 invalid command sequence. A data transfer command without a prior "seek disk address" command was received <u>or</u> the "data transfer" command contained a device code different from that given in the "seek disk address" command.
- 50 CHANNEL BUSY.

00

busy. The command was accepted but execution will be delayed until current command sequences are complete because the command requires the entire subsystem.

52 MPC DEVICE ATTENTION.

- 01 configuration error. The personality firmware loaded into the MPC does not agree with the settings of the MPC configuration switches.
- 02 multiple devices. The MPC has detected at least two devices with the same logical ID number.
- 03 device number error. The MPC has detected at least one device with a logical ID number outside the allowed range of ID numbers.
- 13 CA OPI down. The controller adapter (CA) operational-in (OPI) line is reset.
- 14 alert EN1 unexpected interrupt. The CA detected an abnormal condition during operation.
- 15 CA EN1 error. An unexpected interrupt occurred during operation.
- 16 CA alert no interrupt.

A CA alert occurred while a device number was being read during a select operation and was not attributed to a cyclic code error on (read) status EN1.

- MPC DEVICE DATA ALERT.

Aunder 7.95

53

12

transmission parity. A transmission parity error was detected during execution of a special controller command.

02

01

inconsistent command.

One of the following occurred during the execution of a special controller command:

- 1. The word count was zero for "read controller main memory", "write controller main memory", or "write control store" commands.
- 2. The execution of "read controller main memory" or "write controller main memory" referenced nonexistent memory.
- The lock byte number specified was invalid.
 The continue bit was zero in the IDCW for a special controller command.

03

checksum error. An error occurred in the checksum used by the "write control store" command.

- 04 byte locked out. The lock byte referenced by the "conditional write lock byte" command was nonzero.
- 16 (DSS190, DSS191) EDAC parity error. An MPC hardware error was detected during EDAC generation.
- 21 sector size error. The data field length read from the track was not as specified for the read function.
- 22 nonstandard sector size. An attempt was made to read a sector that was not standard size.
- 23 (DSS190, DSS191) search alert on first search. A double index was encountered on the first search of a "seek disk address" command and the MPC could not find a sector number.
- 24 (DSS190, DSS191) cyclic code error (not first search). The MPC encountered a cyclic code error in the count field during a search that followed the initial search.
- 25 (DSS190, DSS191) search error (not first search). The sector number did not compare on the second or subsequent search or the MPC encountered no count field on the track after head switching.
- 26 (DSS190, DSS191) sync byte error. The MPC could not find the proper sync byte.
- 27 (DSS190, DSS191) error in automatic alternate track processing. An error occurred in going to, processing, or returning from an alternate track.
- 31 (DSS190) EDAC correction last sector. An error was detected in the last sector transmitted, but the error was corrected and the transmission completed.
- 32 (DSS190) EDAC correction not last sector. An EDAC error was detected in a sector other than the last sector and was corrected. A new operation was generated by the MPC for the remaining sectors.
- 33 (DSS190) EDAC correction block count limit. An EDAC was detected and corrected on the last sector requested.
- 34 (DSS190) uncorrectable EDAC error.
 An EDAC error was detected and found to be uncorrectable.

(DSS190) EDAC correction - short block.

- One of the following conditions occurred:1. If an EDAC error was reported after the DCW exhausted (i.e., within a sector but outside that part of the
- sector transmitted), a CHANNEL READY status is returned.
 If an EDAC error was reported before the DCW exhausted, the EDAC correction for substatus 31(above) is applied.
- 3. If the DCW exhausted at the end of a sector and an EDAC error is in the next sector, the subsystem recognizes that the DCW string is modulo 64 and returns a CHANNEL READY status. This occurs when the DCW exhausts on a sector boundary because the hardware, in terminating the operation, must read the sector even though the DCW exhausted and the EDAC error was encountered in the second sector.

35

- 45 MPC COMMAND REJECT.
 - 01 illegal procedure.
 - One of the following occurred:
 - The MPC was not in suspend mode when "write controller main memory" and "write control store" commands were received.
 - 2. A special controller command did not precede an "initiate write data transfer" or "initiate read data transfer" command.
 - 02 invalid logical channel number. An invalid logical channel number was detected.
 - 03 invalid suspend command. The MPC is suspended and an IDCW was addressed to a logical channel other than the one over which the "suspend controller" command was received.
 - 04 continue bit not set. The first IDCW of a two-IDCW command (special controller command) did not have the continue bit set.
- 60 POWER OFF.

00

power off. The MPC is powered off, is not cabled to the PSI, or has lost its personality firmware.

SYSTEM CONSOLES

For system consoles, the MAJOR and SUBSTATUS fields are interpreted in the following manner. Substatuses marked with an asterisk (*) may be ORed within the same major status.

- MAJOR SUBSTATUS
 - 40 CHANNEL READY.

00

- channel ready. If received as an initiation interrupt (I ="1") in response to a reqs or ress command, the console is ready to accept a new command. If received as a termination interrupt, the last command was executed error free and the console is ready to accept a new command.
- 42 ATTENTION.
 - 00 attention. The console is unable to accept a command because of some inoperable condition.
- 43 DATA ALERT.
 - 01 transfer timing alert. The IOM did not receive (read) or send (write) data characters at a rate compatible with the transfer rate of the console.
 - 02* transmission parity alert. Incorrect parity was detected on a data character received from the IOM. This error can occur only during a write operation.

- 04 operator input error. The operator has pressed the OPERATOR INPUT ERROR key on the console.
- 10 operator distracted. An interval of 30 seconds has elapsed without input during a read operation.
- 20* incorrect format. An escape character is followed by a invalid character in a message received from the IOM or a control character ("?" = 17(8), " " = 77(8)) is not preceded by the proper number of escape characters.
- 40 message length alert. The operator has entered more characters than were specified by the DCWs referenced by the "read" command.

45 COMMAND REJECTED.

- 01 invalid command. The channel was unable to recognize the device command code in the PCW or IDCW.
- 03 command parity error. A parity error was detected on the device command received from the IOM.
- 50 CHANNEL BUSY.
 - 00 channel busy.

60 POWER OFF.

00 power off. The console is powered off or is not cabled to the IOM channel.

MPC EXTENDED STATUS

The microprogrammed peripheral controller (MPC) maintains detailed, extended status for each device connected. This extended status is obtainable with the "read status register" (RSR) special controller command and is transmitted as a series of 8-bit bytes in binary data mode.

Multics currently types the hexadecimal representation of these extended status bytes on the console for each disk error.

المتحاج المرجع والمحتج المرتبة وتنافيهم والمراجع فالتقاهيم بمراجع فالمتحاج المراجع والمراجع
DSU181 Extended Status

byte0 01234567	byte1 0 1 2 3 4 5 0	byte2 6 7 0 1 2 3 4 5 6	byte3	byte4 > 6 7 0 1 2 3>
0 0 0 7	0 8	1 1 1 1 1 2 2 2 5 6 7 8 9 0 1 2	2 2 2 2 2 2 2 2 3 4 5 6 7 8 9	333 _012 5
DEVICE	(140)8	abcdefg	h i j k l m n	000000
8		8 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 4
< byte4 by <4 5 6 7 0 1 2 3	te5	byte6 b	yte7 ¦	bvte8
	4 5 0 / 10 1 2	234567012	3456701	234567
<pre>< 0 0 0 0 0 0 1 2 3 4</pre>		2 3 4 5 6 7 0 1 2 1 1 1 1 1 1 2 2 2 4 5 6 7 8 9 0 1 2	3 4 5 6 7 0 1 2 2 2 2 2 2 2 2 3 4 5 6 7 8 9	2 3 4 5 6 7 3 3 3 3 0 1 2 5
< 0 0 0 0 0 0 1 2 3 4 0 p 0 0 q 0 0 0	4 5 0 7 0 1 2 1 1 1 1 1 2 3 2 0 0 0 0 0 r s t	2 3 4 5 6 7 0 1 2 1 1 1 1 1 1 2 2 2 4 5 6 7 8 9 0 1 2 t u v w x y z A B	3 4 5 6 7 0 1 2 2 2 2 2 2 2 2 3 4 5 6 7 8 9 CDEFGHI	2 3 4 5 6 7 3 3 3 3 3 0 1 2 5 J K 0 0 0 0

(There is no include file for the declaration of this data.)



Legend:

Field	Meaning
DEVICE	the logical ID number of the drive.
(140)8	the octal value of the hexadecimal code for DSS181.
a b c d e f g h	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device fault. device in T&D mode.
i j k l m n o	command parity error. no or multiple command decode. invalid command. invalid command sequence. state violation. protection violation. data parity error.
F	spindle speed loss.
q r s t u v w x y	seek incomplete. erase current unsafe. DC write unsafe. AC write unsafe. heads unsafe. erase gate and busy. write gate and busy. write gate and no erase current. voltage unsafe.

.

<u>Field</u>	Meaning
z	brush at stop.
A	pack on.
B	lid on.
C	index block in.
D	attention latch.
E	heads flying.
F	zero speed.
G	online.
H	positioner overtemperature.
I	positioner overvelocity.
J	position out of limits.
K	positioner voltage out of limits.

DSU190A Extended Status

<u>CAUTION</u>: The extended status formats for DSU190A and DSU190B devices are different. BE SURE YOU REFER TO THE FORMAT FOR YOUR DEVICES.

(There is no include file for the declaration of this data.)



Figure C-2. DSS190A Extended Status

Legend:

<u>Field</u>	Meaning
a b c d e f g h	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device fault. device in T&D mode.

DSU190A EXTENDED STATUS

AN87

Field	Meaning
i	command parity error.
j	invalid command.
k	invalid command sequence.
l	state violation.
m	protection violation.
n	transfer timing error.
o	data parity error.
p	loss of write current.
q	write current without write command.
r	loss of AC write current.
s	no or multiple head selection.
t	spindle speed loss.
u	overtemperature.
v	loss of voltage.
w	seek incomplete.
x	positioner overtravel.
y	RPS error.
z	fine servo.
A	brush cycle incomplete.
B	forward set.
C	reverse set.
D	heads retracted.
E	positioner offset.
F	read clock offset.
G	write and read.
H	low air flow.
I	read amplitude low.

DSU190B Extended Status

.

			ł	oyi	te(C			1		ł	byt	ce'	1					ł	byt	ce2	2		i	ł		ł	byt	e:	3		-	t	byt	e4	+ >
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3>
	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	2	2		3	3	3	3	3́
	0	1	2	3	4	5	6	7	8	9	0	1	2	3	_4	5	6	7	8	9_	0_	1	2	3	_4_	5_	6	7.	8	9_		1	2	3_	4_	5_
		h		1		 f	-	 b		1			1			2			2		2		+							0	0					
	a	D		i u	E	↓ ⊥ 1 1	l B				IJ			T	ш				p	Q.			L	u i		W	Å	У	2	0	0		A			
_	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			3	1	1	1	1
<	b	ovt	;el	ł	!		ļ	bvi	te	5			!		b	vt	e6	5					ł	ovt	ce7	7		ļ	1		t	ovt	e8	3		1
<	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
<	-			_		_							1							į		_	_	_				i								_ i
	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1.	1	1	2	2	2	.2	-2	• •	• * •	•	er:	1						3.
_	0	1	2	3	4	5	_6_	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	1	3	4							_	_			5_
T	1	_			Ī			[-									[
	Εļ	F	G	H	0	0	I	J	K	L	0	Μ	N	P	Q	R	S	Τļ	U	V	0	0	W	X	0	0	0	0	0	0	0	0	0	0	0	0
4					L		L	1	1		L								_									_			_					

(There is no include file for the declaration of this data.)

Figure C-3. DSS190B Extended Status

Legend:

Field	Meaning
a c d e f g h	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device fault. device in T&D mode.
i	command parity error.
j	invalid command.
k	state violation.
l	protection violation.
m	transfer timing error.
n	data parity error.
o	write current without write command.
p	loss of write current.
q	no or multiple head selection.
r	incomplete start cycle.
s	spindle speed loss.
t	positioner overtemperature.
u	DC power loss.
V	seek incomplete.
W	positioner overtravel.
X	positioner internal fault.
Y	positioner sense fault.
Z	RPS fault.
A	positioner overspeed.
B	invalid cylinder address.
C	loss of index.
D	emergency retract occurred.
E	loss of velocity.
F	positioner off track.
G	invalid head address.
H	positioner offset.
I	read or write counter error.
J	write precompensation fault.
K	KFK decoder fault.
L	read command timing fault.
M	read or write clock fault.
N	loss of read signal.
P	incorrect write current.
Q	loss of position signal.
R	loss of positioner current.
S	loss of power amplifier input.
T	write fault sense.
U	position motor/pack overtemperature.
V	loss of blower.
W	clogged coarse filter.
X	clogged fine filter.

MSU0451 Extended Status

(There is no include file for the declaration of this data.)

; (C	1	۲ 2	yt 3	еC 4) 5	6	7	0	1	נ 2	oyt 3	te' 4	1 5	6	7	0	1	1 2	oyt 3	;e2 4	2 5	6	7	0	1	۲ 2	oyt 3	;e3 4	} 5	6	7	1 0	oyt 1	е4 2	> 3>
' _())	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	1 0	1 1	1 2	1 3	1 4	1 5	1	1 7	1 8	1 9	2 0	2 1	2	2 3	2	2 5	2 6	2 7	2 8	_		3 1	3 2	33	3 4	3 5
	a	b	с	d	e	f	g	h	i	0	j	k	1	m	n	0	р	q	r	s	0	t	0	u	v	W	0	x	0	0	0	0	у	z	0	A
_		_		_		_									_		_	_											_					_		
<	b	уt	e4				Ł	byt	e	5	_				ł	oyt	ce(5	_				ł	oyt	e a	7			l		Ł	yt	:e8	3		1
< <1 <	ь 4	yt 5	е4 6	71	0	1	٤ 2	oyt 3	се <u>9</u> 4	5 5	6	7	0	1	2 2	oyt 3	2e6 4	5 5	6	7	0	1	2 2	oyt 3	е7 4	7 5	6	7	0	1	2 2	yt 3	2e8 4	3 5	6	 7
< <1 < (ъ 4 С	yt 5 0 1	e4 6 0 2	71	0 0 4	1	2 2	oyt 3 0 7	2e 4 0 8	5 5 0 9	6 1 0	7 1 1	0	1	2 ¹	oyt 3	2e6 4	5 5	6	7	0	1	2 2	oyt 3	e 4	7 5	6	7	0	1	2 2	yt 3	2e8 4	3 5	6	 7 3 5

Figure C-4. MSU0451 Extended Status

Legend:

<pre>a device reserved. b device seized. c device in standby. d positioner busy. e DLI fault. f device protected. g device failure. h device in diagnostic mode. i command parity error. j invalid command. k invalid command sequence. l state violation. m protect violation. n transfer timing error. o data parity error. p write command without write current. q write current without write command. loss of AC write current. s no or multiple head selection. t spindle speed loss. u loss of voltage. v seek incomplete. w positioner overtravel. x rotational position sensing fault.</pre>	<u>Field</u>	Meaning	
<pre>i command parity error. j invalid command. k invalid command sequence. l state violation. m protect violation. n transfer timing error. o data parity error. p write command without write current. q write current without write command. r loss of AC write current. s no or multiple head selection. t spindle speed loss. u loss of voltage. v seek incomplete. w positioner overtravel. x rotational position sensing fault.</pre>	a b c d e f g h	device reserved. device seized. device in standby. positioner busy. DLI fault. device protected. device failure. device in diagnostic mode.	
<pre>p write command without write current. q write current without write command. r loss of AC write current. s no or multiple head selection. t spindle speed loss. u loss of voltage. v seek incomplete. w positioner overtravel. x rotational position sensing fault.</pre>	i j k l m n o	command parity error. invalid command. invalid command sequence. state violation. protect violation. transfer timing error. data parity error.	
<pre>v seek incomplete. w positioner overtravel. x rotational position sensing fault.</pre>	p q r s t u	write command without write current. write current without write command. loss of AC write current. no or multiple head selection. spindle speed loss. loss of voltage.	
	V W X	seek incomplete. positioner overtravel. rotational position sensing fault.	

MSU0451 EXTENDED STATUS

AN87

Field Meaning

.

У	fine servo status.
Z	tester address error.
А	first seek interlock cycle incomplete.
В	restricted air flow.
С	forward FF set.
D	reverse FF set.
E	heads retracted.
F	positioner offset.
G	read clock offset.
Н	write and read.

. .

.

HONEYWELL INFORMATION SYSTEMS Technical Publications Remarks Form

TITLE

SERIES 60 (LEVEL 68) MULTICS HARDWARE AND SOFTWARE FORMATS PROGRAM LOGIC MANUAL ADDENDUM A ORDER NO. AN 87-00A

DATED MARCH 1980

.

ERRORS IN PUBLICATION

SUGGESTIONS FOR IMPROVEMENT TO PUBLICATION

Your comments will be investigated by appropriate technical personnel and action will be taken as required. Receipt of all forms will be acknowledged; however, if you require a detailed reply, check here.

FROM:	NAME	····	 DATE	
	TITLE			
	COMPANY		- Na sana ang katalan sa sa	
	ADDRESS		 -	

PLEASE FOLD AND TAPE-NOTE: U. S. Postal Service will not deliver stapled forms



BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 39531 WALTHAM, MA02154

POSTAGE WILL BE PAID BY ADDRESSEE

HONEYWELL INFORMATION SYSTEMS 200 SMITH STREET WALTHAM, MA 02154

ATTN: PUBLICATIONS, MS486

Honeywell

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES - CUT ALONG LINE --

I ۱

1



.

.

.

Honeywell Information Systems In the U.S.A.: 200 Smith Street, MS 486, Waltham, Massachusetts 02154 In Canada: 2025 Sheppard Avenue East, Willowdale, Ontario M2J 1W5 In Mexico: Avenida Nuevo Leon 250, Mexico 11, D.F.

16028, 2.5C676, Printed in U.S.A.