

FLOATING POINT SYSTEMS, INC.

Programmers
Reference Manual Part Two
860-7319-000
by FPS Technical Publications Staff

Programmers Reference
Manual
Part Two
860-7319-000

## NOTICE

The material in this manual is for information purposes only and is subject to change without notice.

Floating Point Systems, Inc. assumes no responsibility for any errors which may appear in this publication.

Copyright (c) 1978 by Floating Point Systems, Inc. Beaverton, Oregon 97005

All rights reserved. No part of this publication may be reproduced in any form or by any means without written permission from the publisher.

Printed in U.S.A.

> Table of Contents AP-120B Instructions

Unconditional Fields
Each of the following fields may be used in any given instruction word.

| Field Name | 8 | SOP | SOP1 | SH |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Octal } \\ & \text { Code } \end{aligned}$ |  |  |  |  |
| 0 | NOP | SOP1 . . . . . . E-23 | NOP | NOP |
| 1 | \& . . . . . . E-13 | SPEC | WRTEXP . . . . . E-23 | L . . . . . .E-14 |
| 2 |  | ADD . . . . . E-17 | WRTHMN . . . . . E-24 | RR . . . . . . E-16 |
| 3 |  | SUB . . . . . E-18 | WRTLMN . . . . - E-24 | R . . . . . E-15 |
| 4 |  | MOV . . . . . E-19 | NOP |  |
| 5 |  | AND . . . . . . E-20 | NOP |  |
| 6 |  | OR . . . . . . . E-21 | NOP |  |
| 7 |  | EQV . . . . . E-22 | NOP |  |
| 10 |  |  | CLR . . . . . . E-25 |  |
| 11 |  |  | INC . . . . . E-25 |  |
| 12 |  |  | DEC . . . . . . E-26 |  |
| 13 |  |  | COM . . . . . . E-2E |  |
| 14 |  |  | LDSPNL . . . . . E-27 |  |
| 15 |  |  | LDSPE . . . . . E-28 |  |
| 16 |  |  | LDSPI . . . . . E-29 |  |
| 17 |  |  | LDSPT . . . . . E-30 |  |


| Field <br> Name | SPS (S-Pad <br> Source Reg.) | SPD (S-Pad <br> Dest. Reg.) |
| :--- | :--- | :--- |
| Octal |  |  |
| Code |  |  |
| 0 |  | $(0-17)$ |
| to | $(0-17)$ |  |

S-Pad Timing Rules . . . . E-12

| $\begin{aligned} & \text { Field } \\ & \text { Name } \end{aligned}$ | FADD | FADO1 | A1 | A2 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Octal } \\ & \text { Code } \end{aligned}$ |  |  |  |  |
| 0 | FADO1 . . . . . E-86 | NOP | NC . . . . . . . E-93 | NC . . . . . . .E-95 |
| 1 | FSUBR . . . . E-81 | FIX . . . . . . E-86 | FM . . . . . . - E-93 | FA . . . . . . . E-95 |
| 2 | FSUB . . . . . . E-81 | FIXT . . . . . . E-87 | DPX . . . . . - E-93 | OPX . . . . - E-95 |
| 3 | FADO . . . . . . E-82 | FSCLT . . . . E-88 | OPY . . . . . - E-93 | DPY . . . . . E-95 |
| 4 | FEQV . . . . . . E-83 | FSM2C . . . . . -89 | TM . . . . . . - E-94 | MD . . . . . . - E-96 |
| 5 | FAND . . . . . . E-84 | F2CSM . . . . . E-90 | ZERO . . . . . -E-94 | ZERO . . . . . E-96 |
| 6 | FOR . . . . . E-85 | FSCALE . . . . E-91 | zero | MDPX . . . . . - E-96 |
| 7 | 10 . . . . . . . E-101 | FABS . . . . . . E-92 | 2ERO | EDPX . . . . . . E-96 |

Unconditional Fields
Each of the following fields may be used in any given instruction word.

| Field Name | COND | DISP (Branch <br> Displacement) | DPX | DPY |
| :---: | :---: | :---: | :---: | :---: |
| Octal Code |  |  |  |  |
| 0 | NOP | (0-37) | NOP | NOP |
| 1 | \# . . . . . . E-68 |  | - DB . . . . . E-123 | OB . . . . . . E-126 |
| 2 | BR . . . . . . . E-69 |  | FA . . . . . . E-124 | FA . . . . . . . E-127 |
| 3 | BINTRQ . . . . E-70 |  | FM . . . . . . . E-125 | FM . . . . . . E-128 |
| 4 | BION . . . . . . E-70 |  |  |  |
| 5 | B102 . . . . . . E-71 |  |  |  |
| 6 | BFPE . . . . . . E-71 |  |  |  |
| 7 | RETURN . . . . . E-72 |  |  |  |
| 10 | BFEQ . . . . . . E-73 |  |  |  |
| 11 | BFNE . . . . . . E-74 |  |  |  |
| 12 | BFGE . . . . . . E-75 |  |  |  |
| 13 | BFGT . . . . . . E-76 |  |  |  |
| 14 | BEQ . . . . . . E-77 |  |  |  |
| 15 | BNE . . . . . E-78 |  |  |  |
| 16 | BGE . . . . . E-79 |  |  |  |
| 17 | BGT . . . . . E-80 |  |  |  |


| Field <br> Name | DPBS | XR (DPX <br> Read Index) | YR (OPY <br> Read Index) | XW (DPX <br> Write Index) | YW (DPY <br> Write Index) | FM |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Octal <br> Code |  |  |  |  |  |  |
| 0 | ZERO . . E-129 | (0-7) | (0-7) | $(0-7)$ | $(0-7)$ | NOP |
| 1 | INBS . . E-130 |  |  |  | FMUL |  |
| 2 | VALUE* . . E-131 |  |  |  |  |  |
| 3 | DPX . . E-132 |  |  |  |  |  |
| 4 | DPY . . E-133 |  |  |  |  |  |
| 5 | MD . . E-134 |  |  |  |  |  |
| 6 | SPFN . . E-135 |  |  |  |  |  |
| 7 | TM . . E-136 |  |  |  |  |  |


| Field Name | M1 | M2 | MI | MA | DPA | TMA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Octal Code |  |  |  |  |  |  |
| 0 | FM . . . . E-99 | FA . . . . E-100 | NOP | NOP | NOP | NOP |
| 1 | DPX . . . E-99 | OPX . . . E-100 | FA . . . E-137 | INCMA . . E-140 | INCDPA . . E-143 | INCTMA . .E-146 |
| 2 | DPY . . . E-99 | DPY . . . E-100 | FM . . . . E-138 | DECMA . . E-141 | DECDPA . . E-144 | DECTMA . . E-147 |
| 3 | TM . . . . E-99 | MD : . . . E-100 | DB . . . . E-139 | SETMA . . E-142 | SETDPA . . E-145 | SETTMA . .E-148 |

*This instruction uses a 16 -bit immediate VALUE as a constant or address (in bits 48-63 of this instruction). The YW, FM, M1, M2, MI, TMA, and DPA fields are then disabled for this instruction word.

SPEC Fields
One of the SPEC Fialds may be used per instruction word. The S-Pad Fields
( $B, S O P, S O P 1, S H, S P S$, and SPD) are then disabled for this instruction.

| Field Name | SPEC | STEST | HOSTPML | SETPSA |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Octal } \\ & \text { Code } \end{aligned}$ |  |  |  |  |
| 0 | STEST . . . . . E-31 | BFLT . . . . . . E-31 | PNLLIT . . . . . E-39 | JMPA* . . . . .E-45 |
| 1 | HOSTPML . . . . E-39 | BLT . . . . . . E-32 | DBELIT . . . . . E-39 | JSRA* . . . . .E-46 |
| 2 | SPMon . . . . . E-6 | BNC . . . . . . E-33 | DBHLIT . . . . . E-40 | JMP* . . . . . .E-47 |
| 3 | MOP | BZC . . . . . . E-34 | OBLLIT . . . . . E-40 | JSR* . . . . . .E-47 |
| 4 | nop | BDBN . . . . . . E-35 | NOP | JMPT . . . . . .E-48 |
| 5 | NOP | B082 . . . . . . E-36 | NOP | JSRT . . . . . .E-48 |
| 6 | NOP | BIFN . . . . . . E-37 | NOP | JMPP . . . . . .E-49 |
| 7 | NOP | B1F2 . . . . . . E-37 | NOP | JSRP . . . . . .E-50 |
| 10 | SETPSA . . . . . E-45 | NOP | SWDB . . . . . . E-41 | NOP |
| 11 | PSEVEN . . . . . E-52 | NOP | SWD8E . . . . . E-42 | NOP |
| 12 | PSOOD . . . . . E-55 | NOP | SWOBH . . . . .E-43 | NOP |
| 13 | PS . . . . . . . E-58 | NOP | SWDBL . . . . . E-44 | NOP |
| 14 | SETEXIT . . . . E-66 | BFLO . . . . . . E-38 | NOP | NOP |
| 15 | NOP | BFL1 . . . . . . E-38 | NOP | NOP |
| 16 | NOP | 8FL2 . . . . . . E-38 | NOP | NOP |
| 17 | NOP | BFL3 . . . . . . E-38 | NOP | NOP |


| $\begin{array}{\|l} \text { Field } \\ \text { Name } \end{array}$ | PSEVEN | PSODD | PS | SETEXIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Octal } \\ & \text { Code } \\ & \hline \end{aligned}$ |  |  |  |  |
| 0 | RPSOA* . . . . . E-52 | RPS1A* . . . . . E-55 | RPSLA* . . . . - E-58 | NOP |
| 1 | RPS2A* . . . . . E-52 | RPS3A* . . . . . E-55 | RPSFA* . . . . .E-59 | SETEXA* . . . .E-66 |
| 2 | RPSO* . . . . . E-52 | RPS1* . . . . . E-55 | RPSL* . . . . . E-60 | NOP |
| 3 | RPS2* . . . . . E-52 | RPS3* . . . . . E-55 | RPSF* . . . . .E-60 | SETEXX . . . . .E-66 |
| 4 | RPSOT . . . . . E-52 | RPSIT . . . . . E-56 | RPSLT . . . . .E-60 | NOP |
| 5 | RPS2T . . . . E-53 | RPS3T . . . . . E-56 | RPSFT . . . . .E-61 | SETEXT . . . . .E-67 |
| 6 | NOP | NOP | RPSLP . . . . .E-61 | NOP |
| 7 | NOP | NOP | RPSFP . . . . .E-61 | SETEXP . . . . .E-67 |
| 10 | UPSOA* . . . . . E-53 | WPS1A* . . . . . E-56 | LPSLA* . . . . - E-62 | NOP |
| 11 | UPS2A* . . . . . E-53 | UPS3A* . . . . . E-56 | LPSRA* . . . . - E-63 | NOP |
| 12 | WPSO* . . . . . E-54 | WPS1* . . . . . E-57 | LPSL* . . . . -E-64 | NOP |
| 13 | WPS2* . . . . . E-54 | WPS3* . . . . . E-57 | LPSR* . . . . - E-64 | NOP |
| 14 | UPSOT . . . . E-54 | UPS1T . . . . . E-57 | LPSLT . . . . - E-64 | NOP |
| 15 | WPS2T . . . . E-54 | HPS3T . . . . E E-57 | LPSRT . . . . - E-65 | NOP |
| 16 | NOP | NOP | LPSLP . . . . -E-65 | NOP |
| 17 | NOP | NOP | LPSRP . . . . . E-65 | NOP |

Formats for partial words (PSEVEN, PSOOD, PS Fields) . . . . E-51
*This instruction uses a 16 -bit integer VALUE (in bits 48-63 of the instruction word). The YW, FM, M1, M3, MI, MA, TMA, and DPA Fields are then disabled for this instruction word.

1/0 Fields
One of the I/O fields may be used per instruction word. The floating Adder fields (FADD, FADD1, A1, and A2) are then disabled for this instruction word.

| Field Name | 1/0 | LOREG | RDREG | inout |
| :---: | :---: | :---: | :---: | :---: |
| Octal Code |  |  |  |  |
| 0 | LDREG . . . . . E-101 | NOP | RPSA . . . . . .E-105 | OUT . . . . . E-107 |
| 1 | RCREG . . . . . E-105 | LDSPD . . . . . E-101 | RSPD . . . . . E-105 | SPNOUT . . . . .E-109 |
| 2 | SPMDAV . . . . . E-7 | LDMA . . . . . E-101 | RMA . . . . . E-106 | OUTDA . . . . E-110 |
| 3 | REXIT . . . . . E-7 | LDTMA . . . . E-102 | RTMA . . . . . E-106 | SPOTDA . . . . E-111 |
| 4 | InOUT . . . . E-109 | LDOPA . . . . E-102 | RDPA . . . . . - E-107 | IN . . . . . .E-112 |
| 5 | SENSE . . . . E-115 | LDSP . . . . . .E-103 | RSPFN . . . . E-107 | Spinin . . . . .E-112 |
| 6 | flag . . . . . . E-121 | LDAPS . . . . .E-103 | RAPS . . . . . .E-108 | INDA . . . . . .E-113 |
| 7 | CONTROL . . . E-9 | LDOA . . . . . . E-103 | RDA . . . . . E-108 | SPINDA . . . . . E-114 |


| Field Name | SENSE | FLAG | CONTROL |
| :---: | :---: | :---: | :---: |
| Octal Code |  |  |  |
| 0 | SNSA . . . . . . E-115 | SFLO . . . . . - E-121 | HALT . . . . - E-8 |
| 1 | SPINA . . . . E-115 | SFL1 . . . . . . E-121 | IORST . . . . - E-9 |
| 2 | SNSADA . . . . . E-115 | SFL2 . . . . . - E-121 | INTEN . . . . - E-9 |
| 3 | SPNADA . . . . . E-115 | SFL3 . . . . . - E-121 | INTA . . . . . E-10 |
| 4 | SNSB . . . . . . E-118 | CFLO . . . . . . E-122 | REFR . . . . . .E-10 |
| 5 | SPINB . . . . . E-118 | CFL1 . . . . . . E-122 | WRTEX . . . . E-11 |
| 6 | SNSBOA . . . . . E-119 | CFL2 . . . . . . E-122 | WRTMAN . . . . .E-11 |
| 7 | SPNBDA . . . . . E-120 | CFL3 . . . . . . E-122 | NOP |

NOP .E-5

AP-120B Instruction Field Layout


all zeros


No-operation

Assembler format:
NOP

Effect: No operation is performed

Description: The assembler recognizes this mnemonic and will insert an all zeros instruction which is a NOP.


SPIN WHILE MAIN DATA BUSY

Assembler
Format:
Effect:
SPMDA
"SPIN" while MAIN DATA BUSY

Description: When specified, SPMDA causes the AP-120B to suspend program execution until MAIN DATA MEMORY (MD) completes its READ or WRITE cycle and becomes available for the next READ/WRITE operation. Using this op-code in an instruction immediately following one that initiates an MD READ operation, results in the data from that operation being available for use during the present instruction. It has no effect on a MD READ/WRITE operation in the same instruction.

```
Thus: LDMA; DB=100 SPMDA; DPX (0) \(<M D\)
```

results in the contents of $\mathrm{MD}(100)$ being loaded into $\operatorname{DPX}(0)$.


MANDATORY FIELDS
optional fields
DISABLED FIELDS

VALUE

SPIN WHIIE MAIN DATA BUSY

Assembler
Format:
SPMDAV

Effect: "SPIN" while MAIN DATA BUSY

Description: When specified, SPMDA causes the $A P-120 B$ to suspend program execution until MAIN DATA MEMORY (MD) completes its READ or WRITE cycle and becomes available for the next READ/WRITE operaticn. Using this op-code in an instruction immediately following one that initiates an MD READ operation, results in the data from that operation being available for use during the present instruction. It has no effect on a MD READ/WRITE operation in the same instruction.

Thus: LDMA; $D B=100$
SPMDA; $D P X(0)<M D$
results in the contents of $M D(100)$ being loaded into $\operatorname{DPX}(0)$.


READ EXIT

Assembler
Format:
REXIT

Effect: $\quad$ SRS $($ SRA $) \rightarrow$ PNLBS

Description: This instruction is similar to SETEXIT, but allows reading instead. The SRA is NOT changed by this instruction. This is generally used with a LDSPNL to load into $S-P A D$ register.


Assembler
Format:
HALT
example: INCMA; MI <FA; HALT

Effect:
$1 \rightarrow \mathrm{FN}_{\text {bit }} \varnothing$; clear RUN INDICATOR

Description: The AP-120B program execution will be halted after completion of the current instruction word. (See note.) AP-120B RUN INDICATOR (RUN) cleared and PANEL FUNCTION REGISTER (bit 0) set. When halted, PSA will point to the next instruction to be executed and it will have been entered into the instruction register. SPFN will reflect the operation in that instruction.
†NOTE: if the current instruction "SPINS" while waiting for I/O or MEMORY, HALT will not be effective until the "SPIN" cycle is finished and the instruction completed (as in the above example).

WARNING: Due to timing problems in the JSR instruction, it should not follow a HALT. Thus, the recommended programming practice is to place a NOP (no operation, all zeros instruction) after every HALT instruction.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

1


RESEI I/O DEVICES IMMEDIATELY

Assembler Format:

IORST
Effect: Clear I/O device logic and timing and all four of the general FLAGS.

Description: Effects are device dependent. No effect on Host interface, TMRAM, or IOP16.

2


INIERRUPT ENABLE

Assembler Format:

Effect: If CTL ${ }^{\text {Bit }} \not{ }^{\text {D }}$ is already set to " 1 ", generate interrupt to HOST-CPU. If not, no effect.

Description: This is used in conjunction with the CTLO5 interrupt.
(See I/O, PROGRAMMED INTERRUPTS.)

When an INTEN is executed, the AP-120B will attempt to set CTL05 interrupt. If CTL(Bit 05) is already set, then the AP-120B will generate an interrupt to HOST-CPU. The state of CTL(Bit 05) is not altered by this instruction.


MANDATORY FIELDS
OPTIONAL FIELDS
dISABLED FIELDS

VALUE

INIIA
INIERRUPT ACKNONIEDGE

Assembler
Format: INTA

Effect: (DA interrupting IODEVICE) $\rightarrow$ INBS

Description: The interrupting I/O DEVICE enables its Device Address onto the INBS MANTISSA (Bits 20 to 27) for the current instruction cycle. Used to identify the interrupting $I / O$ device after an interrupt is detected via the BINTRQ instruction.

4
REFRR
MEMORY REFRESH REQUEST

Assembler
Format:
REFR
Effect: REFRESH MD; reset REFR CTR

Description: REFR initiates a REFRESH cycle to MAIN DATA MEMORY (MD). The REFRESH COUNTER (REFR CTR) is reset to zero. This has the effect of synchronizing the REFRESH timing with a running $A P-120 B$ program. It can be used either to eliminate REFRESH interference with programmed memory accesses or simply to stabilize the REFRESH timing in order to facilitate hardware fault tracing with an oscilloscope. Floating Point Systems supplied APEX drivers always generate a REFR before starting the user called micro-code.

NOTE: NON-PROGRAMMED REFRESH cycles occur every 3lusec for 8 K bank-pair MD memory and every 15.5 usec for 32 K bank-pair MD memory.


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fields

VALUE

5


WRITE EXPONENT ONLY

Assembler
Format:
WRTEX
example: $D P X(2)<T M$; WRTEX
Effect: Restricts DPX, DPY, or MI fields to write exponent bits only.

Description: When specified with a concurrent WRITE DPX, DPY, or MI operation, WRTEX restricts the writing to EXPONENT(Bits 02-11) only. (See $S-P A D$ group, WRTEXP for further description of effect.)

6


WRITE MANIISSA ONLY

## Assembler

 Format:WRTMAN
Example: MOV 5,5; SETMA; MI<FA; WRTMAN
Effect: Restricts DPX, DPY, or MI fields to WRITE MANTISSA bits only.

Description: When specified with a concurrent WRITE DPX, DPY or MI operation, WRTMAN restricts the writing to MANTISSA(Bits 00-27) only. (See $S-P A D$ group for further discussion.)

CONTROL FIELD (CONTROL)

```
continued...
```

```
Assembler
Format: IOINTA
Effect: (DA interrupting IODEVICE) INBUS
Description: The interruptiong I/O Device enables its Device Address
onto the INBS Mantissa (Bits 20 to 27) for the current instruction
cycle.
```

1. SPFN for an instruction with an $S-P A D$ operation is the result of that operation.
2. SPFN is stored back into $S P$ (SPD) only once - at the end of the instruction in which the S-PAD operation took place (not stored at all if No-Load specified). Similarly, the N, Z, and $C$ S-PAD condition bits are set only once for each $S-P A D$ operation.
3. SPFN for an instruction without an $S-P A D$ operation is the result of performing the last previous $S-P A D$ instruction over again, using the current value of $S P$ (SPD) as possibly modified by the original $S-P A D$ operation. $S P(S P D)$ is not altered if no S-PAD operation is specified. This modified SPFN value would be apparent if an SPFN utilizing instruction were executed (e.g., RSPFN, SETMA, etc.).


VALUE
$\emptyset$
No Operation


BIT REVERSE the contents of S-PAD SOURCE REGISTER before using

Assembler
Format:
$<\&>$ (Brackets indicate optional use with S-PAD operations.)
Effect:
Example: $A D D \& 6,5$
Effect:
BİT-REVERSE $\left(S_{S P S}\right) \rightarrow$ SOURCE INPUT FOR CURRENT S-PAD OPERATION

Description: The contents of the S-PAD SOURCE REGISTER (SP[SPS]) are BIT-REVERSED and shifted before being used as the SOURCE OPERAND in the current $S-P A D$ operation.

The number of shifts performed depends on the size of the complex data array being processed. The programmer must load the applicable shift value into the BIT-REVERSE field of the APSTATUS Register before specifying the BIT-REVERSE operation. (See S-PAD SUMMARY BIT-REVERSE FIELD for more details.) (See also APSTATUS SUMMARY.)


MANDATORY FIELDS
OPTIONAL FIELDS

## DISABLED FIELDS

* MAY BE USED WITH EITHER SOP OR SOPI FIELDS

VALUE
$\varnothing$
No Operation


IEFT SHIFT S-PAD OUTPUT (SPFN) ONCE. ZERO FIIL.

Assembler
Format:
<L> (Brackets indicate optional use with S-PAD operations)
Example: SUBL 5,6

Effect: $\quad$ SPFN $\rightarrow$ LEFT SHIFTED ONCE $\rightarrow$ SPFN

Description: The S-PAD RESULT (SPFN) is logically shifted left one place. The right-most bit is set to zero. The bit shifted off the left end is stored in the S-PAD CARRY BIT, (C) - overriding any carry that resulted from the specified arithmetic operation.

Excepting possible OVERFLOW, the shift has the effect of a multiplication by two. The carry bit (C), bit 7 of the AP INTERNAL STATUS REGISTER (APSTATUS), may be tested during the next instruction cycle.



MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

* MAY BE USED WITH EITHER SOP OR SOPI FIELDS

VALUE

2


RIGHT SHIFT S-PAD FUNCIION (SPFN) ONCE. ZERO FIL工.

Assembler
Format:

Effect:
<R> (Brackets indicate optional use with S-PAD operations)

Example: SUBR 5,6

SPFN right-shifted once $\rightarrow$ SPFN

Description: The S-PAD RESULT (SPFN) is logically shifted right one place. A zero is shifted into the left-most bit. The bit shifted off the right end is set into the S-PAD CARRY BIT.

The instruction has the effect for unsigned numbers, of a division by two. Bit $C$ of the AP INTERNAL STATUS REGISTER (bit 7, APSTATUS) reflects the condition of $S-P A D C A R R Y$ and may be tested during the next instruction cycle.



MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

* MAY BE USED WITH EITHER SOP OR SORI FIELDS

VAIUE

RR
RIGHT SHIFT S-PAD FUNCTION (SPFN) twice. Zero fill.

Assembler
Format: $\quad<\mathrm{RR}>$ (Brackets indicate optional use with $S-P A D$ operations)

Example: SUBRR 5,6

Effect: SPFN $\rightarrow$ right shifted twice $\rightarrow$ SPFN

Description: The contents of the $S-P A D$ ALU RESULT are logically shifted right two times before being enabled onto the SPFN data path. Zeros are filled into the left-most two bits. The second bit shifted off the end is set into the S-PAD ALU CARRY BIT.

The instruction has the effect for unsigned numbers of a division by four. Bit $C$ (bit 7) of the AP INTERNAL STATUS REGISTER (APSTATUS) reflects the condition of the $S \rightarrow P A D C A R R Y B I T$ and may be tested during the next instruction cycle.



MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE
$\varnothing$
1

2


## See, S-PAD OPERATIONS 1

See, SPECIAL OPERATIONS

ADD S-PAD SOURCE REGISTER AND S-PAD DESTINATION REGISTER

Assembler
Format:

$$
\begin{aligned}
& \mathrm{ADD}\langle \#\rangle\langle \&\rangle \text { SPS , SPD } \\
& \left(\mathrm{SP}_{\mathrm{SPS}}\right)^{\dagger} \text { plus }\left(\mathrm{SP}_{\mathrm{SPD}}\right)^{\rightarrow \operatorname{SPFN}^{\dagger} ;} \\
& \text { SPFN } \rightarrow\left(\mathrm{SP}_{\mathrm{SPD}}\right) \text { unless S-PAD NO-LOAD(\#) is specified }
\end{aligned}
$$

Description: The contents of S-PAD SOURCE REGISTER (SP SPS $^{\text {) }}$ ) are added with the contents of S-PAD DESTINATION REGISTER (SP ${ }_{S P D}$ ). The result of the operation, (SPFN) is stored back into the specified S-PAD DESTINATION REGISTER unless an S-PAD NO-LOAD (\#) is specified.

Appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If $\left(\mathrm{SP}_{\mathrm{SPD}}\right)+\left(\mathrm{SP}_{\mathrm{SPS}}\right) \geq 2^{16}$ then carry=1
${ }^{\dagger}\left(S_{S P S}\right)$ may be optionally BIT-REVERSED, (see BIT-REVERSE FIELD)
$\dagger^{+}$SPFN from the ADD may be optionally shifted, (see SHIFT FIELD)


|  | mandatory fields |
| :---: | :---: |
|  | OPtIonal fielids |
| 717 | DISABLED FIELDS |

VALUE

3


SUBtract S-PAD SOURCE REGISTER from S-PAD DESTINATION REGISTER

Assembler
Format:
SUB<sh $><\#><\&>$ sps,spd
Effect:
$\left(\mathrm{SP}_{\mathrm{SPD}}\right.$ ) minus $\left(\mathrm{SP}_{\mathrm{SPS}}\right)^{\dagger} \rightarrow \mathrm{SPFN}^{\dagger \dagger}$;
SPFN $\rightarrow\left(S_{\text {SPD }}\right)$ unless $S-P A D$ NO-LOAD (\#) is specified

Description: The contents of the S-PAD SOURCE REGISTER are subtracted from the contents of the S-PAD DESTINATION REGISTER. The result of the operation is stored back into the S-PAD DESTINATION REGISTER unless a S-PAD NO-LOAD (\#) is specified.

Appropriate bits ( $N, Z, C$ ) are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If (SP[SPD]) $+(\overline{S P[S P S}])+1 \geq 2^{16}$ then $C=1$ else 0 . If a shift is specified, then $C$ is set to the carry from that shift.
$\dagger$ (SP[SPS]) may be optionally BIT-REVERSED. See BIT-REVERSE FIELD. ${ }^{\dagger}$ SPFN from the SUB may be optionally shifted. See SHIFT FIELD.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

4


MOVE S-PAD SOURCE REGISTER TO S-PAD DESTINATION REGISTER

Assembler
Format:
MOV < sh > <\#> <\&>sps,spd
Effect: $\quad\left(\mathrm{SP}_{\mathrm{SPS}}\right)^{\dagger} \rightarrow \operatorname{SPFN}^{\dagger \dagger}$; SPFN $\rightarrow\left(\mathrm{SP}_{\mathrm{SPD}}\right)$ unless S-PAD
NO-LOAD is specified.

Description: SPFN is set to the contents of the S-PAD SOURCE REGISTER (SP[SPS]); SPFN is stored into the S-PAD DESTINATION REGISTER unless an S-PAD NO-LOAD (\#) is specified.

Appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If [(SP[SPD]) AND (SP[SPS])] + [(SP[SPD]) OR $(S P[S P S])] \geq 216$
then, $C=1$ else 0
${ }^{\dagger}($ SP [SPS $\left.]\right)$ may be optionally BIT-REVERSED. See BIT-REVERSE FIELD.
$\dagger \dagger$ SPFN from the MOV may be optionally shifted. See SHIFT FIELD.


MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

## VALUE



AND S-PAD SOURCE REGISTER to S-PAD DESTINATION REGISTER

Assembler
Format:

$$
\begin{aligned}
& \text { AND }<\operatorname{sh}><\#><\&>\text { sps, Spd } \\
& \left(\mathrm{SP}_{\text {SPS }}\right)^{\dagger} \text { AND }\left(\mathrm{SP}_{\text {SPD }}\right) \rightarrow \text { SPFN }^{\dagger} \\
& \text { SPFN } \rightarrow\left(\text { SP }_{\text {SPD }}\right) \text { unless S-PAD NO-LOAD is specified. }
\end{aligned}
$$

Description: The contents of the S-PAD SOURCE REGISTER (SP SPS ) are logically ANDed with the contents of the S-PAD DESTINATION REGISTER $\left(S P_{S P D}\right)$. A bit by bit comparison is made between the contents of the two operands and if both respective bits are " 1 ", a "l" is recorded into the corresponding bit of the result (SPFN). All other combinations result in " $\varnothing$ " being recorded into the respective bit of SPFN. The result of the operation (SPFN) is stored into $S P_{S P D}$ unless an S-PAD NO-LOAD (\#) is specified.

The appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle. CARRY BIT EQUATION: If $\left[\left(\mathrm{SP}_{\mathrm{SPD}}\right)\right.$ AND $\left.\left(\overline{\mathrm{SP}_{S P S}}\right)\right]+\left(\mathrm{SP}_{\mathrm{SPD}}\right) \geq 2^{16}$ then CARRY=1

TRUTH TABLE

$\dagger\left(S P_{S P S}\right)$ may be optionally BIT-REVERSED, See BIT-REVERSE FIELD
$\dagger \dagger$ SPFN from the AND may be optionally shifted, see SHIFT FIELD


VALUE

6


OR S-PAD SOURCE REGISTER to S-PAD DESTINATION REGISTER

Assembler
Format:

$$
\mathrm{OR}<\mathrm{sh}><\#><\&>\text { sps,spd }
$$

Effect:

$$
\begin{aligned}
& \left(\mathrm{SP}_{\mathrm{SPS}}\right)^{\dagger} \mathrm{OR}\left(\mathrm{SP}_{\mathrm{SPD}}\right) \rightarrow \text { SPFN; } \\
& \text { SPFN } \rightarrow\left(\mathrm{SP}_{\mathrm{SPD}}\right) \text { unless NO-LOAD is specified. }
\end{aligned}
$$

Description: The contents of the S-PAD SOURCE REGISTER (SP[SPS]) are logically ORed with the contents of the S-PAD DESTINATION REGISTER (SP[SPD]). A bit-by-bit comparison is made between the contents of the two operands and if either one of the respective bits = "l," then a "l" is recorded in the corresponding bit of the result (SPFN). All other combinations result in a " 0 " being recorded into the respective SPFN bit position. The result of the operation (SPFN) is stored into SP (SPD) unless S-PAD NO-LOAD (非) is specified.

Additionally, S-PAD ALU CARRY BIT is set to " 0 ." The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set and may be tested during the next instruction cycle.

TRUTH TABLE

| ${ }^{S P_{\text {SPS }}}$ | SP $_{\text {SPD }}$ |  | SPFN |
| :---: | :---: | :---: | :---: |
| $\varnothing$ | $\varnothing$ | $\varnothing$ | $\varnothing$ |
| $\varnothing$ | 1 |  | 1 |
| 1 | $\varnothing$ |  | 1 |
| 1 | 1 |  | 1 |
|  |  |  |  |

$\dagger$ (SP[SPS]) may be optionally BIT-REVERSEd. See BIT-REVERSE FIELD. ${ }^{+7}$ SPFN from the OR may be optionally shifted. See SHIFT FIELD.


MANDATORY FIELDS
OPTIONAL FIEIDS
DISABLED FIELDS

VALUE

7
 EQUIVALENCE S-PAD SOURCE REGISTER to S-PAD DESTINATION REGISTER

Assembler
Format:

$$
\mathrm{EQV}<\mathrm{sh}><\#><\&>\text { sps, spd }
$$

Effect:

$$
\begin{aligned}
& \left(S P_{S P S}\right)^{\dagger} \overline{X O R}\left(S P_{S P D}\right) \rightarrow S P F N^{\dagger \dagger} \\
& \text { SPFN } \rightarrow\left(S P_{S P D}\right) \text { unless NO-LOAD is specified. }
\end{aligned}
$$

Description: The contents of the S-PAD SOURCE REGISTER (SP[SPS]) and the S-PAD DESTINATION REGISTER (SP[SPD]) are compared on a corresponding bit position basis for equal value. If the corresponding bits both equal " 0 ," or both equal " 1 ," then the respective bit of the result (SPFN) is set to "l." All other combinations result in a "O" being set into the corresponding bit of SPFN. The result of the operation (SPFN) is then written into (SP[SPD]) unless S-PAD NO-LOAD (非) is specified.

The appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If $(S P[S P D])+(S P[S P S]) \geq 2^{16}$ then CARRY=1

TRUTH TABLE | SP $_{\text {SPS }}$ | $S_{\text {SPD }}$ |  | SPFN |
| :---: | :---: | :---: | :---: | :---: |
| $\varnothing$ | $\varnothing$ | 1 |  |
| $\emptyset$ | 1 | $\emptyset$ |  |
| 1 | $\emptyset$ | $\square$ |  |
| 1 | 1 |  | 1 |
|  |  |  |  |

${ }^{\dagger}$ (SP[SPS]) may be optionally BIT-REVERSED. See BIT-REVERSE FIELD. $\dagger+$ SPFN from the EQV may be optionally shifted. See SHIFT FIELD.


MANDATORY FIELDS
OPTIONAL FIEIDS
dISABLED FIELDS

VALUE

1


RESTRICT WRITE TO EXPonent only into DPX, DPY or MI

Assembler
Format:
WRTEXP
Example: DPX (-2) FA; WRTEXP
Effect: Restricts DPX,DPY or MI field to write EXPONENT bits only.
Description: WRTEXP restricts writing of the pertinent MEMORY INPUT REGISTER into EXPONENT bits $02-11$ only. WRTEXP used in conjunction with a DPX, DPY or MI WRITE operation.

When used in conjunction with a WRITE DPX or WRITE DPY operation, this operation has the effect of concatenating a portion of the input data with the value most recently written into DPX or DPY irrespective of XW or YW. Thus, if the last WRITE into DPX placed a floating point 1.0 into $\operatorname{DPX}(-2)$ and in this instruction we WRITE DPX(0) in conjunction with the WRTEXP Op-Code, the net effect is to concatenate the EXPONENT portion of the current input with the MANTISSA from the 1.0 of the preceding DPX WRITE operation and place the result in DPX(0). WRTHMN, WRTIMN act in a similar fashion with the exception that they use different portions of the input argument. WRTEX and WRTMAN from the I/O group also work in a similar manner.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

2


RESTRICT WRITE TO HIGH MANTISSA only into DPX, DPY or MI

Assembler Format:

WRTHMN
Example: WRTHMN ; $D P Y<F M$
Effect: Rèstricts DPX, DPY or MI fields to WRITE HIGH MANTISSA bits only (MANTISSA bits $\varnothing \varnothing-11$ ).

Description: WRTHMN restricts the writing to the HIGH MANTISSA only, (MANTISSA BITS $\varnothing \varnothing-11$ ) of the pertinent MEMORY INPUT REGISTER. WRTHMN is used in conjunction with a DPX, DPY or MI WRITE operation. (See example above).
NOTE: See WRTEXP for a description of the effect of this operation on $D P X$ or $D P Y$.


Assembler Format:

Effect: Restricts DPX, DPY or MI fields to WRITE LOW MANTISSA only (MANTISSA bits 12-27).

Description: WRTLMN restricts writing to the LOW MANTISSA only (MANTISSA[bits 12-27]) of the pertinent MEMORY INPUT REGISTER. WRTLMN is used in conjunction with a DPX, DPY or MI WRITE operation. (See example above.)

NOTE: See WRTEXP for a description of the effect of this operation on DPX or DPY.


VALUE
4 through $7 \quad$ No Operation

10
 CLEAR S－PAD DESTINATION REGISTER

Assembler
Format：$\quad$ CLR＜sh＞＜\＃＞spd
Effect：$\quad \emptyset \rightarrow$ SPFN；$\emptyset \rightarrow$ SP $_{\text {SPD }}$ unless NO－LOAD（\＃）is specified．

Description：The $S-P A D$ OUTPUT（SPFN）is forced to all zeros and bit ＂ 2 ＂of the AP INTERNAL STATUS REGISTER is set to＂ 1 ＂（bit 5，APSTATUS）． $S P(S P D)$ is cleared unless $S-P A D N O-L O A D(⿰ ⿰ 三 丨 ⿰ 丨 三 一$ ）is specified．

CARRY BIT EQUATION：If $S P(S P D)$ is negative then CARRY＝1．

11
 INCREMENT S－PAD DESTINATION REGISTER

Assembler
Format：
INC $<$ sh $><\#>$ spd
Effect：$\quad\left(S P_{S P D}\right)+1 \rightarrow$ SPFN；and，unless NO－LOAD is specified， $S P F N \rightarrow\left(S_{S P D}\right)$.

Description：The contents of the S－PAD DESTINATION REGISTER（SP［SPD］）， plus ONE are enabled onto the S－PAD FUNCTION（SPFN）．SPFN is stored into the S－PAD DESTINATION REGISTER unless S－PAD NO－LOAD is specified．

The appropriate bits of the APSTATUS Register are set and may be tested during the next instruction cycle．

CARRY BIT EQUATION：If（SP［SPD］）was -1 ，then CARRY＝1 else 0 ．


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

DEC
DECREMENT S-PAD DESTINATION REGISTER

Assembler
Format: $\quad$ DEC <sh> <\#> spd
Effect: $\quad\left(S_{\text {SPD }}\right)-1 \rightarrow$ SPFN; and, unless NO-LOAD is specifiec, $(S P F N) \rightarrow$ SP $_{\text {SPD }}$

Description: The contents of the S-PAD DESTINATION REGISTER minus ONE is set to the S-PAD Function (SPFN). The result (SPFN) is stored into the S-PAD DESTINATION REGISTER unless S-PAD NO-LOAD (\#) is specified.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS)
will be set and may be tested during the next instruction cycle.
CARRY BIT EQUATION: Unless SP $_{\text {SPD }}$ was $\varnothing, \mathrm{CARRY}=1$.

13


COMPLEMENT S-PAD DESTINATION REGISTER

Assembler
Format:

```
COM < sh >< # > spd
(\overline{SP}
SPFN}->(S\mp@subsup{S}{SPD}{}
```

Description: The ONE's COMPLEMENT of the contents of S-PAD DESTINATION REGISTER are enabled onto the S-PAD Function. The result (SPFN) is stored into $S P_{S P D}$ unless $S-P A D N O-L O A D(\#)$ is specified in the instruction.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) will
be set and may be tested during the next instruction cycle.
CARRY BIT EQUATION: Unless $\mathrm{SP}_{\text {SPD }}$ was $\varnothing$, CARRY=1.


VAIUE

IDSPNL LOAD S-PAD DESTINATION REGISTER from the PANET BUS

Assembler Format:

LDSPNL spd
Effect:
$\left(\mathrm{SP}_{\text {SPD }}\right) \rightarrow$ SPFN; PNLBS $\rightarrow \mathrm{SP}_{\text {SPD }}$

Description: First, the S-PAD Function is set to the old contents of the S-PAD DESTINATION REGISTER. Then, whatever is enabled onto the PANEL BUS is loaded into the S-PAD DESTINATION REGISTER.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of $S P S P D$ and may be tested during the next instruction. $S-P A D C A R R Y$ is set to one. If no $S-P A D$ operation is done in the next instruction, then SPFN for that instruction will be the new contents of $S P S_{S P D}$ as loaded by this instruction cycle

FIRST:


THEN:


|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE


Load S-PAD DESTINATION REGISTER from
DATA PAD BUS - EXPONENT

Assembler
Format:
LDSPE spd ${ }^{\dagger}$
Effect:
$\left(\mathrm{SP}_{\mathrm{SPD}}\right) \rightarrow$ SPFN; then, $\left(\mathrm{DPBS}{ }^{\mathrm{EXP}}\right)-512 \rightarrow \mathrm{SP}$ SPD

Description: First, the SPFN is set to the old contents of the $S-P A D$ DESTINATION REGISTER. Then the EXPONENT portion of the DATA PAD BUS (bits 02-11), BIAS inverted, is loaded into the S-PAD DESTINATION REGISTER (bits 06-15). The inverted EXPONENT BIAS BIT is extended into the remaining portion of $S P(S P D)$ (bits $00-05$ ).

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of SP(SPD) and may be tested during the next instruction. S-PAD CARRY is set to one. If no $S-P A D$ operation is done in the next instruction, then SPFN for that instruction will be the new contents of SP(SPD) as loaded by this instruction.
†This transformation converts a BIASED EXPONENT from a Floating Point
word into its TWO's COMPLEMENT equivalent.


VALUE
LIDSPI

Load S-PAD DESTINATION REGISTER fram DATA PAD BUS - INTEGER

Assembler Format:

LDSPI spd
Effect: $\quad\left(S_{S P D}\right) \rightarrow$ SPFN, then $\left(D_{\text {SPBS }}\right.$ LOW MANTISSA $) \rightarrow S_{S P D}$

Description: First, SPFN is set to the old contents of the S-PAD DESTINATION REGISTER. Then the contents of the DATA PAD BUS - LOW MANTISSA, a 16-bit integer, are loaded into the S-PAD DESTINATION REGISTER.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS)
are set as determined by the previous contents of $S P_{S P D}$ and may be tested during the next instruction. S-PAD CARRY is set to one. If no $S-P A D$ operation is done in the next instruction, the SPFN for that instruction will be the new contents of $S P_{S P D}$ as loaded by this instruction.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE


Load S-PAD DESTINATION REGISTER from DATA PAD BUS TABLE LOOK UP BITS

Assembler
Format:
LDSPT spd
Effect:
$\left(S_{S P D}\right) \rightarrow$ SPFN; then $\left(D P B S\right.$ MANTISSA $\left.{ }^{\text {Bits }} \varnothing 2-\varnothing 8\right) \rightarrow$ SP ${ }_{S P D}$

Description: First, the SPFN is set to the old contents of $S-P A D$ DESTINATION REGISTER. Then the DATA PAD BUS - TABLE LOOK UP bits (MANTISSA [bits 02-08]) are loaded into bits 09-15 of the S-PAD DESTINATION REGISTER. SP(SPD) bits 00-08 are cleared to zero.

LDSPT may be used to calculate memory addresses for use with a look up table. It extracts the seven most significant unknown bits from a positive, normalized, non-zero Floating Point number.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of $S P$ (SPD) and may be tested during the next instruction. $S-P A D C A R R Y$ is set to one. If no $S-P A D$ operation is done in the next instruction, then SPFN for that instruction will be the new contents of SP(SPD) as loaded by this instruction.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE
$\varnothing$
BFLT
BRANCH on FLOATING ADDER LESS THAN ZERO

Assembler
Format:
BFLT targ
Effect:
If $\mathrm{FA}<0$; then $(\mathrm{PSA})+\left(\mathrm{DISP}{ }^{\dagger}-\mathrm{BIAS}\right) \rightarrow$ PSA (where
BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BFLT will cause a program branch if the FADDR Result (FA) available during the previous instruction was less than zero.

This instruction tests the FA-NEGATIVE Bit (FN) of the APSTATUS Register. If FN is equal to "l" (indicating that FA was negative during the previous instruction) a program branch will occur to the BRANCH TARGET ADDRESS (targ) formed by adding the current contents of PSA with Biased contents of the DISP field of the current instruction word. If $F N$ is equal to " 0 ," this instruction will have no effect.

The BRANCH TARGET ADDRESS must lie within $-20(8)$ to +17 (8) locations relative to the current PROGRAM SOURCE ADDRESS.

DISP=Instruction Word (BITS 27-31) is computed as follows: DISP $=$ targ - (PSA) + BIAS. Note that if FN was altered via a LDAPS instruction, at least one cycle must intervene before testing it with this instruction. This restriction applies to all BRANCH instructions that test conditions appearing in APSTATUS.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

1


BRANCH if S-PAD FUNCTION is LESS THAN ZERO

Assembler
Format:
BLT targ
Effect: If SPFN <0; then (PSA) $+\left(D I S P^{\dagger}-B I A S\right) \rightarrow$ PSA (Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BLT will cause a program branch if the result of the last $S-P A D$ operation (SPFN) was less than zero.

This instruction tests the condition of the SPFN-NEGATIVE Bit (N) of the APSTATUS Register. If " $N$ " is equal to " 1 " (indicating that SPFN of the last previous instruction was negative), a program branch will occur to the BRANCH TARGET ADDRESS (targ) formed by adding the current contents of PSA with the BIASED contents of the DISP field of the current instruction word. If "N" is equal to " 0 ," this instruction will have no effect.


MANDATORY FIELDS OPTIONAL FIELDS
disabled fields

VALUE

2
ENC
BRANCH if S-PAD CARRY is equal to "1"

Assembler
Format:
Effect: If S-PAD CARRY $=1$; then (PSA) $+\left(D I S P^{\dagger}-\right.$ BIAS $) \rightarrow$ BSA (Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BNC will cause a program branch if the $S-P A D C A R R Y$ Bit ( $C$ ) of the APSTATUS Register is equal to "1."

Bit "C" will be equal to "l" if either:
*the S-PAD CARRY Bit was set to " 1 " as a result of the last $S-P A D$ operation and no $S-P A D$ SHIFT was specified, or
*a shift occurred during the last $S-P A D$ operation and the last bit shifted "off the end" of the S-PAD Result was equal to "1."


VALUE

3


BRANCH on S-PAD CARRY equal to ZERO

Assembler
Format: BZC targ
Effect:
If S-PAD CARRY $=\varnothing$; then $(\mathrm{PSA})+\left(\mathrm{DISP}^{\dagger}-\mathrm{BIAS}\right) \rightarrow$ PSA (Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BZC will cause a program branch if the S-PAD CARRY Bit (C) of the APSTATUS Register is equal to zero.


VALUE

4


BRANCH if DATA PAD BUS is NEGATIVE

Assembler
Format: BDBN tang
Effect:
If (DB) $<0.0$; then (PSA) $+\left(\right.$ DISS $^{\dagger}-$ BIAS $) \rightarrow$ BSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. The sign of the DATA PAD BUS (MANTISSA) (DB[MANT]bit 00) is tested as to its state during the
 program branch will occur to the BRANCH TARGET ADDRESS (tang) formed by adding the current contents of PSA with the BIASED contents of the DISP field of the current instruction word. If DB(MANT)Bit 00 was " 0, " this instruction will have no effect.

NOTE: Since any data enabled onto DB is not latched, the programmer must re-enable the particular data onto $D B$ one instruction cycle before attempting to test it with this instruction.

Note that instructions in the PS field (RPSF, LPSL, etc.) cannot be used to enable data onto Data Pad Bus for testing with this instruction.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

## VALUE

BDBZ
BRANCH if DATA PAD BUS is POSITIVE and UNNORMAJIZED

Assembler Format:

BDBZ targ
Effect: If $D B{ }^{\text {MANT }}$ Bits $\varnothing \varnothing, \varnothing 1=" \varnothing "$, then $(P S A)+\left(D I S P^{\dagger}-\right.$ BIAS $) \rightarrow$ PSA (Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BDBZ will cause a program branch to occur to the BRANCH TARGET ADDRESS (targ), formed by adding the current contents of PSA with the BIASED contents of the DISP field of the current instruction word, if the sign of the DATA PAD BUS (MANTISSA) (DB[MANT]Bit 00 ), enabled during the preceding instruction, was positive (e.g., $=0$ ) and $D B(M A N T) B i t ~ 01$ was also equal to " 0 ," (indicating an UNNORMALIZED MANTISSA). If either or both Bits equal(s) " 1, " this instruction will have no effect.

NOTE: Since any data enabled onto $D B$ is not latched, the programmer must re-enable the particular data onto $D B$ one cycle before attempting to test it by this instruction.


VALUE

6


Assembler
Format:
Effect:

BRANCH if INVERSE FFT FLAG = 1

Description: CONDITIONAL RELATIVE BRANCH. BIFN will cause a program branch if the Inverse FFT Flag (IFFT) of the APSTATUS Register is set to "1."

IFFT is APSTATUS(bit 1l) and can be set by an LDAPS instruction. (See LDREG, I/O.) It is normally set to " 1, " along with APSTATUS(bit 12) (FFT), only during an INVERSE FAST FOURIER TRANSFORM.


BRANCH if IFFT FLAG $=0$

Assembler
Format: BIFZ targ
Effect:
If IFFT (APSTATUS ${ }^{\text {Bit }} 12$ ) $=\varnothing$; then (PSA) $=\left(\right.$ DISP $^{\dagger}-$ BIAS $) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BIFZ will cause a program branch if the INVERSE FFT Flag (IFFT) of the APSTATUS Register is cleared to zero.

'ALE

10 through 13
No Operation

14


BRANCH if GENERAL FIAG \# $\varnothing=1$

15


BRANCH if BENERRAL FLAG \#1 = 1

16


BRANCH if GENERAL FLAG \#2 = 1


BRANCH if GENERAL FLAG \#3 = 1

Assembler
Format:
Effect:
BFLn tang
If FLAG $n=1$; then $(P S A)+$ (DISS $^{\dagger}-$ BIAS) $\rightarrow$ BSA
(Where BIAS $=20_{8}$ ).

Description: A branch will occur to program location "tang" (assembler format) if flag " n " is set to "l." Flag " n " must have been set or cleared two cycles before the current instruction cycle in order to be tested, i.e., at least one cycle must intervene between a set or clear flag instruction and a branch flag instruction.

Note: The CONDITIONAL RELATIVE BRANCH instructions test the condition of either of four GENERAL FLAGS ( $0,1,2,3$ ) available for use in the AP. These flags may be "set" or "cleared" by software instructions. (See FLAG, I/ O.)


## VALUE

$\varnothing$
 TRANSFER PANETL BUS to the IITES REGISTER

Assembler Format:

PNLLIT
Effect:
(PNLBS) $\rightarrow$ LITES

Description: The current data enabled onto the l6-bit PANEL BUS are loaded into the 16-bit LITES REGISTER.

1


TRANSFER DATA PAD BUS EXPONENT to the LITES REGISTER, via PANETL BUS

Assembler
Format:
DBELIT
Effect:
$\left(D B^{E X P}\right)$ PNLBS $\rightarrow$ LITES; right justified.
Description: The current data enabled onto the 10-bit DATA PAD BUS ${ }^{\text {EXPONENT }}$ are loaded into the l6-bit LITES REGISTER - right justified. The transfer is via the PANEL BUS.


VALUE

2


TRANSFER DATA PAD BUS - HIGH MANTISSA to the LITES
REGISTER, via PANEU BUS

Assembler
Format:
DBHLIT
Effect:
$\left(\mathrm{DB}^{\text {HMANT }}\right) \rightarrow$ PNLBS $\rightarrow$ LITES; right justified
Description: The current data enabled onto the DATA PAD BUS ${ }^{H I G H}$ MANTISSA (MANTISSA ${ }^{\text {Bits }} \varnothing \varnothing-11$ ) are loaded into the 12 right-most bits of the LITES REGISTER. The transfer is via PANEL BUS.

3
DBLIIT

TRANSFEER DATA PAD BUS ${ }^{\text {IOW MANTISSA }}$ to the LITES REGISTER, via PANEU BUS

Assembler
Format:
DBLLIT
$\left(\right.$ DB $\left.^{\text {LMANT }}\right) \rightarrow$ PNLBS $\rightarrow$ LITES
Effect:

Description: The current data enabled onto the DATA PAD BUS ${ }^{\text {LOW MANTISSA }}$ (MANTISSA ${ }^{\text {Bits } 12-27 \text { ) }}$ is loaded into the LITES REGISTER, via the PANEL BUS.


## VALUE



No Operation

Assembler
Format:
SWDB
Example: $\quad$ DPX (l) $<\mathrm{DB}$; SWDB
Effect:


Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) in the following manner:

SWR(bits 06-15) are enabled onto the DATA PAD BUS (EXPONENT),
SWR(bits 04-15) are enabled onto the DATA PAD BUS (HIGH MANTISSA), and

SWR(bits 00-15) are enabled onto the DATA PAD BUS (LOW MANTISSA).

The transfer is via PNLBS.
This instruction is used concurrently with a write from DATA PAD BUS operation to transfer the contents of SWR into a designated memory location or Register. Use of this instruction disables any current DB or PNLBS source-enabling operation.



MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

## VALUE

11


Assembler Format:

Effect:

TRANSFER SWITICHES to the DATA PAD BUS ${ }^{\text {EXPONENT }}$ via PANETL BUS

SWDBE
Example: $\quad$ DPY ( -2 ) < DB; SWDBE
$\left(S W R^{\text {Bits } \varnothing 6-15}\right) \longrightarrow \mathrm{DB}^{\text {EXP }}$ Bits $\varnothing 2-11$,
$\left(S W R^{\text {Bits } \varnothing 4-15}\right) \longrightarrow \mathrm{DB}^{\text {MANT }}$ Bits $\varnothing \varnothing-11$,
$(S W R) \longrightarrow B^{\text {MANT }}$ Bits $12-27$.

Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) and a WRTEXP is forced.

A WRTEXP is forced as part of this instruction, restricting the writing to the EXPONENT portion of the designated memory location.
$\dagger$ see, SOP1 for a detailed description of WRTEXP


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

## VALUE

12


Assembler
Format:

Effect:

TRANSFER SWITCHES to DATA PAD BUS HIGH MANTISSA

SWDBH
Example: SETMA; MI<DB; SWDBH

$\leq$
Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) in the following manner:

The transfer is via PNLBS.
A WRTHMN is forced as part of this instruction, restricting the writing to the HIGH-MANTISSA portion (MANTISSA[bits 00-11]) of the designated memory location, only.
$\dagger$
See SOPl for a detailed description of WRTHMN


VALUE


## No Operation

TRANSFER SWITCHES to DATA PAD BUS ${ }^{\text {IOW MANTISSA }}$

Assembler Format:

SWDBL
Example: $\quad$ SWDBL; DPY (1) $<$ DB
Effect:
via PNLBS; WRTLMN ${ }^{\dagger}$
is forced

Description: The current contents of the l6-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) in the following manner:

The transfer is via PNLBS.
A WRTLMN is forced as part of this instruction, restricting the writing to the LOW-MANTISSA portion (MANTISSA[bits 12-27]) of the designated memory location only.
$t$
See SOPl for a detailed description of WRTLMN


VALUE


Description: JMPA forces the address contained in the least-significant 12 bits of the VALUE field (Instruction Word ${ }^{\text {Bits } 48-63}$, into the 12-bit PROGRAM SOURCE ADDRESS REGISTER (PSA). The effect is an ABSOLUTE JUMP to the location in program memory contained in the VALUE field.


MANDATORY FIELDS
OPTIONAL FIEIDS
DISABIED FIELDS

VALUE

1
JSRA
JUMP to SUB ROUTINE (ABSOLUIE)

Assembler
Format:
JSRA adr
Effect: $\quad(S R A)+1 \rightarrow$ SRA; (PSA) $+1 \rightarrow$ SRS $_{\text {SRA }} ;(V A L U E) \rightarrow$ PSA
Description: SUB-ROUTINE JUMP. First, the contents of the current PROGRAM SOURCE ADDRESS (PSA), plus " 1 ," are saved by incrementing the SUB-ROUTINE STACK ADDRESS REGISTER (SRA) and storing the current [(PSA) $+1]$ into the "last-in" location of the SUB-ROUTINE RETURN STACK (SRS).

The least-significant 12 bits of the VALUE field (Instruction Word bits 48-63]) are then loaded into the 12-bit PROGRAM SOURCE ADDRESS REGISTER (PSA). The program then jumps to that location. (See also RETURN, BRANCH.)

WARNINGS: The JSR instructions have a timing problem that causes certain instruction sequences to execute improperly. The following sequences should be avoided by the programmer:

1) Instruction from PS, PSEVEN or PSODD followed by a JSR.
example: $\begin{aligned} & \text { LDPSL } \\ & \text { JSRA }\end{aligned}$
2) HALT instruction or a Panel Breakpoint before a JSR.
example: HALT
JSRT
3) Execution of consecutive RETURN instructions. This appears in the coding as a JSR followed by a RETURN.
example: JSR RETURN

These cases all result in a mismatch between the subroutine Return address pointers (SRA) and program execution, and thus will cause severe debugging problems if extreme caution is not taken to avoid them.


VALUE


Description: UNCONDITIONAL RELATIVE JUMP. The address contained on the least-significant 12 bits of the VALUE field (Instruction Words ${ }^{\text {Bits }} 48-63$, is added to the current contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA). The address thus formed is loaded into PSA and the program jumps to that location.

3


JUMP TO SUB ROUTINE (RELATIVE)

Assembler Format:

JSR adr
Effect:
$(S R A)+1 \rightarrow S R A ;(P S A)+1 \rightarrow S_{S R S} ;$
(VALUE) $+($ PSA $) \rightarrow$ BSA

Description: RELATIVE SUB-ROUTINE JUMP. First, the current contents of the PROGRAM SOURCE ADDRESS (PSA) plus " 1 " are saved by incrementing the SUB-ROUTINE ADDRESS REGISTER (SRA) and storing [(PSA) + 1] into the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS SRA ).

The address contained in the least-significant 12 bits of the VALUE field (Instruction Word ${ }^{\text {Bits } 48-63 \text {, is added to the current contents of the PROGRAM }}$ SOURCE ADDRESS REGISTER (PSA). The address thus formed is loaded into PSA and the program jumps to that location, (see also, RETURN, BRANCH ).


MANDATORY FIELDS OPTIONAL FIELDS

DISABLED FIELDS

VALUE

JMPT
JUMP to location specified by TABLE MEMORY ADDRESS (ABSOLUIE)

Assembler
Format:
JMPT
Example: ADD 1,2; SETTMA
Effect: (TMA) $\rightarrow$ PSA

Description: UNCONDITIONAL ABSOLUTE JUMP. The contents of the PROGRAM SOURCE REGISTER (PSA) are replaced by the least-significant 12 bits of the current contents of the TABLE MEMORY ADDRESS REGISTER (TMA).


JUMP to SUB-ROUTINE at location specified by TABLE MEMORY ADDRESS (ABSOLUTE)

Assembler Format:

JSRT
Example: ADD 1,2; SETTMA
JSRT
Effect: $\quad(S R A)+1 \rightarrow$ SRA; $(P S A)+1 \rightarrow S R S_{S R A} ;\left(T M A B^{B i t s} \not \subset 4-15\right) \rightarrow$ PSA

Description: UNCONDITIONAL ABSOLUTE SUB-ROUTINE JUMP. First, the current PROGRAM SOURCE ADDRESS plus " 1 " is saved by incrementing the SUB-ROUTINE ADDRESS POINTER (SRA) and storing [(PSA) + l] into the "last-in" position of the SUB-ROUTINE RETURN STACK ( $\mathrm{SRS}_{\text {SRA }}$ ).

The contents of PSA are then replaced by the least-significant 12 bits of the current contents of the TABLE MEMORY ADDRESS REGISTER (TMA). The program then jumps to the new PROGRAM SOURCE location. (See also, RETURN, BRANCH ).


VALUE


JUMP to location indicated by SWITTCH REGISTER, 6 via PANEL BUS (ABSOLUTE)

Assembler
Format:
UMP
Effect:
$(S R W$ Bits $\varnothing 4-15) \rightarrow$ PNLBS $\rightarrow$ BSA

Description: UNCONDITIONAL ABSOLUTE JUMP. The current contents of the least-significant 12 bits of the SWITCH REGISTER (SWR) are loaded into the PROGRAM SOURCE ADDRESS REGISTER (PSA) via the PANEL BUS (PNLBS).

The program then jumps to the new PROGRAM SOURCE location.

```
WARNING: Propagation delays inherent when
    executing JMPP may disallow proper
    decoding of certain target instruc-
        tions. The perferred alternative
        sequence is as follows:
        tn SWDB; LDTMA
        t n+1 JMPT
```



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

VALUE
JSRP JUMP to SUB-ROUIINE pointed by the SWITCH REGISTER

Assembler Format: JSRP

Effect:

$$
\begin{aligned}
& (\mathrm{SRA})+1 \rightarrow \text { SRA; }(\mathrm{PSA})+1 \rightarrow \mathrm{SRS}_{\mathrm{SRA}} ; \\
& (\mathrm{SWR} \text { Bits } \varnothing 4-15) \rightarrow \text { PNLBS } \rightarrow \text { PSA }
\end{aligned}
$$

Description: UNCONDITIONAL ABSOLUTE SUB-ROUTINE JUMP. First, the current PROGRAM SOURCE ADDRESS (PSA) plus "l" is "saved" by incrementing the SUBROUTINE ADDRESS POINTER (SRA) by " 1 " and storing [(PSA) +1 ] into the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS SRA ).

Then the contents of the PROGRAM SOURCE ADDRESS REGISTER are replaced by the current contents of the least significant 12 bits of the SWITCH REGISTER (via the PANEL BUS). The program then jumps to the new PROGRAM SOURCE location. (See also, RETURN, BRANCH ).

```
WARNING: Propagation delays inherent when
    executing JSRP may disallow proper
    decoding of certain target in-
    structions. The preferred alterna-
    tive sequence is as follows:
        \(t_{n}\) SWDB; LDTMA
            \(t_{n+1}\) JSRT
```

```
PSEVEN, PSODD AND PS
    FIELDS
```

```
The following instructions available in the PSEVEN and PSODD fields
involve PROGRAM SOURCE partial-word transfers via the PANEL BUS.
Addressing for a given instruction may be RELATIVE or ABSOLUTE. (See
SPEC SUMMARY.) All instructions within these fields require two cycles
to execute and instructions from other fields which reference PNLBS for
addressing or use PNLBS as a transfer-conduit should not be
concurrently specified.
Formats for the various PS partial-words is given below:
Please note the warnings in the HALT, BDBN, BDBZ and JSRA descriptions for
WRT the PS, PSEVEN and PSODD instructions.
```

NOTES

1) When VALUE or TMA is used as an addressing subscript, the least-significant 12 bits are used.
Example:
PS (QO) (VALUE) $=P S(Q 0)$ (VALUE) (bits 52-63)
PS (Q0) (TMA) $=P S(Q 0)(T M A)($ bits $04-15)$

TMA is TMA Register, not the Table Memory Address which may be modified by the FFT bit APSTATUS.
2) PS Quarter 0 is Bits 00 to $15=P S(Q 0)$

| 1 | 16 to $31=\operatorname{PS}(Q 1)$ |
| :--- | :--- |
| 2 | 32 to $47=\operatorname{PS}(\mathrm{Q} 2)$ |
| 3 | 48 to $64=\operatorname{PS}(\mathrm{Q} 3)$ |




MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE


Assembler Format:

RPSøA adr
Effect:
(PS ${ }^{Q \varnothing}$ VALUE) $\rightarrow$ PNLBS $\rightarrow$ LITES

READ PROGRAM SOURCEQUARTER 2 from LITES (ABSOLUTE)

Assembler Format:

RPS2A adr
Effect:
$\left(\mathrm{PS}^{\mathrm{Q} 2}\right.$ VALUE $) \rightarrow$ PNLBS $\rightarrow$ LITES

READ PROGRAM SOURCEQUARIER $\varnothing$ to ITTES (REIATIVE)

Assembler Format:

Effect:
$\left(\mathrm{PS}^{Q \varnothing}\right.$ VALUE +PSA$) \rightarrow$ PNLBS $\rightarrow$ LITES

3
RPS2
READ PROGRAM SOURCE QUARTER 2 to LITES (RELATIVE)

Assembler Format:

Effect:

$$
\left(\mathrm{PS}^{Q 2} \text { VALUE }+ \text { PSA }\right) \rightarrow \text { PNLBS } \rightarrow \text { LITES }
$$

4


READ PROGRAM SOURCEQUARIER $\varnothing$ to LITES
from the location specified by TABLE MEMORY ADDRESS

Assembler
Format:
RPSØT
Effect:
$\left(\mathrm{PS}_{\text {TMA }}^{Q \varnothing}\right) \rightarrow$ PNLBS $\rightarrow$ LITES



Assembler
Format:
Effect:
$\left(\right.$ PS $^{22}$ TMA $) \rightarrow$ PNLBS $\rightarrow$ LITES

No Operation

Assembler
Format:
Effect:
WPS $\varnothing$ A adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{Q \varnothing}$ VALUE

11


WRITE PROGRAM SOURCEQUARIER 2 from the SWITCHES (ABSOLUTE)

Assembler
Format:
WPS2A $\cdot \mathrm{adr}$
Effect:
READ PROGRAM SOURCEQUARTER 2 to LITES
from the location specified by TABLE MEMORY ADDRESS

RPS2T


WRITE PROGRAM SOURCEQUARIER $\emptyset_{\text {from the }}$ SWITCHES (ABSOLUTE)
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{Q 2}$ VALUE



MANDATORY FIELDS OPTIONAL FIELDS
disabled fields

VALUE

12


Assembler Format:

Effect:


Assembler
Format:
Effect:


Assembler
Format:
Effect:


Assembler
Format:
Effect:

WRITE PROGRAM SOURCEQUARTER $\varnothing$ from the SWITCHES (RETATIVE)

WPSø adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{Q \varnothing}$ VALUE + PSA
WRITE PROGRAM SOURCEQUARIER 2 from the SWITCHES (RETATIVE)

WPS2 adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{\mathrm{Q2}}$ VALUE + PSA
WRITE PROGRAM SOURCEQUARIER $\varnothing$ fram the SWITCHES at the location specified by TABLE MEMDRY ADDRESS

WPSØT
$(S W R) \rightarrow$ PNLBS $\rightarrow \mathrm{PS}^{\mathrm{Q}^{2}} \mathrm{TMA}$
WRIIE PROGRAM SOURCE QUARIER 2 from the SWITCHES at the location specified by TABLE MEMORY ADDRESS

WPS2T
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{\text {Q2 }}$ TMA


VALUE


Assembler Format:

Effect:
(PS ${ }^{\text {Ql }}$ VALUE) $\rightarrow$ PNLBS $\rightarrow$ LITES

READ PROGRAM SOURCE QUARTER 3 from LITES (ABSOLUTE)

Assembler
Format:
Effect:
$\left(\right.$ PS $^{\text {Q3 }}$ VALUE $) \rightarrow$ PNLBS $\rightarrow$ LITES

READ PROGRAM SOURCEQUARIER 1 to IITTES (RELATIVE)

Assembler
Format:
Effect:
$\left(\mathrm{PS}^{\mathrm{Q1}}\right.$ VALUE + PSA $) \rightarrow$ PNLBS $\rightarrow$ LITES

READ PROGRAM SOURCEQUARTER 3 to LITES (REUATIVE)

Assembler
Format:
Effect:
RPS 3 adr
$\left(\right.$ PS $^{\text {Q3 }}$ VALUE + PSA $) \rightarrow$ PNLBS $\rightarrow$ IITES


VALUE

RPSIT

Assembler
Format:
Effect:

Assembler Format:

Effect:


10


Assembler
Format:
Effect:

11 $\square$
Assembler
Format:
Effect:
$\left(\mathrm{PS}^{\text {Q1 }}\right.$ TMA $) \rightarrow$ PNLBS $\rightarrow$ LITES
READ PROGRAM SOURCEQUARIER 3 to IITES from the location specified by TABIE MEMORY ADDRESS
$\left(\mathrm{PS}^{\mathrm{Q3}}\right.$ TMA $) \rightarrow$ PNLBS $\rightarrow$ LITES
READ PROGRAM SOURCEQUARTER 1 to ITTES from the location specified by TABLE MEMORY ADDRESS

RPSIT

RPS 37

No Operation

WRIIE PROGRAM SOURCE QUARTER 1 from the SWITCHES (ABSOLUIE)

WPSIA adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{Q 1}$ VALUE

WRIIE PROGRAM SOURCE QUARTER 3 fram the SWITCHES (ABSOLUTIE)

WPS3A adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{\text {Q3 }}$ VALUE

PROGRAM SOURCE - ODD FIELD (PSODD)



MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

12


Assembler Format:
Effect:

13

Assembler
Format:
Effect:


Assembler
Format:
Effect:


Assembler Format:

Effect:

WRITE PROGRAM SOURCEE OUARTER 1 fram the SWITCHES (RETATIVE)

WPSI adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{Q 1}$ VALUE + PSA

WRITE PROGRAM SOURCEQUARIER 3 from the SWITICHES (RELATIVE)

WPS3 adr
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{\text {Q3 }}$ VALUE + PSA

WRITE PROGRAM SOURCE QUARIER 1 from the SWITCHES at the location specified by TABLE MEMORY ADDRESS

WPS1T
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $_{\text {Q1 }}^{\text {TMA }}$

WRITE PROGRAM SOURCEQUARTER 3 from the SWITCHES at the location specified by TABLE MEMORY ADDRESS

WPS3T
$(S W R) \rightarrow$ PNLBS $\rightarrow$ PS $^{\text {Q3 }}$ TMA


VALUE


## READ PROGRAM SOURCE IFFT HALF to DATA PAD BUS (ABSOLUTE)

Assembler
Format:
RPSLA adr
Effect:
$\left(\mathrm{PS}^{\text {LH }}\right.$ VALUE $) \rightarrow \mathrm{DB}$
Description: PROGRAM SOURCE (LEFT HALF) (PS LH]=PS bits 00-31]), as addressed by the least-significant 12 bits contained in the VALUE field (Instruction Word bits 48-63]), is enabled onto DATA PAD BUS (DB).

The transfer is executed in the following manner:

* ZEROS $\longrightarrow$ DB (EXP) Bits 02-07
* PS (Bits $00-03) \longrightarrow$ DB (EXP)Bits 08-11
* PS (Bits 04-31) $\longrightarrow$ DB (MANT)Bits 00-27

This instruction requires two cycles to execute.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE


Description: PROGRAM SOURCE (FLOATING-POINT LITERAL) (PS [FPL]=PS bits [26-63]), as addressed by the least-significant 12 bits contained in the VALUE field (Instruction Word bits 48-63]), is enabled onto DATA PAD BUS (DB).

The transfer is executed in the following manner:

* PS(Bits 26-35)
DB(EXP)Bits 02-11
* PS(Bits 36-63) DB(MANT)Bits 00-27

This instruction requires two cycles to execute.



MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS
value

2


Assembler Format:

RPSL adr
Effect:
$\left(P S^{L H}\right.$ VALUE $\left.+P S A\right) \rightarrow D B$

READ PROGRAM SOURCE FTOATING-POINT IITERAL to DATA PAD BUS (RETATIVE)

Assembler
Format:
Effect:
READ PROGRAM SOURCE TFFT HALF to DATA PAD BUS (RETATIVE)

RPSF adr
$\left(\mathrm{PS}^{\mathrm{FPL}} \mathrm{VALUE}+\mathrm{PSA}\right) \rightarrow \mathrm{DB}$

This instruction requires two cycles to execute.


READ PROGRAM SOURCE TEFT HALF to DATA PAD BUS from the location specified by TABLE MEMDRY ADDRESS (ABSOLUTE)

Assembler
Format:
Effect:

RPSLT
$\left(\mathrm{PS}_{\mathrm{TMA}}^{\mathrm{LH}}\right) \rightarrow \mathrm{DB}$

This instruction requires two cycles to execute.

RPSFT

READ PROGRAM SOURCE FLOATING-POINT LITEERAL to DATA PAD BUS from the location specified by TABLE MEMORY ADDRESS (ABSOLUTE)

Assembler
Format:
RPSFT
Effect:
(PS ${ }_{\text {TPL }}^{\text {TMA }}$ ) $\rightarrow \mathrm{DB}$
This instruction requires two cycles to execute.


Assembler Format:

RPSLP
Effect:
$\left(\right.$ PS $\left._{\text {LH }}^{\text {PNLBS }}\right) \rightarrow \mathrm{DB}$
This instruction requires two cycles to execute.

7
RPSFP
READ PROGRAM SOURCE FLOATING-POINT LITERAL to DATA PAD BUS fram the address contained on PANEL BUS (ABSOLUTE)

Assembler Format:

RPSFP
Effect:
$\left(\right.$ PS $^{\text {FPL }}$ PNLBS $) \rightarrow D B$
This instruction requires two cycles to execute.


MANDATORY FIELDS
optional fietds
disabled fields

VALUE


LOAD PROGRAM SOURCE TEFT HALF from DATA PAD BUS (ABSOLUIE)

Assembler
Format:
IPSLA adr
Effect:
$(D B) \rightarrow P S^{L H}$ VALUE

Description: The right-most 32 bits of the DATA currently enabled onto DATA PAD BUS (DB) are loaded into the PROGRAM SOURCE (LEFT HALF) (PS LH]=PS bits 00-31]).

The transfer is executed in the following manner:

* $\mathrm{DB}(E X P)$ Bits $08-11 \longrightarrow$ PS (Bits 00-03)
* DB (MANT) Bits 00-27 $\longrightarrow$ PS (Bits 04-31)

This instruction requires two cycles to execute.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

11


IOAD PROGRAM SOURCE ${ }^{\text {RIGHT HALF }}$ from DATA PAD BUS (ABSOLUIE)

Assembler
Format:
LPSRA adr
Effect:
(DB) $\rightarrow \mathrm{PS}^{\mathrm{RH}}$ VALUE

Description: The right-most 32 bits of data currently enabled onto the DATA PAD BUS (DB) are loaded into the PROGRAM SOURCE (RIGHT HALF) (PS $[R H]=P S$ bits [48-63]) as addressed by the least-significant 12 bits of the VALUE field (Instruction Word bits 48-63]).

The transfer is executed in the following manner:

* DB(EXP) Bits 08-11 $\longrightarrow$ PS (Bits 32-35)
* DB (MANT) Bits $00-27 \longrightarrow$ PS (Bits 36-63)

This instruction requires two cycles to execute.


VALUE


IOAD PROGRAM SOURCE ${ }^{\text {TFFT HAIF }}$ from DATA PAD BUS (REJATIVE)

Assembler Format:

LPSL adr
Effect:
$(D B) \rightarrow P S^{L H}$ VALUE + PSA

This instruction requires two cycles to execute.

13


LOAD PROGRAM SOURCE RIGHT HALF from DATA PAD BUS (REIATIVE)

Assembler
Format:
LPSR adr
Effect:
$(D B) \rightarrow P S^{R H}$ VALUE + PSA

This instruction requires two cycles to execute.

14


LOAD PROGRAM SOURCE TEFT HALF fram DATA PAD BUS as addressed by TABLE MEMORY ADDRESS (ABSOLUTE)

Assembler
Format:
LPSLTT
Effect:
$(D B) \rightarrow P S^{L H}$ TMA .

This instruction requires two cycles to execute.


|  |
| :--- |
| $\therefore$ |
| $\square 7$ |

MANDATORY FIELDS
OPTIONAL FIEIDS
DISABLED FIELDS

VALUE


LOAD PROGRAM SOURCE RIGHT HALF from DATA PAD BUS as addressed by TABLE MEMORY ADDRESS (ABSOLUTE)

Assembler
Format:
LPSRT
Effect:
$(\mathrm{DB}) \rightarrow \mathrm{PS}^{\mathrm{RH}}$ TMA

This instruction requires two cycles to execute.

16


LOAD PROGRAM SOURCE ${ }^{\text {TEFF HALF }}$ from DATA PAD BUS at the address contained on PANET BUS (ABSOLUTE)

Assembler Format:

LPSLP
Effect:
$(\mathrm{DB}) \rightarrow \mathrm{PS}^{\mathrm{LH}}$ PNLBS

This instruction requires two cycles to execute.

17


LOAD PROGRAM SOURCE RIGHT HALF from DATA PAD BUS at the address contained on PANET BUS (ABSOLUTE)

Assembler
Format:
LPSRP
Effect:
$(\mathrm{DB}) \rightarrow \mathrm{PS}^{\mathrm{RH}}$ PNLBS

This instruction requires two cycles to execute.


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fietids

VALUE


No Operation

1
SEIEXA
SET EXIT ADDRESS (ABSOLUTE)

Assembler
Format:
SETEXA
Effect:

$$
(\text { VALUE }) \rightarrow \text { SRS }_{\text {SRA }}
$$

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS[SRA]), the "last-in" address, are replaced by the least-significant 12 bits of the VALUE field (Instruction Word[bits 48-63]). SRA not affected.

2


No Operation


SET EXIT ADDRESS (RETATIVE)

Assembler
Format:
SETEX adr
Effect:
$($ VALUE $=\mathrm{PSA}) \rightarrow$ SRS $_{\text {SRA }}$

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS SRA ), the "last-in" address, are replaced with the address formed by adding the current contents of the PROGRAM SOURCE ADDRESS (PSA) to the least-significant 12 bits contained on the VALUE field.


VALUE

4


No Operation

5
SET EXIT ADDRESS from TABLE MEMORY ADDRESS (ABSOLUTE)

Assembler
Format:
SETEXT
Effect:
(TMA) $\rightarrow$ SRS $_{\text {SRA }}$

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS SRA $^{\text {) , }}$ the "last-in" address, are replaced by the least-significant 12 bits of the current contents of the TABLE MEMORY ADDRESS REGISTER (TMA).

6


Assembler
Format:
SETEXP
Effect: $\quad($ PSA +1$) \rightarrow$ SRS $_{\text {SRA }}$

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS SRA ), the "last-in" address, are replaced by the current contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA) plus "1"



VALUE


UNCONDITIONAL BRANCH (RETATTIVE)

Assembler Format:

BR disp
(Examples: BR LOOP)
Effect:
$(\mathrm{PSA})+\left(\mathrm{DISP}^{\dagger}-\mathrm{BIAS}\right) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: UNCONDITIONAL RELATIVE BRANCH
The program will branch - to the target location "disp" (Assembler Format) by adding the current PSA to the BIASED value contained in the DISPlacement field of the instruction word.

NOTE: The BRANCH TARGET ADDRESS must be within a range of -20 (8) to +17 (8) locations relative to the current PROGRAM SOURCE ADDRESS (PSA).

DISP $=$ bits $27-31$ of the current instruction word and is completed as follows: + DISP $=$ disp - PSA + BIAS.


VALUE BRANCH ON INTERRUPT REQUEST FILAG NON-ZERO

Assembler Format:

BINTRQ disp
Effect: If INTRQ $=1$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if Interrupt Request.
If the INTERRUPT REQUEST FLAG (INTRQ) equals " 1 ," then the program will branch to the target location "disp."

This instruction can be used in conjunction with a succeeding INTA instruction (see I/O group) to identify the interrupting I/O device.

4


BRANCH ON I/O DATA READY FTAG NON-ZERO

Assembler
Format: BION disp
Effect: If IODRDY $(D A)=1$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA (Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH is I/O Device Ready.
If the I/O DATA READY FLAG (IODRDY) of the I/O device specified by the I/O DEVICE ADDRESS REGISTER (DA) is "1," then the program will branch to the target location "disp."


VALUE


BRANCH ON I/O DATA READY FLAG ZERO

| Assembler | BIOZ disp |
| :--- | :--- |
| Format: | If $\left(\right.$ IODRDY $\left._{D A}\right)=\varnothing$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA |
| Effect: |  | ( Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if I/O Device not ready.
If the I/O DATA READY FLAG (IODRDY) of the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA) equals " 0 ," then the program will branch to the target location "disp."

6


BRANCH ON FLOATING POINT ERROR

Assembler

```
Format: BFPE disp
Effect: If OVF, UNF, or DIVZ = "1", then (PSA) + (DISP - BIAS) }->\mathrm{ PSA
    (Where BIAS = 208).
```

Description: CONDITIONAL RELATIVE BRANCH if Floating Point Error.
The OVERFLOW (OVF), UNDERFLOW (UNF), and DIVIDE BY ZERO (DIVZ), FLAGS (bits $0,1,2$ of the APSTATUS REGISTER) are tested. If any of the three flags $=$ " 1, " then a branch will occur to the target location "disp."


VALUE

7


REIURN FROM SUB-ROUTINE

Assembler
Format:
RETURN

Effect:
$\left(\operatorname{SRS}_{S R A}\right) \rightarrow$ PSA; $(S R A)-1 \rightarrow$ SRA

Description: UNCONDITIONAL RETURN JUMP.
The address contained in the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS) is forced into the PROGRAM SOURCE ADDRESS REGISTER (PSA) and the program branches to that program location.

The SUB-ROUTINE ADDRESS POINTER REGISTER (SRA) is then decremented by "l," and will point to the next "last-in" SUB-ROUTINE ADDRESS in event of another RETURN instruction. RETURN effects a "RETURN" from the last SUB-ROUTINE call.

NOTE: Two or more RETURNS may not be executed in time sequential instructions. There must be at least one instruction cycle between the last RETURN instruction and the next one, e.g., the following coding example is illegal in that it results in having the visible RETURN instruction execute immediately after the RETURN instruction in "sub" that brings the processor back to this level.
illegal code: JSR sub RETURN


10
 BRANCH O F FLOATING ADDER EQUAL ZERO

Assembler Format: BFEQ disp

Example: BFEQ. - 3
Effect: If $F A=0.0$, then $(P S A)+(D I S P-B I A S) \rightarrow P S A$
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if FA equal to zero.
BFEQ will cause a PROGRAM BRANCH if the FLOATING ADDER Result (FA) available during the previous instruction was equal to 0.0. This instruction tests the FZ FLAG (bit 3 of APSTATUS) as set by the previous instruction. If $F Z$ is equal to " 1 ," (i.e., FA during the last instruction was equal to 0.0 ), then the program will branch to the target location "disp."


VALUE

11


BRANCH on FLOATING ADDER NOT EQUAL to ZERO

Assembler Format:

Effect:
BFNE disp
Example: BFNE HELP+6
If $F A \neq 0.0$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if FA not equal to zero.
BFNE will cause a PROGRAM BRANCH if the FLOATING ADDER Result for the previous instruction was not equal to 0.0. This instruction tests the FZ flag (bit 3 of APSTATUS) as set by the previous instruction. If FZ equals " 0 " (i.e., FA for the last instruction was not equal to 0.0 ), the branch will occur to the target location "disp."


12


BRANCH on FLOATING ADDER GREATEER or EQUAL to ZERO

Assembler

## Format:

BFGE disp
Effect:
If $F A>0.0$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if FA greater than or equal to zero.

BFGE will cause a PROGRAM BRANCH if the FLOATING ADDER Result (FA) for the previous instruction was greater than or equal to 0.0 .

This instruction tests the condition of the FLOATING ADDER NEGATIVE (FN) FLAG (bit 4 of APSTATUS) as set by the previous instruction.

If $F N$ equals " 0, " (indicating that FA was not negative, i.e., greater than or equal to zero, during the last instruction cycle), a branch will occur to the TARGET ADDRESS "disp."


VALUE

13


BRANCH on FLOATING ADDER GREATER THAN ZERO

```
Assembler
Format:
BFGT disp
Effect:
If FA>0.0, then (PSA) + (DISP - BIAS)* PSA
(Where BIAS = 208)
```

Description: CONDITIONAL RELATIVE BRANCH if FA greater than zero.
BFGT will cause a PROGRAM BRANCH to occur if the last FLOATING ADDER RESULT (FA) for the previous instruction was greater than 0.0 .

The instruction tests the FLOATING ADDER ZERO (FZ) and FLOATING ADDER NEGATIVE (FN) flags (bits 3 and 4 of APSTATUS) as set by the previous instruction.

If both flags equal " 0 " (indicating that FA during the last instruction was greater than zero), then the program will branch to the target location "disp."

VALUE

14


BRANCH O S S-PAD RESULT EQUALS ZERO

Assembler
Format:
Effect:
BEQ disp
If $S P F N=\varnothing$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if SPFN equals zero.
BEQ will cause a PROGRAM BRANCH if the result of the last S-PAD operation (SPFN) was equal to zero.

This instruction tests the S-PAD ZERO FLAG (Z) (bit 5 of APSTATUS) as set by the previous instruction. If $Z$ equals "l" (indicating that SPFN of the last $S-P A D$ operation was equal to zero), then a branch will occur to the target location "disp."



BRANCH On S-PAD RESULT NON-ZEERO

```
Assembler
Format: BNE disp
Effect: If SPFN }\not=\emptyset\mathrm{ , then (PSA) + (DISP + BIAS) }->\mathrm{ PSA
    (Where BIAS = 2088).
```

Description: CONDITIONAL RELATIVE BRANCH if SPFN not equal to zero.
BNE will cause a PROGRAM RELATIVE BRANCH if the result of the last previous $S-P A D$ operation (SPFN) was not equal to 0 .

The instruction tests the S-PAD ZERO FLAG (Z) (bit 5 of APSTATUS) as set by the previous instruction. If $Z$ equals " 0 " (indicating that SPFN of the last $S-P A D$ operation was not equal to zero), then a branch will occur to the target location "disp."


VALUE

16


BRANCH on S-PAD RESUTT GREATER or EQUAL to ZERO

Assembler
Format:
BGE disp
Effect: If SPFN $>\varnothing$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA
( Where $\operatorname{BIAS}=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if SPFN greater than or equal to zero.

BGE will cause a PROGRAM BRANCH if the result of the last $S-P A D$ operation (SPFN) was greater than or equal to zero.

The instruction tests the S-PAD NEGATIVE FLAG (N) (bit 6 of APSTATUS) as set by the previous instruction. If $N$ is equal to " 0 " (indicating SPFN of the last operation was zero or greater), a branch will occur to the target location "disp."


VALUE

17


BRANCH on S-PAD RESULT GREATER THAN ZERO

Assembler Format:

BGT disp
Effect:
If SPFN $>\varnothing$, then $(P S A)+(D I S P-B I A S) \rightarrow$ PSA
(Where BIAS $=20_{8}$ ).

Description: CONDITIONAL RELATIVE BRANCH if SPFN greater than zero.
BGT will cause a PROGRAM BRANCH if the result of the last $S-P A D$ operation (SPFN) was greater than zero.

The instruction tests the $S-P A D Z E R O$ ( $Z$ ) and $S-P A D$ NEGATIVE (N) flags (bits 5, 6 or APSTATUS) as set by the previous instruction. If both flags equal " 0 " (indicating SPFN of last $S-P A D$ operation was greater than zero), then a branch will occur to the target location "disp."


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VFILUE

0
See FADDl field.

1

Assembler Format:

Effect:
(A2) - (A1)
FSUBR TM,MD
Description: FSUBR reverses the order of operands in a FLOATING-POINT SUBTRACTION. The contents of A1 REGISTER (AI) undergo a FLOATING-POINT SUBTRACTION from the contents of A2 REGISTER (A2).

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT is available as the FLOATING-ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)


FLOATING-POINT SUBTRACT; Al minus A2.

Assembler
Format:
FSUB < A1, A2 >

Effect:
(A1) - (A2)
Description: The contents of A2 REGISTER (A2) undergo a FLOATING-POINT SUBTRACTION from the contents of Al REGISTER (Al).

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

UE

3
FADD
FLOATING-POINT ADD; A1 plus A2.

Assembler Format:

FADD < A1, A2 >

Effect:
$(A 1)+(A 2)$

Description: The contents of Al REGISTER undergo a FLOATING-POINT ADDITION with the contents of A2 REGISTER.

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

ViLuE

4
FEQV

Assembler
Format:
FEQV < A1, A2 >

Effect:
(A1) $\overline{X O R}$ (A2)

Description: The MANTISSAS of A1 and A2 are compared for EQUIVALENCE in the following manner:

Following the arithmetic right-shift of the MANTISSA corresponding to the smaller EXPONENT, the MANTISSAS of A1 and A2, including the three bits of residue, undergo a "bit by bit" comparison. When corresponding bits of A1 and A2 are equal; (i.e., both "0"s or both "l"s), a "l" is written into the corresponding bit of the RESULT. All other combinations result in a " 0 " being written.

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT of this logical operation becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

IE

5


FLOATING-POINT AND; A1, A2.

Assembler
Format:
FAND < A1, A2 >

Effect:
(A1) and (A2)

Description: The MANTISSAS of Al and A2 are logically ANDED in the following manner:

Following the arithmetic right-shift of the MANTISSA corresponding to the smaller EXPONENT, the MANTISSAS of A1 and A2 undergo a "bit by bit" comparison. When corresponding bits of A1 and A2 both equal "l," then a "1" is written into the corresponding bit position of the RESULT. All other combinations result in a "0" being written.

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT of this logical operation becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

IALUE


FLOATING-POINT OR; A1 or A2.

Assembler
Format:
FOR < A1, A2 >

Effect:
(A1) OR (A2)

Description: The contents of $A 1$ and $A 2$ are ORed in the following manner:

Following the arithmetic right-shift of the MANTISSA corresponding to the smaller EXPONENT, the MANTISSAS of Al and A2, including the three bits of residue, undergo a "bit by bit" comparison. When either or both corresponding bits of $A 1$ and $A 2$ equal " 1 ," a " 1 " is written into the corresponding bit position of the RESULT. When neither corresponding bit is equal to "1," a "O" is written.

The NORMALIZED and CONVERGENTLY-ROUNDED RESULT of this logical operation becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

FLOATING ADDER GROUP (FADD)


MANDATORY FIELDS
optional fields
disabled fields

IUE
No-operation.

FIX
FIX A2 to an INTEGER (result rounded)

Assembler
Format: $\quad$ FIX <A2> (< > indicates optional field)

```
Effect: Convert (A2) to a 28-Bit Two's Complement integer.
Example: FIX MD
```

Description: The contents of $A 2$ are FIXED to an integer in the following manner:

1) An exponent of 28 (apparent value $=1034$ [octal]) is forced into Al (EXPONENT). Al (MANTISSA) $=0$. A2 contains the selected argument to be FIXED. $\dagger$
2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT along with the larger of the two input exponents.
3) The PRELIMINARY-RESULT (EXPONENT) is decremented by " 1 " and the PRELIMINARY-RESULT (MANTISSA) is correspondingly left-shifted one position while preserving the MANTISSA-SIGN.
4) The PRELIMINARY-RESULT is then CONVERGENTLY-ROUNDED and becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

If the TRUE-VALUE of A2 (EXPONENT) was in a range of 1 to 27 , then the TRUE-VALUE of the RESULT(EXPONENT) will be 27 (APPARENT-VALUE=1033[octal] or 539). If RESULT(MANTISSA) is $\leq 2(-28)$, then a FLOATING-POINT ZERO is forced as the result.
$\dagger$ The TRUE-VALUE of A2 (EXPONENT) must not exceed +27 . (APPARENT-VALUE $\leq 1033$ (octal). If the TRUE-VALUE of A2 (EXPONENT) $\geq 28$, the following RESULT will be obtained:

RESULT (EXPONENT) =A2 (EXPONENT)minus "1;" RESULT (MANTISSA-SIGN)=A2 (MANTISSA-SIGN),

RESULT (MANTISSA Bits $01-26$ ) $=\mathrm{A} 2$ (MANTISSA Bits 02-27);RESULT (MANTISSA Bit 27) $=0$.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALLE

2
FIXT
FIX and TRUNCATE A2 to an INTEGER

Assembler
Format:
FIXT < A 2$\rangle$

Effect: Convert (A2) to a 28-Bit Two's Complement INTEGER; TRUNCATE (sign magnitude)

Example: FIXT DPX (3)

Description: The contents of $A 2$ (MANTISSA) are FIXED to an integer and the RESULT is TRUNCATED in the following manner:

1) Current SPFN(Bits 06-15) plus BIAS are forced into Al(EXPONENT). Al (MANTISSA) $=0$. A2 contains the selected argument to be FIXED. ${ }^{+}$
2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT.
3) The PRELIMINARY-RESULT (EXPONENT) is decremented by " 1 " and the PRELIMINARY-RESULT (MANTISSA) is correspondingly leftshifted. (This operation preserves the MANTISSA-SIGN following an internal sign-extension operation).
4) The Truncation truth table logic is enabled for this operation (see Floating Point Arithmetic theory) and a TRUNCATED RESULT becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

If the TRUE-VALUE of A2 (EXPONENT) was in a range of 1 to 27 , then the TRUE-VALUE of the RESULT(EXPONENT) will be 27 (APPARENT-VALUE $=1033$ [octal] or 539). If RESULT(MANTISSA) is $<2(-27)$, then a FLOATING-POINT ZERO is forced as the result.

```
+TRUE-VALUE of A2(EXPONENT) must not exceed +27. (APPARENT-VALUE 539). If TRUE-VALUE of A2 (EXPONENT) 28, the following RESULT will be obtained:
RESULT (EXPONENT) =A2 (EXPONENT)minus \(\quad " 1 " ; \quad\) RESULT (MANTISSA-SIGN)=A2 (MANTISSA-SIGN), RESULT (MANTISSA Bits 01-26) =A2 (MANTISSA Bits 02-27); RESULT (MANTISSA Bit 27)=0.
```



VAIUE

FSCLT
FLOATING-POINT SCALE of A2; TRUNCATE

Assembler
Format:
FSCLT A2

Effect: Shift $A 2^{\text {MANTISSA }}$ right and increment
$\left(A 2^{\text {EXPONENT }}\right)$ until $A 2_{E}=(S P F N+B I A S)-1$;
result TRUNCATED. Converts an FPN to a 28-Bit Two's
Complement integer within a dynamic range of $2 \uparrow 27$.
Description: The contents of A2 (MANTISSA) are SCALED in the following manner:

1) Current SPFN(Bits 06-15) plus BIAS (=512) are forced into Al (EXPONENT). A1 (MANTISSA) $=0 \dagger$. A2 contains the selected argument to be SCALED. $\dagger \dagger$
2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT.
3) The PRELIMINARY-RESULT (EXPONENT) is decremented by " 1 " and the PRELIMINARY-RESULT (MANTISSA) is correspondingly leftshifted. (This operation preserves the MANTISSA-SIGN following an internal sign-extension operation).
4) The CONVERGENT-ROUNDING logic is inhibited for this operation and a TRUNCATED RESULT becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY).

If the TRUE-VALUE OF A2 (EXPONENT) was in a range of 1 to 27 , then the TRUE-VALUE of the RESULT(EXPONENT) will be 27 (APPARENT-VALUE=1033[octal] or 539). If RESULT(MANTISSA) is<2(-28), then a FLOATING-POINT ZERO is forced as the result.

[^0]

MAMDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALIE

4
FSM2C
FORMAT-CONVERSION; A2 from SIGNEDMAGNITUDE to TWO'S COMPLEMENT ${ }^{\dagger}$

```
Assembler
Format:
FSM2C A2
Effect: Converts (A2) from SIGNED-MAGNITUDE to TWOS-COMPLEMENT.
```

Description: The contents of A2 REGISTER are converted from SIGNED-MAGNITUDE to TWOS-COMPLEMENT format in the following manner:

1) If A2 (MANTISSA) is negative, then A2(MANTISSA bit 00) (MANTISSA-SIGN) remains unchanged while A2 (MANTISSA Bits 01-27) undergo a TWOS-COMPLEMENT conversion.
2) If A2(MANTISSA) is positive, A2(MANTISSA) is unchanged.

The normalized RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group operation. This operation can result in Floating Point underflow if the exponent is large and negative and the mantissa unnormalized. (See FADDR SUMMARY).
†See FLOATING-POINT THEORY, Types of notation.

This operation can result in FLOATING-POINT underflow if the exponent is large and negative and the mantissa unnormalized.


MAMDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS
'ALUE


FORMAT CONVERSION; A2 from TwOSCOMPLEMENT to SIGNED-MAGNITUDE. ${ }^{\dagger}$

Assembler
Format: F2CSM A2
Effect: Convert (A2) from TWOS-COMPLEMENT
to SIGNED-MAGNITUDE.

Description: The contents of A2 REGISTER are converted to SIGN-MAGNITUDE format in the following manner:

1) If A2(MANTISSA)is positive, A2(MANTISSA)is unchanged.
2) If A2 (MANTISSA) is negative, then A2 (MANTISSA Bit 00) (MANTISSA-SIGN) remains unchanged while A2 (MANTISSA Bits 01-27) undergo a TWOS-COMPLEMENT conversion.

The normalized and convergently rounded RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY). Both underflow and overflow are possible as a result of this operation.

+ See FLOATING-POINT SUMMARY, Types of Notation

mandatory pieids OPTIONAL FIELDS disabled fields

Assembler Format:

```
Shift (A2 MANTISSA)
(A2 EXPONENT) until (A2 EXPONENT)}=(SPFN
+ BIAS -1
```

Description: The contents of A2 are SCALED in the following manner:

1) Current SPFN(Bits 06-15)plus BIAS (=512) are forced into Al(EXPONENT). Al(MANTISSA) $=0+$. A2 contains the selected argument to be SCALED. $\dagger+$
2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT.
3) The PRELIMINARY-RESULT (EXPONENT)is decremented by " 1 " and the PRELIMINARY-RESULT(MANTISSA) is correspondingly leftshifted. (This operation preserves the MANTISSA-SIGN following an internal sign-extension operation).
4) The PRELIMINARY-RESULT is then CONVERGENTLY-ROUNDED and becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

If RESULT(MANTISSA) is $\leq 2(-28)$, then a FLOATING-POINT ZERO is forced as the result.

```
+Current SPFN(Bits 06-15)must equal maximum plus "1"
    in order to obtain a correct result from this operation.
+\dagger TRUE-VALUE OF A2(EXPONENT)must not exceed the value of
    current SPFN minus "1."
```



MAMDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIEIDS

7 $\square$ FORMAT CONVERSION; A2 to ABSOLUTE VALUE.

Assembler
Format: FABS A2
Effect: (A2) $\rightarrow$ ABSOLUTE VALUE

Description: The contents of A2 are converted to ABSOLUTE VALUE format in the following manner:

1) If A2 (MANTISSA) is positive, A2(MANTISSA) is unchanged. A2 becomes the PRELIMINARY RESULT.
2) If A2(MANTISSA)is negative, then A2 (MANTISSA Bits 00-27) undergo a TWOS-COMPLEMENT conversion. (See FLOATING-POINT SUMMARY -- Types of Notation).

The PRELIMINARY RESULT is then normalized and CONVERGENTLY-ROUNDED and becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY). Both overflow and underflow are possible as a result of this operation.


FLOATING ADDER REGISTER INPUT SUMMARY
Al

VALUE
$\emptyset$


Assembler Format:

Effect:

1


Assembler Format:

Effect:

DPX (idx)

Assembler
Format:
Effect:

DPY (idx)

Assembler
Format:
Effect:

NO CHANGE: The contents of Al during the last FADDR operation are used as the Al REGISTER OPERAND.

FADD NC, <A2>Note: If no Al operand is specified, NC is implied.
Al is unaltered from previous operation.

The current FLOATING-MULTIPLIER OUTPUT (FM) is the Al REGISTER OPERAND.

FSUB FM, <A2>
$(F M) \rightarrow A 1$

DATA PAD $\mathrm{X}(D P A+X R-4)$ is the Al REGISTER OPERAND.

FSUBR DPX (idx), <A2>
$\left.\left[D P X_{(D P A}+X R-4\right)\right] \rightarrow A I$

DATA PAD $Y$ (DPA + YR -4) is AI REGISTER OPERAND.

FOR DPY (idx), <A2>
$[\mathrm{DPY}(\mathrm{DPA}+\mathrm{YR}-4)] \rightarrow \mathrm{Al}$

| 4 | TM | The current contents of the TABLE MEMORY REGISTER (TMREG) is the AI REGISTER OPERAND (See MEMORY GROUP SUMMARY - TM) |
| :---: | :---: | :---: |
|  | Assembler Format: | FAND TM, <A2> |
|  | Effect: | $(\mathrm{TMREG}) \rightarrow \mathrm{Al}$ |
| $\begin{gathered} 5,6 \\ \text { and } \\ 7 \end{gathered}$ | ZERO | FLOATING-POINT ZERO (O.O) is the AI REGISTER OPERAND. |
|  | Assembler Format: | FEQV ZERO, <A2> |
|  | Effect: | $0.0 \rightarrow \mathrm{Al}$ |


$\square$
$\square \square$
$\because \square$
OPTIONAL FIELDS

FLOATING ADDER REGISTER INPUT SUMMARY

|  |  | A2 |
| :---: | :---: | :---: |
| OCTAL <br> VALUE |  |  |
| $\varnothing$ | NC | The contents of A2 during the last $F A D D R$ operation are used as the A2 REGISTER operand. |
|  | Assembler Format: | FADD < Al>, NC |
|  | Effect: | (A2) is unaltered from previous operation. |
| 1 | FA | The current FLOATING ADDER OUTPUT (FA) is the A2 REGISTER operand. |
|  | Assembler Format: | FIX FA |
|  | Effect: | $(F A) \rightarrow$ A2 |
| 2 | DPX (idx) | DATA PAD $X(D P A+X R-4)$ is the A2 REGISTER operand. |
|  | Assembler <br> Format: | FSCLT DPX(idx) |
|  | Effect: | $[\mathrm{DPX}(\mathrm{DPA}+\mathrm{XR}-4)] \rightarrow \mathrm{A} 2$ |
| 3 | DPY (idx) | DATA PAD Y (DPA + YR -4) is the A2 REGISTER operand. |
|  | Assembler |  |
|  | Format: | FABS DPY(idx) |
|  | Effect: | $[D P X(D P A+Y R-4)] \rightarrow \mathrm{A} 2$ |

MD

| Assembler |
| :--- |
| Format: |
| Effect: |
| ZERO |
| Assembler |
| Format: |
| Effect: |
| MDPX (idx) |

Assembler Format:

Effect:

EDPX (idx)

The current contents of the MAIN DATA MEMORY OUTPUT REGISTER (MDREG) are used as the A2 REGISTER operand. (See MEMORY GROUP SUMMARY - MD).

F2CSM MD
$(\mathrm{MDREG}) \rightarrow \mathrm{A} 2$

FLOATING POINT ZERO (0.0) is the A2 REGISTER operand.

FADD <Al>, ZERO
$0.0 \rightarrow \mathrm{~A} 2$
"Split-word" transfer to A2. (mantissa of DPX)
(1) The SPAD FUNCTION (SPFN) plus the BIAS-VALUE (512) forms the EXPONENT portion of the A2 OPERAND.
(2) The MANTISSA portion of DATA PAD $X$ (DPA $+X R-4$ ) forms the MANTISSA portion of the A2 OPERAND.

FSUB $\langle A 1>$, MDPX (idx)
$(S P F N)+512 \rightarrow A 2^{\text {EXPONENT }}$;
$[D P X(D P A+X R-4)] \rightarrow A 2^{\text {MANTISSA }}$
" Split-word" transfer to A2. (exponent of DPX)
(1) The EXPONENT of DATA PAD $\left.X_{(D P A}+X R-4\right)$ forms the EXPONENT portion of the A2 OPERAND.
(2) The 2 least-significant bits of SPAD FUNCTION (SPFN bits 14,15 ) are put into A2 MANTISSA bits $\varnothing \varnothing$, 01. The remainder of $A 2^{\text {MANTISSA }}$ is zeroed.

EDPX (idx) is used to generate either a $\pm \frac{1}{2}$ or -1 MANTISSA value.

Assembler
Format:

Effect:

```
FSUBR <A1>, EDPX (idx)
\(\left[D P X(D P A+X R-4)^{\text {EXPONENT }}\right] \rightarrow A 2^{\text {EXPONENT }} ;\)
\(\left(\operatorname{SPFN}_{\text {Bits }} 14,15\right) \rightarrow \mathrm{A} 2^{\text {MANTISSA }}\) bits \(\varnothing \varnothing, 01\);
\(\emptyset_{S} \rightarrow\) A2 \({ }^{\text {MANTISSA }}\) bits 01-27.
```



Description: A FLOATING POINT MULTIPLY (FMUL) is initiated using the operands selected by the M1 and M2 fields.

The CONVERGENTLY-ROUNDED result becomes available as FM l cycle after it has been "pushed" through the 3 stage pipeline by two subsequent FMUL operations. (See, FMUIR SUMMARY).
† M1 and M2 operands need not be specified if a "dummy" is desired.


VALUE


FLOATING MULTIPLTER OUFIPUT is the MI REGISTER OPERAND

Assembler Format:

FMUL $\quad$ FM,KM2 >
Effect:
(FM) $\rightarrow$ Ml

1
DPX(idx)
DATA PAD X is the MI REGISTER OPERAND

Assembler
Format:
FMUL DPX(idx), <M2>
Effect:
$(D P X(D P A+i d x)) \rightarrow M 1$

DPY(idx)
DATA PAD $Y$ is the M1 REGISTER OPERAND

Assembler Format:

FMUL DPY(idx) $<$ M2 $>$
Effect:
$\left.\left.\operatorname{DDPY}_{(D P A}+i d x\right)\right) \rightarrow M I$

3


TABLE MEMORY OUTPUT REGISTER is the MI REGISTER OPERAND

Assembler
Format:
FMUL TM, <M2>
Effect:
(TMREG) $\rightarrow$ MI


VALUE


FLOATING ADDER OUIPUT is the M2 REGISIER INPUT

Assembler Format:

FMUL<MI>,FA
Effect:
$(F A) \rightarrow M 2$

1


DATA PAD X as M2 REGISHER INPUT

Assembler
Format:
FMUI<M1>, DPX(idx)
Effect:
$\left.{ }^{(D P X}(D P A+i d x)\right) \rightarrow M 2$

2


DATA PAD $Y$ is the M2 REGISTER INPUT

Assembler
Format:
FMUL <M1>, DPY(idx)
Effect:
$(D P Y(D P A+i d x)) \rightarrow M 2$

3
MD

MAIN DATA MEMORY REGISTER is the M2 REGISTER INPUT

Assembler
Format:
FMUL_MI $>$, MD
Effect:
(MDREG) $\rightarrow \mathrm{M} 2$


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fields

## VALUE

$\emptyset$
No Operation

1


LOAD S-PAD DESTINATION ADDRESS

Assembler
Format:
LDSPD

> Example: IDSPD;DB=DPX (-3)

Effect:
$\left(\right.$ DPBS ${ }^{\text {MANTISSA }}$ bits $24-27$ ) $\rightarrow$ SPD
Description: DPBS (MANTISSA)bits $24-27$ replace the contents of the four-bit $S-P A D$ DESTINATION ADDRESS REGISTER (SPD) as of the next instruction cycle.

NOTE: A current $S-P A D$ operation is unaffected by this instruction. However, if an S-PAD operation is executed on the next instruction cycle, the assembled S-PAD DESTINATION ADDRESS (SPD) to be used in the $S-P A D$ operation will be replaced with the contents of $S P D$ produced as a result of this instruction.

2


LOAD MEMORY ADDRESS from the DATA PAD BUS; INITIATE A MEMORY CYCLE

Assembler Format:

LDMA
Example: LDMA; DB=DPX(-1)
Effect:

```
                        (DPBS MANTISSA bits 12-27) }->\mathrm{ MA
```

Description: DPBS(LOW MANTISSA) bits 12-27 are loaded into the MAIN DATA MEMORY ADDRESS REGISTER (MA) effective as of the next instruction cycle. A MAIN DATA (MD) MEMORY cycle is initiated using the new contents of MA. (See MEMORY GROUP SUMMARY.)

NOTE: This op-code supersedes INCMA and DECMA in the same instruction. It makes SETMA redundant since it would now load from $D B$ instead of SPFN due to the use of the LDREG field.


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fields

VALUE

## IDIMA

LOAD TABLE MENORY ADDRESS from DATA PAD BUS

Assembler
Format:
LDTMMA
Example: LDTMA; DB=DPY(-4)

Effect:
(DPBS ${ }^{\text {MANTISSA }}$ bits $12-27$ ) $\rightarrow$ TMA
Description: The DATA PAD BUS (LOW MANTISSA) (DPBS [MANTISSA]bits 12-27) is loaded into the TABLE MEMORY ADDRESS REGISTER (TMA) effective as of the next instruction cycle.

Two cycles later the contents of the TABLE MEMORY location specified by the two new contents of TMA will become available as the contents of TABLE MEMORY OUTPUT REGISTER (TMREG).

NOTE: This op-code supersedes INCTMA and DECTMA in the same instruction. It makes SETTMA redundant.

4


IOAD DATA PAD ADDRESS from DATA PAD BUS

Assembler
Format:
LDDPA
Example: LDDPA;DB=DPX(3)
Effect:
(DPBS ${ }^{\text {MANTISSA }}$ bits $21-27$ ) $\rightarrow$ DPA

Description: The contents enabled onto the DATA PAD BUS (MANTISSA)bits 12-27 are loaded into the DATA PAD ADDRESS REGISTER (DPA). The change in DPA is effective as of the next instruction cycle.

NOTE: LDDPA supersedes INCDPA and DECDPA. It makes SETDPA redundant.


MANDATORY FIELDS
optional fields
disabled fields

VALUE


LOAD S-PAD DESTINATION REGISTER from DATA PAD BUS

Assembler
Format:
LDSP
Example: LDSP;DB=VALUE
(DPBS ${ }^{\text {MANTISSA }}$ bits $12-27$ ) $\rightarrow$ SP SPD
Description: The data currently enabled onto the DATA PAD BUS (MANTISSA)bits 12-27 are loaded into SP(SPD).

SPD is selected either via current $S-P A D$ operation or a preceding LDSPD.

NOTE: LDSP supersedes LDSPNL, LDSPE and LDSPT. It makes LDSPI redundant. However, one of these op-codes could be used to select SPD if the immediately preceding instruction was not an LDSPD.

When combined with an S-PAD operation, LDSP results in the inclusive OR of SPFN and DPBS[MANTISSA] (12-27) being written into SP(SPD).

6
IDAPS IOAD APSTAIUS REGISTER from DATA PAD BUS

Assmebler Format:

LDAPS

```
                                    Example: LDAPS;DB=DPY(2)
```

Effect:
(DPBS ${ }^{\text {MANTISSA }}$ bits 12-27) -- APSTATUS
Description: The data currently enabled onto the DATA PAD BUS (MANTISSA) bits 12-27 are loaded into the APSTATUS REGISTER (APSTATUS). The new contents of APSTATUS may be tested. Two cycles later, i.e., at least one cycle must intervene between the LDAPS and a related test. Refer to the $I / O$ Group Summary for a complete description of the effects of LDAPS.


7


LOAD DEVICE ADDRESS from DATA PAD BUS.

Assembler
Format:
IDDA
Example: LDDA;DB=VALUE

Effect:
The least significant 8 bits of the data currently enabled onto the DATA PAD BUS (DPBS) (DATA PAD BUS ${ }^{\text {MANTISSA }}$ bits 2ø-27) are loaded into the 8 bit DEVICE ADDRESS REGISTER (DA) ; effective as of the next instruction cycle.


VALUE
$\varnothing$


READ PROGRAM SOURCE ADDRESS onto the PANEL BUS.

| Assembler |  |
| :--- | :--- |
| Format: | RPSA |
| Effect: | $($ PSA $) \rightarrow$ PNLBS |

Description: The contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA) are enabled onto the PANEL BUS (bits $\varnothing 4-15$ ). The value of PSA READ is the absolute address of this instruction.

1


READ SPAD DESTINATION ADDRESS REGISTER onto the PANEL BUS.

## Assembler

Format:
RSPD
Effect: (SPD) $\rightarrow$ PNLBS

Description: The contents of the currently designated S-PAD DESTINATION ADDRESS (SPD) are enabled onto the PANEL BUS (PNLBS) (bits 12-15).


VALUE

2


READ MEMORY ADDRESS REGISTER onto the PANEL BUS

Assembler
Format: RMA
Effect: $\quad(M A) \rightarrow$ PNLBS

Description: The contents of the l6-bit MEMORY ADDRESS REGISTER (MA) are enabled onto the PANEL BUS (PNLBS) (bits $\varnothing \varnothing$-15).

3


READ TABLE MEMORY ADDRESS onto the PANEL BUS

Assembler
Format:
RTMA

Effect: $\quad(T M A) \rightarrow$ PNLBS

Description: The contents of the 16 -bit TABLE MEMORY ADDRESS (TMA) are enabled onto the PANEL BUS (PNLBS) (bits 00-15).

The value read by this instruction is the contents of TMA as modified by the FFT and IFFT Bits in the APSTATUS Register (APSTATUS Bits 11 and 12). If APSTATUS Bit 12 is a " 0 ," then this instruction reads the unmodified contents of TMA. Thus, this instruction always reads the actual address being presented to TABLE MEMORY. This is distinct from the JMPT, JSRT, LPSLT, LPSRT, etc. op-codes in the SPEC group that always use the unmodified contents of TMA Register.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

4


READ DATA PAD REGISTER onto the PANEL BUS

```
Assembler
Format:
RDPA
Effect: (DPA) }->\mathrm{ PNLBS
```

Description: The contents of the six-bit DATA PAD ADDRESS REGISTER (DPA) are enabled onto the PANEL BUS (PNLBS) (bits 10-15). NOTE: DPA appears to be six bits wide for the purposes of LDDPA, SETDPA, INCDPA, DECDPA and RDPA. Only the least significant five bits, however, are effective in addressing DATA PAD.


READ S-PAD FUNCIION onto the PANEL BUS

| Assembler |  |
| :--- | :--- |
| Format: | RPSFN |
| Effect: | $(S P F N) \rightarrow$ PNLBS |

Description: The result of the current S-PAD operation (SPFN) is enabled onto the PANEL BUS (bits $\varnothing \varnothing$-15) for this instruction cycle.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

6


READ APSTATUS REGISTER onto the PANEL BUS

```
Assembler
Format:
RAPS
Effect:
(APSTATUS) \(\rightarrow\) PNLBS
```

Description: The contents of the l6-bit APSTATUS REGISTER (APSTATUS) are enabled onto the PANEL BUS (PNLBS) (bits $\varnothing \varnothing-15$ ) during the current instruction cycle.

7


READ DEVICE ADDRESS onto the PANEL BUS

Assembler Format:

RDA

Effect:
$(D A) \rightarrow$ PNLBS bits $\varnothing 8-15 ; \varnothing$ 's $\rightarrow$ PNLBS bits $\varnothing \varnothing-\varnothing 7$

Description: The current contents of the eight-bit DEVICE ADDRESS REGISTER (DA) are enabled onto the PANEL BUS (PNLBS), bits 08-15. Zeros are enabled onto the remaining left-most bits of PNLBS, bits 00-07.


VALUE
$\varnothing$


OUTPUT to I/O DEVICE

Assembler
Format:
OUT
Example: DB=DPX;OUT

Effect:
$(D P B S) \rightarrow$ INBS $\rightarrow$ I/O DEVICE (DA)

Description: The data enabled onto the DATA PAD BUS (DPBS) during this instruction is enabled onto the INPUT/OUTPUT BUS (INBS) where it becomes available for output to the I/O DEVICE specified by the DEVICE ADDRESS REGISTER (DA).

1


SPIN until I/O DEVICE READY; then OUTPUT DATA

## Assembler

Format:

Effect: $\quad$ SPIN UNTIL IODRDY $_{(D A)}=1$; then, (DPBS) $\rightarrow$ INBS $\rightarrow I / O$ DEVICE (DA)

Description: First, the condition of the I/O DATA READY FLAG (IODRDY) is tested. If IODRDY $=0$, then a SPIN will occur. When IODRDY $=1$, the data currently enabled onto the DATA PAD BUS (DPBS) is enabled onto the INPUT/OUTPUT BUS (INBS) where it becomes availabie for output to the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA).

NOTE: If IODRDY(DA) never equals "l", an infinite SPIN condition will occur. This can only be cleared by an Interface Reset.

MANDATORY FIELDS OPTIONAL FIELDS disabled fields

## VALUE

2
 OUTPUT DATA; then SET DEVICE ADDRESS from SPFN
Assembler Format: OUTDA Example: MOV 5,5;DB=DPX(-2);OUTDA
Effect: $(\mathrm{DPBS}) \rightarrow$ INBS $\rightarrow$ IODEVICE $(\mathrm{DA}) ;$ then, $(\mathrm{SPFN}) \rightarrow$ DA
Description: First, the data currently enabled onto the DATA PAD BUS (DPBS) is enabled onto the INPUT/OUTPUT BUS (INBS), where it becomes available for output to the I/O DEVICE specified by the current contents of the I/O DEVICE ADDRESS REGISTER (DA).
Then, bits $\varnothing 8-15$ of the current SPAD operation result (SPFN) are loaded into the 8 bit I/O DEVICE ADDRESS REGISTER; effective as of the next instruction cycle.


3


SPIN until I/O DEVICE is READY; then OUTPUT DATA; then SET DEVICE ADDRESS from SPFN.

Assembler Format:

SPOTDA
Example: MOV 3,3;DB=MD; SPOTDA
Effect: SPIN until IODRDY (DA) $=1$; then (DPBS) $\rightarrow$ INBS $\rightarrow I / O$
$\operatorname{DEVICE}_{(D A)}$; then (SPFN) $\rightarrow$ DA
Description: First, the condition of the I/O DATA READY FLAG (IODRDY[DA]) is tested. If $\operatorname{IODRDY}(D A)=0$, then a SPIN will occur until $\operatorname{IODRDY}(\mathrm{DA})=1$. When $\operatorname{IODRDY}(\mathrm{DA})=1$, the data currently enabled onto the DATA PAD BUS (DPBS) is enabled onto the INPUT/OUTPUT BUS (INBS) for output to the I/O DEVICE specified by the current contents of the I/O DEVICE ADDRESS REGISTER (DA).

Then, the eight right-most bits (bits 08-15) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.

NOTE: If IODRDY(DA) never equals " 1 ", then an infinite SPIN will occur.


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fields

VALUE

4


INPUT DATA from I/O DEVICE (DA)

Assembler
Format:
IN
Example: IN;DPX(2) $<\mathrm{DB} ; \mathrm{DB}=\mathrm{INBS}$

Effect:
I/O DEVICE $(\mathrm{DA}) \rightarrow$ INBS

Description: The data input from the I/O DEVICE specified by the I/O DEVICE ADDRESS RGISTER (DA) is enabled onto the INPUT/OUTPUT BUS (INBS).

NOTE: In order to be used internally by the $A P-120 B$, the data input onto the INBS must be enabled onto the DPBS. This is achieved by a concurrent software instruction to that effect, such as in the assembler format example above. (Note that the assembler would equate the form DPX(2)<INBS to the two instructions shown above).

SPININ
SPIN UNIII I/O DEVICE is READY; then INPUT DATA.

Assembler
Format:
SPININ
Example: SPININ;DPX<INBS
Effect: $\quad$ SPIN until IODRDY $_{(D A)}=1$; then $\left(I / \operatorname{DEVICE}_{(D A)}\right) \rightarrow$ INBS
Description: First, a SPIN is executed until the I/O DATA READY FLAG (IODRDY), for the I/O DEVICE SPECIFIED by the I/O DEVICE ADDRESS REGISTER (DA), is equal to "l."

Then, (when IODRDY[DA]=1), the data from the I/O DEVICE (DA) is enabled onto the INPUT/OUTPUT BUS (INBS).

NOTE: If IODRDY (DA) never equals "1," an infinite SPIN loop will occur.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

6


INPUT DATA; then SET DEVICE ADDRESS from SPFN

Assembler
Format:
INDA
Example: MOV 5,5;INDA;DPY < INBS
Effect:
$\left(I^{/ O} \operatorname{DEVICE}_{(\mathrm{DA})}\right) \rightarrow$ INBS; then $(S P F N) \rightarrow D A$.

Description: First, the data input from the I/O DEVICE specified by the current contents of the I/O DEVICE REGISTER (DA), is enabled onto the INPUT/OUTPUT BUS (INBS).

Then, bits $08-15$ of the current $S-P A D$ operation result (SPFN) is set into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.


MANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

7


SPIN UNTII I/O DEVICE READY; then INPUT DATA; then SET DEVICE ADDRESS from SPFN.

Assembler
Format:
SPINDA
Example: MOV 6,6;SPINDA; DB=INBS
Effect: SPIN until IODRDY=1, then (I/O DEVICE $\left.{ }_{(D A)}\right) \rightarrow$ INBS;
then $(S P F N) \rightarrow D A$

Description: First, a SPIN is executed until the I/O DATA READY FLAG(IODRDY) of the I/O DEVICE specified by the contents of the I/O DEVICE ADDRESS REGISTER (DA) is equal to "l."

When $\operatorname{IODRDY}(D A)=1$, the data from the $I / O \operatorname{DEVICE}(D A)$ is input onto the INPUT/OUTPUT BUS (INBS).

Then the right-most bits of the current $S-P A D$ operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.

If IODRDY (DA) never equals "l," an infinite SPIN loop will be incurred.


MANDATORY FIELDS
optional fields
disabled fields

VALUE


SENSE "A"; set IODRDY (DA) from "A"

Assembler Format: SNSA

Effect:
(A $\left._{(D A)}\right) \rightarrow$ IODRDY $_{(D A)}$

Description: CONDITION "A" of the I/O DEVICE specified by the DEVICE ADDRESS REGISTER (DA) will be "sensed" and the I/O DATA READY FLAG (IODRDY[DA]) will be set to reflect the state of "A" (either " 1 " or " 0 "). These conditions are device dependent and may not necessarily be implemented for all I/O devices. Refer to the appropriate device manual for further information. Note that some devices (egg., PIOP) use the SNSA instruction to perform control functions.

1


SPIN UNTIL "A" NON-ZERO

Assembler
Format:
SPIN

Effect:

$$
{\left(A_{(D A)}\right) \rightarrow I^{(D O D R D Y}(D A)^{;} \text {if IODRDY }(D A)}=\emptyset \text { SPIN UNTIL IODRDY }(D A)=1
$$

Description: First, CONDITION "A" of I/O DEVICE (DA) is sensed and the I/O DATA READY FLAG (IODRDY) is set accordingly (to either " 1 " or " 0 ").

If IODRDY(DA) equals " 0, " a SPIN condition will occur and will continue until condition "A" is equal to "l."

NOTE: If "A" never equals "l," an infinite SPIN will occur.


GANDATORY FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

2
SNSADA

SENSE "A" SET to I/O READY FIAG; then set DEVICE ADDRESS from SPFN.

Assembler Format:

SNSADA
Example: MOV 5,5;SNSADA

Effect:
$\left(_{(D A)}\right) \rightarrow$ IODRDY $_{(D A)}$; then $(S P F N) \rightarrow D A$

Description: First, CONDITION (A) for the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA) is sensed and its content (either "1" or " $\varnothing$ ") is set into the I/O DEVICE DATA READY FLAG (IODRDY (DA)). Then, the right-most bits (bits $\varnothing 8-15$ ) of the current $S-P A D$ operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA) ; effective as of the next instruction cycle.


MANDATORX FIELDS
OPTIONAL FIELDS
DISABLED FIELDS

VALUE

3


SPIN UNTIL "A" NON-ZERO; then SET DEVICE ADDRESS from SPFN

Assembler Format:

SPNADA

Effect:
$\left.(A)_{(D A)}\right) \rightarrow$ IODRDY $_{(D A)}$; if IODRDY $_{(D A)}=\varnothing$
SPIN until IODRDY $=1$; then (SPFN) $\rightarrow$ DA

Description: First, CONDITION "A" of I/O DEVICE (DA) is sensed and set into the I/O DATA READY FLAG (IODRDY (DA) ). If IODRDY then equals " $\varnothing$ ", a SPIN condition will occur until IODRDY $_{(D A)}=1$. At that time, the 8 right-most bits (bits $\varnothing 8-15$ ) of the current $S-P A D$ operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective next instruction cycle.

NOTE: An infinite "SPIN" will occur if "A" never equals "1".


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fielos

VALUE

4
SNSB SENSE I/O DEVICE CONDITION "B", SET IODRDY (DA) from "B"

Assembler
Format:
SNSB

Effect:
(B $\left._{(\mathrm{DA})}\right) \rightarrow$ IODRDY $_{(\mathrm{DA})}$

Description: CONDITION " $B$ " (B) of the I/O DEVICE specified by the DEVICE ADDRESS REGISTER (DA) will be "sensed" and the I/O DATA READY FLAG (IODRDY) for that $I / O$ DEVICE will be set to reflect the contents of "B" (either "l" or "ø").

5
SPINB

## SPIN UNIII "B" is NON-ZERO

Assembler Format:

SPINB

Effect:

$$
\begin{aligned}
& \left.\left(\mathrm{B}_{(\mathrm{DA})}\right) \rightarrow \operatorname{IODRDY}_{(\mathrm{DA})}\right)^{\text {if } \text { IODRDY }_{(\mathrm{DA})}=\varnothing \mathrm{SPIN}} \\
& \text { until } \operatorname{IODRDY}_{(D A)}=1 .
\end{aligned}
$$

Description: First, CONDITION "B" of I/O DEVICE (DA) is sensed and the I/O DATA READY FLAG (IODRDY) is set accordingly, (to either "l" or " $\varnothing$ "). If IODRDY (DA) then equals " $\varnothing$ ", a SPIN condition will occur until "B" equals "1", at which time the IODRDY (DA) is set accordingly. NOTE: If "B" never equals "l", an infinite SPIN condition will occur.


MANDATORY FIELDS
optional fields
disabled fields

VALUE

6


SENSE "B" set to I/O DATA READY FLAG, then SET DEVICE ADDRESS from SPFN.

Assembler Format:

SNSBDA
Effect:
$\left.{ }_{(B)}^{(D A)}\right) \rightarrow$ IODRDY $_{(D A)}$; then (SPFN) $\rightarrow$ DA

Description: First, condition "B" of the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA) is sensed and its content (either "l" or " $\varnothing$ ") set into the I/O DEVICE DATA READY FLAG (IODRDY (DA) ).

Then, the right-most bits (bits $\varnothing 8-15$ ) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective next instruction cycle.


7
 SPIN UNTII "B" is NON-ZERO; SET DEVICE ADDRESS from SPFN

Assembler Format:

SPNBDA
Effect: $\quad\left(B_{(D A)}\right) \rightarrow$ IODRDY $_{(D A)}$; if IODRDY ${ }_{(D A)}=\varnothing$, SPIN until IODRDY $=1$; then (SPFN) $\rightarrow$ DA

Description: First, CONDITION "B" of I/O DEVICE (DA) is sensed and set into the I/O DATA READY FLAG (IODRDY (DA) ). If IODRDY (DA) then equals " $\varnothing$ ", a SPIN condition will occur until "B" equals "l", at which time the $I_{O D R D Y}^{(D A)}$ is set accordingly.

Then the 8 right-most bits (bits $\varnothing 8-15$ ) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA);
effective next instruction cycle.
NOTE: If "B" never equals "1", an infinite SPIN condition will occur.


VALUE

The following instructions set one of four GENERAL FLAGS ( $0,1,2,3$ ) to a "l". These flags may be tested and branched upon accordingly by software instructions (see STEST SPEC).

| $\varnothing$ | SFL $\varnothing$ | Set GENERAL FLAG $\varnothing$ to " $1 "$ |
| :--- | :--- | :--- |
| 1 | SFL1 | Set GENERAL FLAG 1 to " $1 "$ |
| 2 | SFL2 | Set GENERAL FLAG 2 to " " |
| 3 | SFL3 |  |
|  | Assembler |  |
|  | Format: |  |
|  | Effect: |  |
|  |  |  |
|  |  |  |

NOTE: Effective two instruction cycles later. At least one cycle must intervene between an SFLN and a Related Branch instruction.


VALUE

The following instructions clear to "O" one of the four GENERAL FLAGS $(0,1,2,3)$ available for use in the AP. These flags may be tested and branched upon by software instructions (see STEST SPEC).

| 4 | CLF $\varnothing$ | Clear GENERAL FLAG $\varnothing$ to " $\varnothing "$ |
| :--- | :--- | :--- |
| 5 | CLFI | Clear GENERAL FLAG 1 to " $\varnothing "$ |
| 6 | CLF2 | Clear GENERAL FLAG 2 to " $\varnothing "$ |
| 7 | CLF3 | Clear GENERAL FLAG 3 to " $\varnothing "$ |
|  |  |  |
|  | Assembler |  |
|  | CLFrmat: |  |
|  |  |  |
|  |  |  |

NOTE: Effective two instruction cycles later.


VALUE
$\varnothing$ No Operation
$1 \quad \mathrm{DPX}(\mathrm{idx})^{+}<\mathrm{DB}$
STORE DATA PAD BUS into DATA PAD X

Assembler
Format:
DPX(idx) $\rightarrow$ DB

Example: $\mathrm{DPX}(-3)<\mathrm{DB} ; \mathrm{DB}=\mathrm{MD}$

Effect:
$(D P B S) \rightarrow \operatorname{DPX}(D P A)+i d x$

Description: The data currently enabled onto the DATA PAD BUS (DB) is written into DATA PAD X (DPX) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus the contents of the XWRITE FIELD (XW) minus 4 (the BIAS value).

Normally, a DPBS enable instruction is used concurrently with this instruction. If so, the two instructions can be expressed in shorthand notation (e.g., the example above can be expressed as follows: DPX[-3]<MD).

Note: All bits are written unless WRTEXP, WRTHMN, or WRTLMN is set.

```
\dagger idx: An integer in a range from -4 to +3.
    XW = idx + 4
```



VALUE

2


STORE FIOATING ADDER OUITPUT into DATA PAD X

## Assembler

Format:

Effect:

DPX(idx) < FA
$(F A) \rightarrow D P X$ $(D P A)+i d x-4$

Description: The current FLOATING ADDER result (FA) is written into DATA PAD $X$ (DPX) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.


## VALUE

3


STORE FLOATING MULTIPLIER OUIPUT into DATA PAD X

Assembler
Format:
DPX(idx) < FM

Effect:

$$
(F M) \rightarrow D P X(D P A)+i d x
$$

Description: The current FLOATING MULTIPLIER OUTPUT (FM) is written into DATA PAD X (DPX) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.


## VALUE

$1 \quad \mathrm{DPY}(\mathrm{idx})^{+}<\mathrm{DB}$

Assembler
Format:

Effect:
$(D B) \rightarrow$ DRY $(D P A)+i d x$

STORE DATA PAD BUS into DATA PAD Y

Description: The data currently enabled onto the DATA PAD BUS (DB) is written into DATA PAD Y (DPY) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus the contents of the $Y$ WRITE FIELD (KW) $\dagger \dagger$ minus 4 (the BIAS value).

Normally, a DPBS enable instruction is used concurrently with this instruction. If so, the two instructions can be expressed in shorthand notation (e.g., the example above can be expressed as follows: DPY[+3]<MD) 。

Note: All bits written unless WRTEXP, WRTHMN, or WRTLMN is set.
+ids: An integer in a range from -4 to +3 . $Y W=i d x+4$.
$\dagger \dagger$ If VALUE field is used during this instruction, the XW field is referenced instead. And if a DPX (ida) write instruction is used concurrently, the indices specified by the programmer must be equal. Errors in this regard are flagged by the assembler.


VALUE

2


STORE FLOATING ADDER OUTPUT into DATA PAD Y

Assembler
Format:
DPY $($ idx $)<$ FA

Effect:
$(F A) \rightarrow D P Y(D P A)+i d x$

Description: The current FLOATING ADDER OUTPUT (FA) is written into DATA PAD $Y$ at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.


3


## STORE FLOATING MULIIPITER OUIPUT into DATA PAD Y

Assembler
Format: $\quad$ DPY (idx) $<$ FM

Effect:

$$
(F M) \rightarrow D P Y(D P A)+i d x
$$

Description: The current contents of the FLOATING MULTIPLIER OUTPUT (FM) are written into DATA PAD Y (DPY) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.


ENABLE FLOATING POINT ZERO onto the DATA PAD BUS

Assembler
Format: $\quad D B=$ ZERO (see Data Pad summary)

Effect: $\quad 0.0 \rightarrow$ DPBS

Description: FLOATING POINT ZERO ( 0.0 ) is enabled onto the DATA PAD BUS (DPBS) during the current instruction cycle.

Note that this is the default condition for the DPBS field. Thus, if DPBS is not specified via a "DB = " mnemonic, and no other DATA PAD BUS enable field (egg. RPSF, see SPEC) is utilized, then there will be a zero on the DATA PAD BUS.


## VALUE

1
$\mathrm{DB}=$ INBS

ENABIE INBUS onto the DATA PAD BUS

```
Assembler
Format:
DB = INBS (see Data Pad summary)
Example: IN: DPX(-3) DB; DB=INBS
Effect: (INBS)-> DPBS
```

Description: The contents of the 38 -bit INPUT/OUTPUT BUS (INBS) are enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle.

This instruction is used to transfer data from INBS to DPBS during a current input operation (See example, above).

It must be accompanied by an $I / 0$ group INPUT instruction (IN, SPININ, INDA or SPINDA).


MNNDATORY FIELDS OPTIONAL FIELDS

DISABLED FIELDS

VALUE

2
$\mathrm{DB}=\mathrm{VALUE}^{\dagger}$
ENABLE VALUE onto the DATA PAD BUS

Assemblex
Format:
$D B=$ val (where val is 16 bit value contained in Value field).

Example: $D B=25$
$D B=-1$
(VELUE bits 54-63) $\rightarrow$ DPBS ${ }^{\text {EXPONENT }}$
(VRCUE bits $49-63$ ) $\rightarrow$ DPBS ${ }^{\text {MANTISSA }}$ bits 13-27
(VALUE bit 48 (sign) $\rightarrow$ DPBS MANTISSA ${ }^{\text {Mits }} 00-12$

Deacriptina: The l6-bit value contained in the VALUE field of the instruction word is enabled ento the DATA PAD BUS (DPBS) during the curaert instruction acles in the following manner:

1) The right-most 15 bits of the VALUE field are enabled onto HPSS MAMTSSE bits 13-27. The left-most remaining bit (the signi fis) is extercied and enabled onto DPBS (MANTISSA) bits 00-12.
2) The rightomost 10 bits of the VALUE field are enabled onto the DFBS (EXFONENP) bits 02~11.
$\dagger_{\mathrm{YW}} \mathrm{ti}$ ield is disabled for the current instruction cycle.


3
$\mathrm{DB}=\mathrm{DPX}(\mathrm{idx})^{+}$

ENABLE DATA PAD X onto the DATA PAD BUS

Assembler
Format:
$D B=\operatorname{DPX}(i d x)$

Effect: (DPX (DPA) $+i d x^{\text {) } \rightarrow \text { DPS }}$

Description: The contents of the DATA PAD X (DPX) location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPS), plus the contents of the X READ FIELD (XR) minus 4, are enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle.

```
\dagger idx: An integer in a range from -4 to +3.
                XR = idx + 4
```



VALUE


ENABLE DATA PAD $Y$ onto the DATA PAD BUS

Assembler
Format:
$D B=D P Y(i d x)$

Effect:
$($ DRY $(D P A)+i . d x) \rightarrow$ DABS

Description: The contents of the DATA PAD Y (DPY) location specified by the current contents of the DATA PAD ADDRESS REGISTER (DFA), plus the contents of the $Y$ READ FIELD (YR) minus 4, are enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle.

```
\dagger idx: An integer in a range from -4 to +3.
YR = idx + 4
```



MANDATORY FIELDS optional fields
disabled fields

## JALUE

5
$\mathrm{DB}=\mathrm{MD}$ ENABLE MAIN DATA MEMORY onto the DATA PAD BUS

Assembler Format:
$D B=N D$

Effect:
$($ MDREG $) \rightarrow$ DPBS

Description: The contents of the MAIN DATA MEMORY (MD) location entered into the MEMORY OUTPUT REGISTER (MDREG) during this instruction cycle are enabled onto the DATA PAD BUS for the current instruction cycle. (See MEMORY GROUP SUMMARY for the set-up requirements for a MAIN DATA MEMORY (MD) READ operation.)


MANDATORY FIELDS OPTIONAL FIELDS disabled fields

6
 ENABLE SPAD FUNCIION onto the DATA PAD BUS

Assembler
Format:
$\mathrm{DB}=\mathrm{SPFN}$

Effect:

$$
\begin{aligned}
& \left(\text { SPFN }_{\text {bits }} 7-15\right) \rightarrow \text { DPBS }^{\text {EXPONENT }} \text { bits } \varnothing 3-11 \\
& \left(\text { SPFN }_{\text {bit }} 6^{\text {) INVERTED }}{ }^{\dagger} \rightarrow \text { DPBS }^{\text {EXPONENT }} \text { bit } \varnothing 2\right. \\
& \left(\operatorname{SPFN}_{\text {bits }} \not \text { ø1-15 }\right) \rightarrow \text { DPBS }^{\text {MANTISSA }_{\text {bits }}} \text { 13-27 } \\
& \left(\text { SPFN }_{\text {bit }} \varnothing(\text { sign }) \rightarrow \text { DPBS } \text { MANTISSA }_{\text {bits }} 00-12\right.
\end{aligned}
$$

Description: The 10 right-most bits of the S-PAD FUNCTION (SPFN bits [6-15]) plus BIAS , are enabled onto the DATA PAD BUS (EXPONENT) (DPBS [EXP] bits 02-11). The 15 right-most bits of SPFN (bits 01-15) are concurrently enabled onto the DPBS (MANTISSA bits) 13-27 and the left-most remaining bit (SPFN [bit 0]) is extended and enabled onto the left-most remaining bits of the DPBS (MANTISSA) (bits 00-12). SPFN is enabled onto DPBS during the current instruction only.
$\dagger$
BLAS: For this operation, a BIAS of 512(10) is added by inverting SPFN(bit)06.


ENABLE TABLE MEMORY onto the DATA PAD BUS

Assembler
Format: $\quad \mathrm{DB}=\mathrm{TM}$

Effect:
$($ TMREG) $\rightarrow$ DPBS

Description: The contents of the TABLE MEMORY (TM) location currently entered into the TABLE MEMORY REGISTER (TM REG) is enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle. (See MEMORY GROUP SUMMARY-TM for the set-up requirements for a TABLE MEMORY [TM] READ operation).
VALUE
$\varnothing$
No Operation
$\mathrm{MI}<\mathrm{FA}$
WRITE FLOATING ADDER RESUTT to MAIN DATA
MEMORY; VIA MEMDRY INPUT REGISTER
Assembler
Format:
MI < FA
Example: MOV 5,5; SETMA; MI<FA
Effect:
$(F A) \rightarrow M I \rightarrow M D(M A)$

Description: The FLOATING ADDER RESULT (FA) currently available is loaded into the MEMORY INPUT REGISTER (MI) and written into the MAIN DATA MEMORY (MD) location specified by the current contents of the MEMORY ADDRESS REGISTER (MA). (See: MEMORY GROUP SUMMARY - MD for the necessary timing implications).

NOTE: The contents of the MEMORY ADDRESS REGISTER (MA), which specifies the $M D$ location to be written, are determined by the mandatory and simultaneous SETMA, INCMA, DECMA or LDMA instruction being processed.

'ATUE

2


WRITE FLOATING MULITPLY RESULT to MAIN
DATA MEMORY; VIA MEMORY INPUT REGISIER

Assembler Format:

MI < FM
Example: INCMA; MI<FM
Effect:
$(F M) \rightarrow M I \rightarrow M D(M A)$

Description: The FLOATING MULTIPLIER RESULT (FM) currently available is loaded into the MEMORY INPUT REGISTER (MI) and written into MAIN DATA MEMORY (MD) at the location specified by the current contents of the MEMORY ADDRESS REGISTER (MA).


## MANDATORY FIELDS

 OPTIONAL FIELDSdisabled fields ${ }^{\dagger}$

VALUE

3
$\mathrm{MI}<\mathrm{DB}$

## WRIIE DATA PAD BUS to MAIN DATA MEMORX; <br> VIA MEMORY INPUT REGISTER

Assembler Format:
$\mathrm{MI}<\mathrm{DB}$
Example: DECMA; MI<DB; DB=ZERO
or: DECMA; MI<ZERO
$(\mathrm{DPBS}) \rightarrow \mathrm{MI} \rightarrow \mathrm{MD}(\mathrm{MA})$

Description: The current data enabled onto the DATA PAD BUS (DB) is loaded into the MEMORY INPUT REGISTER (MI) and written into MAIN DATA MEMORY (MD) at the location specified by the current contents of the MEMORY ADDRESS REGISTER (MA).

This instruction should be used in conjunction with a DPBS ENABLE instruction unless a zero is desired.


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fields $\dagger$
taLUE

## No Operation



INCREMENT MEMORY ADDRESS REGISTER;
INITIATE MATN DATA MEMORY

Assembler Format:

INCMA
Example: INCMA; MI <FA

Effect:
(MA) $+1 \rightarrow M A$; initiate MD cycle

Description: The contents of the MEMORY ADDRESS REGISTER (MA) are incremented by " 1 " and a MAIN DATA MEMORY (MD) cycle is initiated.

If used concurrently with an MI group instruction, an MD WRITE is initiated using the incremented value of $M A$ as the $M D$ location specifier.

If used without a concurrent MI group instruction, then an MD READ is initiated using the incremented value of MA as the MD location specifier.
(See MEMORY GROUP SUMMARY - MD, for the necessary memory timing implications involved in the use of this field.)


VALUE

2


## DECREMENT MEMORY ADDRESS REGISTER; INITIAIE MAIN DATA MEMORY

Assembler
Format:
DECMA
Example: DECMA; MI < FM
Effect:
(MA) $-1 \rightarrow$ MA; initiate MD cycle

Description: The contents of MEMORY ADDRESS REGISTER (MA) are decremented by " 1 " and a MAIN DATA MEMORY (MD) cycle is initiated.

If used with an MI group instruction, an MD WRITE is initiated using the decremented contents of $M A$ as the $M D$ location specifier.

If used without a concurrent MI group instruction, then an MD READ is initiated using the decremented contents of MA as the MD location specifier.


TALUE

3


SET MEMORY ADDRESS REGISTER FROM THE S-PAD
FUNCTION: INITIATE MAIN DATA MEMORY

Assembler
Format:
SETMA
Example: MOVE 0,0; SETMA; MI < TM
Effect:
(SPFN) $\rightarrow$ MA; or, if LDREG field is being used, then
(DPBS) $\rightarrow$ MA, instead.

Description: The contents of the MEMORY ADDRESS REGISTER (MA) are replaced by the $S-P A D$ OUTPUT (SPFN) of the current $S-P A D$ operation.

However, if an LDREG field instruction (see $I / 0$ ) is used during the same instruction, then the contents currently enabled onto the DATA PAD BUS (DPBS), and not SPFN, are loaded into the MEMORY ADDRESS REGISTER (MA).

If used with an MI group instruction, an MD WRITE will be initiated. If used without an MI group instruction, then an MD READ will be initiated. In either case, the newly-formed value of MA will be used as the MD location specifier.


VALUE

## $\emptyset$

## No Operation

1


INCREMENT DATA PAD ADDRESS

```
Assembler:
Format:
    INCDPA
Effect: (DPA)+l-> DPA
```

Description: The contents of the DATA PAD ADDRESS REGISTER (DPA) are decremented by "l."

DPA will not be affected during the current instruction cycle but will be available as of the next instruction cycle.
(See DATA PAD GROUP SUMMARY - DPA.)


2


DECREMENT DATA PAD ADDRESS REGISTER

```
Assembler
Format:
DECDPA
Effect: (DPA) -1-> DPA
```

Description: The contents of the DATA PAD ADDRESS REGISTER (DPA) are incremented by "1."

DPA will not be affected during the current instruction cycle but will be available as of the next instruction cycle.
(See DATA PAD GROUP SUMMARY - DPA.)


MANDATORY FIELDS
OPTIONAL FIELDS
disabled fields

VALUE

3


SET DATA PAD ADDRESS REGISTER from SPFN

Assembler
Format:
SETDPA
Effect: (SPFN) $\rightarrow$ DPA; or, if LDREG instruction is being used, ther
$(D P B S) \rightarrow$ DPA, instead.

Description: The current $S-P A D$ (SPFN) is loaded into the DATA PAD ADDRESS REGISTER (DPA). However, if an LDREG field instruction (see I/O) is used during the same instruction cycle, the data enabled onto the DATA PAD BUS (DPBS) during this cycle, and not SPFN, will be loaded into the DPA.

DPA will not be affected during the current instruction cycle but will be availadle as of the next instruction cycle.
(See DATA PAD GROUP SUMMARY - DPA.)


Description: The contents of the TABLE MEMORY ADDRESS REGISTER (TMA) are incremented by one.

The contents of TM (TMA) are available in TMREG two cycles after execution of this instruction. The modified contents of TMA are available on the next instruction cycle.


2
 DECREMENT TABLE MENORY ADDRESS REGISTER

Assembler Format: DECTMA (See, MEMORY GROUP SUMMARY - TMA)

Effect:
(TMA) $-1 \rightarrow$ TMA

Description: The contents of the TABLE MEMORY ADDRESS REGISTER (TMA) are decremented by one.

The contents of TM (TMA) are available in TMREG two cycles after execution of this instruction.


MAmDATORY FIELDS
oppronal fields DISAbled fields

VALUE

3


SET TABLE MEMORY ADDRESS REGISTER from S-PAD FUNCTION

Assembler
Format:
Effect:
SETTMA
(SPFN) $\rightarrow$ TMA; or, if LDREG field is being used, then
(DPBS) $\rightarrow$ TMA, instead.

Description: The contents of the result of the current S-PAD operation (SPFN) are loaded into the TABLE MEMORY ADDRESS REGISTER (TMA). However, if an LDREG field instruction is used concurrently (see I/O), then the data enabled onto the DATA PAD BUS (DPBS), and not SPFN, is loaded into TMA.

The contents of TMA are available as TM two cycles after execution of this instruction.

## INDEX





## Notice to the Recder

- Help us improve the quality and usefulness of this manual.
- Your comments and answers to the following READERS COMMENT form would be appreciated.

To mail: fold the form in three parts so that Floating Point Systems' mailing address is visible; seal.

## READERS COMMENT FORM

## Document Title

$\qquad$

Your comments and answers will help us improve the quality and usefulness of our publications. If your answers require qualification or additional explanation, please comment in the space provided below.

How did you use this manual?
( ) AS AN INTRODUCTION TO THE SUBJECT
( ) AS AN AID FOR ADVANCED TRAINING
( ) TO LEARN OF OPERATING PROCEDURES
( ) TO INSTRUCT A CLASS
( ) AS A STUDENT IN A CLASS
( ) AS A REFERENCE MANUAL.
() OTHER $\qquad$

Did you find this material , . . YES NO

- USEFUL?
- COMPLETE?
- ACCURATE?
- WELL ORGANIZED?
- WELL ILLUSTRATED?
- WELL INDEXED?
- easy to read?
- EASY TO UNDERSTAND?
piease indicate below whether your conment pertains to an addition, deletion, change or error; and, where applicable, please refer to specific page numbers.

| Page $\quad$ Description of error or deficiency |
| :--- | :--- |
|  |
|  |

## From:

Name $\qquad$
Firm
Address
Telephone —__
$\qquad$

Title
Department
City, State
Date $\qquad$

## BUSINESS REPLY

No postage stamp necessary if mailed in the United States

Postage will be paid by:
FLOATING POINT SYSTEMS, INC.
P.O. Box 23489

Portland, Oregon 97223

Attention: Technical Publications


FLOATING POINT SYSTEMS, INC.


[^0]:    +Current SPFN(Bits 06-15) must equal maximum A2 Exponent plus "l" in order to obtain a correct result from this operation. $+\dagger$ TRUE-VALUE of A2 (EXPONENT) must not exceed the value of current SPFN minus "l." If it does, the result obtained will be the same as in the case of FIX or FIXT when A2 (EXP) $\geq 28$.

