

Programmers Reference Manual Part Two 860-7319-000 by FPS Technical Publications Staff

Programmers Reference Manual Part Two 860-7319-000

# 1st Edition, January 1978

# Publication No. FPS-7319

# NOTICE

The material in this manual is for information purposes only and is subject to change without notice.

Floating Point Systems, Inc. assumes no responsibility for any errors which may appear in this publication.

Copyright © 1978 by Floating Point Systems, Inc. Beaverton, Oregon 97005

All rights reserved. No part of this publication may be reproduced in any form or by any means without written permission from the publisher.

Printed in U.S.A.

# Table of Contents AP-120B Instructions

Unconditional Fields

Each of the following fields may be used in any given instruction word.

Field Name	В	SOP	SOP1	SH
Octal Code				
0 1 2 3 4 5 6 7 10	NOP & E-13	SOP1       .	NOP           WRTEXP         .         .         .         E-23           WRTHMN         .         .         .         .         E-24           WRTLMN         .         .         .         .         E-24           NOP         .         .         .         .         .         E-24           NOP         .	NOP L E-14 RR
11 12 13 14 15 16 17			INC E-25 DEC E-26 COM E-26 LDSPNL E-27 LDSPE	

Field Name	SPS (S-Pad Source Reg.)	SPD (S-Pad Dest. Reg.)
Octal Code		
0		
to	(0-17)	(0-17)
17		

S-Pad Timing Rules . . . E-12

Field Name	FADD	FADD1	A1	A2
Octal Code		· ·		
0	FADD1 E-86	NOP	NC	NC
1	FSUBR E-81	FIX E-86	FM E-93	FA
2	FSUBE-81	FIXT E-87	DPX	DPX
3	FADD E-82	FSCLT	DPY E-93	DPY
4	FEQV E-83	FSM2C E-89	TM	MD
5	FAND E-84	F2CSM E-90	ZERO	ZERO
6	FOR E-85	FSCALE	ZERO	MDPX
' 7	IO E-101	FABS E-92	ZERO	EDPX

Unconditional Fields

Each of the following fields may be used in any given instruction word.

		and the second											
Field Name	COND	DISP (Branch Displacement)	DPX	DPY									
Octal Code													
0	NOP	(0-37)	NOP	NOP									
1	# E-68		DB	DB E-126									
2	BR E-69		FA E-124	FA E-127									
3	BINTRQ E-70		FM E-125	FM E-128									
4	BION E-70												
5	BIOZ E-71												
6	BFPE E-71												
7	RETURN												
10	BFEQ E-73												
11	BFNE E-74												
12	BFGE E-75												
.13	BFGT E-76												
14	BEQ E-77												
15	BNE E-78												
16	BGE E-79												
17	BGT E-80												

Field Name	DPBS	XR (DPX Read Index)	YR (DPY Read Index)	XW (DPX Write Index)	YW (DPY Write Index)	FM
Octal Code						
0	ZERO E-129	(0-7)	(0-7)	(0-7)	(0-7)	NOP
1	INBS E-130					FMUL
2	VALUE* E-131					
3	DPX E-132					
4	DPY E-133					
5	MD E-134					
6	SPFN E-135					
7	TM E-136		-			

Field Name	M1	M2	MI	MA	DPA	TMA
Octal Code						
0	FM E-99	FA E-100	NOP	NOP	NOP	NOP
1	DPX E-99	DPX E-100	FA E-137	INCMA E-140	INCDPAE-143	INCTMAE-146
2	DPY E-99	DPY E-100	FM E-138	DECMA E-141	DECDPAE-144	DECTMAE-147
3	TM E-99	MD E-100	DB E-139	SETMA E-142	SETDPAE-145	SETTMAE-148

\*This instruction uses a 16-bit immediate VALUE as a constant or address (in bits 48-63 of this instruction). The YW, FM, M1, M2, MI, TMA, and DPA fields are then disabled for this instruction word.

SPEC Fields

One of the SPEC Fields may be used per instruction word. The S	S-Pad Fields
(B, SOP, SOP1, SH, SPS, and SPD) are then disabled for this in:	struction.

Field Name	SPEC	STEST	HOSTPNL	SETPSA
Octal Code				
0	<b>STEST</b> E-31	BFLT E-31	PNLLIT E-39	JMPA* E-45
1	HOSTPNL E-39	BLT E-32	DBELIT	JSRA* E-46
2	SPMDA E-6	BNC E-33	DBHLIT E-40	JMP*
3	NOP	BZC	DBLLIT	JSR*
4	NOP	BDBN E-35	NOP	JMPT
5	NOP	BDBZ	NOP	JSRT
6	NOP	BIFN	NOP	JMPP
7	NOP	BIFZ	NOP	JSRP
10	SETPSA E-45	NOP	SWDB	NOP
11	PSEVEN E-52	NOP	SWD8E E-42	NOP
12	PSODD E-55	NOP	SWDBH E-43	NOP
13	PS E-58	NOP	SWDBL	NOP
14	SETEXIT E-66	BFL0 E-38	NOP	NOP
15	NOP	BFL1	NOP	NOP
16	NOP	BFL2 E-38	NOP	NOP
17	NOP	BFL3	NOP	NOP

Field Name	PSEVEN	PSODD	PS	SETEXIT
Octal Code				
0	RPSOA* E-52	RPS1A* E-55	RPSLA*	NOP
1	RPS2A* E-52	RPS3A* E-55	RPSFA*	SETEXA* E-66
2	RPS0* E-52	RPS1* E-55	RPSL*	NOP
3	RPS2* E-52	RPS3* E-55	RPSF*	SETEX*
4	RPSOT E-52	RPS1T E-56	RPSLT	NOP
5	RPS2T E-53	RPS3T E-56	RPSFT	SETEXT
6	NOP	NOP	RPSLP	NOP
7	NOP	NOP	RPSFP E-61	SETEXP
10	WPSOA* E-53	WPS1A* E-56	LPSLA*	NOP
11	WPS2A* E-53	WPS3A* E-56	LPSRA*	NOP
12	WPSO* E-54	WPS1* E-57	LPSL* E-64	NOP
13	WPS2* E-54	WPS3*	LPSR*	NOP
14	WPSOT E-54	WPS1T E-57	LPSLT	NOP
15	WPS2T E-54	WPS3T E-57	LPSRT	NOP
16	NOP	NOP	LPSLP	NOP
17	NOP	NOP	LPSRP	NOP

Formats for partial words (PSEVEN, PSODD, PS Fields) . . . E-51

\*This instruction uses a 16-bit integer VALUE (in bits 48-63 of the instruction word). The YW, FM, M1, M3, MI, MA, TMA, and DPA Fields are then disabled for this instruction word.

# I/O Fields

One of the I/O Fields may be used per instruction word. The Floating Adder Fields (FADD, FADD1, A1, and A2) are then disabled for this instruction word.


Field Name	1/0	LDREG	RDREG	INOUT
Octal Code				
0	LDREG E-101	NOP	RPSA	OUT
1	RDREG E-105	LDSPD E-101	RSPD	SPNOUT E-109
2	SPMDAV	LDMA E-101	RMA	OUTDA
3	REXIT	LDTMA E-102	RTMA	SPOTDA
4	INOUT E-109	LDDPA E-102	ROPA	IN
5	SENSE E-115	LDSP E-103	RSPFN	SPININ
6	FLAG E-121	LDAPS E-103	RAPS	INDA
7	CONTROL E-3	LDDA	RDA	SPINDA E-114

Field Name	SENSE	FLAG	CONTROL
Octal Code			
0	SNSA E-115	SFL0 E-121	HALT
1	SPINA E-115	SFL1 E-121	IORST
2	SNSADA E-115	SFL2 E-121	INTEN
3	SPNADA E-115	SFL3	INTA
4	SNSB E-118	CFL0	REFR
5	SPINB E-118	CFL1	WRTEX
6	SNSBDA E-119	CFL2	WRTMAN
7	SPNBDA E-120	CFL3	NOP


### AP-120B Instruction Field Layout

0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
в	B SOP SH SPS SPD F				ADD		A1 A2					COND					DISP															
	S-Pad Group						Adder Group Branch Group																									
	SOP1 SPEC OPER						FADD1						-						· .													

32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
DP	(	D	PY	D	PBS			XR			Y	R	XI	W		Y	4		FM	,	41	M	2	M	r	MA		DPJ	•	TM	A
			Dat	a P	ad	Gro	цр												Mul	tip	oly	Gro	up	Men	nory	/ GI	out				
																		v	ALU	E											




value




Effect:

No operation is performed

Description: The assembler recognizes this mnemonic and will insert an all zeros instruction which is a NOP.



2



SPIN WHILE MAIN DATA BUSY

Assembler Format:


Effect: "SPIN" while MAIN DATA BUSY

SPMDA

Description: When specified, SPMDA causes the AP-120B to suspend program execution until MAIN DATA MEMORY (MD) completes its READ or WRITE cycle and becomes available for the next READ/WRITE operation. Using this op-code in an instruction immediately following one that initiates an MD READ operation, results in the data from that operation being available for use during the present instruction. It has no effect on a MD READ/WRITE operation in the same instruction.


Thus: LDMA; DB=100 SPMDA; DPX(0)<MD

results in the contents of MD(100) being loaded into DPX(0).



1

3



Effect: "SPIN" while MAIN DATA BUSY

Description: When specified, SPMDA causes the AP-120B to suspend program execution until MAIN DATA MEMORY (MD) completes its READ or WRITE cycle and becomes available for the next READ/WRITE operation. Using this op-code in an instruction immediately following one that initiates an MD READ operation, results in the data from that operation being available for use during the present instruction. It has no effect on a MD READ/WRITE operation in the same instruction.

Thus: LDMA; DB=100 SPMDA; DPX(0)<MD

results in the contents of MD(100) being loaded into DPX(0).


REXIT READ EXIT

Assembler Format:

REXIT

Effect:  $SRS(SRA) \rightarrow PNLBS$ 

Description: This instruction is similar to SETEXIT, but allows reading instead. The SRA is NOT changed by this instruction. This is generally used with a LDSPNL to load into S-PAD register.



HALT

ALUE

ø	HALT	HALT AP-120
	Assembler	-

example: INCMA; MI < FA; HALT

 $1 \rightarrow FN_{bit \ \emptyset}$ ; clear RUN INDICATOR

Effect:


Format:

Description: The AP-120B program execution will be halted after completion of the current instruction word. (See note.) AP-120B RUN INDICATOR (RUN) cleared and PANEL FUNCTION REGISTER(bit 0) set. When halted, PSA will point to the next instruction to be executed and it will have been entered into the instruction register. SPFN will reflect the operation in that instruction.

<sup>†</sup>NOTE: if the current instruction "SPINS" while waiting for I/O or MEMORY, HALT will not be effective until the "SPIN" cycle is finished and the instruction completed (as in the above example).

WARNING: Due to timing problems in the JSR instruction, it should not follow a HALT. Thus, the recommended programming practice is to place a NOP (no operation, all zeros instruction) after every HALT instruction.

## CONTROL FIELD (CONTROL)



VALUE

1 RESET I/O DEVICES IMMEDIATELY IORST Assembler Format: IORST Effect: Clear I/O device logic and timing and all four of the general FLAGS.

Description: Effects are device dependent. No effect on Host interface, TMRAM, or IOP16.

2

INTEN IN

INTERRUPT ENABLE

Assembler Format:


INTEN

Effect: If CTL<sup>Bit Ø5</sup> is already set to "1", generate interrupt to HOST-CPU. If not, no effect.

Description: This is used in conjunction with the CTL05 interrupt. (See I/O, PROGRAMMED INTERRUPTS.)

When an INTEN is executed, the AP-120B will attempt to set CTL05 interrupt. If CTL(Bit 05) is already set, then the AP-120B will generate an interrupt to HOST-CPU. The state of CTL(Bit 05) is not altered by this instruction.

#### CONTROL FIELD (CONTROL)



VALUE

3

Δ

INTA INTERRUPT ACKNOWLEDGE Assembler Format: INTA

Effect: (DA interrupting IODEVICE) \* INBS

Description: The interrupting I/O DEVICE enables its Device Address onto the INBS MANTISSA (Bits 20 to 27) for the current instruction cycle. Used to identify the interrupting I/O device after an interrupt is detected via the BINTRQ instruction.

MEMORY REFRESH REQUEST

Assembler Format:

REFR


Effect: REFRESH MD; reset REFR CTR

REFR

Description: REFR initiates a REFRESH cycle to MAIN DATA MEMORY (MD). The REFRESH COUNTER (REFR CTR) is reset to zero. This has the effect of synchronizing the REFRESH timing with a running AP-120B program. It can be used either to eliminate REFRESH interference with programmed memory accesses or simply to stabilize the REFRESH timing in order to facilitate hardware fault tracing with an oscilloscope. Floating Point Systems supplied APEX drivers always generate a REFR before starting the user called micro-code.

NOTE: NON-PROGRAMMED REFRESH cycles occur every 3lusec for 8K bank-pair MD memory and every 15.5usec for 32K bank-pair MD memory.

CONTROL FIELD (CONTROL)



VALUE

5	WRTEX	WRITE EXPO	NENT ONLY	
	Assembler Format:	WRTEX		
		example:	DPX (2) < TM;	WRTEX

Effect: Restricts DPX, DPY, or MI fields to write exponent bits only.

Description: When specified with a concurrent WRITE DPX, DPY, or MI operation, WRTEX restricts the writing to EXPONENT(Bits 02-11) only. (See S-PAD group, WRTEXP for further description of effect.)

6

WRIMAN

WRITE MANTISSA ONLY

Assembler Format:

WRTMAN

Example: MOV 5,5; SETMA; MI < FA; WRTMAN

Effect: Restricts DPX, DPY, or MI fields to WRITE MANTISSA bits only.

Description: When specified with a concurrent WRITE DPX, DPY or MI operation, WRTMAN restricts the writing to MANTISSA(Bits 00-27) only. (See S-PAD group for further discussion.)

CONTROL FIELD (CONTROL) continued...

Γ

IOINTA

7

# I/O INTERRUPT ACKNOWLEDGE

Assembler Format: IOINTA


Effect: (DA interrupting IODEVICE) INBUS

Description: The interruptiong I/O Device enables its Device Address onto the INBS Mantissa (Bits 20 to 27) for the current instruction cycle.

## S-PAD TIMING RULES


- 1. SPFN for an instruction with an S-PAD operation is the result of that operation.
- SPFN is stored back into SP(SPD) only once at the end of the instruction in which the S-PAD operation took place (not stored at all if No-Load specified). Similarly, the N, Z, and C S-PAD condition bits are set only once for each S-PAD operation.
- 3. SPFN for an instruction without an S-PAD operation is the result of performing the last previous S-PAD instruction over again, using the current value of SP(SPD) as possibly modified by the original S-PAD operation. SP(SPD) is not altered if no S-PAD operation is specified. This modified SPFN value would be apparent if an SPFN utilizing instruction were executed (e.g., RSPFN, SETMA, etc.).

#### BIT REVERSE FIELD



VALUE

No Operation



Assembler

Format: < & > (Brackets indicate optional use with S-PAD operations.)


Effect: Example: ADD & 6,5

Effect: BIT-REVERSE(SP<sub>SDS</sub>)→ SOURCE INPUT FOR CURRENT S-PAD OPERATION

Description: The contents of the S-PAD SOURCE REGISTER (SP[SPS]) are BIT-REVERSED and shifted before being used as the SOURCE OPERAND in the current S-PAD operation.

The number of shifts performed depends on the size of the complex data array being processed. The programmer must load the applicable shift value into the BIT-REVERSE field of the APSTATUS Register before specifying the BIT-REVERSE operation. (See S-PAD SUMMARY BIT-REVERSE FIELD for more details.) (See also APSTATUS SUMMARY.)

#### SHIFT FIELD



MANDATORY FIELDS


\* MAY BE USED WITH EITHER SOP OR SOP1 FIELDS

VALUE

ø

1

No Operation



LEFT SHIFT S-PAD OUTPUT (SPFN) ONCE. ZERO FILL.

Assembler Format: <L > (Brackets indicate optional use with S-PAD operations)

Example: SUBL 5,6


Effect:

SPFN→ LEFT SHIFTED ONCE→ SPFN

Description: The S-PAD RESULT (SPFN) is logically shifted left one place. The right-most bit is set to zero. The bit shifted off the left end is stored in the S-PAD CARRY BIT, (C) - overriding any carry that resulted from the specified arithmetic operation.

Excepting possible OVERFLOW, the shift has the effect of a multiplication by two. The carry bit (C), bit 7 of the AP INTERNAL STATUS REGISTER (APSTATUS), may be tested during the next instruction cycle.

SPFN С




\* MAY BE USED WITH EITHER SOP OR SOP1 FIELDS


VALUE

2 R RIGHT SHIFT S-PAD FUNCTION (SPFN) ONCE. ZERO FILL. Assembler Format: <R> (Brackets indicate optional use with S-PAD operations) Example: SUBR 5,6 Effect: SPFN right-shifted once→ SPFN

Description: The S-PAD RESULT (SPFN) is logically shifted right one place. A zero is shifted into the left-most bit. The bit shifted off the right end is set into the S-PAD CARRY BIT.

The instruction has the effect for unsigned numbers, of a division by two. Bit C of the AP INTERNAL STATUS REGISTER (bit 7, APSTATUS) reflects the condition of S-PAD CARRY and may be tested during the next instruction cycle.






MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

\* MAY BE USED WITH EITHER SOP OR SOP1 FIELDS

VALUE



<RR > (Brackets indicate optional use with S-PAD operations)


Example: SUBRR 5,6

Effect:

SPFN → right shifted twice → SPFN


Description: The contents of the S-PAD ALU RESULT are logically shifted right two times before being enabled onto the SPFN data path. Zeros are filled into the left-most two bits. The second bit shifted off the end is set into the S-PAD ALU CARRY BIT.

The instruction has the effect for unsigned numbers of a division by four. Bit C (bit 7) of the AP INTERNAL STATUS REGISTER (APSTATUS) reflects the condition of the S-PAD CARRY BIT and may be tested during the next instruction cycle.



• REFLECTS THE CONTENTS OF THE SECOND BIT SHIFTED "OFF THE END"

FIRST BIT SHIFTED "OFF THE END" IS LOST




 $SPFN \rightarrow (SP_{SPD})$  unless S-PAD NO-LOAD(#) is specified


Description: The contents of S-PAD SOURCE REGISTER (SP<sub>SPS</sub>) are added with the contents of S-PAD DESTINATION REGISTER (SP<sub>SPD</sub>). The result of the operation, (SPFN) is stored back into the specified S-PAD DESTINATION REGISTER unless an S-PAD NO-LOAD (#) is specified.

Appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If (SP<sub>SPD</sub>)+(SP<sub>SPS</sub>) > 2<sup>16</sup> then carry=1



3



SUBtract S-PAD SOURCE REGISTER from S-PAD DESTINATION REGISTER

Assembler Format:

SUB < sh > < # > < & > sps, spd

 $(SP_{SPD})$  minus  $(SP_{SPS})^{\dagger} \rightarrow SPFN^{\dagger\dagger}$ ;

Effect:


 $\text{SPFN} \rightarrow (\text{SP}_{\text{SPD}})$  unless S-PAD NO-LOAD (#) is specified

Description: The contents of the S-PAD SOURCE REGISTER are subtracted from the contents of the S-PAD DESTINATION REGISTER. The result of the operation is stored back into the S-PAD DESTINATION REGISTER unless a S-PAD NO-LOAD (#) is specified.

Appropriate bits (N,Z,C) are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If  $(SP[SPD])+(\overline{SP[SPS]})+1 \ge 2^{16}$  then C=1 else 0. If a shift is specified, then C is set to the carry from that shift.

<sup>†</sup>(SP[SPS]) may be optionally BIT-REVERSED. See BIT-REVERSE FIELD. <sup>††</sup>SPFN from the SUB may be optionally shifted. See SHIFT FIELD.



Assembler Format:

Effect:

MOV < sh > < # > < & > sps, spd(SP<sub>SPS</sub>)<sup>+</sup> > SPFN<sup>++</sup>; SPFN (SP<sub>SPD</sub>) unless S-PAD NO-LOAD is specified.


REGISTER TO REGISTER

Description: SPFN is set to the contents of the S-PAD SOURCE REGISTER (SP[SPS]); SPFN is stored into the S-PAD DESTINATION REGISTER unless an S-PAD NO-LOAD (#) is specified.

Appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If  $[(SP[SPD]) AND (SP[SPS])] + [(SP[SPD]) OR (SP[SPS])] \ge 2^{16}$ then, C=1 else 0

<sup>†</sup>(SP[SPS]) may be optionally BIT-REVERSED. See BIT-REVERSE FIELD. <sup>+†</sup> SPFN from the MOV may be optionally shifted. See SHIFT FIELD.



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

VALUE

5

AND S-PAD SOURCE REGISTER to S-PAD DESTINATION REGISTER

Assembler Format:

Effect:


 $(SP_{SPS})^{\dagger}$  AND  $(SP_{SPD}) \rightarrow SPFN^{\dagger\dagger}$ ; SPFN  $\rightarrow (SP_{SPD})$  unless S-PAD NO-LOAD is specified.

Description: The contents of the S-PAD SOURCE REGISTER (SP<sub>SPS</sub>) are logically ANDed with the contents of the S-PAD DESTINATION REGISTER (SP<sub>SPD</sub>). A bit by bit comparison is made between the contents of the two operands and if both respective bits are "1", a "1" is recorded into the corresponding bit of the result (SPFN). All other combinations result in " $\emptyset$ " being recorded into the respective bit of SPFN. The result of the operation (SPFN) is stored into SP<sub>SPD</sub> unless an S-PAD NO-LOAD (#) is specified.


AND < sh > < # > < & > sps, spd

The appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle. CARRY BIT EQUATION: If  $[(SP_{SPD}) AND (\overline{SP_{SPS}})] + (SP_{SPD}) \ge 2^{16}$  then CARRY=1

TRUTH TABLE



<sup>†</sup> (SP<sub>SPS</sub>) may be optionally BIT-REVERSED, See BIT-REVERSE FIELD <sup>††</sup> SPFN from the AND may be optionally shifted, See SHIFT FIELD



6

OR

OR S-PAD SOURCE REGISTER to S-PAD DESTINATION REGISTER

Assembler Format:

OR < sh > < # > < & > sps, spd


 $(SP_{SPS})^{\dagger}$  OR  $(SP_{SPD}) \rightarrow SPFN;^{\dagger\dagger}$ 

Effect:


 $SPFN \rightarrow (SP_{SPD})$  unless NO-LOAD is specified.

Description: The contents of the S-PAD SOURCE REGISTER (SP[SPS]) are logically ORed with the contents of the S-PAD DESTINATION REGISTER (SP[SPD]). A bit-by-bit comparison is made between the contents of the two operands and if either one of the respective bits = "1," then a "1" is recorded in the corresponding bit of the result (SPFN). All other combinations result in a "0" being recorded into the respective SPFN bit position. The result of the operation (SPFN) is stored into SP(SPD) unless S-PAD NO-LOAD (#) is specified.

Additionally, S-PAD ALU CARRY BIT is set to "0." The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set and may be tested during the next instruction cycle.



<sup>†</sup>(SP[SPS]) may be optionally BIT-REVERSEd. See BIT-REVERSE FIELD. <sup>††</sup>SPFN from the OR may be optionally shifted. See SHIFT FIELD.



7

EQV

EQUIVALENCE S-PAD SOURCE REGISTER to S-PAD DESTINATION REGISTER

Assembler Format:

EQV < sh >< # > < & > sps, spd

 $(SP_{SPS})^{\dagger} \overline{XOR} (SP_{SPD}) \rightarrow SPFN^{\dagger\dagger};$ 

Effect:

SPFN→ (SP<sub>SPD</sub>) unless NO-LOAD is specified.

Description: The contents of the S-PAD SOURCE REGISTER (SP[SPS]) and the S-PAD DESTINATION REGISTER (SP[SPD]) are compared on a corresponding bit position basis for equal value. If the corresponding bits both equal "0," or both equal "1," then the respective bit of the result (SPFN) is set to "1." All other combinations result in a "0" being set into the corresponding bit of SPFN. The result of the operation (SPFN) is then written into (SP[SPD]) unless S-PAD NO-LOAD (#) is specified.

The appropriate bits are set in the AP INTERNAL STATUS REGISTER (APSTATUS) and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If  $(SP[SPD]) + (SP[SPS]) \ge 2^{16}$  then CARRY=1

TRUTH TABLE

SP SPS	SP SPD Ø	►	SPFN 1
ø	ì		ø
1	ø		ø
1	1		l

<sup>†</sup>(SP[SPS]) may be optionally BIT-REVERSED. See BIT-REVERSE FIELD. <sup>++</sup> SPFN from the EQV may be optionally shifted. See SHIFT FIELD.

	ø	1	2	3	4	5	6	7	8	9	10	11	12	13	1	
	в	S	OP		5	ы		SPS	3			SPI	)			MAN
, 1								SO	21						L	 OP
	,						s	PEC	OPE	R						DIS

MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

VALUE

1 WRIEXP RESTRICT WRITE TO EXPonent only into DPX, DPY or MI

Assembler Format: WRTEXP

Example: DPX (-2) FA; WRTEXP

Effect:

Restricts DPX, DPY or MI field to write EXPONENT bits only.

Description: WRTEXP restricts writing of the pertinent MEMORY INPUT REGISTER into EXPONENT bits 02-11 only. WRTEXP used in conjunction with a DPX, DPY or MI WRITE operation.

When used in conjunction with a WRITE DPX or WRITE DPY operation, this operation has the effect of concatenating a portion of the input data with the value most recently written into DPX or DPY irrespective of XW or YW. Thus, if the last WRITE into DPX placed a floating point 1.0 into DPX(-2) and in this instruction we WRITE DPX(0) in conjunction with the WRTEXP Op-Code, the net effect is to concatenate the EXPONENT portion of the current input with the MANTISSA from the 1.0 of the preceding DPX WRITE operation and place the result in DPX(0). WRTHMN, WRTIMN act in a similar fashion with the exception that they use different portions of the input argument. WRTEX and WRTMAN from the I/O group also work in a similar manner.

ø	1	2	3	4	5	6	7	8	9	10	11	12	13	1	
В	s	OP		S	н		SPS	5			SPI	)			MANDATORY FIELDS
							SOF	1							 OPTIONAL FIELDS
₩						S	PEC	OPE	R						DISABLED FIELDS

2

3

WRTHMN

RESTRICT WRITE TO HIGH MANTISSA only into DPX, DPY or MI

Assembler Format:

Example: WRTHMN; DPY < FM

WRTHM.N

WRTLMN !

Effect:

Restricts DPX, DPY or MI fields to WRITE HIGH MANTISSA bits only (MANTISSA bits  $\emptyset \emptyset$ -11).

Description: WRTHMN restricts the writing to the HIGH MANTISSA only, (MANTISSA<sup>BITS  $\emptyset \emptyset$ -11) of the pertinent MEMORY INPUT REGISTER. WRTHMN is used in conjunction with a DPX, DPY or MI WRITE operation. (See example above).</sup>

NOTE: See WRTEXP for a description of the effect of this operation on DPX or DPY.

WRTLMN

RESTRICT WRITE to LOW MANTISSA only into DPX, DPY or MI FIELDS

Assembler Format:

Example: WRTLMN ; SETMA; MI < MD

Effect: Restricts DPX, DPY or MI fields to WRITE LOW MANTISSA only (MANTISSA<sup>bits 12-27</sup>).


Description: WRTLMN restricts writing to the LOW MANTISSA only (MANTISSA[bits 12-27]) of the pertinent MEMORY INPUT REGISTER. WRTLMN is used in conjunction with a DPX, DPY or MI WRITE operation. (See example above.)

NOTE: See WRTEXP for a description of the effect of this operation on DPX or DPY.

	ø	1	2	3	4	5	6	7	8	9	10	11	12	13	·	-	
	в	s	OP		S	SH		SPS	5			SPI	2				MANDATORY FIELDS
ı r		L						SO	21							1	OPTIONAL FIELDS
	7						S	PEC	OPE	R	J						DISABLED FIELDS

4 through 7

No Operation



Assembler Format: CLR < sh><#> spd

Effect:  $\emptyset \rightarrow \text{SPFN}; \quad \emptyset \rightarrow \text{SP}_{\text{SPD}}$  unless NO-LOAD (#) is specified.

Description: The S-PAD OUTPUT (SPFN) is forced to all zeros and bit "Z" of the AP INTERNAL STATUS REGISTER is set to "1" (bit 5, APSTATUS).

SP(SPD) is cleared unless S-PAD NO-LOAD (#) is specified.

CARRY BIT EQUATION: If SP(SPD) is negative then CARRY=1.

11

INC

INCREMENT S-PAD DESTINATION REGISTER

Assembler Format: INC< sh >< # >spd


Effect:

 $(SP_{SPD}) + 1 \rightarrow SPFN;$  and, unless NO-LOAD is specified, SPFN  $\rightarrow (SP_{SPD}).$ 

Description: The contents of the S-PAD DESTINATION REGISTER (SP[SPD]), plus ONE are enabled onto the S-PAD FUNCTION (SPFN). SPFN is stored into the S-PAD DESTINATION REGISTER unless S-PAD NO-LOAD is specified.

The appropriate bits of the APSTATUS Register are set and may be tested during the next instruction cycle.

CARRY BIT EQUATION: If (SP[SPD]) was -1, then CARRY=1 else 0.



12 DEC

DECREMENT S-PAD DESTINATION REGISTER

Assembler Format:

DEC < sh> < #> spd

Effect:

 $(SP_{SPD}) - 1 \rightarrow SPFN;$  and, unless NO-LOAD is specified, (SPFN) → SP

Description: The contents of the S-PAD DESTINATION REGISTER minus ONE is set to the S-PAD Function (SPFN). The result (SPFN) is stored into the S-PAD DESTINATION REGISTER unless S-PAD NO-LOAD (#) is specified.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) will be set and may be tested during the next instruction cycle.

CARRY BIT EQUATION: Unless  $SP_{SPD}$  was Ø, CARRY=1.

COM

13

COMPLEMENT S-PAD DESTINATION REGISTER

Assembler Format:

COM < sh > < # > spd

Effect:

 $(\overline{SP_{CDD}})$  > SPFN; unless NO-LOAD is specified, SPFN→ (SP<sub>SPD</sub>)

Description: The ONE'S COMPLEMENT of the contents of S-PAD DESTINATION REGISTER are enabled onto the S-PAD Function. The result (SPFN) is stored into SP<sub>SPD</sub> unless S-PAD NO-LOAD (#) is specified in the instruction.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) will be set and may be tested during the next instruction cycle.

CARRY BIT EQUATION: Unless  $SP_{SPD}$  was  $\emptyset$ , CARRY=1.

ø	1	2	3	4	5	6	7	8	9	10	11	12	13	ł	_	
в	S	OP		5	SH		SPS	3			SPI	)				MAN
							SOI	21						1		OPT
						s	PEC	OPE	R	L						DIS


MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS


VALUE

14	LDSPNL	LOAD S-PAD DESTINATION REGISTER from the PANEL BUS
-	Assembler Format:	LDSPNL spd
1	Effect:	$(SP_{SPD}) \rightarrow SPFN; PNLBS \rightarrow SP_{SPD}$

Description: First, the S-PAD Function is set to the old contents of the S-PAD DESTINATION REGISTER. Then, whatever is enabled onto the PANEL BUS is loaded into the S-PAD DESTINATION REGISTER.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of  $SP_{SPD}$  and may be tested during the next instruction. S-PAD CARRY is set to one. If no S-PAD operation is done in the <u>next</u> instruction, then SPFN for that instruction will be the new contents of  $SP_{SPD}$  as loaded by <u>this</u> instruction cycle





LDSPE 15

Load S-PAD DESTINATION REGISTER from DATA PAD BUS - EXPONENT

Assembler Format: LDSPE spd<sup>†</sup>

Effect:  $(SP_{SPD}) \rightarrow SPFN; \text{ then, } (DPBS^{EXP}) -512 \rightarrow SP_{SPD}$ 

Description: First, the SPFN is set to the old contents of the S-PAD DESTINATION REGISTER. Then the EXPONENT portion of the DATA PAD BUS (bits 02-11), BIAS inverted, is loaded into the S-PAD DESTINATION REGISTER (bits 06-15). The inverted EXPONENT BIAS BIT is extended into the remaining portion of SP(SPD) (bits 00-05).

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of SP(SPD) and may be tested during the next instruction. S-PAD CARRY is set to one. If no S-PAD operation is done in the next instruction, then SPFN for that instruction will be the new contents of SP(SPD) as loaded by this instruction.

<sup>T</sup>This transformation converts a BIASED EXPONENT from a Floating Point word into its TWO's COMPLEMENT equivalent.

	ø	1	2	3	4	5	6	7	8	9	10	11	12	13		
	в	S	OP		s	H		SPS	1			SPE	)			MANDATORY FIELDS
1								SOF	1						L	 OPTIONAL FIELDS
	7						S	PEC	OPE	R	<b>1</b>					DISABLED FIELDS

16

# LDSPI

Effect:

Load S-PAD DESTINATION REGISTER from DATA PAD BUS - INTEGER

Assembler Format: LDSPI spd

 $(SP_{SPD}) \rightarrow SPFN$ , then  $(DPBS_{LOW MANTISSA}) \rightarrow SP_{SPD}$ 

Description: First, SPFN is set to the old contents of the S-PAD DESTINATION REGISTER. Then the contents of the DATA PAD BUS - LOW MANTISSA, a 16-bit integer, are loaded into the S-PAD DESTINATION REGISTER.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of SP<sub>SPD</sub> and may be tested during the next instruction. S-PAD CARRY is set to one. If no S-PAD operation is done in the <u>next</u> instruction, the SPFN for that instruction will be the new contents of SP<sub>SPD</sub> as loaded by <u>this</u> instruction.

#### S-PAD OPERATIONS 1 FIELD

ø	1	2	3	4	5.	6	7	8	9	10	11	12	13		
в	S	OP		5	SH		SPS	5			SPI	>			MANDATORY FIELDS
				L			SO	21							OPTIONAL FIELDS.
						S	PEC	OPE	R	1					DISABLED FIELDS

VALUE

17

LDSPT

Load S-PAD DESTINATION REGISTER from DATA PAD BUS -TABLE LOOK UP BITS

Assembler Format:


mat: LDSPT spd

Effect:  $(SP_{SPD}) \rightarrow SPFN$ ; then (DPBS MANTISSA Bits  $\emptyset 2 - \emptyset 8$ )  $\rightarrow SP_{SPD}$ 

Description: First, the SPFN is set to the old contents of S-PAD DESTINATION REGISTER. Then the DATA PAD BUS - TABLE LOOK UP bits (MANTISSA [bits 02-08]) are loaded into bits 09-15 of the S-PAD DESTINATION REGISTER. SP(SPD) bits 00-08 are cleared to zero.

LDSPT may be used to calculate memory addresses for use with a look up table. It extracts the seven most significant unknown bits from a positive, normalized, non-zero Floating Point number.

The appropriate bits of the AP INTERNAL STATUS REGISTER (APSTATUS) are set as determined by the previous contents of SP(SPD) and may be tested during the next instruction. S-PAD CARRY is set to one. If no S-PAD operation is done in the next instruction, then SPFN for that instruction will be the new contents of SP(SPD) as loaded by this instruction.




Description: CONDITIONAL RELATIVE BRANCH. BFLT will cause a program branch if the FADDR Result (FA) available during the previous instruction was less than zero.

This instruction tests the FA-NEGATIVE Bit (FN) of the APSTATUS Register. If FN is equal to "1" (indicating that FA was negative during the previous instruction) a program branch will occur to the BRANCH TARGET ADDRESS (targ) formed by adding the current contents of PSA with Biased contents of the DISP field of the current instruction word. If FN is equal to "0," this instruction will have no effect.

The BRANCH TARGET ADDRESS must lie within -20(8) to +17(8) locations relative to the current PROGRAM SOURCE ADDRESS.

DISP=Instruction Word (BITS 27-31) is computed as follows: DISP = targ - (PSA) + BIAS. Note that if FN was altered via a LDAPS instruction, at least one cycle must intervene before testing it with this instruction. This restriction applies to all BRANCH instructions that test conditions appearing in APSTATUS.




Effect:

If SPFN <0; then (PSA) + (DISP<sup>†</sup> - BIAS)  $\rightarrow$  PSA (Where BIAS =  $20_{g}$ ).

Description: CONDITIONAL RELATIVE BRANCH. BLT will cause a program branch if the result of the last S-PAD operation (SPFN) was less than zero.

This instruction tests the condition of the SPFN-NEGATIVE Bit (N) of the APSTATUS Register. If "N" is equal to "1" (indicating that SPFN of the last previous instruction was negative), a program branch will occur to the BRANCH TARGET ADDRESS (targ) formed by adding the current contents of PSA with the BIASED contents of the DISP field of the current instruction word. If "N" is equal to "0," this instruction will have no effect.




2 BNC BRANCH if S-PAD CARRY is equal to "1" Assembler Format: BNC targ Effect: If S-PAD CARRY = 1; then (PSA) + (DISP<sup>†</sup> - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>o</sub>).

Description: CONDITIONAL RELATIVE BRANCH. BNC will cause a program branch if the S-PAD CARRY Bit (C) of the APSTATUS Register is equal to "1."

Bit "C" will be equal to "1" if either:

\*the S-PAD CARRY Bit was set to "1" as a result of the last S-PAD operation and no S-PAD SHIFT was specified, or

\*a shift occurred during the last S-PAD operation and the last bit shifted "off the end" of the S-PAD Result was equal to "1."




3 BZC BRANCH on S-PAD CARRY equal to ZERO Assembler Format: BZC targ

Effect: If S-PAD CARF

If S-PAD CARRY =  $\emptyset$ ; then (PSA) + (DISP<sup>+</sup> - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>8</sub>).

Description: CONDITIONAL RELATIVE BRANCH. BZC will cause a program branch if the S-PAD CARRY Bit (C) of the APSTATUS Register is equal to zero.




4 BDEN BRANCH if DATA PAD BUS is NEGATIVE  
Assembler  
Format: BDBN targ  
Effect: If (DB) <0.0; then (PSA) + (DISP<sup>†</sup> - BIAS) 
$$\Rightarrow$$
 PSA  
(Where BIAS = 20<sub>8</sub>).

Description: CONDITIONAL RELATIVE BRANCH. The sign of the DATA PAD BUS (MANTISSA) (DB[MANT]bit 00) is tested as to its state during the preceding instruction. If DB(MANT)Bit 00 was negative, (e.g.,=1), a program branch will occur to the BRANCH TARGET ADDRESS (targ) formed by adding the current contents of PSA with the BIASED contents of the DISP field of the current instruction word. If DB(MANT)Bit 00 was "0," this instruction will have no effect.

NOTE: Since any data enabled onto DB is not latched, the programmer must re-enable the particular data onto DB one instruction cycle before attempting to test it with this instruction.

Note that instructions in the PS field (RPSF, LPSL, etc.) cannot be used to enable data onto Data Pad Bus for testing with this instruction.




5

BDBZ BRANCH if DATA PAD BUS is POSITIVE and UNNORMALIZED Assembler

Format: BDBZ targ Effect: If  $DB^{MANT}_{Bits} \emptyset \emptyset, \emptyset 1 = "\emptyset"$ , then (PSA) + (DISP<sup>†</sup> - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>0</sub>).

Description: CONDITIONAL RELATIVE BRANCH. BDBZ will cause a program branch to occur to the BRANCH TARGET ADDRESS (targ), formed by adding the current contents of PSA with the BIASED contents of the DISP field of the current instruction word, if the sign of the DATA PAD BUS(MANTISSA)(DB[MANT]Bit 00), enabled during the preceding instruction, was positive (e.g.,=0) and DB(MANT)Bit 01 was also equal to "0," (indicating an UNNORMALIZED MANTISSA). If either or both Bits equal(s) "1," this instruction will have no effect.

NOTE: Since any data enabled onto DB is not latched, the programmer must re-enable the particular data onto DB one cycle before attempting to test it by this instruction.



BIFZ

7

6 BIFN BRANCH if INVERSE FFT FLAG = 1  
Assembler  
Format: BIFN targ  
Effect: If IFFT (APSTATUS <sup>Bit 11</sup>) = 1; then (PSA) + (DISP<sup>†</sup> - BIAS) 
$$\rightarrow$$
 PSA  
(Where BIAS = 20<sub>8</sub>).


Description: CONDITIONAL RELATIVE BRANCH. BIFN will cause a program branch if the Inverse FFT Flag (IFFT) of the APSTATUS Register is set to "1."

IFFT is APSTATUS(bit 11) and can be set by an LDAPS instruction. (See LDREG, I/O.) It is normally set to "1," along with APSTATUS(bit 12) (FFT), only during an INVERSE FAST FOURIER TRANSFORM.

BRANCH if IFFT FLAG = 0

Assembler	
Format:	BIFZ targ
Effect:	If IFFT (APSTATUS <sup>Bit 12</sup> ) = $\emptyset$ ; then (PSA) = (DISP <sup>†</sup> - BIAS) $\rightarrow$ PSA
•	(Where BIAS = $20_8$ ).

Description: CONDITIONAL RELATIVE BRANCH. BIFZ will cause a program branch if the INVERSE FFT Flag (IFFT) of the APSTATUS Register is cleared to zero.




'ALUE

10 through 1.3		No Operation
14	BFLØ	BRANCH if GENERAL FLAG $\# \emptyset = 1$
15	BFLL	BRANCH if BENERAL FLAG $#1 = 1$
16	BFL2	BRANCH if GENERAL FLAG $#2 = 1$
17	BFL3	BRANCH if GENERAL FLAG $#3 = 1$
	Langer (1997)	

Assembler		
Format:	BFLn targ	
Effect:	If FLAG n=1; then (PSA) + (DISP <sup>+</sup> - BIAS) $\rightarrow$ PSA	
	(Where BIAS = $20_8$ ).	


Description: A branch will occur to program location "targ" (assembler format) if flag "n" is set to "l." Flag "n" must have been set or cleared two cycles before the current instruction cycle in order to be tested, i.e., at least one cycle must intervene between a set or clear flag instruction and a branch flag instruction.

Note: The CONDITIONAL RELATIVE BRANCH instructions test the condition of either of four GENERAL FLAGS (0,1,2,3) available for use in the AP. These flags may be "set" or "cleared" by software instructions. (See FLAG, I/ 0.)



ø	PNLLIT	TRANSFER PANEL BUS to the LITES REGISTER	
	Assembler Format:	PNLLIT	
:	Effect:	$(PNLBS) \rightarrow LITES$	


Description: The current data enabled onto the 16-bit PANEL BUS are loaded into the 16-bit LITES REGISTER.



Assembler Format: Effect:

DBELIT (DB<sup>EXP</sup>) PNLBS  $\rightarrow$  LITES; right justified.

Description: The current data enabled onto the 10-bit DATA PAD BUS<sup>EXPONENT</sup> are loaded into the 16-bit LITES REGISTER - right justified. The transfer is via the PANEL BUS.



2

DBHLTT

TRANSFER DATA PAD BUS - HIGH MANTISSA to the LITES REGISTER, via PANEL BUS

AssemblerFormat:DBHLITEffect: $(DB^{HMANT}) \rightarrow PNLBS \rightarrow LITES;$  right justified

Description: The current data enabled onto the DATA PAD BUS<sup>HIGH MANTISSA</sup> (MANTISSA<sup>Bits  $\emptyset \emptyset$ -11</sup>) are loaded into the 12 right-most bits of the LITES REGISTER. The transfer is via PANEL BUS.

TRANSFER DATA PAD BUS LOW MANTISSA to the LITES REGISTER, via PANEL BUS

3


Assembler

DBLLIT

moochorer					
Format:	DBLLIT				
Effect:	(DB <sup>LMANT</sup> )	→	PNLBS	→	LITES

47

Description: The current data enabled onto the DATA PAD BUS MANTISSA (MANTISSA<sup>Bits 12-27</sup>) is loaded into the LITES REGISTER, via the PANEL BUS.



Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) in the following manner:


SWR(bits 06-15) are enabled onto the DATA PAD BUS(EXPONENT),

SWR(bits 04-15) are enabled onto the DATA PAD BUS(HIGH MANTISSA), and

SWR(bits 00-15) are enabled onto the DATA PAD BUS(LOW MANTISSA).

The transfer is via PNLBS.

This instruction is used concurrently with a write from DATA PAD BUS operation to transfer the contents of SWR into a designated memory location or Register. Use of this instruction disables any current DB or PNLBS source-enabling operation.



TRANSFER SWITCHES to the DATA PAD BUS EXPONENT 11 SWDBE via PANEL BUS Assembler Format: SWDBE Example: DPY(-2) < DB; SWDBE  $(SWR^{Bits \ \emptyset 6-15}) \longrightarrow DB^{EXP}$  Bits  $\emptyset 2-11$ ,

Effect:


$(SWR^{Bits \ \emptyset 4-15}) \longrightarrow$	DB <sup>MANT</sup> Bits Ø	<i>ð</i> -11,
(SWR)	DB Bits 1	2-27.

via PNLBS; WRTEXP<sup>T</sup> is forced

Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) and a WRTEXP is forced.

A WRTEXP is forced as part of this instruction, restricting the writing to the EXPONENT portion of the designated memory location.

<sup>+</sup> see, SOP1 for a detailed description of WRTEXP



Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) in the following manner:


The transfer is via PNLBS.

+


A WRTHMN is forced as part of this instruction, restricting the writing to the HIGH-MANTISSA portion (MANTISSA[bits 00-11]) of the designated memory location, only.

See SOP1 for a detailed description of WRTHMN

#### HOST/PANEL FIELD (HOSTPNL)



VALUE



Description: The current contents of the 16-bit SWITCH Register (SWR) are enabled onto the DATA PAD BUS (DB) in the following manner:


The transfer is via PNLBS.


+

A WRTLMN is forced as part of this instruction, restricting the writing to the LOW-MANTISSA portion (MANTISSA[bits 12-27]) of the designated memory location only.


See SOP1 for a detailed description of WRTLMN

$$E - 44$$





Description: JMPA forces the address contained in the least-significant 12 bits of the VALUE field (Instruction Word<sup>Bits 48-63</sup>) into the 12-bit PROGRAM SOURCE ADDRESS REGISTER (PSA). The effect is an ABSOLUTE JUMP to the location in program memory contained in the VALUE field.



1

JSRA JUMP to SUB ROUTINE (ABSOLUTE)

Assembler Format:

JSRA adr

Effect: (SRA) + 1  $\rightarrow$  SRA; (PSA) + 1  $\rightarrow$  SRS<sub>SPA</sub>; (VALUE)  $\rightarrow$  PSA

Description: SUB-ROUTINE JUMP. First, the contents of the current PROGRAM SOURCE ADDRESS (PSA), plus "1," are saved by incrementing the SUB-ROUTINE STACK ADDRESS REGISTER (SRA) and storing the current [(PSA) + 1] into the "last-in" location of the SUB-ROUTINE RETURN STACK (SRS).

The least-significant 12 bits of the VALUE field (Instruction Word[bits 48-63]) are then loaded into the 12-bit PROGRAM SOURCE ADDRESS REGISTER (PSA). The program then jumps to that location. (See also RETURN, BRANCH.)

WARNINGS: The JSR instructions have a timing problem that causes certain instruction sequences to execute improperly. The following sequences should be avoided by the programmer:

1) Instruction from PS, PSEVEN or PSODD followed by a JSR.

example: LDPSL JSRA


2) HALT instruction or a Panel Breakpoint before a JSR.

example: HALT JSRT

3) Execution of consecutive RETURN instructions. This appears in the coding as a JSR followed by a RETURN.

> example: JSR RETURN

These cases all result in a mismatch between the subroutine Return address pointers (SRA) and program execution, and thus will cause severe debugging problems if extreme caution is not taken to avoid them.



2	JMP	JUMP (RELATIVE)
	Assembler Format:	JMP adr
	Effect:	(VALUE) + (PSA) $\rightarrow$ PSA

Description: UNCONDITIONAL RELATIVE JUMP. The address contained on the least-significant 12 bits of the VALUE field (Instruction Words<sup>Bits 48-63</sup>) is added to the current contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA). The address thus formed is loaded into PSA and the program jumps to that location.

3


JSR

JUMP TO SUB ROUTINE (RELATIVE)

Assembler	
Format:	JSR adr
Effect:	$(SRA) + 1 \rightarrow SRA; (PSA) + 1 \rightarrow SRS_{SRA};$
	$(VALUE) + (PSA) \rightarrow PSA$

Description: RELATIVE SUB-ROUTINE JUMP. First, the current contents of the PROGRAM SOURCE ADDRESS (PSA) plus "1" are saved by incrementing the SUB-ROUTINE ADDRESS REGISTER (SRA) and storing [(PSA) + 1] into the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS<sub>SRA</sub>).

The address contained in the least-significant 12 bits of the VALUE field (Instruction Word<sup>Bits 48-63</sup>) is added to the current contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA). The address thus formed is loaded into PSA and the program jumps to that location, (see also, RETURN, BRANCH ).



4	JMPT	JUMP to location specified by TABLE MEMORY ADDRESS (ABSOLUTE)
-		
	Assembler Format:	JMPT
		Example: ADD 1,2; SETTMA
	Effect:	(TMA) → PSA
	Description: UNC	ONDITIONAL ABSOLUTE JUMP. The contents of the PROGRAM SOURCE

REGISTER (PSA) are replaced by the least-significant 12 bits of the current contents of the TABLE MEMORY ADDRESS REGISTER (TMA).

JSRT

5

JUMP to SUB-ROUTINE at location specified by TABLE MEMORY ADDRESS (ABSOLUTE)

Assembler Format:

.

+

JSRT

Example: ADD 1,2; SETTMA


JSRT

Effect:

 $(SRA) + 1 \rightarrow SRA; (PSA) + 1 \rightarrow SRS_{SRA}; (TMA^{Bits \emptyset 4-15}) \rightarrow PSA$ 

Description: UNCONDITIONAL ABSOLUTE SUB-ROUTINE JUMP. First, the current PROGRAM SOURCE ADDRESS plus "1" is saved by incrementing the SUB-ROUTINE ADDRESS POINTER (SRA) and storing [(PSA) + 1] into the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS<sub>SRA</sub>).

The contents of PSA are then replaced by the least-significant 12 bits of the current contents of the TABLE MEMORY ADDRESS REGISTER (TMA). The program then jumps to the new PROGRAM SOURCE location. (See also, RETURN, BRANCH ).



6 JMPP to location indicated by SWITCH REGISTER, via PANEL BUS (ABSOLUTE)


Assembler					
Format:	JMPP				
Effect:	(SRW <sup>Bits</sup>	Ø4-15)	→PNLBS	→ P:	SA

Description: UNCONDITIONAL ABSOLUTE JUMP. The current contents of the least-significant 12 bits of the SWITCH REGISTER (SWR) are loaded into the PROGRAM SOURCE ADDRESS REGISTER (PSA) via the PANEL BUS (PNLBS).

The program then jumps to the new PROGRAM SOURCE location.

WARNING: Propagation delays inherent when executing JMPP may disallow proper decoding of certain target instructions. The perferred alternative sequence is as follows:

SWDB; LDTMA tn t<sub>n+1</sub> JMPT



7 JSRP JUMP to SUB-ROUTINE pointed by the SWITCH REGISTER Assembler Format: JSRP Effect:  $(SRA) + 1 \rightarrow SRA; (PSA) + 1 \rightarrow SRS_{SRA};$  $(SWR^{Bits \ \emptyset4-15}) \rightarrow PNLBS \rightarrow PSA$ 

Description: UNCONDITIONAL ABSOLUTE SUB-ROUTINE JUMP. First, the current PROGRAM SOURCE ADDRESS (PSA) plus "1" is "saved" by incrementing the SUB-ROUTINE ADDRESS POINTER (SRA) by "1" and storing [(PSA) + 1 ] into the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS<sub>SRA</sub>).

Then the contents of the PROGRAM SOURCE ADDRESS REGISTER are replaced by the current contents of the least significant 12 bits of the SWITCH REGISTER (via the PANEL BUS). The program then jumps to the new PROGRAM SOURCE location. (See also, RETURN, BRANCH ).

> WARNING: Propagation delays inherent when executing JSRP may disallow proper decoding of certain target instructions. The preferred alternative sequence is as follows: t SWDB; LDTMA t JSRT

### PSEVEN, PSODD AND PS FIELDS

The following instructions available in the PSEVEN and PSODD fields involve PROGRAM SOURCE partial-word transfers via the PANEL BUS. Addressing for a given instruction may be RELATIVE or ABSOLUTE. (See SPEC SUMMARY.) All instructions within these fields require two cycles to execute and instructions from other fields which reference PNLBS for addressing or use PNLBS as a transfer-conduit should not be concurrently specified.


Formats for the various PS partial-words is given below:

Please note the warnings in the HALT, BDBN, BDBZ and JSRA descriptions for WRT the PS, PSEVEN and PSODD instructions.


#### NOTES


TMA is TMA Register, not the Table Memory Address which may be modified by the FFT bit APSTATUS.

2) PS Quarter	0	is	Bits	00	to	15	=	PS(QO)
	1			16	to	31	=	PS(Q1)
	2			32	to	47	=	PS(Q2)
	3			48	to	64	=	PS(Q3)




ø	RPSØA	READ PROGRAM SOURCE QUARTER $\emptyset$ to LITES (ABSOLUTE)
	Assembler Format: Effect:	$\begin{array}{l} \text{RPS} \emptyset A \text{ adr} \\ (\text{PS}^{\bigcup \emptyset} \text{ VALUE}) \ \rightarrow \ \text{PNLBS} \ \rightarrow \ \text{LITES} \end{array}$
1	RPS2A	READ PROGRAM SOURCE QUARTER 2 from LITES (ABSOLUTE)
	Assembler Format: Effect:	$\begin{array}{l} \text{RPS2A adr} \\ (\text{PS}_{VALUE}^{\text{Q2}}) \rightarrow \text{PNLBS} \rightarrow \text{LITES} \end{array}$
2	RPSØ	READ PROGRAM SOURCE QUARTER Ø to LITES (RELATIVE)
	Assembler Format: Effect:	RPSØ adr (PS $^{QØ}$ ) $\rightarrow$ PNLBS $\rightarrow$ LITES VALUE + PSA
3	RPS2	READ PROGRAM SOURCE QUARTER 2 to LITES (RELATIVE)
	Assembler Format: Effect:	RPS2 adr (PS $^{Q2}$ VALUE + PSA) $\rightarrow$ PNLBS $\rightarrow$ LITES
4	RPSØT	READ PROGRAM SOURCE $^{QUARTER \not 0}$ to LITES from the location specified by TABLE MEMORY ADDRESS
	Assembler Format: Effect:	$\begin{array}{l} \operatorname{RPS}^{\otimes} \\ (\operatorname{PS}^{\otimes})  \operatorname{PNLBS}  \operatorname{LITES} \\ \end{array}$
		E - 52






12	WPSØ	WRITE PROGRAM SOURCE <sup>QUARTER Ø</sup> from the SWITCHES (RELATIVE)
	Assembler Format:	WPSØ adr
	Effect:	$(SWR) \rightarrow PNLBS \rightarrow PS^{Q\emptyset}$ VALUE + PSA
13	WPS2	WRITE PROGRAM SOURCE <sup>QUARTER 2</sup> from the SWITCHES (RELATIVE)
	L	
	Assembler	WPS2 adr
	Format:	WPS2 addr
	Effect:	$(SWR) \rightarrow PNLBS \rightarrow PS^{Q2}$ VALUE + PSA
14	WPSØT	WRITE PROGRAM SOURCE QUARTER $\emptyset$ from the SWITCHES at the location specified by TABLE MEMORY ADDRESS
	Assembler Format: Effect:	WPSØT (SWR) $\rightarrow$ PNLBS $\rightarrow$ PS <sup>Q2</sup> TMA
15	WPS2T	WRITE PROGRAM SOURCE QUARTER <sup>2</sup> from the SWITCHES at the location specified by TABLE MEMORY ADDRESS
	Assembler	
	Format:	WPS2T
	Effect:	$(SWR) \rightarrow PNLBS \rightarrow PS^{Q2}_{TMA}$



ø	RPSIA	READ PROGRAM SOURCE <sup>QUARTER 1</sup> to LITES (ABSOLUTE)
	Assembler Format: Effect:	$\begin{array}{l} \text{RPS1A adr} \\ (\text{PS}_{VALUE}^{\text{Q1}}) \rightarrow \text{PNLBS} \rightarrow \text{LITES} \end{array}$
1	RPS 3A	READ PROGRAM SOURCE QUARTER 3 from LITES (ABSOLUTE)
	Assembler Format: Effect:	RPS3A adr (PS $^{Q3}_{VALUE}$ ) $\rightarrow$ PNLBS $\rightarrow$ LITES
2	RPS1	READ PROGRAM SOURCE QUARTER 1 to LITES (RELATIVE)
	Assembler Format: Effect:	RPS1 adr ( $PS^{Q1}$ VALUE + PSA) $\rightarrow$ PNLBS $\rightarrow$ LITES
3	RPS 3	READ PROGRAM SOURCE QUARTER 3 to LITES (RELATIVE)
	Assembler Format: Effect:	RPS3 adr (PS $^{Q3}$ VALUE + PSA) $\rightarrow$ PNLBS $\rightarrow$ LITES


PROGRAM SOURCE - ODD FIELD (PSODD)



4	RPS1T	READ PROGRAM SOURCE <sup>QUARTER 1</sup> to LITES from the
		location specified by TABLE MEMORY ADDRESS
	Assembler Format: Effect:	$\begin{array}{l} \text{RPS1T} \\ (\text{PS}^{\text{Q1}}) \rightarrow \text{PNLBS} \rightarrow \text{LITES} \end{array}$
		READ PROGRAM SOURCE QUARTER 3 to LITES from the
5	RPS3T	location specified by TABLE MEMORY ADDRESS
	Assembler	
	Format:	RPS 3T
	Effect:	$(PS^{Q3}_{TMA}) \rightarrow PNLBS \rightarrow LITES$
	r	
6 and 7	NOP	No Operation
. •		
1ø	WPSLA	WRITE PROGRAM SOURCE <sup>QUARTER 1</sup> from the SWITCHES (ABSOLUTE)
	Assembler	
	Format:	WPS1A adr
	Effect:	$(SWR) \rightarrow PNLBS \rightarrow PS^{Q1}$ VALUE
	<b></b>	
11	WPS 3A	WRITE PROGRAM SOURCE $Q$ UARTER $3$ from the SWITCHES (ABSOLUTE)
	Assembler	
	Format:	WPS3A adr
	Effect:	$(SWR) \rightarrow PNLBS \rightarrow PS^{Q3}$ VALUE

PROGRAM SOURCE - ODD FIELD (PSODD)

12 WPS1 WRITE PROGRAM SOURCE QUARTER 1 from the SWITCHES (RELATIVE)  
Assembler  
Format: WPS1 adr  
Effect: 
$$(SWR) \Rightarrow PNLBS \pm PS^{Q1}_{VALUE + PSA}$$
  
13 WPS3 WRITE PROGRAM SOURCE QUARTER 3 from the SWITCHES (RELATIVE)  
Assembler  
Format: WPS3 adr  
Effect:  $(SWR) \Rightarrow PNLBS \pm PS^{Q3}_{VALUE + PSA}$   
14 WPS1T WRITE PROGRAM SOURCE QUARTER 1 from the SWITCHES  
at the location specified by TABLE MEMORY ADDRESS  
Assembler  
Format: WPS1T  
Effect:  $(SWR) \pm PNLBS \pm PS^{Q1}_{TMA}$   
15 WPS3T WRITE PROGRAM SOURCE QUARTER 3 from the SWITCHES  
at the location specified by TABLE MEMORY ADDRESS  
Assembler  
Format: WPS1T  
Effect:  $(SWR) \pm PNLBS \pm PS^{Q1}_{TMA}$   
15 WRS3T at the location specified by TABLE MEMORY ADDRESS  
Assembler  
Format: WPS3T  
Effect:  $(SWR) \pm PNLBS \pm PS^{Q3}_{TMA}$ 




READ PROGRAM SOURCE LEFT HALF to DATA PAD BUS (ABSOLUTE) ø RPSLA Assembler Format: RPSLA adr  $(PS \frac{LH}{VALUE}) \rightarrow DB$ Effect:

Description: PROGRAM SOURCE(LEFT HALF) (PS LH]=PS bits 00-31]), as addressed by the least-significant 12 bits contained in the VALUE field (Instruction Word bits 48-63]), is enabled onto DATA PAD BUS (DB).

The transfer is executed in the following manner:

\* ZEROS \_\_\_\_\_\_ DB(EXP)Bits 02-07 \* PS(Bits 00-03) \_\_\_\_\_ DB(EXP)Bits 08-11 \* PS(Bits 04-31) \_\_\_\_\_ DB(MANT)Bits 00-27

This instruction requires two cycles to execute.



1 RPSFA READ PROGRAM SOURCE FLOATING-POINT LITERAL to DATA PAD BUS (ABSOLUTE) Assembler Format: RPSFA adr Effect:  $(PS^{FPL}_{VALUE}) \rightarrow DB$ 


Description: PROGRAM SOURCE(FLOATING-POINT LITERAL) (PS [FPL]=PS bits [26-63]), as addressed by the least-significant 12 bits contained in the VALUE field (Instruction Word bits 48-63]), is enabled onto DATA PAD BUS (DB).

The transfer is executed in the following manner:


*	PS(Bits	26-35)	DB(EXP)Bits 02-11	
*	PS(Bits	36-63)	DB(MANT)Bits 00-27	1

This instruction requires two cycles to execute.

# PROGRAM SOURCE FIELD (PS)



2	RPSL	READ PROGRAM SOURCE LEFT HALF to DATA PAD BUS (RELATIVE)
	Assembler Format: Effect:	$\begin{array}{c} \text{RPSL adr} \\ \text{(PS}^{\text{LH}} \\ \text{VALUE + PSA} \end{array} \rightarrow \text{DB} \end{array}$
3	RPSF	READ PROGRAM SOURCE <sup>FLOATING-POINT LITERAL</sup> to DATA PAD BUS (RELATIVE)
	Assembler Format: Effect:	RPSF adr (PS <sup>FPL</sup> VALUE + PSA) $\rightarrow$ DB
	<b></b>	This instruction requires two cycles to execute.
4	RPSLT	READ PROGRAM SOURCE <sup>LEFT HALF</sup> to DATA PAD BUS from the location specified by TABLE MEMORY ADDRESS (ABSOLUTE)
	Assembler Format: Effect:	$\begin{array}{l} \text{RPSLT} \\ (\text{PS}^{\text{LH}} \\ \text{TMA}) \rightarrow \text{DB} \end{array}$
		This instruction requires two cycles to execute.



5
 READ PROGRAM SOURCE
 FLOATING-POINT LITERAL to DATA PAD BUS from the location specified by TABLE MEMORY ADDRESS (ABSOLUTE)

 Assembler
 Format:
 RPSFT

 Effect:
 
$$(PS^{FPL}_{TMA}) + DB$$
 This instruction requires two cycles to execute.

 6
 RPSLP
 READ PROGRAM SOURCE

 Assembler
 READ PROGRAM SOURCE
 LEFT HALF to DATA PAD BUS from the address contained on PANEL BUS (ABSOLUTE)

 Assembler
 RPSLP
 READ PROGRAM SOURCE

 Format:
 RPSLP
 Effect:

 Assembler
 RPSLP

 Effect:
  $(PS^{LH}_{PNLBS}) + DB$ 

 This instruction requires two cycles to execute.

 7
 RPSFP

 READ PROGRAM SOURCE
 FLOATING-POINT LITERAL to DATA FAD BUS from the address contained on PANEL BUS (ABSOLUTE)


 Assembler
 From the address contained on PANEL BUS (ABSOLUTE)


 Assembler
 RPSFP

 Effect:
  $(PS^{FPL}_{PNLBS}) + DB$ 

 This instruction requires two cycles to execute.

 This instruction requires two cycles to execute.






Description: The right-most 32 bits of the DATA currently enabled onto DATA PAD BUS (DB) are loaded into the PROGRAM SOURCE(LEFT HALF) (PS LH]=PS bits 00-31]).

The transfer is executed in the following manner:

\* DB(EXP) Bits 08-11 → PS(Bits 00-03) \* DB(MANT) Bits 00-27 → PS(Bits 04-31)

This instruction requires two cycles to execute.




11 LPSRA LOAD PROGRAM SOURCE<sup>RIGHT HALF</sup> from DATA PAD BUS (ABSOLUTE) Assembler Format: LPSRA adr Effect:  $(DB) \rightarrow PS^{RH}_{VALUE}$ 


Description: The right-most 32 bits of data currently enabled onto the DATA PAD BUS (DB) are loaded into the PROGRAM SOURCE(RIGHT HALF) (PS [RH]=PS bits [48-63]) as addressed by the least-significant 12 bits of the VALUE field (Instruction Word bits 48-63]).

The transfer is executed in the following manner:


\* DB(EXP) Bits 08-11 -----> PS(Bits 32-35) \* DB(MANT) Bits 00-27 -----> PS(Bits 36-63)


This instruction requires two cycles to execute.






15	LPSRT	LOAD PROGRAM SOURCE <sup>RIGHT HALF</sup> from DATA PAD BUS as addressed by TABLE MEMORY ADDRESS (ABSOLUTE)
	Assembler Format: Effect:	LPSRT (DB) $\rightarrow PS \frac{RH}{TMA}$
		This instruction requires two cycles to execute.
16	LPSLP	LOAD PROGRAM SOURCE <sup>LEFT HALF</sup> from DATA PAD BUS at the address contained on PANEL BUS (ABSOLUTE)
	Assembler Format: Effect:	LPSLP (DB) $\rightarrow PS^{LH}$ PNLBS
		This instruction requires two cycles to execute.
17	LPSRP	LOAD PROGRAM SOURCE <sup>RIGHT HALF</sup> from DATA PAD BUS at the address contained on PANEL BUS (ABSOLUTE)
	Assembler Format: Effect:	LPSRP (DB) $\rightarrow PS^{RH}_{PNLBS}$
		This instruction requires two cycles to execute.






Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS[SRA]), the "last-in" address, are replaced by the least-significant 12 bits of the VALUE field (Instruction Word[bits 48-63]). SRA not affected.



Format: SETEX adr Effect:  $(VALUE = PSA) \rightarrow SRS_{SRA}$ 

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS<sub>SRA</sub>), the "last-in" address, are replaced with the address formed by adding the current contents of the PROGRAM SOURCE ADDRESS (PSA) to the least-significant 12 bits contained on the VALUE field.



7

4	NOP	No Operation
5	SETEXT	SET EXIT ADDRESS from TABLE MEMORY ADDRESS (ABSOLUTE)
	Assembler Format:	SETEXT

Effect:  $(TMA) \rightarrow SRS_{SRA}$ 

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS<sub>SRA</sub>), the "last-in" address, are replaced by the least-significant 12 bits of the current contents of the TABLE MEMORY ADDRESS REGISTER (TMA).


No Operation 6 NOP

SETEXP

SET EXIT ADDRESS from PROGRAM SOURCE ADDRESS plus ONE (ABSOLUTE)

Assembler Format: SETEXP Effect:  $(PSA + 1) \rightarrow SRS_{SRA}$ 

Description: The contents of the current SUB-ROUTINE RETURN ADDRESS (SRS<sub>SRA</sub>), the "last-in" address, are replaced by the current contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA) plus "1"



1

No Operation
# S-PAD DESTINATION REGISTER NO-LOAD

< # >

Assembler Format:


(Example: ADDL# 4,5)

Effect:

 $(SPFN) \rightarrow SP_{SPD}$  is inhibited.

Description: This instruction inhibits the normal loading of the current S-PAD OPERATION result (SPFN) back into the S-PAD DESTINATION REGISTER (SP<sub>SPD</sub>) specified during the S-PAD Operation. (See S-PAD summary)

NOTE: Brackets indicate optional use with S-PAD operations.




Assembler Format: BR disp (Examples: BR LOOP) Effect: (PSA) + (DISP<sup>†</sup> - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>8</sub>).

Description: UNCONDITIONAL RELATIVE BRANCH

The program will branch to the target location "disp" (Assembler Format) by adding the current PSA to the BIASED value contained in the DISPlacement field of the instruction word.

NOTE: The BRANCH TARGET ADDRESS must be within a range of -20(8) to +17(8) locations relative to the current PROGRAM SOURCE ADDRESS (PSA).

DISP = bits 27-31 of the current instruction word and is completed as follows: + DISP = disp - PSA + BIAS.



3

BINTRO BRANCH ON INTERRUPT REQUEST FLAG NON-ZERO

Assembler Format: BINTRQ

Effect:

If INTRQ = 1, then (PSA) + (DISP - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>8</sub>).

Description: CONDITIONAL RELATIVE BRANCH if Interrupt Request.

disp

If the INTERRUPT REQUEST FLAG (INTRQ) equals "1," then the program will branch to the target location "disp."

This instruction can be used in conjunction with a succeeding INTA instruction (see I/O group) to identify the interrupting I/O device.

4

BRANCH ON I/O DATA READY FLAG NON-ZERO

Assembler Format:


BION

: BION disp


Effect: If IODRDY (DA) = 1, then (PSA) + (DISP - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>8</sub>).

Description: CONDITIONAL RELATIVE BRANCH is I/O Device Ready.

If the I/O DATA READY FLAG (IODRDY) of the I/O device specified by the I/O DEVICE ADDRESS REGISTER (DA) is "1," then the program will branch to the target location "disp."



The OVERFLOW (OVF), UNDERFLOW (UNF), and DIVIDE BY ZERO (DIVZ), FLAGS (bits 0, 1, 2 of the APSTATUS REGISTER) are tested. If any of the three flags = "1," then a branch will occur to the target location "disp."



7

RETURN

RETURN FROM SUB-ROUTINE

Assembler Format:

RETURN

Effect:

 $(SRS_{SRA}) \rightarrow PSA; (SRA) -1 \rightarrow SRA$ 

.


Description: UNCONDITIONAL RETURN JUMP.

The address contained in the "last-in" position of the SUB-ROUTINE RETURN STACK (SRS) is forced into the PROGRAM SOURCE ADDRESS REGISTER (PSA) and the program branches to that program location.

The SUB-ROUTINE ADDRESS POINTER REGISTER (SRA) is then decremented by "1," and will point to the next "last-in" SUB-ROUTINE ADDRESS in event of another RETURN instruction. RETURN effects a "RETURN" from the last SUB-ROUTINE call.

NOTE: Two or more RETURNS may not be executed in time sequential instructions. There must be at least one instruction cycle between the last RETURN instruction and the next one, e.g., the following coding example is illegal in that it results in having the visible RETURN instruction execute immediately after the RETURN instruction in "sub" that brings the processor back to this level.


> illegal code: JSR sub RETURN



10	BFEQ	BRANCH ON FLOATING ADDER EQUAL ZERO
	Assembler Format:	BFEQ disp Example: BFEQ3
	Effect:	If FA = 0.0, then (PSA) + (DISP - BIAS) $\rightarrow$ PSA (Where BIAS = 20 <sub>8</sub> ).

Description: CONDITIONAL RELATIVE BRANCH if FA equal to zero.

BFEQ will cause a PROGRAM BRANCH if the FLOATING ADDER Result (FA) available during the previous instruction was equal to 0.0. This instruction tests the FZ FLAG (bit 3 of APSTATUS) as set by the previous instruction. If FZ is equal to "1," (i.e., FA during the last instruction was equal to 0.0), then the program will branch to the target location "disp."



11 BFNE BRANCH ON FLOATING ADDER NOT EQUAL to ZERO

Assembler Format:

Example: BFNE HELP+6

disp


BFNE

Effect:

If FA  $\neq$  0.0, then (PSA) + (DISP - BIAS) $\rightarrow$  PSA (Where BIAS = 20<sub>8</sub>).

Description: CONDITIONAL RELATIVE BRANCH if FA not equal to zero.

BFNE will cause a PROGRAM BRANCH if the FLOATING ADDER Result for the previous instruction was not equal to 0.0. This instruction tests the FZ flag (bit 3 of APSTATUS) as set by the previous instruction. If FZ equals "O" (i.e., FA for the last instruction was not equal to 0.0), the branch will occur to the target location "disp."



BRANCH on FLOATING ADDER GREATER or EQUAL to ZERO

If FA>0.0, then (PSA) + (DISP - BIAS)  $\rightarrow$  PSA

Assembler Format:

BFGE disp

Effect:


(Where BIAS =  $20_{0}$ ).

Description: CONDITIONAL RELATIVE BRANCH if FA greater than or equal to zero.

BFGE will cause a PROGRAM BRANCH if the FLOATING ADDER Result (FA) for the previous instruction was greater than or equal to 0.0.

This instruction tests the condition of the FLOATING ADDER NEGATIVE (FN) FLAG (bit 4 of APSTATUS) as set by the previous instruction.

If FN equals "O," (indicating that FA was not negative, i.e., greater than or equal to zero, during the last instruction tycle), a branch will occur to the TARGET ADDRESS "disp."



13 BFGT

BRANCH ON FLOATING ADDER GREATER THAN ZERO

Assembler Format: BFGT

Effect:

If FA > 0.0, then (PSA) + (DISP - BIAS)  $\neq$  PSA (Where BIAS = 20<sub>8</sub>)


Description: CONDITIONAL RELATIVE BRANCH if FA greater than zero.

disp

BFGT will cause a PROGRAM BRANCH to occur if the last FLOATING ADDER RESULT (FA) for the previous instruction was greater than 0.0.

The instruction tests the FLOATING ADDER ZERO (FZ) and FLOATING ADDER NEGATIVE (FN) flags (bits 3 and 4 of APSTATUS) as set by the previous instruction.

If both flags equal "O" (indicating that FA during the last instruction was greater than zero), then the program will branch to the target location "disp."




14	BEQ	BRANCE	H on S-PAD RESULT EQUALS ZERO
	Assembler Format:	BEQ	disp

Effect: If SPFN =  $\emptyset$ , then (PSA) + (DISP - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>o</sub>).

Description: CONDITIONAL RELATIVE BRANCH if SPFN equals zero.

BEQ will cause a PROGRAM BRANCH if the result of the last S-PAD operation (SPFN) was equal to zero.

This instruction tests the S-PAD ZERO FLAG (Z) (bit 5 of APSTATUS) as set by the previous instruction. If Z equals "1" (indicating that SPFN of the last S-PAD operation was equal to zero), then a branch will occur to the target location "disp."



15 BNE BRANCH ON S-PAD RESULT NON-ZERO

BNE

disp

Assembler Format:


Effect:

If SPFN  $\neq \emptyset$ , then (PSA) + (DISP + BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>8</sub>).

Description: CONDITIONAL RELATIVE BRANCH if SPFN not equal to zero.

BNE will cause a PROGRAM RELATIVE BRANCH if the result of the last previous S-PAD operation (SPFN) was not equal to 0.

The instruction tests the S-PAD ZERO FLAG (Z) (bit 5 of APSTATUS) as set by the previous instruction. If Z equals "0" (indicating that SPFN of the last S-PAD operation was not equal to zero), then a branch will occur to the target location "disp."



disp

BGE

Assembler Format:


Effect:

If SPFN >  $\emptyset$ , then (PSA) + (DISP - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>g</sub>).

Description: CONDITIONAL RELATIVE BRANCH if SPFN greater than or equal to zero.

BGE will cause a PROGRAM BRANCH if the result of the last S-PAD operation (SPFN) was greater than or equal to zero.

The instruction tests the S-PAD NEGATIVE FLAG (N) (bit 6 of APSTATUS) as set by the previous instruction. If N is equal to "0" (indicating SPFN of the last operation was zero or greater), a branch will occur to the target location "disp."



17

BGT

BRANCH on S-PAD RESULT GREATER THAN ZERO

Assembler Format:

BGT

disp


Effect:

If SPFN >  $\emptyset$ , then (PSA) + (DISP - BIAS)  $\rightarrow$  PSA (Where BIAS = 20<sub>0</sub>).

Description: CONDITIONAL RELATIVE BRANCH if SPFN greater than zero.

BGT will cause a PROGRAM BRANCH if the result of the last S-PAD operation (SPFN) was greater than zero.

The instruction tests the S-PAD ZERO (Z) and S-PAD NEGATIVE (N) flags (bits 5, 6 or APSTATUS) as set by the previous instruction. If both flags equal "O" (indicating SPFN of last S-PAD operation was greater than zero), then a branch will occur to the target location "disp."



0

1

2

See FADD1 field.



FLOATING-POINT SUBTRACT REVERSE;

A2 minus Al.

Assembler Format:

FSUBR < Al, A2 > (< > indicates optional fields)

Effect:

(A2) - (A1) FSUBR TM,MD

Description: FSUBR reverses the order of operands in a FLOATING-POINT SUBTRACTION. The contents of A1 REGISTER (A1) undergo a FLOATING-POINT SUBTRACTION from the contents of A2 REGISTER (A2).

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT is available as the FLOATING-ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)



FLOATING-POINT SUBTRACT; Al minus A2.

Assembler Format: FS


FSUB < A1, A2 >

Effect: (A1) - (A2)

Description: The contents of A2 REGISTER (A2) undergo a FLOATING-POINT SUBTRACTION from the contents of A1 REGISTER (A1).

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

### LOATING ADDER GROUP (FADD)



JUE


3

FADD FLOATING-POINT ADD; Al plus A2. Assembler Format: FADD < Al, A2 >


Effect: (A1) + (A2)

Description: The contents of Al REGISTER undergo a FLOATING-POINT ADDITION with the contents of A2 REGISTER.

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)



4



Format: FEQV < A1, A2 >

Effect: (Al) XOR (A2)

Description: The MANTISSAS of Al and A2 are compared for EQUIVALENCE in the following manner:

Following the arithmetic right-shift of the MANTISSA corresponding to the smaller EXPONENT, the MANTISSAS of Al and A2, including the three bits of residue, undergo a "bit by bit" comparison. When corresponding bits of Al and A2 are equal; (i.e., both "0"s or both "1"s), a "1" is written into the corresponding bit of the RESULT. All other combinations result in a "0" being written.

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT of this logical operation becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

# OATING ADDER GROUP (FADD)

14 15 16 17 18 19 20 21 22 FADD Al A2 MANDATORY FIELDS FADD1 OPTIONAL FIELDS DISABLED FIELDS

JE

5

FAND FLOATING-POINT AND; A1, A2.

Assembler Format:


FAND < Al, A2 >

Effect: (Al) and (A2)

Description: The MANTISSAS of Al and A2 are logically ANDED in the following manner:


Following the arithmetic right-shift of the MANTISSA corresponding to the smaller EXPONENT, the MANTISSAS of Al and A2 undergo a "bit by bit" comparison. When corresponding bits of Al and A2 both equal "1," then a "1" is written into the corresponding bit position of the RESULT. All other combinations result in a "0" being written.

The NORMALIZED, CONVERGENTLY-ROUNDED RESULT of this logical operation becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)



JALUE

6



Format: FOR < A1, A2 >


Effect: (Al) OR (A2)

Description: The contents of Al and A2 are ORed in the following manner:

Following the arithmetic right-shift of the MANTISSA corresponding to the smaller EXPONENT, the MANTISSAS of Al and A2, including the three bits of residue, undergo a "bit by bit" comparison. When either or both corresponding bits of Al and A2 equal "1," a "1" is written into the corresponding bit position of the RESULT. When neither corresponding bit is equal to "1," a "0" is written.

The NORMALIZED and CONVERGENTLY-ROUNDED RESULT of this logical operation becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

## FLOATING ADDER GROUP (FADD)



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

LUE

No-operation.

FIX

FIX A2 to an INTEGER (result rounded)

Assembler Format:

(< > indicates optional field)

Effect:

Convert (A2) to a 28-Bit Two's Complement integer. Example: FIX MD

Description: The contents of A2 are FIXED to an integer in the following manner:

FIX <A2>


- 1) An exponent of 28 (apparent value = 1034[octal]) is forced into A1(EXPONENT). Al(MANTISSA) = 0. A2 contains the selected argument to be FIXED.<sup>+</sup>
- 2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT along with the larger of the two input exponents.
- 3) The PRELIMINARY-RESULT(EXPONENT) is decremented by "1" and the PRELIMINARY-RESULT(MANTISSA) is correspondingly left-shifted one position while preserving the MANTISSA-SIGN.
- 4) The PRELIMINARY-RESULT is then CONVERGENTLY-ROUNDED and becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)


If the TRUE-VALUE of A2(EXPONENT) was in a range of 1 to 27, then the TRUE-VALUE of the RESULT(EXPONENT) will 27 be (APPARENT-VALUE=1033[octal] or 539). If RESULT(MANTISSA) is <2(-28), then a FLOATING-POINT ZERO is forced as the result.

+The TRUE-VALUE of A2(EXPONENT) must not exceed +27. (APPARENT-VALUE <1033(octal). If the TRUE-VALUE of A2(EXPONENT) 28, the following RESULT will be obtained:

"1:" RESULT(EXPONENT)=A2(EXPONENT)minus RESULT(MANTISSA-SIGN)=A2 (MANTISSA-SIGN),

RESULT (MANTISSA Bits 01-26)=A2 (MANTISSA Bits 02-27); RESULT (MANTISSA Bit 27)=0.





Assembler Format:

FIXT <A2>

Effect:

Convert (A2) to a 28-Bit Two's Complement INTEGER; TRUNCATE (sign magnitude)

Example: FIXT DPX(3)


Description: The contents of A2(MANTISSA) are FIXED to an integer and the RESULT is TRUNCATED in the following manner:


- Current SPFN(Bits 06-15) plus BIAS are forced into Al(EXPONENT). Al(MANTISSA)=0. A2 contains the selected argument to be FIXED.<sup>+</sup>
- 2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT.
- 3) The PRELIMINARY-RESULT(EXPONENT) is decremented by "1" and the PRELIMINARY-RESULT(MANTISSA) is correspondingly leftshifted. (This operation preserves the MANTISSA-SIGN following an internal sign-extension operation).
- 4) The Truncation truth table logic is enabled for this operation (see Floating Point Arithmetic theory) and a TRUNCATED RESULT becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

If the TRUE-VALUE of A2(EXPONENT) was in a range of 1 to 27, then the TRUE-VALUE of the RESULT(EXPONENT) will be 27 (APPARENT-VALUE=1033[octal] or 539). If RESULT(MANTISSA) is<2(-27), then a FLOATING-POINT ZERO is forced as the result.

+TRUE-VALUE of A2(EXPONENT) must not exceed +27. (APPARENT-VALUE 539). If TRUE-VALUE of A2(EXPONENT) 28, the following RESULT will be obtained:

RESULT(EXPONENT)=A2(EXPONENT)minus "1"; RESULT(MANTISSA-SIGN)=A2(MANTISSA-SIGN), RESULT(MANTISSA Bits 01-26)=A2(MANTISSA Bits 02-27);RESULT(MANTISSA Bit 27)=0. FLOATING ADDER GROUP (FADD)





Format:

FSCLT A2

Effect:

Shift A2 right and increment

 $(A2^{EXPONENT})$  until  $A2_{F} = (SPFN + BIAS) - 1;$ 

result TRUNCATED.Converts an FPN to a 28-Bit Two's


Complement integer within a dynamic range of 2/27.


Description: The contents of A2(MANTISSA) are SCALED in the following manner:

- Current SPFN(Bits 06-15) plus BIAS(=512) are forced into Al(EXPONENT). Al(MANTISSA)=0<sup>+</sup>. A2 contains the selected argument to be SCALED.<sup>++</sup>
- 2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically rightshifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebraically added producing a PRELIMINARY-RESULT.
- 3) The PRELIMINARY-RESULT(EXPONENT) is decremented by "1" and the PRELIMINARY-RESULT(MANTISSA) is correspondingly leftshifted. (This operation preserves the MANTISSA-SIGN following an internal sign-extension operation).
- 4) The CONVERGENT-ROUNDING logic is inhibited for this operation and a TRUNCATED RESULT becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY).

If the TRUE-VALUE OF A2(EXPONENT) was in a range of 1 to 27, then the TRUE-VALUE of the RESULT(EXPONENT) will be 27 (APPARENT-VALUE=1033[octal] or 539). If RESULT(MANTISSA) is<2(-28), then a FLOATING-POINT ZERO is forced as the result.

+Current SPFN(Bits 06-15) must equal maximum A2 Exponent plus "1" in order to obtain a correct result from this operation. ++ TRUE-VALUE of A2(EXPONENT) must not exceed the value of current SPFN minus "1." If it does, the result obtained will be the same as in the case of FIX or FIXT when A2(EXP)  $\geq$  28.





Assembler Format: FSM2C A2

Effect:

Converts (A2) from SIGNED-MAGNITUDE to TWOS-COMPLEMENT.

Description: The contents of A2 REGISTER are converted from SIGNED-MAGNITUDE to TWOS-COMPLEMENT format in the following manner:


- If A2(MANTISSA) is negative, then A2(MANTISSA bit 00) (MANTISSA-SIGN) remains unchanged while A2(MANTISSA Bits 01-27) undergo a TWOS-COMPLEMENT conversion.
- 2) If A2(MANTISSA) is positive, A2(MANTISSA) is unchanged.

The normalized RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group operation. This operation can result in Floating Point underflow if the exponent is large and negative and the mantissa unnormalized. (See FADDR SUMMARY).


+See FLOATING-POINT THEORY, Types of notation.

This operation can result in FLOATING-POINT underflow if the exponent is large and negative and the mantissa unnormalized.

### FLOATING ADDER 1 FIELD (FADD)



'ALUE



FORMAT CONVERSION; A2 from TWOS-COMPLEMENT to SIGNED-MAGNITUDE.<sup>+</sup>

Assembler Format:

F2CSM A2 -

Effect:


Convert (A2) from TWOS-COMPLEMENT to SIGNED-MAGNITUDE.

Description: The contents of A2 REGISTER are converted to SIGN-MAGNITUDE format in the following manner:

- 1) If A2(MANTISSA) is positive, A2(MANTISSA) is unchanged.
- 2) If A2(MANTISSA) is negative, then A2(MANTISSA Bit 00) (MANTISSA-SIGN) remains unchanged while A2(MANTISSA Bits 01-27) undergo a TWOS-COMPLEMENT conversion.

The normalized and convergently rounded RESULT becomes available as the FLOATING ADDER OUTPUT (FA) one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY). Both underflow and overflow are possible as a result of this operation.

+ See FLOATING-POINT SUMMARY, Types of Notation



6



FLOATING-POINT SCALE of A2 (rounded result)

Assembler Format:

Shift (A2<sup>MANTISSA)</sup> right and increment (A2<sup>EXPONENT)</sup> until (A2<sup>EXPONENT)</sup> = (SPFN)

+ BIAS -1


Description: The contents of A2 are SCALED in the following manner:

- Current SPFN(Bits 06-15)plus BIAS(=512)are forced into Al(EXPONENT). Al(MANTISSA)=0<sup>+</sup>. A2 contains the selected argument to be SCALED.<sup>++</sup>
- 2) The EXPONENTS of the operands are compared and the MANTISSA corresponding to the smaller EXPONENT is arithmetically right-shifted the number of positions that reflect the difference in the two EXPONENTS. The aligned MANTISSAS are then algebra-ically added producing a PRELIMINARY-RESULT.
- 3) The PRELIMINARY-RESULT(EXPONENT) is decremented by "1" and the PRELIMINARY-RESULT(MANTISSA) is correspondingly leftshifted. (This operation preserves the MANTISSA-SIGN following an internal sign-extension operation).
- 4) The PRELIMINARY-RESULT is then CONVERGENTLY-ROUNDED and becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY.)

If RESULT(MANTISSA) is  $\leq 2(-28)$ , then a FLOATING-POINT ZERO is forced as the result.

- + Current SPFN(Bits 06-15)must equal maximum plus "1" in order to obtain a correct result from this operation.

#### FLOATING ADDER 1 FIELD (FADD)



ALUE

7

FABS FORMAT CONVERSION; A2 to ABSOLUTE VALUE.

Format:

FABS A2


Effect:

 $(A2) \rightarrow ABSOLUTE VALUE$ 

Description: The contents of A2 are converted to ABSOLUTE VALUE format in the following manner:

- 1) If A2(MANTISSA) is positive, A2(MANTISSA) is unchanged. A2 becomes the PRELIMINARY RESULT.
- 2) If A2(MANTISSA) is negative, then A2(MANTISSA Bits 00-27) undergo a TWOS-COMPLEMENT conversion. (See FLOATING-POINT SUMMARY -- Types of Notation).


The PRELIMINARY RESULT is then normalized and CONVERGENTLY-ROUNDED and becomes available as FA one cycle after the next FADDR group instruction is initiated. (See FADDR SUMMARY). Both overflow and underflow are possible as a result of this operation.



### FLOATING ADDER REGISTER INPUT SUMMARY

Al

### VALUE



The current contents of the TABLE MEMORY REGISTER (TMREG) is the Al REGISTER OPERAND (See MEMORY GROUP SUMMARY - TM)

Assembler Format:

 $\mathbf{T}\mathbf{M}$ 

FAND TM, <A2>

Effect:

(TMREG)  $\rightarrow$  A1

 $0.0 \rightarrow Al$ 

5,6 and 7

4


ZERO

FLOATING-POINT ZERO (0.0) is the Al REGISTER OPERAND.

Assembler Format:


FEQV ZERO, <A2>

Effect:



### FLOATING ADDER REGISTER INPUT SUMMARY

A2



The current contents of the MAIN DATA MEMORY OUTPUT REGISTER (MDREG) are used as the A2 REGISTER operand. (See MEMORY GROUP SUMMARY - MD).

Assembler Format:

ZERO

MD

F2CSM MD

(MDREG)  $\rightarrow$  A2

Effect:

5

4

FLOATING POINT ZERO (0.0) is the A2 REGISTER operand.

Assembler Format: FADD  $\langle Al \rangle$ , ZERO Effect:  $0.0 \rightarrow A2$ 

6

7

The SPAD FUNCTION (SPFN) plus the BIAS-VALUE
 (512) forms the EXPONENT portion of the A2
 OPERAND.

"Split-word" transfer to A2. (mantissa of DPX)

(2) The MANTISSA portion of DATA PAD  $X_{(DPA + XR - 4)}$  forms the MANTISSA portion of the A2 OPERAND.

Assembler Format:

MDPX (idx)

FSUB <A1>, MDPX (idx) (SPFN) + 512  $\rightarrow$  A2<sup>EXPONENT</sup>; [DPX (DPA + XR -4)]  $\rightarrow$  A2<sup>MANTISSA</sup>

Effect:

EDPX (idx)

- " Split-word" transfer to A2. (exponent of DPX)
- (1) The EXPONENT of DATA PAD  $X_{(DPA + XR 4)}$  forms the EXPONENT portion of the A2 OPERAND.
- (2) The 2 least-significant bits of SPAD FUNCTION (SPFN bits 14,15) are put into  $A2^{MANTISSA}$ bits  $\emptyset\emptyset$ , 01. The remainder of  $A2^{MANTISSA}$  is zeroed.

E - 96

2053


EDPX (idx) is used to generate either a  $\pm \frac{1}{2}$  or -1 MANTISSA value.

Assembler Format:


FSUBR <A1>, EDPX (idx)

Effect:

 $[DPX_{(DPA + XR - 4)} \xrightarrow{EXPONENT}] \rightarrow A2^{EXPONENT};$   $(SPFN_{Bits 14, 15}) \rightarrow A2^{MANTISSA} \text{ bits } \emptyset\emptyset, 01;$   $\emptyset s \rightarrow A2^{MANTISSA} \text{ bits } 01-27.$ 




Ø No Operation



Description: A FLOATING POINT MULTIPLY (FMUL) is initiated using the operands selected by the Ml and M2 fields.


The CONVERGENTLY-ROUNDED result becomes available as FM 1 cycle after it has been "pushed" through the 3 stage pipeline by two subsequent FMUL operations. (See, FMULR SUMMARY).

 $^+$  Ml and M2 operands need not be specified if a "dummy" is desired.




ø	FM	FLOATING MULTIPLIER OUTPUT is the ML REGISTER OPERAND
	Assembler Format: Effect:	FMUL $FM \ll M2 >$ (FM) $\rightarrow M1$
1	DPX(idx)	DATA PAD X is the Ml REGISTER OPERAND
	Assembler Format:	FMUL DPX(idx), <m2></m2>
	Effect:	$(DPX(DPA + idx)) \rightarrow M1$
2	DPY(idx)	DATA PAD Y is the M1 REGISTER OPERAND
	Assembler Format:	FMUL DPY(idx) <m2></m2>
	Effect:	$(DPY (DPA + idx)) \rightarrow M1$
3	ТМ	TABLE MEMORY OUTPUT REGISTER is the M1 REGISTER OPERAND
	Assembler	
	Format:	FMUL TM, <m2></m2>
	Effect:	$(\text{TMREG}) \rightarrow \text{Ml}$

.



ø	FA	FLOATING ADDER OUTPUT is the M2 REGISTER INPUT
	Assembler Format:	FMUL <m1>,FA</m1>
	Effect:	$(FA) \rightarrow M2$
1	DPX(idx)	DATA PAD X as M2 REGISTER INPUT
	Assembler Format:	FMUL <m1>, DPX(idx)</m1>
	Effect:	$(DPX (DPA + idx)) \rightarrow M2$
2	DPY (idx)	DATA PAD Y is the M2 REGISTER INPUT
	Assembler Format:	FMUL <m1>, DPY(idx)</m1>
	Effect:	$(DPY(DPA + idx)) \rightarrow M2$
3	MD	MAIN DATA MEMORY REGISTER is the M2 REGISTER INPUT
	Assembler Format:	FMUL <m1>, MD</m1>
	Effect:	(MDREG) $\rightarrow$ M2




OPTIONAL FIELDS DISABLED FIELDS

VALUE

ø

No Operation



LDSPD

Assembler Format:

Example: LDSPD;DB=DPX(-3)

(DPBS<sup>MANTISSA</sup> bits 24-27) → SPD Effect:

Description: DPBS(MANTISSA)bits 24-27 replace the contents of the four-bit S-PAD DESTINATION ADDRESS REGISTER (SPD) as of the next instruction cycle.

NOTE: A current S-PAD operation is unaffected by this instruction. However, if an S-PAD operation is executed on the next instruction cycle, the assembled S-PAD DESTINATION ADDRESS (SPD) to be used in the S-PAD operation will be replaced with the contents of SPD produced as a result of this instruction.

LDMA

2

LOAD MEMORY ADDRESS from the DATA PAD BUS; INITIATE A MEMORY CYCLE

Assembler Format:

LDMA


Example: LDMA; DB=DPX(-1)

 $(DPBS^{MANTISSA})$  bits  $12-27) \rightarrow MA$ Effect:

DPBS(LOW MANTISSA) bits 12-27 are loaded into the MAIN Description: DATA MEMORY ADDRESS REGISTER (MA) effective as of the next instruction A MAIN DATA (MD) MEMORY cycle is initiated using the new cycle. contents of MA. (See MEMORY GROUP SUMMARY.)

NOTE: This op-code supersedes INCMA and DECMA in the same instruction. It makes SETMA redundant since it would now load from DB instead of SPFN due to the use of the LDREG field.

#### LOAD REGISTER FIELD (LDREG)



VALUE

3

LDIMA LOAD TAB

LOAD TABLE MEMORY ADDRESS from DATA PAD BUS

Assembler Format:

Example: LDTMA;DB=DPY(-4)

Effect: (DPBS<sup>MANTISSA</sup> bits 12-27)→TMA

LDTMA

Description: The DATA PAD BUS(LOW MANTISSA) (DPBS[MANTISSA]bits 12-27) is loaded into the TABLE MEMORY ADDRESS REGISTER (TMA) effective as of the next instruction cycle.

Two cycles later the contents of the TABLE MEMORY location specified by the two new contents of TMA will become available as the contents of TABLE MEMORY OUTPUT REGISTER (TMREG).

NOTE: This op-code supersedes INCTMA and DECTMA in the same instruction. It makes SETTMA redundant.

LDDPA

4

LOAD DATA PAD ADDRESS from DATA PAD BUS

Assembler Format:


LDDPA

Example: LDDPA;DB=DPX(3)

Effect: (DPBS<sup>MANTISSA</sup> bits 21-27) → DPA

Description: The contents enabled onto the DATA PAD BUS(MANTISSA)bits 12-27 are loaded into the DATA PAD ADDRESS REGISTER (DPA). The change in DPA is effective as of the next instruction cycle.

NOTE: LDDPA supersedes INCDPA and DECDPA. It makes SETDPA redundant.



LOAD S-PAD DESTINATION REGISTER from DATA PAD BUS 5 LDSP Assembler LDSP Format: Example: LDSP;DB=VALUE (DPBS<sup>MANTISSA</sup> bits 12-27)→SP Effect: Description: The data currently enabled onto the DATA BUS(MANTISSA)bits 12-27 are loaded into SP(SPD). SPD is selected either via current S-PAD operation or a preceding LDSPD.

NOTE: LDSP supersedes LDSPNL, LDSPE and LDSPT. It makes LDSPI redundant. However, one of these op-codes could be used to select SPD if the immediately preceding instruction was not an LDSPD.

PAD

When combined with an S-PAD operation, LDSP results in the inclusive OR of SPFN and DPBS[MANTISSA](12-27) being written into SP(SPD).

LDAPS

6

LOAD APSTATUS REGISTER from DATA PAD BUS

Assmebler Format:


Example: LDAPS;DB=DPY(2)

LDAPS


Effect:

(DPBS MANTISSA bits 12-27) -- APSTATUS

Description: The data currently enabled onto the DATA PAD BUS(MANTISSA) bits 12-27 are loaded into the APSTATUS REGISTER (APSTATUS). The new contents of APSTATUS may be tested. Two cycles later, i.e., at least one cycle must intervene between the LDAPS and a related test. Refer to the I/O Group Summary for a complete description of the effects of LDAPS.



OCTAL VALUE




LDDA

Assembler Format:

Example: LDDA; DB=VALUE

Effect: The least significant 8 bits of the data currently enabled onto the DATA PAD BUS (DPBS) (DATA PAD BUS<sup>MANTISSA</sup> bits  $2\emptyset$ -27) are loaded into the 8 bit DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

VALUE

ø	RPSA	READ PROGRAM SOURCE ADDRESS onto the PANEL BUS.
	Assembler Format:	RPSA
:	Effect:	$(PSA) \rightarrow PNLBS$

Description: The contents of the PROGRAM SOURCE ADDRESS REGISTER (PSA) are enabled onto the PANEL BUS (bits  $\emptyset$ 4-15). The value of PSA READ is the absolute address of this instruction.

1

RSPD


READ SPAD DESTINATION ADDRESS REGISTER onto the PANEL BUS.

Assembler	
Format:	RSPD

Effect:  $(SPD) \rightarrow PNLBS$ 

Description: The contents of the currently designated S-PAD DESTINATION ADDRESS (SPD) are enabled onto the PANEL BUS (PNLBS) (bits 12-15).

## READ REGISTER FIELD (RDREG)



VALUE

3

2 RMA READ MEMORY ADDRESS REGISTER onto the PANEL BUS Assembler Format: RMA Effect: (MA)→ PNLBS

Description: The contents of the 16-bit MEMORY ADDRESS REGISTER (MA) are enabled onto the PANEL BUS (PNLBS) (bits  $\emptyset \emptyset$ -15).

RIMA

READ TABLE MEMORY ADDRESS onto the PANEL BUS


Assembler Format:

RTMA

Effect:  $(TMA) \rightarrow PNLBS$ 

Description: The contents of the 16-bit TABLE MEMORY ADDRESS (TMA) are enabled onto the PANEL BUS (PNLBS) (bits 00-15).

The value read by this instruction is the contents of TMA as modified by the FFT and IFFT Bits in the APSTATUS Register (APSTATUS Bits 11 and 12). If APSTATUS Bit 12 is a "0," then this instruction reads the unmodified contents of TMA. Thus, this instruction always reads the actual address being presented to TABLE MEMORY. This is distinct from the JMPT, JSRT, LPSLT, LPSRT, etc. op-codes in the SPEC group that always use the unmodified contents of TMA Register.



4 RDPA

READ DATA PAD REGISTER onto the PANEL BUS

Assembler Format: RDPA

Effect:  $(DPA) \rightarrow PNLBS$ 

Description: The contents of the six-bit DATA PAD ADDRESS REGISTER (DPA) are enabled onto the PANEL BUS (PNLBS) (bits 10-15).

NOTE: DPA appears to be six bits wide for the purposes of LDDPA, SETDPA, INCDPA, DECDPA and RDPA. Only the least significant five bits, however, are effective in addressing DATA PAD.

RSPFN


5

READ S-PAD FUNCTION onto the PANEL BUS

Assembler Format: RPSFN

Effect:  $(SPFN) \rightarrow PNLBS$ 

Description: The result of the current S-PAD operation (SPFN) is enabled onto the PANEL BUS (bits  $\emptyset\emptyset$ -15) for this instruction cycle.



7

6 RAPS READ APSTATUS REGISTER onto the PANEL BUS Assembler Format: RAPS Effect: (APSTATUS)→ PNLBS Description: The contents of the 16-bit ADSTRATUS REGISTER (

> سېچې د د ورې

RDA

Description: The contents of the 16-bit APSTATUS REGISTER (APSTATUS) are enabled onto the PANEL BUS (PNLBS) (bits  $\emptyset \emptyset$ -15) during the current instruction cycle.


RDA

READ DEVICE ADDRESS onto the PANEL BUS

Assembler Format:

Effect: (DA)  $\rightarrow$  PNLBS bits  $\emptyset 8-15$ ;  $\vartheta$ 's  $\rightarrow$  PNLBS bits  $\vartheta \vartheta - \vartheta 7$ 

Description: The current contents of the eight-bit DEVICE ADDRESS REGISTER (DA) are enabled onto the PANEL BUS (PNLBS), bits 08-15. Zeros are enabled onto the remaining left-most bits of PNLBS, bits 00-07.



MANDATORY FIELDS , OPTIONAL FIELDS , DISABLED FIELDS

VALUE

ø

OUT	OUTPUT to I/O DEVICE
Assembler Format:	OUT
	Example: DB=DPX;OUT

Effect:  $(DPBS) \rightarrow INBS \rightarrow I/O DEVICE (DA)$ 

Description: The data enabled onto the DATA PAD BUS (DPBS) during this instruction is enabled onto the INPUT/OUTPUT BUS (INBS) where it becomes available for output to the I/O DEVICE specified by the DEVICE ADDRESS REGISTER (DA).

SPNOUT

1

SPIN until I/O DEVICE READY; then OUTPUT DATA

Assembler Format:

.

SPNOUT

Example: DA=DPY(3);SPNOUT


Effect:

SPIN UNTIL IODRDY = 1; then, (DPBS)  $\rightarrow$  INBS  $\rightarrow$  I/O DEVICE (DA)

Description: First, the condition of the I/O DATA READY FLAG (IODRDY) is tested. If IODRDY = 0, then a SPIN will occur. When IODRDY = 1, the data currently enabled onto the DATA PAD BUS (DPBS) is enabled onto the INPUT/OUTPUT BUS (INBS) where it becomes available for output to the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA).

NOTE: If IODRDY(DA) never equals "1", an infinite SPIN condition will occur. This can only be cleared by an Interface Reset.

### INPUT/OUTPUT FIELD (IN/OUT)




VALUE

2	OUTDA	OUIPUI	DATA;	then	SET	DEVICE	ADDRESS	from	SPFN
Assembler Format:		OUTDA Example	e: MOV	5,5;	; DB=I	OPX (-2)	; OUTDA		

Effect:  $(DPBS) \rightarrow INBS \rightarrow IODEVICE_{(DA)}$ ; then,  $(SPFN) \rightarrow DA$ 

Description: First, the data currently enabled onto the DATA PAD BUS (DPBS) is enabled onto the INPUT/OUTPUT BUS (INBS), where it becomes available for output to the I/O DEVICE specified by the current contents of the I/O DEVICE ADDRESS REGISTER (DA).

Then, bits  $\emptyset$ 8-15 of the current SPAD operation result (SPFN) are loaded into the 8 bit I/O DEVICE ADDRESS REGISTER; effective as of the next instruction cycle.



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

'ALUE

3

SPIN until I/O DEVICE is READY; then OUTPUT DATA; then SET DEVICE ADDRESS from SPFN.

Assembler Format:

SPOTDA

Example: MOV 3,3;DB=MD;SPOTDA

SPOTDA

Effect:


SPIN until IODRDY (DA)=1; then (DPBS) $\rightarrow$  INBS  $\rightarrow$  I/O DEVICE (DA); then (SPFN) $\rightarrow$  DA

Description: First, the condition of the I/O DATA READY FLAG (IODRDY[DA]) is tested. If IODRDY(DA)=0, then a SPIN will occur until IODRDY(DA)=1. When IODRDY(DA)=1, the data currently enabled onto the DATA PAD BUS (DPBS) is enabled onto the INPUT/OUTPUT BUS (INBS) for output to the I/O DEVICE specified by the current contents of the I/O DEVICE ADDRESS REGISTER (DA).

Then, the eight right-most bits (bits 08-15) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.

NOTE: If IODRDY(DA) never equals "1", then an infinite SPIN will occur.

#### INPUT/OUTPUT FIELD (IN/OUT)



VALUE



IN

Format:

Example: IN;DPX(2) < DB; DB = INBS

Effect:

 $I/O DEVICE_{(DA)} \rightarrow INBS$ 

Description: The data input from the I/O DEVICE specified by the I/O DEVICE ADDRESS RGISTER (DA) is enabled onto the INPUT/OUTPUT BUS (INBS).

NOTE: In order to be used internally by the AP-120B, the data input onto the INBS must be enabled onto the DPBS. This is achieved by a concurrent software instruction to that effect, such as in the assembler format example above. (Note that the assembler would equate the form DPX(2) <INBS to the two instructions shown above).

SPININ

5

SPIN UNTIL I/O DEVICE is READY; then INPUT DATA.

Assembler Format:

SPININ

Example: SPININ; DPX < INBS


Effect: SPIN until IODRDY (DA) =1; then (I/O DEVICE (DA))  $\rightarrow$  INBS

Description: First, a SPIN is executed until the I/O DATA READY FLAG (IODRDY), for the I/O DEVICE SPECIFIED by the I/O DEVICE ADDRESS REGISTER (DA), is equal to "1."

Then, (when IODRDY[DA]=1), the data from the I/O DEVICE (DA) is enabled onto the INPUT/OUTPUT BUS (INBS).

NOTE: If IODRDY (DA) never equals "1," an infinite SPIN loop will occur.

E - 112



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS


VALUE

6 INDA INPUT DATA; then SET DEVICE ADDRESS from SPFN Assembler Format: INDA Example: MOV 5,5; INDA; DPY < INBS Effect: (I/O DEVICE<sub>(DA)</sub>)→ INBS; then (SPFN)→ DA.


Description: First, the data input from the I/O DEVICE specified by the current contents of the I/O DEVICE REGISTER (DA), is enabled onto the INPUT/OUTPUT BUS (INBS).

Then, bits 08-15 of the current S-PAD operation result (SPFN) is set into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.

### INPUT/OUTPUT FIELD (IN/OUT)



VALUE



Assembler Format:

SPINDA

Example: MOV 6,6;SPINDA;DB=INBS

Effect:


SPIN until IODRDY=1, then (I/O DEVICE (DA))  $\rightarrow$  INBS; then (SPFN)  $\rightarrow$  DA

Description: First, a SPIN is executed until the I/O DATA READY FLAG(IODRDY) of the I/O DEVICE specified by the contents of the I/O DEVICE ADDRESS REGISTER (DA) is equal to "1."

When IODRDY(DA)=1, the data from the I/O DEVICE(DA) is input onto the INPUT/OUTPUT BUS (INBS).

Then the right-most bits of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.

If IODRDY (DA) never equals "1," an infinite SPIN loop will be incurred.





Format: SNSA

Effect:  $(A_{(DA)}) \rightarrow IODRDY_{(DA)}$ 

Description: CONDITION "A" of the I/O DEVICE specified by the DEVICE ADDRESS REGISTER (DA) will be "sensed" and the I/O DATA READY FLAG (IODRDY[DA]) will be set to reflect the state of "A" (either "1" or "0"). These conditions are device dependent and may not necessarily be implemented for all I/O devices. Refer to the appropriate device manual for further information. Note that some devices (e.g., PIOP) use the SNSA instruction to perform control functions.

1

SPINA

SPIN UNTIL "A" NON-ZERO


Assembler Format: SPINA

Effect: (A (DA)) > IODRDY (DA); if IODRDY (DA) =Ø SPIN UNTIL IODRDY (DA) =1

Description: First, CONDITION "A" of I/O DEVICE(DA) is sensed and the I/O DATA READY FLAG (IODRDY) is set accordingly (to either "1" or "0").

If IODRDY(DA) equals "0," a SPIN condition will occur and will continue until condition "A" is equal to "1."

NOTE: If "A" never equals "1," an infinite SPIN will occur.



SNSADA

VALUE

2

SNSADA

SENSE "A" SET to I/O READY FLAG; then set DEVICE ADDRESS from SPFN.

Assembler Format:


Example: MOV 5,5;SNSADA

Effect:

 $(A_{(DA)}) \rightarrow IODRDY_{(DA)};$  then  $(SPFN) \rightarrow DA$ 

Description: First, CONDITION (A) for the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA) is sensed and its content (either "1" or " $\emptyset$ ") is set into the I/O DEVICE DATA READY FLAG (IODRDY<sub>(DA)</sub>).

Then, the right-most bits (bits  $\emptyset$ 8-15) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective as of the next instruction cycle.




3 SPNADA SPIN UNTIL "A" NON-ZERO; then SET DEVICE ADDRESS from SPFN  
Assembler  
Format: SPNADA  
Effect: 
$$(A_{(DA)}) + IODRDY_{(DA)}$$
; if IODRDY\_ $(DA) = \emptyset$   
SPIN until IODRDY=1; then (SPFN) + DA

Description: First, CONDITION "A" of I/O DEVICE (DA) is sensed and set into the I/O DATA READY FLAG (IODRDY (DA)). If IODRDY then equals " $\emptyset$ ", a SPIN condition will occur until IODRDY (DA) =1. At that time, the 8 right-most bits (bits  $\emptyset$ 8-15) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective next instruction cycle.

NOTE: An infinite "SPIN" will occur if "A" never equals "1".

#### I/O SENSE FIELD (SENSE)



VALUE

4 SNSB SENSE I/O DEVICE CONDITION "B", SET IODRDY (DA) from "B"

Format: SNSB

Effect:

 $(B_{(DA)}) \rightarrow IODRDY_{(DA)}$ 

Description: CONDITION "B" (B) of the I/O DEVICE specified by the DEVICE ADDRESS REGISTER (DA) will be "sensed" and the I/O DATA READY FLAG (IODRDY) for that I/O DEVICE will be set to reflect the contents of "B" (either "1" or " $\emptyset$ ").

SPIN UNTIL "B" is NON-ZERO

SPINB

5

Assembler Format:

SPINB

Effect:


(B<sub>(DA)</sub>)→IODRDY<sub>(DA)</sub>; if IODRDY<sub>(DA)</sub>=Ø SPIN until IODRDY<sub>(DA)</sub>=1.

Description: First, CONDITION "B" of I/O DEVICE (DA) is sensed and the I/O DATA READY FLAG (IODRDY) is set accordingly, (to either "1" or " $\emptyset$ ").

If IODRDY (DA) then equals " $\emptyset$ ", a SPIN condition will occur until "B" equals "1", at which time the IODRDY (DA) is set accordingly.

NOTE: If "B" never equals "1", an infinite SPIN condition will occur.


E - 118



SENSE "B" set to I/O DATA READY FLAG, then SET DEVICE 6 SNSBDA ADDRESS from SPFN. Assembler Format: SNSBDA  $(B_{(DA)}) \rightarrow IODRDY_{(DA)}$ ; then  $(SPFN) \rightarrow DA$ Effect:

Description: First, condition "B" of the I/O DEVICE specified by the I/O DEVICE ADDRESS REGISTER (DA) is sensed and its content (either "l" or " $\emptyset$ ") set into the I/O DEVICE DATA READY FLAG (IODRDY (DA)).

Then, the right-most bits (bits  $\emptyset$ 8-15) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective next instruction cycle.



SPIN UNTIL "B" is NON-ZERO; SET DEVICE ADDRESS from SPFN 7 SPNBDA Assembler

SPNBDA

Effect:

Format:


(B (DA))→ IODRDY (DA); if IODRDY (DA) =Ø, SPIN until IODRDY=1; then (SPFN)→ DA

Description: First, CONDITION "B" of I/O DEVICE  $_{(DA)}$  is sensed and set into the I/O DATA READY FLAG (IODRDY  $_{(DA)}$ ). If IODRDY  $_{(DA)}$  then equals "Ø", a SPIN condition will occur until "B" equals "1", at which time the IODRDY  $_{(DA)}$  is set accordingly.

Then the 8 right-most bits (bits  $\emptyset$ 8-15) of the current S-PAD operation result (SPFN) are loaded into the I/O DEVICE ADDRESS REGISTER (DA); effective next instruction cycle.

NOTE: If "B" never equals "1", an infinite SPIN condition will occur.

E - 120



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS


VALUE

The following instructions set one of four GENERAL FLAGS (0,1,2,3) to a "1". These flags may be tested and branched upon accordingly by software instructions (see STEST SPEC).

ø	SFLØ	Set GENERAL FLAG $\emptyset$ to "1"
1	SFL1	Set GENERAL FLAG 1 to "1"
2	SFL2	Set GENERAL FLAG 2 to "1"
3	SFL3	Set GENERAL FLAG 3 to "1"
	Assembler Format:	SFLn
	Effect:	l→ FLAG n

NOTE: Effective two instruction cycles later. At least one cycle must intervene between an SFLN and a Related Branch instruction.

## SET/CLEAR FLAG FIELD (FLAG)




VALUE

The following instructions clear to "0" one of the four GENERAL FLAGS (0,1,2,3) available for use in the AP. These flags may be tested and branched upon by software instructions (see STEST SPEC).

4	CLFØ	Clear GENERAL FLAG $\emptyset$ to " $\emptyset$ " .
5	CLF1	Clear GENERAL FLAG 1 to " $\emptyset$ "
6	CLF2	Clear GENERAL FLAG 2 to " $\emptyset$ "
7	CLF3	Clear GENERAL FLAG 3 to " $\emptyset$ "
	Assembler Format:	CLFn
	Effect:	$\emptyset \rightarrow \text{FLAG}_n$

NOTE: Effective two instruction cycles later.



ø		

1

No Operation

DPX(idx)<sup>+</sup> < DB

STORE DATA PAD BUS into DATA PAD X

Assembler Format:

 $DPX(idx) \rightarrow DB$ 

Example: DPX(-3) < DB; DB=MD

 $(DPBS) \rightarrow DPX_{(DPA)} + idx$ 


Effect:

Description: The data currently enabled onto the DATA PAD BUS (DB) is written into DATA PAD X (DPX) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus the contents of the XWRITE FIELD (XW) minus 4 (the BIAS value).

Normally, a DPBS enable instruction is used concurrently with this instruction. If so, the two instructions can be expressed in shorthand notation (e.g., the example above can be expressed as follows: DPX[-3]<MD).

Note: All bits are written unless WRTEXP, WRTHMN, or WRTLMN is set.

+ idx: An integer in a range from -4 to +3. XW = idx + 4



2

DPX(idx) < FA

STORE FLOATING ADDER OUTPUT into DATA PAD X


Assembler Format:

DPX(idx) < FA

Effect:

 $(FA) \rightarrow DPX$  (DPA) + idx -4

Description: The current FLOATING ADDER result (FA) is written into DATA PAD X (DPX) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.



3 DPX(idx) < FM STORE FLOATING MULTIPLIER OUTPUT into DATA PAD X


Assembler Format:

DPX(idx) < FM

Effect:

 $(FM) \rightarrow DPX$  (DPA) + idx

Description: The current FLOATING MULTIPLIER OUTPUT (FM) is written into DATA PAD X (DPX) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.



1

 $DPY(idx)^{\dagger} < DB$ 

STORE DATA PAD BUS into DATA PAD Y

Assembler Format:

DPX(idx) < DB

Example: DPY(+3) < DB; DB=MD

Effect:

 $(DB) \rightarrow DPY (DPA) + idx$ 


Description: The data currently enabled onto the DATA PAD BUS (DB) is written into DATA PAD Y (DPY) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus the contents of the Y WRITE FIELD (YW)<sup>++</sup> minus 4 (the BIAS value).

Normally, a DPBS enable instruction is used concurrently with this instruction. If so, the two instructions can be expressed in shorthand notaton (e.g., the example above can be expressed as follows:  $DPY[+3] \langle MD \rangle$ .

Note: All bits written unless WRTEXP, WRTHMN, or WRTLMN is set.

+ idx: An integer in a range from -4 to +3.
YW = idx+4.

++If VALUE field is used during this instruction, the XW field is referenced instead. And if a DPX (idx) write instruction is used concurrently, the indices specified by the programmer must be equal. Errors in this regard are flagged by the assembler.



Ó


Assembler Format:

DPY(idx) < FA


Effect:

 $(FA) \rightarrow DPY$ (DPA) + idx

Description: The current FLOATING ADDER OUTPUT (FA) is written into DATA PAD Y at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.



3




# STORE FLOATING MULTIPLIER OUTPUT into DATA PAD Y

Assembler Format: DPY(idx) < FM

Effect:

 $(FM) \rightarrow DPY$  (DPA) + idx

Description: The current contents of the FLOATING MULTIPLIER OUTPUT (FM) are written into DATA PAD Y (DPY) at the location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus idx.



ø

$$DB = ZERO$$

ENABLE FLOATING POINT ZERO onto the DATA PAD BUS

Assembler Format:


DB = ZERO (see Data Pad summary)

Effect:

 $0.0 \rightarrow DPBS$ 

Description: FLOATING POINT ZERO (0.0) is enabled onto the DATA PAD BUS (DPBS) during the current instruction cycle.

Note that this is the default condition for the DPBS field. Thus, if DPBS is not specified via a "DB = " mnemonic, and no other DATA PAD BUS enable field (e.g. RPSF, see SPEC) is utilized, then there will be a zero on the DATA PAD BUS.



Example: IN: DPX(-3) DB; DB=INBS


Effect:

 $(INBS) \rightarrow DPBS$ 

Description: The contents of the 38-bit INPUT/OUTPUT BUS (INBS) are enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle.

This instruction is used to transfer data from INBS to DPBS during a current input operation (See example, above).

It must be accompanied by an I/O group INPUT instruction (IN, SPININ, INDA or SPINDA).



2

ENABLE VALUE onto the DATA PAD BUS

Assembler Format:

DB = val (where val is 16 bit value contained in Value field). Example: DB = 25 DB = -1


Effect:

(VALUE bits 54-63)  $\rightarrow$  DPBS<sup>EXPONENT</sup> (VALUE bits 49-63)  $\rightarrow$  DPBS<sup>MANTISSA</sup> bits 13-27 (VALUE bit 48 (sign)  $\rightarrow$  DPBS<sup>MANTISSA</sup> bits 00-12

Description: The 16-bit value contained in the VALUE field of the instruction word is enabled onto the DATA PAD BUS (DPBS) during the current instruction cycle, in the following manner:

- The right-most 15 bits of the VALUE field are enabled onto DPBS (MANTISSA) bits 13-27. The left-most remaining bit (the sign bit) is excended and enabled onto DPBS (MANTISSA) bits 00-12.
- 2) The right-most 10 bits of the VALUE field are enabled onto the DPBS (EXFONENT) bits 02-11.

<sup>†</sup> YW tield is disabled for the current instruction cycle.




3

$$DB = DPX(idx)^+$$
ENABLE DATA PAD X onto the DATA PAD BUSAssembler  
Format: $DB = DPX(idx)$ Effect: $(DPX_{(DPA)} + idx)^+ DPBS$ 

Description: The contents of the DATA PAD X (DPX) location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPS), plus the contents of the X READ FIELD (XR) minus 4, are enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle.

> t idx: An integer in a range from -4 to +3. XR = idx + 4



4 DB = DPY(idx)<sup>$$\dagger$$</sup>

ENABLE DATA PAD Y onto the DATA PAD BUS

Assembler Format:


DB = DPY(idx)

Effect:

$$(DPY (DPA) + idx) \rightarrow DPBS$$

Description: The contents of the DATA PAD Y (DPY) location specified by the current contents of the DATA PAD ADDRESS REGISTER (DPA), plus the contents of the Y READ FIELD (YR) minus 4, are enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle.

t idx: An integer in a range from -4 to +3.
YR = idx + 4



**JALUE** 

5

DB = MD

ENABLE MAIN DATA MEMORY onto the DATA PAD BUS


Assembler Format:

DB=MD

Effect:

 $(MDREG) \rightarrow DPBS$ 

Description: The contents of the MAIN DATA MEMORY (MD) location entered into the MEMORY OUTPUT REGISTER (MDREG) during this instruction cycle are enabled onto the DATA PAD BUS for the current instruction cycle. (See MEMORY GROUP SUMMARY for the set-up requirements for a MAIN DATA MEMORY (MD) READ operation.)



6

DB = SPFN

ENABLE SPAD FUNCTION onto the DATA PAD BUS

Assembler Format:


Effect:

DB = SPFN

(SPFN<sub>bits 7-15</sub>)→ DPBS<sup>EXPONENT</sup> bits Ø3-11 (SPFN<sub>bit 6</sub>) INVERTED<sup>†</sup>→ DPBS<sup>EXPONENT</sup> bit Ø2 (SPFN<sub>bits Ø1-15</sub>)→ DPBS<sup>MANTISSA</sup>bits 13-27 (SPFN<sub>bit Ø</sub> (sign)<sup>)</sup>→ DPBS<sup>MANTISSA</sup>bits 00-12

Description: The 10 right-most bits of the S-PAD FUNCTION (SPFN bits [6-15]) plus BIAS, are enabled onto the DATA PAD BUS (EXPONENT) (DPBS [EXP] bits 02-11). The 15 right-most bits of SPFN (bits 01-15) are concurrently enabled onto the DPBS (MANTISSA bits) 13-27 and the left-most remaining bit (SPFN [bit 0]) is extended and enabled onto the left-most remaining bits of the DPBS (MANTISSA) (bits 00-12). SPFN is enabled onto DPBS during the current instruction only.

<sup>†</sup> BIAS: For this operation, a BIAS of 512(10) is added by inverting SPFN(bit)06.





Assembler Format:


DB=TM

- 1-

Effect:


 $(TMREG) \rightarrow DPBS$ 

Description: The contents of the TABLE MEMORY (TM) location currently entered into the TABLE MEMORY REGISTER (TM REG) is enabled onto the DATA PAD BUS (DPBS) for the current instruction cycle. (See MEMORY GROUP SUMMARY-TM for the set-up requirements for a TABLE MEMORY [TM] READ operation).



ø

No Operation



 $(FA) \rightarrow MI \rightarrow MD_{(MA)}$ 

Assembler Format:

MI < FA


necessary timing implications).

Example: MOV 5,5; SETMA; MI < FA

Effect:

Description: The FLOATING ADDER RESULT (FA) currently available is loaded into the MEMORY INPUT REGISTER (MI) and written into the MAIN DATA MEMORY (MD) location specified by the current contents of the MEMORY ADDRESS REGISTER (MA). (See: MEMORY GROUP SUMMARY - MD for the

NOTE: The contents of the MEMORY ADDRESS REGISTER (MA), which specifies the MD location to be written, are determined by the mandatory and simultaneous SETMA, INCMA, DECMA or LDMA instruction being processed.



'ALUE

2

MI < FM

Assembler Format:


Example: INCMA; MI < FM


Effect:

 $(FM) \rightarrow MI \rightarrow MD$  (MA)

Description: The FLOATING MULTIPLIER RESULT (FM) currently available is loaded into the MEMORY INPUT REGISTER (MI) and written into MAIN DATA MEMORY (MD) at the location specified by the current contents of the MEMORY ADDRESS REGISTER (MA).


E - 138





Description: The current data enabled onto the DATA PAD BUS(DB) is loaded into the MEMORY INPUT REGISTER(MI) and written into MAIN DATA MEMORY (MD) at the location specified by the current contents of the MEMORY ADDRESS REGISTER (MA).

This instruction should be used in conjunction with a DPBS ENABLE instruction unless a zero is desired.




7ALUE Ø

1

No Operation

INCMA



INCREMENT MEMORY ADDRESS REGISTER; INITIATE MAIN DATA MEMORY

MANDATORY FIELDS

OPTIONAL FIELDS

DISABLED FIELDS +

Assembler Format:

Example: INCMA; MI < FA

Effect:


(MA) +  $1 \rightarrow MA$ ; initiate MD cycle


Description: The contents of the MEMORY ADDRESS REGISTER (MA) are incremented by "1" and a MAIN DATA MEMORY (MD) cycle is initiated.

If used concurrently with an MI group instruction, an MD WRITE is initiated using the incremented value of MA as the MD location specifier.

If used without a concurrent MI group instruction, then an MD READ is initiated using the incremented value of MA as the MD location specifier.

(See MEMORY GROUP SUMMARY - MD, for the necessary memory timing implications involved in the use of this field.)





Assembler Format:

DECMA


Example: DECMA;MI < FM

Effect:  $(MA) - 1 \rightarrow MA$ ; initiate MD cycle

Description: The contents of MEMORY ADDRESS REGISTER (MA) are decremented by "1" and a MAIN DATA MEMORY (MD) cycle is initiated.

If used with an MI group instruction, an MD WRITE is initiated using the decremented contents of MA as the MD location specifier.

If used without a concurrent MI group instruction, then an MD READ is initiated using the decremented contents of MA as the MD location specifier.



/ALUE

3


SEIMA SET MEMORY ADDRESS REGISTER FROM THE S-PAD FUNCTION: INITIATE MAIN DATA MEMORY

Assembler Format: SETMA Example: MOVE 0,0; SETMA; MI < TM Effect: (SPFN)→ MA; or, if LDREG field is being used, then (DPBS)→ MA, instead.

Description: The contents of the MEMORY ADDRESS REGISTER (MA) are replaced by the S-PAD OUTPUT (SPFN) of the current S-PAD operation.

However, if an LDREG field instruction (see I/O) is used during the same instruction, then the contents currently enabled onto the DATA PAD BUS (DPBS), and not SPFN, are loaded into the MEMORY ADDRESS REGISTER (MA).

If used with an MI group instruction, an MD WRITE will be initiated. If used without an MI group instruction, then an MD READ will be initiated. In either case, the newly-formed value of MA will be used as the MD location specifier.



ø

No Operation




Assembler: Format: INCDPA

Effect:  $(DPA) + l \rightarrow DPA$ 

Description: The contents of the DATA PAD ADDRESS REGISTER (DPA) are decremented by "1."


DPA will not be affected during the current instruction cycle but will be available as of the next instruction cycle.

(See DATA PAD GROUP SUMMARY - DPA.)



MANDATORY FIELDS OPTIONAL FIELDS DISABLED FIELDS

**7ALUE** 



Assembler Format:


DECDPA

Effect:  $(DPA) - 1 \rightarrow DPA$ 

Description: The contents of the DATA PAD ADDRESS REGISTER (DPA) are incremented by "1."

DPA will not be affected during the current instruction cycle but will be available as of the next instruction cycle.

(See DATA PAD GROUP SUMMARY - DPA.)



SET DATA PAD ADDRESS REGISTER from SPFN

Assembler Format:


Effect:  $(SPFN) \rightarrow DPA$ ; or, if LDREG instruction is being used, then  $(DPBS) \rightarrow DPA$ , instead.

Description: The current S-PAD (SPFN) is loaded into the DATA PAD ADDRESS REGISTER (DPA). However, if an LDREG field instruction (see I/O) is used during the same instruction cycle, the data enabled onto the DATA PAD BUS (DPBS) during this cycle, and not SPFN, will be loaded into the DPA.

DPA will not be affected during the current instruction cycle but will be available as of the next instruction cycle.

(See DATA PAD GROUP SUMMARY - DPA.)

SETDPA



1

No Operation

INCIMA

INCREMENT TABLE MEMORY ADDRESS REGISTER


Assembler Format:

INCTMA

Effect: (TMA)+l→ TMA

Description: The contents of the TABLE MEMORY ADDRESS REGISTER (TMA) are incremented by one.

The contents of TM (TMA) are available in TMREG two cycles after execution of this instruction. The modified contents of TMA are available on the next instruction cycle.




Format: DECTMA (See, MEMORY GROUP SUMMARY - TMA)

Effect: (TMA)-1→ TMA

Description: The contents of the TABLE MEMORY ADDRESS REGISTER (TMA) are decremented by one.

The contents of TM (TMA) are available in TMREG two cycles after execution of this instruction.

#### E - 147



3

SET TABLE MEMORY ADDRESS REGISTER from S-PAD FUNCTION

SETTMA

Assembler Format:

Effect:

 $(SPFN) \rightarrow TMA$ ; or, if LDREG field is being used, then  $(DPBS) \rightarrow TMA$ , instead.

Description: The contents of the result of the current S-PAD operation (SPFN) are loaded into the TABLE MEMORY ADDRESS REGISTER (TMA). However, if an LDREG field instruction is used concurrently (see I/O), then the data enabled onto the DATA PAD BUS (DPBS), and not SPFN, is loaded into TMA.

The contents of TMA are available as TM two cycles after execution of this instruction.

E - 148

INDEX

&E-13	
Al	EDPX
A2E=95	EQV
ADD	F2CSME-90
	FAE-95, E-100, E-124
AND	E-127, E-137
BE-13	FABSE-92
BDBN	FADDE-81
BDBZE-36	FADD1E-81
BEQE-77	FAND
BFEQE-73	FEQVE-83
BFGEE-75	FIXE-86
BFGTE-76	FIXT
BFL0E-38	FLAG
BFL1E-38	FME-93, E-99, E-125
BFL2E-38	E-128, E-138
BFL3E-38	FMULE-98
BFLT	FOR
BFNE	
BFPEE-71	FSCALE
	FSCLT
BGEE-79	FSM2CE-89
BGTE-80	FSUBE-81
BIFN	FSUBR
BIFZE-37	HALT • • • • • • • • • • E-8
BINTRQE-70	HOSTPNLE-39
BION	IN • • • • • • • • • • • E-112
BIOZE-71	INBS
BLT	INCE-25
BNCE-33	INCDPAE-143
BNE	INCMAE-140
BRE-69	INCTMAE-146
BZCE-34	INDA
CFL0E-122	
CFL1E-122	INOUTE-109
CFL2E-122	INTAE-10
CFL3E-122	INTENE-9
	10E-7, E-101
CLR	IORST
COND	JMP • • • • • • • • • • E = 47
	JMPAE-45
CONTROLE-8	JMPP • • • • • • • • • • E-49
DBE-123, E-129, E-139	JMPTE-48
DBELITE-39	JSRE-47
DBHLITE-40	JSRA
DBLLITE-40	JSRP
DECE-26	JSRT
DECDPAE-144	LE-14
DECMAE-141	LDAPSE-103
DECTMAE-147	LDDAE-104
DISPE-31, E-69	LDDPAE-102
DPAE-143	LDMAE-101
DPBSE-129	LDREG
DPXE-93, E-95, E-99	
E-100, E-123, E-132	LDSPE-103
DPYE-93, E-95, E-99	LDSPD
	LDSPEE-28
E-100, E-126, E-133	LDSPI

LDSPNLE-27		
LDSPT		
LDTMAE-102		
LPSL		
LPSLAE-62		
LPSLP		
LPSLTE-64		
LPSR		
LPSRA		
LPSRP		
LPSRTE-65		
M1E-99		
M2E-100		
112 · · · · · · · · · · · E=100		
MAE-140		
MDE-96,	E-100	E-134
MDPX	,	0-134
· · · · · ·		
MIE-137		
MOV		
NCE-95		
NOP		
OR		
OUTE-109		
OUTDAE-110		
PNLLITE-39		
PSE-58		
PSEVEN		
PSODD		
RE-15		
RAPSE-108		
MIDE-100		
RDAE-108		
RDPAE-107		
RDREGE-105		
REFR		
RETURNE-72		
REXITE-7		
RMAE-106		
RPS0E-652		
Ar50		
RPS0AE-52		
RPSOT		
RPS1AE-55		
RPS1TE-56		
RPS2		
RPS2AE-52		
RPS2TE-53		
RPS3E-55		
RPS3AE-55		
RPS3TE-56		
RPSAE-105		
RPSF E-60		
RPSFAE-59		
RPSFP		
RPSFTE-61		
RPSLE-60		
RPSLAE-58		
RPSLP		
	· .	
RPSLTE-60		
RRE-16		
RSPDE-105		
RSPFNE-107		
RTMAE-106		
SENSEE-115		
SETDPAE-145		
SETEX		
JULEA		

SETEXAE-66	
·	
SETEXIT E-66	
SETEXPE-67	
SETEXTE-67	
SETMAE-142	
SETSPAE-45	
SETTMAE-148	
SFL0E-121	
SFL1E-121	
SFL2E-121	
SFL3E-121	
SH	
SNSAE-115	
CNCADA	
SNSADAE-116	
SNSBE-118	
SNSBDAE-119	
SOP	
SOP1E-23	
SPD	
SPEC E-6	
SPFNE-135	
CDINA TIL	
SPINAE-115	
SPINBE-118	
SPINDAE-114	
SPINDA · · · · · · · · E=114	
SPININE-112	
SPMDAE-6	
SPMDAVE-7	
SPNADAE-117	
S DATE DA	
SPNBDAE-120	
SPNOUT	
SPOTDAE-11	
SPS	
STESTE-31	
STESTE-31 SUBE-18	
SUBE-18	
SUBE-18 SWDBE-41	
SUBE-18	
SUBE-18 SWDBE-41 SWDBEE-42	
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43	
SUBE-18 SWDBE-41 SWDBEE-42	
SUB       E-18         SWDB       E-41         SWDBE       E-42         SWDBH       E-43         SWDBL       E-44	
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H	<b>2-99, E-136</b>
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146	-
SUB       E-18         SWDB       E-41         SWDBE       E-42         SWDBH       E-43         SWDBL       E-44         TM       E-94, H         TMA       E-146         VALUE       E-121	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146 VALUEE-121, WPS0E-54	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146 VALUEE-121, WPS0E-54	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146 VALUEE-121, WPSOE-54 WPSOAE-53	-
SUBE-18         SWDBE-41         SWDBEE-42         SWDBHE-43         SWDBLE-44         TME-94, H         TMAE-146         VALUEE-121,         WPS0E-54         WPS0AE-53         WPS0TE-54	-
SUBE-18         SWDBE-41         SWDBEE-42         SWDBHE-43         SWDBLE-44         TME-94, H         TMAE-146         VALUEE-121,         WPS0E-54         WPS0AE-53         WPS0TE-54	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146 VALUEE-121, WPSOE-54 WPSOAE-53 WPSOTE-54 WPS1E-57 WPS1AE-56	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146 VALUEE-121, WPSOE-54 WPSOAE-53 WPSOTE-54 WPS1E-57 WPS1AE-56 WPS1TE-57	-
SUBE-18 SWDBE-41 SWDBEE-42 SWDBHE-43 SWDBLE-44 TME-94, H TMAE-146 VALUEE-121, WPSOE-54 WPSOAE-53 WPSOTE-54 WPS1E-57 WPS1AE-56 WPS1TE-57	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0T.       E-54         WPS1.       E-57         WPS1T.       E-57         WPS2.       E-54	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-57         WPS2.       E-54         WPS2.       E-54	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-57         WPS2.       E-54         WPS2.       E-54	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-57         WPS2.       E-54         WPS2.       E-54         WPS2.       E-54	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-54         WPS0.       E-57         WPS1.       E-57         WPS1T.       E-57         WPS2.       E-54         WPS3.       E-57	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-54         WPS0.       E-57         WPS1.       E-57         WPS1T.       E-57         WPS2.       E-54         WPS3.       E-57	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-53         WPS0.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2T.       E-54         WPS3A.       E-57	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2T.       E-54         WPS3A.       E-57         WPS3T.       E-57	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBH.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2T.       E-54         WPS3A.       E-57         WPS3T.       E-57	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2A.       E-54         WPS2A.       E-54         WPS3.       E-57         WPS3.       E-57         WPS3A.       E-56         WPS3T.       E-57         WPS2A.       E-51	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-54         WPS2A.       E-53         WPS2T.       E-54         WPS3.       E-57         WPS3.       E-57         WPS3A.       E-56         WPS3T.       E-57         WREX.       E-11         WRTEX.       E-23	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2A.       E-54         WPS2A.       E-54         WPS2A.       E-57         WPS3A.       E-57         WPS3A.       E-57         WPS3T.       E-57         WPS2A.       E-53         WPS2A.       E-53         WPS2A.       E-54         WPS3.       E-57         WPS3A.       E-56         WPS3T.       E-57         WRTEX.       E-11         WRTEX.       E-23         WRTHMN.       E-24	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-54         WPS2A.       E-53         WPS2T.       E-54         WPS3.       E-57         WPS3.       E-57         WPS3A.       E-56         WPS3T.       E-57         WREX.       E-11         WRTEX.       E-23	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS0T.       E-54         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2T.       E-54         WPS3.       E-57         WPS3A.       E-57         WPS3T.       E-57         WPS2A.       E-53         WPS2.       E-54         WPS2.       E-54         WPS2.       E-54         WPS2.       E-54         WPS2.       E-57         WPS3.       E-57         WPS3A.       E-56         WPS3T.       E-57         WRTEX.       E-11         WRTEX.       E-23         WRTHMN.       E-24	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS0T.       E-56         WPS1A.       E-57         WPS2A.       E-53         WPS2T.       E-54         WPS3A.       E-57         WPS3A.       E-57         WPS3T.       E-57         WPS2A.       E-51         WPS2A.       E-53         WPS2A.       E-53         WPS2A.       E-53         WPS2A.       E-54         WPS3.       E-57         WPS3A.       E-56         WPS3T.       E-23         WRTHMN.       E-24         WRTMAN.       E-11	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS0T.       E-54         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2A.       E-53         WPS2A.       E-54         WPS3.       E-57         WPS3A.       E-57         WPS3A.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTEX.       E-24         WRTIMN.       E-24         WRTMAN.       E-11	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0A.       E-53         WPS0T.       E-54         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2A.       E-53         WPS2A.       E-54         WPS3.       E-57         WPS3A.       E-57         WPS3A.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTEX.       E-24         WRTIMN.       E-24         WRTMAN.       E-11	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-53         WPS0.       E-56         WPS1.       E-57         WPS1A.       E-56         WPS2A.       E-53         WPS2A.       E-53         WPS3A.       E-56         WPS3T.       E-57         WPS3A.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTHMN.       E-24         WRTMAN.       E-11         XR.       E-132         XW.       E-123	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-53         WPS0.       E-54         WPS0.       E-57         WPS1.       E-57         WPS1.       E-57         WPS2.       E-54         WPS2.       E-54         WPS1.       E-57         WPS2.       E-54         WPS2.       E-54         WPS2.       E-57         WPS2.       E-57         WPS3.       E-57         WPS3.       E-57         WPS3.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTMAN.       E-11         XR.       E-132         XW.       E-123         YR.       E-133	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-53         WPS0.       E-54         WPS1.       E-57         WPS1.       E-57         WPS2.       E-54         WPS2.       E-54         WPS2.       E-57         WPS2.       E-54         WPS2.       E-54         WPS2.       E-57         WPS2.       E-54         WPS2.       E-54         WPS2.       E-54         WPS2.       E-54         WPS2.       E-57         WPS3.       E-57         WPS3.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTMAN       E-11         XR.       E-132         XW.       E-133         YW.       E-126	-
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-53         WPS0.       E-54         WPS0.       E-57         WPS1.       E-57         WPS2.       E-54         WPS3.       E-57         WR3.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTEX.       E-11         WRTMAN.       E-123         WR.       E-123         YR.       E-133         YW.       E-126	E-131
SUB.       E-18         SWDB.       E-41         SWDBE.       E-42         SWDBL.       E-43         SWDBL.       E-44         TM.       E-94, H         TMA.       E-146         VALUE.       E-121,         WPS0.       E-54         WPS0.       E-53         WPS0.       E-54         WPS0.       E-57         WPS1.       E-57         WPS2.       E-54         WPS3.       E-57         WR3.       E-57         WRTEX.       E-11         WRTEX.       E-11         WRTEX.       E-11         WRTMAN.       E-123         WR.       E-123         YR.       E-133         YW.       E-126	-

# Notice to the Reader

- Help us improve the quality and usefulness of this manual.
- Your comments and answers to the following READERS COMMENT form would be appreciated.

To mail: fold the form in three parts so that Floating Point Systems' mailing address is visible; seal.

Thank you

## READERS COMMENT FORM

### Document Title \_\_\_\_\_

Your comments and answers will help us improve the quality and usefulness of our publications. If your answers require qualification or additional explanation, please comment in the space provided below.

How did you use this manual?

- ( ) AS AN INTRODUCTION TO THE SUBJECT
- ( ) AS AN AID FOR ADVANCED TRAINING
- ( ) TO LEARN OF OPERATING PROCEDURES
- () TO INSTRUCT A CLASS
- ( ) AS A STUDENT IN A CLASS
- () AS A REFERENCE MANUAL
- ( ) OTHER \_\_\_\_\_

Did you find this material . . .

YES NO • USEFUL? ( ) () • COMPLETE? () () ACCURATE? ( ) ( ) • WELL ORGANIZED? () () () • WELL ILLUSTRATED? ) • WELL INDEXED? ( ) ( ) • EASY TO READ? ( ) () • EASY TO UNDERSTAND? ()()

Please indicate below whether your comment pertains to an addition, deletion, change or error; and, where applicable, please refer to specific page numbers.

Description of error or deficiency

# From:

Page

Name		
Firm		
Address		
Telephone	:	

Title
Department
City, State
Date



BUSINESS REPLY No postage stamp necessary if mailed in the United States

Postage will be paid by:

# FLOATING POINT SYSTEMS, INC.

P.O. Box 23489 Portland, Oregon 97223

Attention: Technical Publications



CALL TOLL FREE 800-547-1445 P.O. Box 23489, Portland, OR 97223 (503) 641-3151, TLX: 360470 FLOATPOINT PTL