

SYS68K/CPU-60 Technical Reference Manual

P/N 204077 Edition 2.3 June 1999

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE COMPUTERS





World Wide Web: www.forcecomputers.com 24-hour access to on-line manuals, driver updates, and application notes is provided via SMART, our SolutionsPLUS customer support program that provides current technical and services information.

Headquarters

The Americas

FORCE COMPUTERS Inc.

5799 Fontanoso Way San Jose, CA 95138-1015 U.S.A.

Tel.: +1 (408) 369-6000 Fax: +1 (408) 371-3382 Email support@fci.com

Europe

FORCE COMPUTERS GmbH

Prof.-Messerschmitt-Str. 1

D-85579 Neubiberg/München

Germany

Tel.: +49 (89) 608 14-0

Fax: +49 (89) 609 77 93

Email support@force.de

Asia

Force Computers Japan KK

Miyakeya Building 4F 1-9-12 Hamamatsucho Minato-ku, Tokyo 105 Japan Tel.: +81 (03) 3437 3948 Fax: +81 (03) 3437 3968 Email smiyagawa@fci.com

NOTE

The information in this document has been carefully checked and is believed to be entirely reliable. FORCE COMPUTERS makes no warranty of any kind with regard to the material in this document, and assumes no responsibility for any errors which may appear in this document. FORCE COMPUTERS reserves the right to make changes without notice to this, or any of its products, to improve reliability, performance, or design.

FORCE COMPUTERS assumes no responsibility for the use of any circuitry other than circuitry which is part of a product of FORCE COMPUTERS Inc./GmbH. FORCE COMPUTERS does not convey to the purchaser of the product described herein any license under the patent rights of FORCE COMPUTERS Inc./GmbH nor the rights of others. All product names as mentioned herein are the trademarks or registered trademarks of their respective companies.

Table of Contents

	Using	This Manual i	x
1	Intro	luction	1
	1.1	Specification	2
	1.2	Ordering Information	6
2	Insta	lation	7
	2.1	Safety Note	7
	2.2	Installation Prerequisites and Requirements	8
		2.2.1 Requirements	8
		2.2.2 Terminal Connection	9
		2.2.3 Functional and Location Overview	9
	2.3	Automatic Power Up – Voltage Sensor and Watchdog Timer	1
	2.4	Switch Settings	1
	2.5	Front Panel	5
	2.6	SYS68K/CPU-60 Parameters and 16-bit Timers – CIO 1	7
	2.7	Serial I/O Ports – SCC 1	7
	2.8	SCSI	1
	2.9	Floppy Disk – FDC	3
	2.10	Ethernet – LAN	3
	2.11	VMEbus P2 Connector Pinout	4
	2.12	SYS68K/IOBP-1	8
	2.13	Testing the CPU Board Using VMEPROM3	0
3	Hard	ware	3
	3.1	SYS68K/CPU-60 Memory Map 3	6
	3.2	SYS68K/CPU-60 Interrupt Map 3	8

3.3	SYS68K	C/CPU-60 Parameters and Timers – CIO Z8536	0
	3.3.1	MEM-60 DRAM Capacity and CIO1 Timer 3 4	1
	3.3.2	Flash V _{PP} , Floppy Disk Control, and CIO1 Timer 2	2
	3.3.3	MODE <i>x</i> Rotary Switch Setting	3
	3.3.4	On-board DRAM Capacity and Automatic A24 Expansion	4
	3.3.5	Board ID and DIAG Display 44	4
	3.3.6	A24-to-A32 Address Translation	5
3.4	68060 C	² PU	5
	3.4.1	Hardware Interface of the 68060 CPU	5
	3.4.2	Instruction Set of the 68060 CPU	6
	3.4.3	Vector Table of the 68060 CPU 4	6
3.5	Watchd	og Timer	8
	3.5.1	Watchdog Operation	8
	3.5.2	Watchdog Register Map 4	9
3.6	RIALT	O Bus Bridge	0
	3.6.1	Register Set	0
	3.6.2	Bridge Configuration Register 50	0
3.7	FGA-00	2 Gate Array	1
3.8	DRAM.		2
	3.8.1	Register Set	3
	3.8.2	Memory Configuration Register	4
	3.8.3	Memory Diagnostic Register	5
	3.8.4	DRAM Performance	6
	3.8.5	Reading the DRAM Capacity	7
	3.8.6	DRAM Organization	7
	3.8.7	Cache Coherence and Snooping	8
	3.8.8	DRAM Access from the 68060 CPU	9
	3.8.9	DRAM Access via the VMEbus	0
	3.8.10	DRAM Access from the Ethernet-Controller	1
	3.8.11	DRAM Access from the SCSI-Controller	1
3.9	User SR	AM (factory option)	1
	3.9.1	Backup Power for the User SRAM	2

3.10	System 1	PROM
	3.10.1	Device Types for the System PROM
	3.10.2	Address Map of the System PROM
	3.10.3	Reading and Programming the System PROM64
3.11	Boot PR	сом
	3.11.1	Boot PROM Address Map and Factory Options
	3.11.2	Programming the Boot PROM
3.12	User Fla	nsh68
	3.12.1	Programming the User Flash
3.13	Local SI	RAM
	3.13.1	Local SRAM Organization
	3.13.2	Devices Types for the Local SRAM
	3.13.3	Backup Power for the Local SRAM
3.14	Real-Ti	me Clock – RTC 72423
	3.14.1	RTC Registers Address Map
	3.14.2	Reading from or Writing to the RTC 72423
	3.14.3	Backup Power for the RTC 72423
3.15	VMEbu	s Interface
	3.15.1	Exception Signals SYSFAIL, SYSRESET, and ACFAIL
	3.15.2	Master Interface: Address Modifier (AM) Codes
	3.15.3	Master Interface: Data Transfer Size
	3.15.4	Master Interface: Burst to VMEbus
	3.15.5	Slave Interface: Access Address
	3.15.6	Slave Interface: DRAM Data Transfer Size
	3.15.7	Slave Interface: Address Modifier Decoding and A24 Slave Mode
	3.15.8	Slave Interface: Locked Cycles
3.16	VMEbu	s Arbitration
	3.16.1	Single-Level VMEbus Arbiter
	3.16.2	VMEbus Requester
	3.16.3	VMEbus Release Modes
	3.16.4	VMEbus Grant Driver
3.17	VMEbu	s Slot-1

		3.17.1	Slot-1 (System Controller) Functions
		3.17.2	Slot-1 Detection
		3.17.3	Slot-1 Status Register
		3.17.4	The SYSCLK Driver
		3.17.5	VMEbus Timer
	3.18	Serial I	/O – SCC AM 85C30
		3.18.1	RS-485 Configuration
	3.19	SCSI –	53C720SE
		3.19.1	SCSI Register Map93
		3.19.2	Communication across the SCSI bus
	3.20	Floppy	Disk – FDC 37C65C
	3.21	Etherne	et – LAN AM 79C965A
		3.21.1	Register Access
	3.22	Reset G	eneration
	3.23	Informa	ation on Front Panel Devices103
4	Circu	ıit Schen	natics paginated separately
5		Sheets .	paginated separately
	5.1	CIO Z8	536
	5.2	FDC 37	C65C
	5.3	LAN A	M 79C965A
	5.4	RTC 72	421
	5.5	SCC AI	M 85C30
	5.6	SCSI 53	3C720SE
6	VME	PROM	
	6.1	Power-	up Sequence
	6.2	Front P	anel Related VMEPROM Features127
		6.2.1	Reset Key
		6.2.2	Abort Key
		6.2.3	Rotary Switches
	6.3	Memor	y Usage of VMEPROM132

204077 June 1999

	6.3.1	Default Memory Usage of VMEPROM
	6.3.2	Default ROM Use of VMEPROM
6.4	Devices	and Interrupts Used by VMEPROM 133
	6.4.1	Addresses of the On-Board I/O Devices
	6.4.2	On-Board Interrupt Sources
	6.4.3	Off-Board Interrupt Sources
	6.4.4	The On-Board Real-Time Clock
6.5	VMEP	ROM Commands
	6.5.1	ARB – Set the Arbiter of the CPU Board
	6.5.2	CONFIG – Search VMEbus for Hardware
	6.5.3	FERASE – Erase Flash Memories
	6.5.4	FGA – Change Boot Setup for Gate Array
	6.5.5	FLUSH – Set Buffered Write Mode
	6.5.6	FMB – FORCE Message Broadcast
	6.5.7	FPROG – Program Flash Memories
	6.5.8	FUNCTIONAL – Perform Functional Test
	6.5.9	INFO – Information about the CPU Board
	6.5.10	MEM – Set Data Bus Width of the VMEbus
	6.5.11	RUNINRAM – Run VMEPROM in RAM144
	6.5.12	RUNINROM – Run VMEPROM in ROM 145
	6.5.13	SELFTEST – Perform On-Board Selftest
6.6	Installi	ng a New Hard Disk (Using FRMT and INIT)146
		VMEPROM
7.1	Driver	Installation
	7.1.1	VMEbus Memory 151
	7.1.2	SYS68K/SIO-1/2
	7.1.3	SYS68K/ISIO-1/2
	7.1.4	SYS68K/WFC-1 Disk Controller 155
	7.1.5	SYS68K/ISCSI-1 Disk Controller
	7.1.6	Local SCSI Controller
7.2	S-Record	rd Formats
7.3	System	RAM Definitions

7

	7.4	Task Co	ontrol Block Definitions
	7.5	Interrup	ot Vector Table of VMEPROM165
	7.6	Benchm	ark Source Code
	7.7	Modifyi	ng Special Locations in ROM174
	7.8	Binding	Applications to VMEPROM
		7.8.1	Using External Memory
		7.8.2	Using System Flash Memory 177
8	FGA	Boot	
	8.1	Boot Sec	quence
	8.2	Debugge	er Commands
		8.2.1	AS – Line Assembler
		8.2.2	BANNER – Display Banner Again
		8.2.3	CONT – Continue with Calling Routine
		8.2.4	DI – Disassembler
		8.2.5	DRAMINIT – Initialize DRAM
		8.2.6	FERASE – Erase Flash Memories
		8.2.7	FPROG – Program Flash Memories
		8.2.8	GO – Go to Subroutine
		8.2.9	LO – Load S-Records to Memory
		8.2.10	NETLOAD – Load File via Network to Memory
		8.2.11	NETSAVE – Save Data via Network to File
		8.2.12	SETUP – Change Initialization Values
		8.2.13	SLOT – Change Slot Number and VMEbus Slave Address
		8.2.14	VMEADDR – Change VMEbus Slave Address
	8.3	FGA Bo	ot Utility Functions
		8.3.1	Extended Flash Memory Programming
		8.3.2	Erase Flash Memories
		8.3.3	Get System Values in SRAM 199
		8.3.4	Get Application Values in SRAM
		8.3.5	Get Ethernet Number
		8.3.6	Get Memory Limits

List of Tables and Figures

Page Tab./Fig. Referenced manuals separately available from FORCE COMPUTERS x Tab. 1 2 History of manual publicationxi Tab. Fonts, Notations and Conventionsxi Tab. 3 Specification for the SYS68K/CPU-60 board 2 Tab. 1 2 Tab. Block diagram of the SYS68K/CPU-60......9 Fig. 1 Location diagram of the SYS68K/CPU-60 (schematic) 10 2 Fig. Tab. 3 Tab. 4 Pinout of the front panel serial I/O ports config. for RS-232..... 19 Tab. 5 Pinout of the front panel serial I/O ports config. for RS-422..... 19 Tab. 6 Pinout of the front panel serial I/O ports config. for RS-485...... 20 Tab. 7 Tab. 8 Fig. 3 Fig. 4 5 Fig. SYS68K/IOBP-1 pin assignment for VME P2 28 Fig. 6 Tab. 9 7 Fig. Tab. 10 Tab. 11 Tab. 12 Tab. 13 Tab. 14 Tab. 15 Tab. 16 Tab. 17 Fig. 8 Tab. 18 Tab. 19 Watchdog register map (superset of the memory controller register map) 49 Tab. 20 Tab. 21 Tab. 22 Bridge configuration register (BCR) 50 Tab. 23 Tab. 24 Memory controller register map (included in the watchdog register map) 53 Tab. 25 Tab. MCR, memory configuration register 54 26 Memory diagnostic register (MDR)...... 55 Tab. 27 Tab. 28

	Page	Tab.	/Fig.
DRAM device types and number of used banks	58	Tab.	29
Default DRAM access address ranges from the 68060 CPU		Tab.	30
User SRAM features		Tab.	31
System PROM features	62	Tab.	32
System PROM device types	63	Tab.	33
System PROM address map	63	Tab.	34
Boot PROM features	65	Tab.	35
Boot PROM address map, factory options, and device types	66	Tab.	36
User flash factory options and device types	68	Tab.	37
Local SRAM features	69	Tab.	38
Local SRAM factory options and device types	70	Tab.	39
RTC 72423 features	71	Tab.	40
RTC registers address map	72	Tab.	41
Address modifier (AM) ranges A32/A24/A16	77	Tab.	42
Address ranges related to AM codes	77	Tab.	43
Bus widths related to address ranges: VMEbus master interface	78	Tab.	44
VMEbus master transfer cycles defined for D32 data bus width	79	Tab.	45
VMEbus master transfer cycles defined for D16 data bus width	79	Tab.	46
VMEbus slave AM codes	82	Tab.	47
Valid configurations for VMEbus release modes	84	Tab.	48
Slot-1 status register (RO)	88	Tab.	49
Serial I/O channel register map and hybrid locations	90	Tab.	50
Bit 7 of the WR5 register	90	Tab.	51
SCSI-53C720SE GPCNTL register	91	Tab.	52
SCSI-53C720SE GPREG register	91	Tab.	53
FDC register map	95	Tab.	54
Block diagram of the Ethernet interface	96	Fig.	9
Initializing the LAN AM 79C965A register access	98	Tab.	55
Ethernet controller address layout (16-Bit mode)	99	Tab.	56
Example word-swapped init. block for LAN AM 79C965A in 16-bit mode	. 100	Tab.	57
Initializing a receive descriptor in 16-bit mode		Tab.	58
Examples for power-up and reset configuration by rotary switches		Tab.	59
Power-up and reset actions defined by rotary switch MODE 2		Tab.	60
Power-up and reset actions defined by rotary switch MODE 1	. 131	Tab.	61
Main memory layout	. 132	Tab.	62
Layout of system flash memory	. 133	Tab.	63
On-board I/O devices		Tab.	64
On-board interrupt sources	. 134	Tab.	65
Off-board interrupt sources	. 135	Tab.	66
Base addresses of SIO-1/2 ports	. 153	Tab.	67
Base addresses of ISIO-1/2 ports	. 154	Tab.	68
Types of S-record format modules and VMEPROM support	. 158	Tab.	69
User patch table	. 175	Tab.	70
Boot up procedure		Fig.	10
Boot up procedure (continued)	. 181	Fig.	10
Stack frame	. 196	Tab.	71

204077 June 1999

Using This Manual

This section does not provide information on the product but on common features of the manual itself:

- its structure,
- special layout conventions,
- and related documents.

Audience of the Manual

This *Technical Reference Manual* is intended for hard- and software developers installing and integrating the SYS68K/CPU-60 into their systems.

Overview of the Manual

This *Technical Reference Manual* provides a comprehensive hardware and software guide to your board.

IMPORTANT



Please take a moment to examine the "Table of Contents" to see how this documentation is structured. This will be of value to you when looking for information in the future.

It includes

- a brief overview of the product, the specifications, the ordering information: see section 1 "Introduction" on page 1.
- the installation instructions for powering up the board: see section 2 "Installation" on page 7. It includes the default configuration (switches and the like), initialization, and connector pinouts.

The installation instructions also appear as the product's installation guide - a separate manual delivered together with each product shipped.

- a detailed hardware description: see section 3 "Hardware" on page 33.
- the circuit schematics of the board for reference purposes.

The circuit schematics are packaged separately to enable easy updating. They will always be shipped together with this manual. Therefore:

Insert the circuit schematics now: see section 4 "Circuit Schematics".

- the data sheets of board components that are relevant for configuring and integrating the board in systems. The following data sheets are delivered:
 - Motorola 68060 (delivered as a separate manual)
 - CIO Z8536
 - FDC 37C65C: pin-to-pin compatible with industry standard WD37C65C
 - LAN AM 79C965A
 - RTC 72421

÷

- SCC AM 85C30
- SCSI 53C720SE

The data sheets are packaged separately to enable easy updating. They are always shipped together with this manual. Therefore:

Insert the data sheets now: see section 5 "Data Sheets".

• a detailed description of VMEPROM and FGA Boot which control the CPU board operations: see section 6 "VMEPROM" on page 125, section 7 "Appendix to VMEPROM" on page 151, and section 8 "FGA Boot" on page 179.

There is additional space allocated in the manual for user notes, modifications, etc.

Referenced Manuals

Table 1

Referenced manuals separately available from FORCE COMPUTERS

Referenced manual	Pages referring to the manual	
IOPI-2 User's Installation	24	
SIO User's Manual	152	

19.99 June 22.04077

Publication History of the Manual

Table 2History of manual publication

Edition	Date	Description
1	July 1996	First print
2	August 1996	Editorial Changes
2.1	July 1997	Extended NETLOAD and NETSAVE FGA Boot debugger commands. Corrected FDC register map, correct- ed pinout of front-panel serial I/O port, and corrected units for VME- BUSTIMER bits (memory configura- tion register).
2.2	January 1999	Switch settings for RS-485 correct- ed, RS-485 configuration described

Fonts, Notations and Conventions

Table 3Fonts, Notations and Conventions

Notation	Description	
0000.0000 ₁₆	Typical notation for hexadecimal numbers (digits are 0 through F), e.g. used for addresses and offsets. Note the dot marking the 4th (to its right) and 5th (to its left) digit.	
00008	Same for octal numbers (digits are 0 through 7)	
00002	Same for binary numbers (digits are 0 and 1)	
Program	Typical character format used for names, values, and the like that should be used typing literally the same word. Also used for on-screen-output.	
Variable	Typical character format for words that represent a part of a command, a programming statement, or the like and that will be replaced by an applicable value when actually applied.	

Icons for Ease of Use: Safety Notes and Tips & Tricks

There are 3 levels of safety notes used in this manual which are described below in brief by displaying a typical layout example.

Be sure to always read and follow the safety notes of a section first – before acting as documented in the other parts of the section.

Dangerous situation: injuries of people and severe damage to objects possible.



CAUTION

Possibly dangerous situation: no injuries to people but damage to objects possible.



NOTICE

IMPORTANT



No danger encountered. Only application hints and time-saving tips & tricks or information on typical errors when using the information mentioned below this safety hint.

1 Introduction

The SYS68K/CPU-60 is a high performance single-board computer providing an A32/D32 VMEbus interface including DMA. It is based on

- the 68060 CPU,
- the FORCE gate array FGA-002,
- and the VMEbus.

Memory The SYS68K/CPU-60 provides up to 32 Mbyte DRAM on-board (field upgradable). Up to 128 Mbyte DRAM are available with the SYS68K/MEM-60 extension module. Up to 2 Mbyte user SRAM, up to 512 Kbyte local SRAM with battery backup, up to 8 Mbyte system PROM, and up to 1 Mbyte boot PROM are available. The shared DRAM is accessible from the 68060 CPU, the FGA-002 on-chip DMA controller, the SCSI on-chip DMA controller, the LAN on-chip DMA controller, and also from VMEbus masters.
 Interfaces The SYS68K/CPU-60 incorporates SCSI-2, Ethernet, and serial I/O onboard to provide full single-board computer functionality. The SYS68K/CPU-60 has 2 serial ports at the front panel permitting a console port for download and data communication. Both ports use standard 9-pin D-Sub connectors.

- CPU speed The 68060 CPU runs at 50 MHz and has cache snooping support for alternate master access to the shared DRAM.
- Real-time clock A real-time clock with battery backup is also available.

1.1 Specification

Table 1	Specification for the SYS68K/CPU-60 board
---------	---

CPU type	68060
With snooping support (write through for shared data necessary)	
CPU clock frequency	50 MHz
CPU bus frequency (half of CPU clock frequency)	25 MHz
DRAM CPU-60D/4 CPU-60D/8 CPU-60D/16 CPU-60D/32	4 Mbyte on-board 8 Mbyte on-board (Upgradable with MEM-60/8 to 16 Mbyte in total) 16 Mbyte on-board (Upgradable with MEM-60/16 to 32 Mbyte in total) 32 Mbyte on-board
32-bit wide, byte parity, accessible from the CPU, FGA-002, SCSI and Ethernet on-chip DMA controller, and also from other VMEbus masters, up to 128-Mbyte DRAM with memory extension module	
System PROM Flash memory, 32-bit wide memory data path, repro- grammable on-board, hardware write protection (inde- pendent from boot PROM)	0 Mbyte (factory option)4 Mbyte8 Mbyte (factory option)
User SRAM 32-bit wide, with on-board battery and +5VSTDBY line backup, accessible from the CPU, SCSI and Ether- net on-chip DMA controller, and also from other VMEbus masters	2 Mbyte (factory option)
Boot PROM	128 Kbyte (12V flash mem.)
12V flash memory, 8-bit wide, reprogrammable on- board in case of flash memory, hardware write protec- tion in case of flash memory (independent from system PROM), 32-pin PLCC sockets	Factory options: 256 Kbyte (12V flash mem.) 512 Kbyte (12V flash mem.) 1 Mbyte (5V flash mem.) 1 Mbyte (OTP) (more configurations possible)

Table 1	Specification for the SYS68K/CPU-60 board (cont.)
	specification for the STS08K/CFU-00 board (cont.)

Local SRAM	32 Kbyte (factory option)
8-bit wide, with on-board battery and +5VSTDBY line backup	128 Kbyte 512 Kbyte (factory option)
User flash	128 Kbyte (factory option)
8-bit wide, reprogrammable on-board, hardware write protectable	256 Kbyte 512 Kbyte (factory option)
Serial I/O interfaces	SCC 85C30
available via the front panel (permitting a console port, download, and data communication)	2
available via the 3-row VME P2 connector	1 (2 as factory option, the se- cond port is not available with
RS-232, RS-422, or RS-485 compatible via FORCE hybrids FH-00 <i>x</i> , SDLC, HDLC, IBM BISYNC, and ASYNC protocol support, up to 38.4 Kbit/s asynchronous data rate	16-bit wide SCSI option)
Ethernet interface on front panel	Via AM 79C965 AUI via 15-pin D-Sub Cheapernet via SMB (factory option)
SCSI interface, single-ended	Via NCR 53C720SE
SCSI-2, 68040 compatible DMA controller with burst capability, SCSI active termination, SCSI port avail- able on VMEbus P2 connector	8-bit (fast) 16-bit (wide; factory option, the wide SCSI option is not available with 2 serial ports on the P2 connector)
Floppy disk interface	FDC 37C65C
FDC37C65C is pin-to-pin compatible with industry standard WD37C65C	
SYS68K/CPU-60 parameters controllable	Via CIO Z8536
Timers	Via 2 CIO Z8536
With 500 ns resolution	Six 16-bit timers
Watchdog timer	Reset/NMI
Real-time clock	Via RTC 72423
With on-board battery and +5VSTDBY line backup; IRQ capability	

Table 1Specification for the SYS68K/CPU-6	0 board (cont.)
VMEbus interface	Via FGA-002
Master	A32, A24, A16: D8, D16, D32, UAT, RMW
Master AM CODES:	
Standard supervisory data/program access Standard non-privileged data/program access Short supervisory access Short non-privileged access Extended supervisory data/program access Extended non-privileged data/program access	
Slave	A32, A24: D8, D16, D32, UAT, RMW
Software programmable (FGA-002, A24 logic) access address	
Slave AM CODES:	
Standard supervisory data/program access Standard non-privileged data/program access Extended supervisory data/program access Extended non-privileged data/program access	
Arbiter Arbiter request modes SYSCLK driver IACK daisy chain driver Slot 1 function switch Mailbox interrupts	Single-level with arbitration timeout ROR, RBCLR, REC, RAT yes yes yes 8
FORCE Message Broadcast FMB-FIFO 0 FMB-FIFO 1	8 Byte 1 Byte
Interrupts VMEbus and local interrupt handler Programmable IRQ levels for all sources Total number of IRQ sources	1 to 7 yes 42
Reset and abort switches	yes
VMEPROM firmware installed on all board versions	512 Kbyte

Table 1Specification for the SYS68K/CPU-60 board (cont.)

Power requirements (for a SYS68K/CPU-60D/32) + 5 V max +12 V max - 12 V max	 3.5 A typical 0.1 A typical – with no Ethernet MAU plugged 0.1 A typical
Backup battery at location BAT 1	CR2032-type lithium battery
Front panel features	Reset and abort key 4 Status LEDs 7-segment display 2 rotary switches
Operating temperature with forced air cooling Storage temperature Without battery With installed battery	0 °C to +55 °C -40 °C to +85 °C -40 °C to +60 °C
Relative humidity (non-condensing)	5 % to 95 %
Board dimensions	160 mm x 233 mm
No. of slots used	1
Standards compliance VMEbus interface	ANSI/VITA 1-1994

Table 1 Specification for the SYS68K/CPU-60 board (cont.)

1.2 Ordering Information

Product name	Product description
SYS68K/CPU-60D/4, /8,/16,/32 MEM-60/8,/16	50 MHz 68060 based CPU board ("60D" in product name, with "60E" it is based on a 66 MHz 68060), 32-bit DMA, 4 (8/16/32) Mbyte shared memory, 2 serial I/O channels (RS-232), SCSI, floppy disk and Ethernet inter- face, VMEPROM documentation not included. SYS68K/CPU-60D/8 field upgradable to a total of 16 Mbyte shared memory by installing the MEM-60/8 mem- ory module (SYS68K/CPU-60x/16 field upgradable to a total of 32 Mbyte by MEM-60/16).
SYS68K/CPU-60Lite/4	50 MHz 68LC060 based CPU board, 32-bit DMA, 4 (8/16/32) Mbyte shared memory, 2 serial I/O channels (RS-232), VMEPROM documentation not included.
UM SYS68K/CPU-60	SYS68K/CPU-60 Technical Reference Manual Set in- cluding VMEPROM and FGA-002 manuals.
UM SYS68K/FGA-002	FORCE Gate Array (FGA-002) User's Manual
UM SYS68K/VMEPROM/32	VMEPROM User's Manual for 32-bit CPUs
SYS68K/IOBP-1	Rear I/O paddel panel for single board computers provid- ing connectors for 8-bit SCSI, floppy disk drive and one serial I/O port.
IOPI-2	Rear I/O paddel panel for single board computers provid- ing connectors for 8-bit SCSI, floppy disk drive and one serial I/O port.
SYS68K/CABLE 9-25 SET	Set of 4 adapter cables 9-pin D-Sub male connector to 25-pin D-Sub female connector, length 2 m (SYS68K/CPU-60)
	Hybrids for the serial I/O interfaces (10 hybrids per set):
SYS68K/FH002/SET	RS-232 protocol
SYS68K/FH003/SET	RS-422 protocol
SYS68K/FH007/SET	RS-485 protocol

Table 2Ordering information for the SYS68K/CPU-60

2 Installation

2.1 Safety Note

To ensure proper functioning of the product during its usual lifetime, take the following precautions before handling the board.



Malfunction or damage to the board or connected components Electrostatic discharge and incorrect board installation and uninstallation can damage circuits or shorten their lifetime.

- Before installing or uninstalling the board, read this *Installation* section.
- Before installing or uninstalling MEM-60 memory modules, read the *MEM-60 Installation Guide* packaged together with the modules.
- Before installing or uninstalling the board, in a VME rack turn off the power.
- Before touching integrated circuits, ensure that you are working in an electrostatic free environment.
- Ensure that the board is connected to the VMEbus via both the P1 and the P2 connectors and that power is available on both of them.
- When operating the board in areas of strong electromagnetic radiation, ensure that the board
 - is bolted on the VME rack
 - and shielded by closed housing.

CAUTION



Damage of components caused by inappropriate floppy drive installation There are floppy disk drives that provide means to connect the floppy disk drive frame electrically with DC ground, e.g., by inserting a jumper on the floppy disk drive.

• Before installing a floppy disk drive, always make sure that the floppy disk drive's frame is not electrically connected with DC ground.





Damaging SYS68K/CPU-60 components On the backplane the jumper for IACKIN-IACKOUT-bypass must be removed for proper operation. This is not necessary on active backplanes.

CAUTION



Maintenance of the CPU board:

The board is designed to be maintenance-free. However, note that a Lithium battery is installed on the board. The battery provides a data retention of 7 years summing up all periods of actual battery use. Therefore, FORCE COMPUTERS assumes that there usually is no need to exchange the Lithium battery except for example in the case of long-term spare part handling. Observe the following safety notes:

- Incorrect exchange of Lithium batteries can result in a hazardous explosion.
- Exchange the battery before 7 years of actual battery use have elapsed.
- Exchanging the battery always results in data loss of the devices which use the battery as power backup. Therefore, back up affected data before exchanging the battery.
- Always use the same type of Lithium battery as is already installed.
- When installing the new battery ensure that the marked dot on top of the battery covers the dot marked on the chip.
- Used batteries have to be disposed according to your country's legislation.

Installation Prerequisites and Requirements 2.2

IMPORTANT

Before powering up

- check this section for installation prerequisites and requirements
- and check the consistency of the current switch settings (see section 2.4 "Switch Settings" on page 11).

2.2.1	Requirements		
		The installation requires only	
		• a power supply	
		• and a VMEbus backplane with P1 and P2 connector.	
	Power supply	The power supply must meet the following specifications:	
		• required for the processor board: +5 V (3.5 A typical for a SYS68K/CPU-60D/32, 3.0 A typical for a SYS68K/CPU-60D/4)	
		• required for the RS-232 serial interface and the Ethernet interface:	
		- +12 V (0.1 A typical – with no Ethernet MAU plugged)	
		- and -12 V (0.1 A typical)	

204077 2 - 3 June


2.2.2 Terminal Connection


For the initial power-up, a terminal can be connected to the standard 9-pin D-Sub connector of serial port 1, which is located at the front panel (see section 2.7 "Serial I/O Ports – SCC" on page 17).


2.2.3 Functional and Location Overview

Figure 1 gives a functional overview, figure 2 highlights the locations of the important SYS68K/CPU-60 components.

Figure 1Block diagram of the SYS68K/CPU-60









SYS68K/CPU-60

2.3 Automatic Power Up – Voltage Sensor and Watchdog Timer

In the following situations the CPU board will automatically be reset and proceed with a normal power up:

- The voltage sensor generates a reset when the voltage level drops below 4.75 V.
- Per factory default the watchdog timer is disabled. If the watchdog timer is enabled, it generates a non-maskable interrupt (NMI) followed by a pseudo power up when it is not re-triggered. The watchdog timer can be enabled by software.

2.4 Switch Settings

The following table lists the function and the default settings of all switches shown in figure 2 "Location diagram of the SYS68K/CPU-60 (schematic)" on page 10.

IMPORTANT

• Before powering up the board check the current switch settings for consistency.




Table	3

Switch settings

Name and default setting		Description
	SW5-1 OFF	On-board power backup from VME standby OFF = disabled ON = enabled
	SW5-2 OFF	On-board power backup from backup battery OFF = disabled ON = enabled
	SW5-3 OFF	Devices with backup OFF = RTC ON = RTC, local and user SRAM
	SW5-4 OFF	reserved: must be OFF

Table 3

Switch settings (cont.)

Name and default setting		Description
	SW6-1 OFF	Slot 1 auto-detection OFF = enabled ON = disabled (also called manual mode)
	SW6-2 OFF	Slot 1 manual mode: only available when SW6-1 = ON OFF = disabled ON = enabled
	SW6-3 OFF	VMEbus arbitration level (BR <i>x</i> * signals) SW6-3 SW6-4 Level
	SW6-4 OFF	OFF OFF $=$ level 3 (BR3*) OFF ON $=$ level 2 (BR2*) ON OFF $=$ level 1 (BR1*) ON ON $=$ level 0 (BR0*)
ON 1 0 2 0 3 0 4 0 0	SW7-1 OFF	Boot PROM configuration OFF = Socket 1 – 0512 Kbyte, Socket 2 – 512 Kbyte1 Mbyte ON = Socket 1 disabled, Socket 2 from 01 Mbyte
	SW7-2 OFF	Abort key OFF = enabled ON = disabled
	SW7-3 OFF	Reset key OFF = enabled ON = disabled
	SW7-4 OFF	Boot PROM write protection OFF = write-protected ON = writing enabled

204077 2 - 3 June 1999

Table 3

Switch settings (cont.)

Name and default setting		Description
	SW9-1 OFF	Power up detection level OFF = conforms to VME specification ON = below VME specification
	SW9-2 OFF	The switch setting signals to software: DRAM parity check should be OFF = enabled ON = disabled
	SW9-3 OFF	VMEbus SYSRESET output OFF = enabled ON = disabled
	SW9-4 OFF	VMEbus SYSRESET input OFF = enabled ON = disabled
ON	SW10-1 OFF	Configuration of serial port 2 depending on SW10-1, SW12-2, and SW12-3
		SwitchConfiguration10-112-212-3OFFOFFOFF= RS-232 async.ONOFF
		ONONOFF= RS-232 sync. slaveOFFOFFON= RS-232 sync. masterONONON= RS-422ONONOFF= RS-485
	SW10-2 OFF	Configuration of serial port 1 depending on SW10-2, SW12-1, and SW12-4
		Switch Configuration 10-2 12-1 12-4
		OFFOFFOFF= RS-232 async.ONOFFON= RS-232 sync. slaveOFFONOFF= RS-232 sync. masterONONON= RS-422ONOFFON= RS-485
	SW10-3 OFF	System PROM write protection OFF = writing enabled ON = write-protected
	SW10-4 OFF	User flash write protection OFF = writing enabled ON = write-protected

Table 3Swit

Switch settings (cont.)

Name and default setting		Description
ON 1 0 2 0 3 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SW11-1 OFF SW11-2 OFF	SCSI-terminationSW11-1SW11-2SCSI-termination forOFFOFF= wide and 8-bit SCSIOFFON= only upper 8 bits of wide SCSIONOFF= only 8-bit SCSIONON= none
	SW11-3 OFF	reserved: must be OFF.
	SW11-4 OFF	reserved: must be OFF.
ON 1 0 2 0 3 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SW12-1 OFF	Configuration of serial port 1 depending on SW10-2, SW12-1, and SW12-4 (see SW10-2)
	SW12-2 OFF	Configuration of serial port 2 depending on SW10-1, SW12-2, and SW12-3 (see
	SW12-3 OFF	SW10-1)
	SW12-4 OFF	Configuration of serial port 1 depending on SW10-2, SW12-1, and SW12-4 (see SW10-2)

204077 2 - 3 June 1999

2.5 Front Panel

The features of the front panel are described in the following table. For a location diagram see figure 2 "Location diagram of the SYS68K/CPU-60 (schematic)" on page 10.

IMPORTANT i Toggling the reset key and the abort key at the same time has a special function which is described in the boot software description of the *FORCE Gate Array FGA-002 User's Manual*.

Table 4

Front panel features

Device	Description
RESET	Mechanical reset key: When enabled and toggled it instantaneously affects the CPU board by generating a reset. Depending on SW9-3 the reset generates a VMEbus SYSRESET (see "SW9-3" on page 13). A reset of all on-board I/O devices and the CPU is performed when the reset key is pushed to the UP po- sition. RESET is held active until the key is back in the DOWN position but at least 200 ms guaranteed by a local timer. Power fail (below approximately 4.7 Volts) and power up – both lasting at minimum 200 ms to 300 ms – also force a reset to start the CPU board. For information on enabling the key, see "SW7-3" on page 12.
ABORT	Mechanical abort key: When enabled and toggled it instantaneously affects the CPU board by generating an interrupt request (IRQ) on level 7 via the FGA-002. The abort key is activated in UP position and deactivated in DOWN position. This allows to implement an abort of the current pro- gram, to trigger a self-test or to start a maintenance program. For information on enabling the key, see "SW7-2" on page 12.
DIAG	Software programmable hexadecimal display for di- agnostics: It can be accessed via the CIO2 port B data register.

Table 4

Front panel features (cont.)

Device	Description	
MODE 1 MODE 2	2 hexadecimal rotary switches, each decoded with 4 bit. The status of the rotary switch can be read in the CIO1 port A data register (including MODE x status register). Default for both rotary switches: F_{16}	
RUN	68060 CPU status: green normal operation red	
	the processor is halted or reset is active	
BM	VME busmaster LED: green if the CPU board accesses the VMEbus as VMEbus master	
	off otherwise	
SYSF	SYSFAIL LED: red if SYSFAIL is asserted from the FGA-002 off otherwise	
UL	User LED: Software programmable by the RIALTO Bridge configuration register (BCR). Possible status: green or off.	
SERIAL 1	2 standard 9-pin D-Sub connectors for serial interface (see section 2.7 "Serial I/O Ports – SCC" on page 17)	
SERIAL 2		
ETHERNET (AUI or 10base2)	15-pin AUI Ethernet connector for thick-wire Ethernet (802.3/10base5, see section 2.10 "Ethernet – LAN" on page 23); as factory option Cheapernet (802.3/10base2) is available via an SMB connector instead of the Ethernet AUI interface. An adapter from SMB type to BNC type connector is available from FORCE COMPUTERS.	



2.6 SYS68K/CPU-60 Parameters and 16-bit Timers – CIO

Devices: 2 CIO Z8536		
Frequency	4 MHz	
Package	44-pin PLCC	
Accessible from	68060 CPU	
Access address		
for device #1	FF80.0C00 ₁₆	
for device #2	FF80.0E00 ₁₆	
Port width	Byte	
Interrupt request level	Software programmable	
FGA-002 interrupt	Local IRQ #4	

Configurable Via the two CIO Z8536 devices several parameters can be configured or read, respectively: front panel rotary switch setting, front panel status display, on-board and MEM-60 DRAM size code, CPU-board code, availability of VME A24 extension, AUX DMA direction, programming voltage V_{PP}, configuration of FDC 37C65C control signals, ID-ROM (serial EEPROM), and the six 16-bit timers.

Timers Six 16-bit timers with a resolution of 500 ns are available.

2.7 Serial I/O Ports – SCC

Device: SCC AM 85C30		
Frequency	8 MHz, 14.7456 MHz	
Package	44-pin PLCC	
Accessible from	68060 CPU	
Access address	FF80.2000 ₁₆	
Port width	Byte	
Interrupt request level	Software programmable	
FGA-002 interrupt	Local IRQ #5	

The two serial I/O ports are available via 9-pin standard D-Sub connectors at the front panel. The SERIAL 1 front-panel port is also available on the VMEbus P2 connector (see section 2.11 "VMEbus P2 Connector Pinout" on page 24). All ports may be configured for RS-232, RS-422, and RS-485 standard conformance via installing the respective FORCE COMPUTERS hybrids FH-00*x*.

- Factory option As factory option the SERIAL 2 front-panel port is also available on the VMEbus P2 connector (see section 2.11 "VMEbus P2 Connector Pinout" on page 24). The SERIAL-2-on-P2 and the wide-SCSI factory option are not available simultaneously.
- Jumpers and There are no on-board jumpers to configure the serial ports and no line terminations for RS-422 and RS-485 interfaces. If termination resistors are required to compensate various cable lengths and to reduce signal reflections, they must be installed externally to the SYS68K/CPU-60 (e.g. via a cable connector). The resistor value is application dependent, but a recommended value is 1000 Ω .
- Connector Both serial I/O ports 1 and 2 are available via a front-panel 9-pin D-Sub connector, per factory default only serial I/O port 1 is available via the P2 connector:
 - serial I/O port 1 is wired to the front-panel connector labeled SERIAL 1 and to the VMEbus P2 connector with 7 lines,
 - serial I/O port 2 is wired to the front-panel connector labeled SERIAL 2. As a factory option, serial I/O port 2 may also be wired to the VMEbus P2 connector (not available together with wide-SCSI factory option).

For the connection to the IOBP-1 back panel, see section 2.12 "SYS68K/IOBP-1" on page 28.

Pinout For the front-panel pinout of the serial lines, see below. For the P2 pinout see section 2.11 "VMEbus P2 Connector Pinout" on page 24.

204077 2 - 3 June

Table 5

Pinout of the front panel serial I/O ports config. for RS-232

	Pin	Signal
$1 \bigcirc 0 & 6 \\ 0 & 0 & 0 \\ 0 & 0 & 9 \\ 5 \end{pmatrix} 9$	1	DCD (Data Carrier Detect, input)
	2	RXD (Receive Data, input and out- put)
	3	TXD (Transmit Data, output)
	4	DTR (Data Terminal Ready, output)
	5	GND (Ground)
	6	DSR (Data Set Ready, input and out- put)
	7	RTS (Request to Send, output)
	8	CTS (Clear to Send, input)
	9	GND (Ground, output): supplied by FH-002 hybrid

Table 6

Pinout of the front panel serial I/O ports config. for RS-422

$ \begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 9 \\ 5 \end{array} $	Pin	Signal
	1	TXD– (Transmit Data, output)
	2	RTS- (Request to Send, output)
	3	CTS+ (Clear to Send, input)
	4	RXD+ (Receive Data, input)
	5	GND (Signal GND)
	6	TXD+ (Transmit Data, output)
	7	RTS+ (Request to Send, output)
	8	CTS- (Clear to Send, input)
	9	RXD– (Receive Data, input)

Table 7

Pinout of the front panel serial I/O ports config. for RS-485

$1 \bigcirc 0 & 6 \\ 0 & 0 & 0 \\ 0 & 0 & 9 \\ 5 \end{pmatrix} 9$	Pin	Signal
	1	RX-, TX-
	2	GND
	3	To be connected to GND via RS-485 cable
	4	n.c.
	5	GND
	6	RX+, TX+
	7	To be connected to GND via RS-485 cable
	8	GND
	9	n.c.

IMPORTANT

i

In case of the RS-485 configuration connect the pins 3 and 7 to GND via the RS-485 cable, e.g. by connecting them to the pins 2 and 8, respectively.

Default port setup

- FH-002 installed for RS-232 support
- Asynchronous communication
- 9600 Baud, 8 data bits, 1 stop bit, no parity
- Hardware handshake protocol
- Interface options To easily vary the serial I/O interfaces according to the application's needs FORCE COMPUTERS has developed RS-232, RS-422, and RS-485 hybrid modules: the FH-002, FH-003/FH-422T, and FH-007. The difference between FH-003 and FH-422T is that FH-422T has internal termination resistors. For each serial I/O port one of these 21-pin single in-line (SIL) hybrids is installed on-board:
 - serial I/O port 1: hybrid installed in location J21
 - serial I/O port 2: hybrid installed in location J22

After installing the correct hybrid for the port under consideration the port has to be configured accordingly by using the appropriate switch setting. Thereby, the following options are selectable:

- FH-002 installed:
 - RS-232 asynchronous
 - RS-232 synchronous master
 - RS-232 synchronous slave
- FH-003/FH-422T installed:
 - RS-422
- FH-007 installed:
 - RS-485

Switches selecting serial I/O options

- The following switches apply to the port configuration:
- port 1: SW10-2, SW12-1, SW12-4 (see "SW10-2" on page 13),
- port 2: SW10-1, SW12-2, SW12-3 (see "SW10-1" on page 13).

2.8 SCSI

Device: SCSI 53C720SE		
Frequency	CPU bus frequency	
Package	PQ160	
Accessible from	68060 CPU	
Access address	FFF8.0000 ₁₆	
Port width	Long	
Interrupt request level	Software programmable	
FGA-002 interrupt	Local IRQ #6	

The SCSI 53C720SE provides an 8-bit SCSI interface which is routed to the VMEbus P2 connector. The 8-bit SCSI interface at the VMEbus P2 is pinout compatible to the CPU-30 and CPU-40 (with EAGLE-01 or EA-GLE-10/11).

The local bus interface is 32-bit wide and able to transfer data via the DMA controller of the SCSI 53C720SE.

The active termination can be selected by means of switches (see "SW11-2" and "SW11-1" on page 14). TERMPWR is supported.

Factory option A 16-bit single-ended SCSI interface (wide SCSI) which is routed to the VMEbus P2 connector is available as factory option (see section 2.11 "VMEbus P2 Connector Pinout" on page 24). The wide-SCSI and the SERIAL-2-on-P2 factory option are not available simultaneously.

SCSI Bus Termination

IMPORTANT

i

- According to the SCSI specification, the interconnecting flat cable must be terminated at both ends.
- Before connecting SCSI devices ensure correct SCSI bus termination:
 - If the CPU board is not located at either end of the cable, the termination must be disabled.
 - If the CPU board is located at the cable's end, the termination must be enabled.

On the SYS68K/CPU-60 the termination of the SCSI bus is done by active terminators with a disconnect feature. This allows the outputs to be shut down to remove the terminator from the SCSI bus. It also reduces the standby power.

The disconnect input of the terminators is controlled by SW11-1 and SW11-2: default "OFF OFF = wide and 8-bit SCSI", see page 14.

SCSI bus The power for the terminator of any SCSI device will be provided from the CPU board directly, or from the SCSI bus itself. If the termination power is not delivered from any other SCSI device, it is delivered from the CPU board.

The TERMPWR (terminator power) supply from the CPU board is protected by a self-resetting fuse (1A max.) and a diode in series, as defined in the SCSI specification.

The on-board terminators draw power from the SCSI bus TERMPWR.

2.9 Floppy Disk – FDC

Device: FDC 37C65C	
Frequency	16 MHz
Package	44-pin PLCC
Accessible from	68060 CPU
Access address	FF80.3800 ₁₆
Port width	Byte
Interrupt request level	Software programmable
FGA-002 interrupt	Local IRQ #1

The FDC signals are available at the VMEbus P2 connector (see section 2.11 "VMEbus P2 Connector Pinout" on page 24).

An I/O back panel can be plugged onto the rear side of the backplane to interface to standard FDC connectors (see section 2.12 "SYS68K/IOBP-1" on page 28).

2.10 Ethernet – LAN

Device: LAN AM 79C965A	
Frequency	68060 CPU bus frequency
Package	PQ160
Accessible from	68060 CPU
Access address	FFF0.0000 ₁₆
Port width	Word only in 16-bit mode, long in 32-bit mode
Interrupt request level	Software programmable
FGA-002 interrupt	Local IRQ #7

The Ethernet AUI interface is available at the front panel via a 15-pin D-Sub connector. As factory option Cheapernet is available via an SMB connector instead of the Ethernet AUI interface.

The CPU bus interface is 32-bit wide and able to transfer data via the DMA controller of the AM 79C965A.

The following table shows the pinout of the factory default Ethernet connector:

	Pin	Signal
	1	GND
	2	Collision +
	3	Transmit data +
000000	4	GND
	5	Receive data +
	6	GND
	7	n.c.
	8	GND
	9	Collision –
	10	Transmit data –
	11	GND
	12	Receive data –
	13	+12 V DC
	14	GND
	15	n.c.

Table 815-pin AUI-Ethernet connector

Ethernet address The CPU board's Ethernet address is displayed in the banner when entering FGA Boot.

2.11 VMEbus P2 Connector Pinout

I/O signals

The I/O signal assignment on the VMEbus P2 connector allows interconnections using

- the SYS68K/IOBP-1 (8-bit SCSI, floppy disk, and serial I/O see section 2.12 "SYS68K/IOBP-1" on page 28)
- and the IOPI-2 (8-bit SCSI, floppy disk, and serial I/O see the *IOPI-2 User's Installation Manual*).

IMPORTANT



In the following 2 figures unbracketed signals are available as factory default. Additionally,

- "*" marks the signals which are available with the wide SCSI factory option. They are implemented via 0-Ohm resistors.
- "**" marks the signals which are available with the FDC eject factory option.
- "***" marks the signals which are available with the SERIAL-2-on-P2 factory option.
- FDC DSEL1 is also available at C7 to provide backward compatibility to FDC DESL3.
- FDC DSEL2 is also available at C3 to provide backward compatibility to FDC DESL4.
- Instead of FDC DCHG, there formerly was FDC READY. However, the manufacturers of floppy disk drives have agreed upon not supporting the FDC READY signal any longer and using FDC DCHG (disk change) only.

Figure 3 P2 connector pinout with serial I/O config. for RS-232

	С
1	⊖— FDC RPM
	G- FDC HLOAD (FDC EJECT**)
	O FDC DSEL2
	— FDC INDEX
5	G FDC DSEL1
	⊖ FDC DSEL2
	⊖ FDC DSEL1
	⊖ FDC MOTOR
	⊖— FDC DIREC
10	⊖— FDC STEPX
	⊖— FDC WDATA
	⊖— FDC WGATE
	⊖ FDC TRK00
	⊖ FDC WPROT
15	⊖— FDC RDATA
	\bigcirc FDC SDSEL
	⊖ FDC DCHG
	⊖— n.c.
	⊖— n.c.
20	O − n.c. (SCSI Data 8*)
	⊖— SCSI Data 9
	⊖ n.c. (SCSI Data 10*)
	O n.c. (SCSI Data 11*)
	O Serial DTR_2*** (SCSI Data 12*)
25	O Serial DSR_2*** (SCSI Data 13*)
	G Serial RTS_2*** (SCSI Data 14*)
	O Serial CTS_2*** (SCSI Data 15*)
	G Serial DCD_2*** (SCSI DPB*)
• •	Θ Serial DCD_1
30	
~~	Θ Serial TxD_1
32	Θ — Serial DTR_1
	5 10 15 20

Figure 4

P2 connector pinout with serial I/O config. for RS-422

<u> </u>		
Α		С
SCSI Data 0	1	⊖ FDC RPM
SCSI Data 1		G- FDC HLOAD (FDC EJECT**)
SCSI Data 2		FDC DSEL2
SCSI Data 3		G- FDC INDEX
SCSI Data 4	5	⊖ FDC DSEL1
SCSI Data 5		G FDC DSEL2
SCSI Data 6		⊖ FDC DSEL1
SCSI Data 7		⊖ FDC MOTOR
SCSI DPA —O		G- FDC DIREC
GND —	10	⊖— FDC STEPX
GND —		O— FDC WDATA
GND —		⊖— FDC WGATE
TERMPWR -O		O— FDC TRK00
GND —		⊖ FDC WPROT
GND —	15	⊖— FDC RDATA
SCSI ATN —		⊖ FDC SDSEL
GND —		⊖— FDC DCHG
SCSIBSY —		⊖— n.c.
SCSI ACK —		⊖— n.c.
SCSI RST —	20	a
SCSI MSG		⊖— SCSI Data 9
SCSI SEL		G → n.c. (SCSI Data 10*)
SCSI CD		O − n.c. (SCSI Data 11*)
SCSI REQ		G— Serial RXD+_2*** (SCSI Data 12*)
SCSI IO —O	25	G— Serial TXD+_2*** (SCSI Data 13*)
n.c. (Serial CTS+ $_2^{***}$) \longrightarrow		O Serial RTS+_2*** (SCSI Data 14*)
n.c. (Serial RXD -2^{***}) —		G Serial CTS+_2*** (SCSI Data 15*)
n.c. (Serial RTS -2^{***}) $-$		G— Serial TXD–_2*** (SCSI DPB*)
Serial TXD+_1 $-$	20	G— Serial TXD–_1
Serial RTS+ $_1$ \longrightarrow	30	O Serial RTS1
Serial CTS1	22	G— Serial CTS+_1
Serial RXD1	32	G— Serial RXD+_1

Figure 5

P2 connector pinout with serial I/O config. for RS-485

		8
Α		С
SCSI Data 0	1	⊖ FDC RPM
SCSI Data 1		G- FDC HLOAD (FDC EJECT**)
SCSI Data 2		FDC DSEL2
SCSI Data 3		G— FDC INDEX
SCSI Data 4	5	⊖ FDC DSEL1
SCSI Data 5		FDC DSEL2
SCSI Data 6		G— FDC DSEL1
SCSI Data 7		⊖ FDC MOTOR
SCSI DPA		G— FDC DIREC
GND —	10	G→ FDC STEPX
GND —		O FDC WDATA
GND —		O FDC WGATE
TERMPWR -O		O FDC TRK00
GND —		O FDC WPROT
GND —	15	⊖— FDC RDATA
SCSI ATN —		O FDC SDSEL
GND —		⊖— FDC DCHG
SCSI BSY —		⊖— n.c.
SCSI ACK —		⊖— n.c.
SCSI RST	20	O── n.c. (SCSI Data 8*)
SCSI MSG		O— SCSI Data 9
SCSI SEL		O— n.c. (SCSI Data 10*)
SCSI CD —		Q— n.c. (SCSI Data 11*)
SCSI REQ		O— Serial RX+_2, TX+_2
SCSI IO ——	25	⊖— n.c.
n.c. — 🔿		⊖— n.c.
Serial RX2, TX2		⊖— GND
GND —		O— Serial RX2, TX2
n.c. — 🔿		O— Serial RX1, TX1
n.c. — 🔿	30	G GND
GND —		<u>G</u> n.c.
Serial RX1, TX1 —	32	G— Serial RX+_1, TX+_1

IMPORTANT



Note that

Serial 1, 2:

- the pins A30 and C31 must be connected to GND externally in case of the serial-1 RS-485 configuration.
- the pins A26 and C26 must be connected to GND externally in case of the serial-2 RS-485 configuration.

2.12 SYS68K/IOBP-1

As a separate price list item FORCE COMPUTERS offers a SYS68K/IOBP-1 I/O panel which is plugged into the VMEbus backplane from its rear.

NOTICE

To avoid damage to the board, do not use the SYS68K/IOBP-1 for the SYS68K/CPU-60 if serial port #2 is configured as RS-422.

The SYS68K/IOBP-1 enables easy connection to the I/O signals which are available on the CPU board's P2 connector.

Figure 6

SYS68K/IOBP-1 pin	assignment for VME P2
-------------------	-----------------------

-	0
Α	С
SCSI DB 0 - 0 1	-
SCSI DB 1 -O	О —
SCSI DB 2	O— FDC Drive Select 4 (2)
SCSI DB 3	O— FDC Index
SCSI DB 4 — 5	O— FDC Drive Select 1
SCSI DB 5	O— FDC Drive Select 2
SCSI DB 6 -O	O— FDC Drive Select 3 (1)
SCSI DB 7 —	O— FDC Motor On
SCSI DB P	O— FDC Direction In
GND - 10	÷ 1
GND —	O— FDC Write Data
GND —	O— FDC Write Gate
SCSI TERMPWR	O— FDC Track 000
GND —	O— FDC Write Protect
GND — 15	*
SCSI ATN —	G— FDC Side Select
GND —	⊖ FDC Disk Change [®]
SCSI BSY —	<u>Ө</u> —
SCSI ACK —	⊖ GND
SCSIRST - 20	*
SCSI MSG —	G—
SCSI SEL $-$	⊖— GND
SCSI C/D	O GND
SCSI REQ	<u> </u>
SCSII/O — 25	*
— — <u> </u>	Ģ—
GND —	— reserved
	G reserved
SER DSR	SER DCD
SER RTS - 30	
SER CTS -	G SER TXD
SER GND - 32	O SER DTR

* Instead of FDC DCHG, there formerly was FDC READY (see note on page 25).

The SYS68K/IOBP-1 contains the following connectors:

- P2 for the standard SCSI interface,
- P3 for the floppy disk interface,
- and P5 for the serial I/O port 1.

All row A and C pins of the VMEbus P2 connector are routed to the 64-pin male P4 connector on SYS68K/IOBP-1. However, the P4 connec-

tor pinout differs from the VME P2 connector by the counting direction: pin 1 of P4 = pin 32 of P2, ..., pin 32 of P4 = pin 1 of P2.

2.13 Testing the CPU Board Using VMEPROM

VMEPROM is a firmware providing a real-time multitasking multiuser monitor program. It is stored in the on-board system PROM.

- Booting up To start VMEPROM automatically during power up or reset, the VMEPROM MODE 1 and MODE 2 rotary switches must both be set to F_{16} . During booting FGA Boot is executed. After the successful pass of the self-test routine, the front-panel 7-segment hexadecimal display is switched off and its decimal point is periodically switched on and off.
- POST codes If the SYS68K/CPU-60 fails during booting, the following POST (Power On SelfTest) codes indicate the status at the time of failure. The POST codes are displayed as status information during boot on the front-panel 7-segment hexadecimal display. The following table lists the POST codes in the order they occur during booting.

Table 9	POST codes indicating boot status
---------	--

POST code	Description
cryptic code	When a 'cryptic' code is displayed, a general hard- ware error occurred. FGA Boot cannot be started.
<off></off>	Read board ID from port and initialize 7-segment hexadecimal display.
0	Initialize the 68060 CPU registers CACR, ITT x , and DTT x , disable caches. FGA Boot has already left the boot-mode in this state.
1	Initialize the front-panel serial I/O port 1.
2	Initialize the CIO devices.
3	Identify board features and pre-select initialization se- quence to follow. Read serial ID-ROM.
4	Determine CPU clock frequency (with cache en- abled).
5	Determine capacity of main memory.
6	Verify local SRAM contents and store default values if checksum is wrong.
7	Perform auto-configuration (check hardware for spe- cial conditions such as being plugged in slot-1). If need, update SRAM value.

	POST code	Description	
	8	Test for EAGLE modules (not applicable for SYS68K/CPU-60).	
	9	Read front-panel rotary switches and store to SRAM.	
	A	Check for firmware to start (default VMEPROM).	
	b	If the abort key is asserted or if there is no firmware to start, display the FGA Boot banner and start the shell.	
	С	Initialize FGA-002, arbiter, user LED and other hard- ware. Set up VMEbus A32 slave window (and A24 if enabled).	
	d	Clear DRAM (fill with 0) to initialize parity.	
	E	Call user program.	
	F	Try to execute the firmware.	
	<off></off>	Left FGA Boot, started firmware.	
System controller	If the board is configured as system controller (i.e. SYS68K/CPU-60 is installed in slot 1), FGA Boot automatically enables the FGA-002 arbiter and switches on the user LED.		
Starting a test after booting	To test the CPU after the ? prom	board for correct operation enter the following command pt:	
	? SELFTEST		
	er, it tests some interrupt. The t	es not provide a full-featured power-on self-test. Howev- I/O devices, the main memory, and the system timer tick ime SELFTEST takes for testing depends on the main Allow approximately one minute per Mbyte.	
Correct operation	After all tests ha	we been done, the following message is displayed:	
-	VMEPROM Hardware Selftest		
	I/O test Memory test . Clock test	passed	

POST codes indicating boot status (cont.)

204077 2 - 3 June 1999

3 Hardware

The SYS68K/CPU-60 is a high performance single-board computer providing a 32-bit master/slave VMEbus interface including DMA. It is based on

- the 68060 CPU (see section 3.4 "68060 CPU" on page 45),
- the FORCE gate array FGA-002 (see section 3.7 "FGA-002 Gate Array" on page 51),
- and the VMEbus (see section 3.15 "VMEbus Interface" on page 75).

Described features


The SYS68K/CPU-60 provides

- on-board shared DRAM (see section 3.8 "DRAM" on page 52)
- system PROM (see section 3.10 "System PROM" on page 62)
- boot PROM (see section 3.11 "Boot PROM" on page 64)
- on-board local SRAM (with on-board battery backup) (see section 3.13 "Local SRAM" on page 69) and optional on-board user SRAM (with on-board battery backup) (see section 3.9 "User SRAM (factory option)" on page 61)
- on-board real-time clock (with on-board battery backup) (see section 3.14 "Real-Time Clock RTC 72423" on page 71)
- Ethernet interface, available at the front panel (see section 3.21 "Ethernet LAN AM 79C965A" on page 96)
- single-ended SCSI interface and optional wide-fast-SCSI instead of the standard SCSI interface (see section 3.19 "SCSI – 53C720SE" on page 92)
- floppy interface (see section 3.20 "Floppy Disk FDC 37C65C" on page 94)
- two RS-232 serial I/O ports (see section 3.18 "Serial I/O SCC AM 85C30" on page 89)
- DMA controllers The following devices are collectively referred to as DMA controllers of the SYS68K/CPU-60 because they themselves provide an on-chip DMA controller:
 - FGA-002 Gate Array,
 - SCSI 53C720SE,
 - and Ethernet LAN AM 79C965A.

Front panel	The front panel of the SYS68K/CPU-60 provides an Ethernet port (see section 3.21 "Ethernet – LAN AM 79C965A" on page 96) and 2 serial ports (see section 3.18 "Serial I/O – SCC AM 85C30" on page 89). These ports serve as console port, for download and for data communication.		
Interfaces on VMEbus P2	The following interfaces are available on the 3-row VMEbus P2 connector (see section 2.11 "VMEbus P2 Connector Pinout" on page 24):		
connector	 serial port 1 and 2 (see section 3.18 "Serial I/O – SCC AM 85C30" on page 89; note, however, that serial port 2 is only available if the wide SCSI factory option is not installed), 		
	• the SCSI interface (see section 3.19 "SCSI – 53C720SE" on page 92),		
	• and the floppy interface (see section 3.20 "Floppy Disk – FDC 37C65C" on page 94).		
Factory options	The following factory options are available:		
	• capacity of DRAM (see section 3.8 "DRAM" on page 52 and "DRAM" on page 2)		
	• on-board user SRAM (with on-board battery backup) (see section 3.9 "User SRAM (factory option)" on page 61 and "User SRAM" on page 2)		
	• capacity of system PROM (see section 3.10 "System PROM" on page 62 and "System PROM" on page 2)		
	• capacity and type of boot PROM (see section 3.11 "Boot PROM" on page 64 and "Boot PROM" on page 2)		
	 capacity of local SRAM (see section 3.13 "Local SRAM" on page 69 and "Local SRAM" on page 3) 		
	• capacity of user flash (see section 3.12 "User Flash" on page 68 and "User flash" on page 3)		
	• wide-fast-SCSI instead of the standard SCSI interface (see section 3.19 "SCSI – 53C720SE" on page 92): not available together with the SERIAL-2-on-P2 option.		
	• SERIAL-2-on-P2 option wide-fast-SCSI instead of the standard SCSI interface (see section 3.19 "SCSI – 53C720SE" on page 92): not available together with the SERIAL-2-on-P2 option.		



SYS68K/CPU-60 block diagram



3.1 SYS68K/CPU-60 Memory Map

The SYS68K/CPU-60 is designed to utilize the entire 4-Gbyte address space of the 68060 CPU.

As the following table and section 3.15.3 "Master Interface: Data Transfer Size" on page 78 show the memory map of the SYS68K/CPU-60 is divided into address ranges for

- local memory,
- local I/O,
- FGA-002 internal registers,
- and the VMEbus address range (for the message broadcast area see table 43 "Address ranges related to AM codes" on page 77).

IMPORTANT



- Before erasing or programming the system PROM ensure that you do not destroy the VMEPROM image. The VMEPROM image resides in the first 512 Kbyte of the system PROM starting at address FF00.0000₁₆ and ending at FF08.0000₁₆.
- Before erasing or programming the boot PROM ensure that you do not destroy the FORCE COMPUTERS FGA Boot image. Before erasing or programming make a copy of the boot PROM device 1 in socket J70.
- The Ethernet LAN AM 79C965A decodes itself and uses only the first 32 bytes. Accesses via this area are terminated by a bus error. All other register address spaces are mirrored.
- Always remember the following access rule for any reserved bits in any SYS68K/CPU-60 register: written as 0 read as undefined.
- All registers must be written or read using the data path width documented for the respective register.
- Always remember that in descriptions of data path widths byte refers to 8 bit, word to 16 bit, and long to 32 bit

Table 10

SYS68K/CPU-60 memory map

Address range	Device	VMEbus accessible	Cache	Burst	Access width
0000.0000 ₁₆ 003F.FFFF ₁₆	DRAM: contributing to shared RAM, address range depends on memory capacity	Y	Y	Y	32/16/8
00 <i>xx</i> .0000 ₁₆ 005F.FFFF ₁₆	User SRAM (factory option): con- tributing to the shared RAM, consec- utive to DRAM	Y	Y	Y	32/16/8
00 <i>xx</i> .0000 ₁₆ FAFF.FFFF ₁₆	VME A32 extended address space (consecutive to DRAM and user SRAM)	n/a	N	Y	32/16/8
FB00.0000 ₁₆ FBFE.FFFF ₁₆	VME A24 standard address space	n/a	N	Y	32/16/8
FBFF.0000 ₁₆ FBFF.FFFF ₁₆	VME A16 short address space	n/a	N	Y	32/16/8
FC00.0000 ₁₆ FCFE.FFFF ₁₆	VME A24 standard address space	n/a	N	Y	16/8
FCFF.0000 ₁₆ FCFF.FFFF ₁₆	VME A16 short address space	n/a	N	Y	16/8
FD00.0000 ₁₆ FEFF.FFFF ₁₆	reserved	n/a	n/a	n/a	n/a
FF00.0000 ₁₆ FF3F.FFFF ₁₆	System PROM: address range de- pends on system flash capacity	N	Y	Y	32/16/8
	SYS68K/CPU-60 Parameters and Timers – CIO Z8536:				
FF80.0C00 ₁₆ FF80.0DFF ₁₆	CIO1	N	N	Ν	8
FF80.0E00 ₁₆ FF80.0FFF ₁₆	CIO2	N	Ν	Ν	8
FF80.1000 ₁₆	Slot-1 status register (RO)	N	N	N	8
FF80.2000 ₁₆ FF80.21FF ₁₆	Serial I/O – SCC AM 85C30	N	N	N	8
FF80.3000 ₁₆ FF80.31FF ₁₆	Real-Time Clock – RTC 72423	N	N	Ν	8
FF80.3800 ₁₆ FF80.39FF ₁₆	Floppy Disk – FDC 37C65C	N	N	N	8

Address range	Device	VMEbus accessible	Cache	Burst	Access width
FFC0.0000 ₁₆ FFC7.FFFF ₁₆	Local SRAM	N	Y	N	32/16/8
FFC8.0000 ₁₆ FFCF.FFFF ₁₆	User Flash	N	Y	N	32/16/8
FFD0.0000 ₁₆ FFDF.FFFF ₁₆	FGA-002 Gate Array internal reg.	n/a	N	N	32/16/8
FFE0.0000 ₁₆ FFEF.FFFF ₁₆	Boot PROM	N	Y	N	32/16/8
FFF0.0000 ₁₆ FFF3.FFFF ₁₆	Ethernet – LAN AM 79C965A	N	Ν	N	32/16/8
FFF4.0000 ₁₆ FFF7.FFFF ₁₆	Register area (see section 3.6 "RIALTO Bus Bridge" on page 50 and section 3.8.1 "Register Set" on page 53 for memory control)	N	N	N	reg. depen- dent
FFF8.0000 ₁₆ FFFB.FFFF ₁₆	SCSI – 53C720SE	N	N	N	32/16/8
FFFC.0000 ₁₆ FFFF.FFFF ₁₆	reserved	n/a	n/a	n/a	n/a

Table 10SYS68K/CPU-60 memory map (cont.)

3.2 SYS68K/CPU-60 Interrupt Map

The FGA-002 monitors the VMEbus and all SYS68K/CPU-60 interrupt requests (IRQ):

- interrupt requests of all seven VMEbus interrupt levels,
- interrupt requests from on-board devices, e.g., from the SCSI and the floppy disk controller,
- and the FGA-002 specific interrupt requests.

ACFAIL* and SYSFAIL*	Additionally, the VMEbus signals ACFAIL* and SYSFAIL* can be pro- grammed to interrupt the CPU on a software programmable level.
Flexible interrupt programming	Every interrupt source, including the VMEbus IRQs, can be programmed to interrupt the CPU on an individually programmable priority level, from 1 through 7. The FGA-002 may supply the interrupt vector, or it may initiate an inter- rupt vector fetch from the I/O device or from the VMEbus.

1999; last documentation change with SYS68K/CPU-60 PCB Rev. 0.

FGA-002	Interrupt vectors supplied by the FGA-002 all share a basic vector and a
supplied	fixed vector offset for each source. The basic vector is software program-
interrupt vectors	mable.
	The table below shows the local interrupt requests of the FGA-002 pro-
	grammed for the local devices. For information on the vector offset and
	on programming the IRQ level, refer to the FORCE Gate Array FGA-002
	User's Manual.

Table 11SYS6	8K/CPU-60 interrupt map
--------------	-------------------------

Function	Device	FGA-002 IRQ	IRQ level	Vector supplied by
Watchdog timer	Memory control	LIRQ0	sw. prog.	FGA-002
Floppy disk	FDC 37C65C	LIRQ1	sw. prog.	FGA-002
Timer 3	CIO Z8536 (CIO1)	LIRQ2	sw. prog.	FGA-002
Timer 2	CIO Z8536 (CIO1)	LIRQ3	sw. prog.	FGA-002
CPU board parameters	CIO Z8536 (CIO1 and CIO2)	LIRQ4	sw. prog.	CIO or FGA-002
SCC	SCC AM 85C30	LIRQ5	sw. prog.	SCC or FGA-002
SCSI	SCSI 53C720SE	LIRQ6	sw. prog.	FGA-002
Ethernet	LAN AM 79C965A	LIRQ7	sw. prog.	FGA-002

3.3 SYS68K/CPU-60 Parameters and Timers – CIO Z8536

The configuration and status information for several SYS68K/CPU-60 parameters and six 16-bit timers are accessible via 2 CIO Z8536 (see data sheet "CIO Z8536" in section 5).

Parameters	The following parameters can be read or written:
– timers	• reading whether an interrupt request has been generated by one of the timers 2 or 3 from CIO1 (see table 13 "CIO1 port C data register" on page 41 and table 14 "CIO1 port B data register" on page 42),
– DRAM	• reading the DRAM capacity (see table 13 "CIO1 port C data register" on page 41 and table 16 "CIO2 port C data register" on page 44),
– ID-ROM	 controlling and reading the status of the serial ID-ROM signals (see table 14 "CIO1 port B data register" on page 42) for reading the CPU-board's Ethernet address (see section 3.21 "Ethernet – LAN AM 79C965A" on page 96),
– MODE <i>x</i>	• reading the setting of the 2 front-panel rotary switches (see table 15 "CIO1 port A data register (including MODE x status register)" on page 43),
- A24-to-A32	• controlling the availability of the automatic A24 expansion (see table 16 "CIO2 port C data register" on page 44) and the A24-to-A32 address translation (see table 18 "CIO2 port A data register" on page 45),
– board ID	• reading the CPU board identification number (see table 17 "CIO2 port B data register" on page 44),
– DIAG	• controlling the front-panel DIAG 7-segment hexadecimal display (see table 17 "CIO2 port B data register" on page 44),
CIO counters and timers	CIO1 and CIO2 both offer 3 independently programmable 16-bit timers with 500 ns resolution which can also be used as counters. For information on CIO1 timer 2 and 3 see section 3.3.1 "MEM-60 DRAM Capacity and CIO1 Timer 3" on page 41 and section 3.3.2 "Flash VPP, Floppy Disk Control, and CIO1 Timer 2" on page 42.
Clock	The peripheral clock of both CIO devices is connected to a 4 MHz source.
IRQ	The interrupt request output of both CIO devices use LIRQ4 of the FGA-002. The interrupt vectors are supplied by the CIO devices. CIO1 has the higher interrupt priority in the daisy chain.
CIO access	The CIO devices are accessible via the 8-bit local I/O bus (byte mode).

Hardware

Table 12SYS68K/CPU-60 parameters and timers register map and CIO loc.

Address	CIO device	On-board location	Register name
FF80.0C00 ₁₆	1	J35	CIO1 port C data reg.
FF80.0C01 ₁₆			CIO1 port B data reg.
FF80.0C02 ₁₆			CIO1 port A data reg.
FF80.0C03 ₁₆			CIO1 ctrl. and pointer reg. (see data sheet "CIO Z8536" in section 5)
FF80.0E00 ₁₆	2	J34	CIO2 port C data reg.
FF80.0E01 ₁₆			CIO2 port B data reg.
FF80.0E02 ₁₆			CIO2 port A data reg.
FF80.0E03 ₁₆			CIO2 ctrl. and pointer reg. (see data sheet "CIO Z8536" in section 5)

3.3.1 MEM-60 DRAM Capacity and CIO1 Timer 3

Table 13	CIO1 port C data register
----------	---------------------------

FF80.0C00	16							
Bit	7	6	5	4	3	2	1	0
Value	acces	used as masking bits for write accesses to bit 30 (e.g.: if bit 4 is 1, bit 0 cannot be written)					T3IRQ	
MC[20] (RO)		y modul						he MEM-60 apacity" or
T3IRQ (W)	16-bit level (spondin FGA-0 erate an local II bit val	T3IRQ controls the interrupt request output for timer 3 of CIO1. The 16-bit timer can generate interrupt requests at a software programmable level (the <i>FORCE Gate Array FGA-002 User's Manual</i>). The corresponding interrupt request line is connected to the local IRQ #2 of the FGA-002. Additionally, the timer 3 of CIO1 can be programmed to generate an interrupt on the interrupt request line which is connected to the local IRQ #4 of the FGA-002. For information on the interpretation of the bit value of T3IRQ see data sheet "CIO Z8536" in section 5 and the <i>FORCE Gate Array FGA-002 User's Manual</i> .						

3.3.2 Flash V_{PP}, Floppy Disk Control, and CIO1 Timer 2

Table 14		CIOI port B data register							
FF80.0C0	1 ₁₆								
Bit		7	6	5	4	3	2	1	0
Value		ID_SCL	ID_SDA	FLVPP	F_DCH GEN	F_ ADDIR	F_ PCVAL	F_ DRV	T2IRQ
ID_SCL (W)		ID_SCL controls the ID-ROM SCL signal (I ² C bus), see "Ethernet r address" on page 97.							ernet node
ID_SDA (R/W)		ID_SDA controls and indicates the status of the ID-ROM serial data signal (I^2C bus), see "Ethernet node address" on page 97.							al data sig-
FLVPP (W)		FLVPP c memory			-	-			or the flash
	= 0	V _{PP} is tur	rned on.						
	= 1	V _{PP} is tu	rned off.						
F_ <i>xxxxxx</i> (W)		F_DCHGEN, F_ADDIR, F_PCVAL, and F_DRV control the FDC37C65 floppy disk drive interface (for the signals related to F_DCHGEN F_PCVAL, and F_DRV see section 3.20 "Floppy Disk – FDC 37C65C on page 94).						_DCHGEN,	
– F_DRV		DRV signal							
- F_PCVAL		PCVAL signal							
- F_ADDIR		F_ADDI	R control	s the AU	X DMA t	ransfer d	irection:		
	= 0	DMA wr	ite to FD	C.					
	= 1	DMA rea	d from F	DC.					
- F_DCHGEN	ſ	DCHGEN	N signal						
T2IRQ (W)		16-bit tin level. Tin correspon the FGA- generate the local	ner can g ner 2 can nding inte 002. Add an interru IRQ #4 o ilue of T2	enerate i be linke errupt rec ditionally upt on th f the FGA 2IRQ see	nterrupt r d with tir quest line r, the time e interrup A-002. Fo data she	requests a ner 1 to e is conne er 2 of C ot request or informa et "CIO 2	tt a softw establish cted to th IO1 can line whi ation on the Z8536" in	vare prog a 32-bit ne local be progr ich is co he interp	CIO1. The grammable timer. The IRQ #3 of cammed to nnected to retation of a 5 and the

Table 14CIO1 port B data register

204077

3.3.3 MODE *x* Rotary Switch Setting

Rotary switches – reset and abort	The MODE <i>x</i> rotary switches serve a special function in conjunction with the reset and abort keys. This function is built into the boot PROM and is described in detail in the boot software description of the <i>FORCE Gate Array FGA-002 User's Manual</i> .
– applications	For application programs, the rotary switches can be used as a general purpose input channel for diagnostics, configuration selection, or automatic system boot with different configurations.
– VMEPROM	VMEPROM uses the rotary switches for automatic configuration (see section 6.2.3 "Rotary Switches" on page 128).

Table 15	CIO1 port A data register (including MODE x status register)
	cioi porti il data register (including mobil » status register)

FF80.0C02 ₁₆								
Bit	7	6	5	4	3	2	1	0
Value	RS2B[3.	0]			RS1B[3.	0]		
(RO) = F ₁₆	RS2B[30] is commonly referred to as MODE 2 status register indicat- ing the setting of the MODE 2 front-panel rotary switch: MODE 2 is set to F. MODE 2 is set to E.							
(RO) = F ₁₆	RS1B[30] is commonly referred to as MODE 1 status register indicating the setting of the MODE 1 front-panel rotary switch:MODE 1 is set to F.MODE 1 is set to E.							
	•••							

3.3.4 On-board DRAM Capacity and Automatic A24 Expansion

CIO2 port C data register

FF80.0E00 ₁₆									
Bit		7	6	5	4	3	2	1	0
Value		accesse	used as masking bits for write accesses to bit 30 (e.g.: if bit 4 is 1, bit 0 cannot be written)]		A24E
MC[20] (RO)			MC[20] indicate the capacity of the installed on-board DRAM (see section 3.8.5 "Reading the DRAM Capacity" on page 57).						
A24E (W)		A24E controls the availability of the A24 expansion.							
	= 0	A24 expansion enabled (A24 and A32 enabled).							
	= 1	A24 expa	ansion dis	sabled (or	nly A32 e	nabled).			

3.3.5 Board ID and DIAG Display


Table 17	Table	17
----------	-------	----

Table 16

CIO2 port B data register

FF80.0E01 ₁₆								
Bit	7	6	5	4	3	2	1	0
Value	DP	SEG_G	SEG_F	SEG_E	SEG_D	SEG_C	SEG_B	SEG_A
DP and SEG_G SEG_A (R/W)	cate the of CPU tory opt or insta identific After th mal poin	When reading these bits directly after power-up or reset these bits indi- cate the CPU board identification number which is assigned to every type of CPU board. The CPU identification number does not identify the fac- tory options which might be available for CPU speeds, memory capacity, or installed modules. In case of the SYS68K/CPU-60 the CPU board identification number is $40_{10} = 28_{16} = 10.1000_2$. After the first reading of these bits the bits control the status of the deci- mal point (DP) and the segments (SEG_GSEG_A) in the front-panel hexadecimal display (see figure below for naming conventions).						
= 0	The resp	pective par	rt of the d	lisplay is	turned of	f.		

= 1 The respective part of the display is turned on.




CB Rev. 0.1

94077 June

Page 44

Figure 8

Naming the parts of the front-panel hexadecimal display



3.3.6 A24-to-A32 Address Translation

Table 18	CIO2 port A data reg	gister
----------	----------------------	--------

FF80.0E02 ₁	6							
Bit	7	6	5	4	3	2	1	0
Value	A[31.	A[3124]						
A[3124] (W)				-				CIO2 port (the A312

If the automatic A24 expansion is enabled (see table 16 "CIO2 port C data register" on page 44), A[31...24] control the status of the A31...24 address lines (see section 3.15.7 "Slave Interface: Address Modifier Decoding and A24 Slave Mode" on page 81).

3.4 68060 CPU

The 68060 CPU is one of the fundamental components of the SYS68K/CPU-60. Therefore, the *M68060 User's Manual* is delivered together with this *Technical Reference Manual*.

3.4.1 Hardware Interface of the 68060 CPU

The 68060 CPU uses a non-multiplexed address and data bus. The bus interface supports synchronous data transfers between the CPU and other devices in the system.

CPU-driven	The CPU drives the address signals $(A0 - A31)$, the size signals (SIZ0,
signals	SIZ1) and the transfer cycle modifier (TM0 – TM2) on every cycle, inde-
	pendently of a cache hit or miss. These signals are used to decode the
	memory map of the CPU board.
	The hardware on the CPU board is notified by the address and data strobe
	signals that the current cycle is not a cache cycle and that the decoding
	outputs are strobed to be valid.
	The 22 data lines (D0 D21) are also driven by the 68060 CDU on write

The 32 data lines (D0 - D31) are also driven by the 68060 CPU on write cycles.

CPU sensed signals	The 32 data lines $(D0 - D31)$ are sensed on read cycles. The size of the data transfer is defined by the SIZE output signals (always driven by the 68060 CPU). Cycles are acknowledged by the transfer acknowledge (TA) signal.
Bus error generation	In case of bus operation a bus error will be generated if a device does not respond correctly.
Bus error sensing	A bus error is sensed by the CPU via the TEA signal. If a bus error oc- curs, the current cycle is aborted (illegal transfer or incorrect data) and exception handling starts. VMEbus transfers may also be aborted via TEA. If TA and TEA are sensed simultaneously, the CPU enters the retry bus operation sequence. A retry happens, whenever the CPU tries to access a device on the I/O bus or the VMEbus and an external master accesses the shared RAM simultaneously.

3.4.2 Instruction Set of the 68060 CPU

For the 68060 CPU instruction set and for further information concerning programming, refer to the 68060 User's Manual.

3.4.3 Vector Table of the 68060 CPU

This table lists all vectors defined and used by the 68060 CPU.

Table 19 6

68060 CPU exception	n vector assignments
---------------------	----------------------

Vector number(s)	Vector offset (Hex)	Assignment
0 1	000 ₁₆ 004 ₁₆	Reset initial interrupt stack pointer Reset initial program counter
23	008 ₁₆ 00C ₁₆	Access fault (bus error) Address error
4 5 6 7 8 9	$\begin{array}{c} 010_{16} \\ 014_{16} \\ 018_{16} \\ 01C_{16} \\ 020_{16} \\ 024_{16} \end{array}$	Illegal instruction Integer divide by zero CHK, CHK2 instruction TRAPcc, TRAPV instructions Privilege violation Trace

04077

SYS68K/CPU-60

Table 19

68060 CPU exception vector assignments (cont.)

Vector	Vector	
number(s)	offset (Hex)	Assignment
10	028 ₁₆	Line 1010 emulator (unimplemented A-line opcode)
11	02C ₁₆	Line 1111 emulator (unimplemented F-line opcode)
12	030 ₁₆	Emulator interrupt
13	03416	unused by MC68060
14	038 ₁₆	Format error
15	03C ₁₆	Uninitialized interrupt
16 – 23	040 ₁₆ 05C ₁₆	reserved (unassigned)
24	060 ₁₆	Spurious interrupt Interrupt autovector for level
25	06416	
26	06816	2
27	06C ₁₆	3
28	07016	4
29	07416	5
30	078 ₁₆	6
31	07C ₁₆	7
32 – 47	080 ₁₆ 0BC ₁₆	TRAP #0 – 15 instruction vectors
		FPCP
48	0C016	branch or set on unordered condition
49	0C4 ₁₆	inexact result
50	0C8 ₁₆	divide by zero
51	OCC ₁₆	underflow
52	ODO ₁₆	operand error
53	OD4 ₁₆	overflow
54	0D8 ₁₆	signalling SNAN
55	ODC ₁₆	unimplemented data type
56	0E0 ₁₆	unused by MC68060
57	0E4 ₁₆	Defined for 68852, unused by 68060
58	0E8 ₁₆	Defined for 68852, unused by 68060
59	0EC ₁₆	reserved (unassigned)
60	0F0 ₁₆	Unimplemented effective address
61	0F4 ₁₆	Unimplemented integer instruction
62 - 63	0F8 ₁₆ 0FC ₁₆	reserved (unassigned)
64 – 255	100 ₁₆ 3FC ₁₆	User defined vectors (192)

3.5 Watchdog Timer

There is a watchdog timer installed on the SYS68K/CPU-60 to monitor the 68060 CPU activity. The watchdog timer is able

- to issue an interrupt to the 68060 CPU
- and to generate a pseudo power up pulse whereby the CPU board is reset but in contrast to a normal power up the on-board LCAs are not loaded from the serail PROM.

One timeout is specified for both actions.

IRQ	The watchdog	interrupt i	s the LIRO	0 input	of the FGA-002.
11.2	The watchaog	monupri	is the Ling	omput	01 me 1 011 002.

IMPORTANT This input must be configured



- to be sensitive on a falling edge signal
- and to generate level-7 interrupts to the 68060 CPU.

3.5.1 Watchdog Operation

The SYS68K/CPU-60 watchdog timer monitors the 68060 CPU activity by awaiting a trigger event from the 68060 CPU within the watchdog timer's timeout period.

- Trigger event The watchdog timer is triggered by setting the RESTART bit in the watchdog retrigger register to 0 (see table 21 "Watchdog retrigger register (WDR)" on page 49).
- Timeout The watchdog timeout is selectable by setting the WDTIME bit in the memory configuration register (see table 26 "MCR, memory configuration register" on page 54): either 40 ms (\pm 30 %) or 0.5 s (\pm 30 %).
- Starting the The watchdog timer is started by setting the ENWD bit in the memory configuration register (see table 26 "MCR, memory configuration register" on page 54). Once started, it cannot be stopped unless a reset occurs. In case of a reset the watchdog timer is automatically disabled. If the retrigger event occurs within the watchdog timeout period, the watchdog timer is restarted.
- NMI generationIf the retrigger event does not occur within the watchdog timeout period,
the watchdog timer generates an NMI to the 68060 CPU.If the retrigger event occurs within the watchdog timeout period after
generating the NMI, the watchdog timer is restarted.

Timeout period after NMI – reset	If the retrigger event does not occur within the watchdog timeout period after generating the NMI, the watchdog timer generates a pseudo power up pulse, thereby automatically stopping itself. It then must be restarted by setting the ENWD bit in the memory configuration register as already stated above.
Reset	To enable detection of a watchdog reset the watchdog NMI handler has to clear the WDIRQ bit in the memory diagnostic register on every watchdog interrupt (see table 27 "Memory diagnostic register (MDR)" on page 55). A watchdog reset can then be detected by reading the WDIRQ bit.

3.5.2 Watchdog Register Map

The watchdog timer is controlled by the contents of the following registers:

Table 20Watchdog register map (superset of the memory controller register
map)

Address	Register name and access
FFF4.0008 ₁₆	Memory configuration reg. (MCR), R/W, see table 26 "MCR, memory configuration register" on page 54
FFF4.000A ₁₆	Watchdog retrigger reg. (WDR), WO
FFF4.000B ₁₆	Memory diagnostic reg. (MDR), RO, see table 27 "Memory diagnostic register (MDR)" on page 55

Table 21	Watchdog retrigger register (WDR)									
FFF4.000A ₁₆										
Bit	7	6	5	4	3	2	1	0		
Value	reserv	ed						RE- START		

RESTART

RESTART retriggers the watchdog timer.

(WO)

= 0 Retriggers the watchdog timer.

= 1 No action is taken.

3.6 **RIALTO Bus Bridge**

	The bus bridge is intended to maximize the performance of the CPU						
	board. As data and address bridge between the 68040-type CPU bus and						
the FGA-002 interface chip the RIALTO bus bridge is especial							
	signed to support fast VMEbus master/slave block transfers.						
Revision of	After power up the SNOOP[20] bits in the bridge configuration regis-						
RIALTO bus	ter (BCR) show the revision of the RIALTO bus bridge (see section 3.6.2						
bridge	"Bridge Configuration Register" on page 50).						
-							

3.6.1 Register Set

The following register map shows all internal registers and their corresponding register addresses.

Table 22RIALTO bus bridge register map

Offset addr.	Reset value	Register name
FFF4.0000 ₁₆	0000.0000 ₁₆	reserved
FFF4.0004 ₁₆	00 <i>xx</i> . <i>x</i> xxx ₁₆	Bridge configuration reg. (BCR)

3.6.2 Bridge Configuration Register

The bridge configuration register of the RIALTO bus bridge features several status and control bits to monitor and control the configuration.

Table 23Bridge configuration register (BCR)

FFF4.0004 ₁₆								
Bit	7	6	5	4	3	2	1	0
Value	reserved			LAN DEC	USER LED	SNOOP[2	20]	

LANDEC LANDEC defines the Ethernet decoding space (see section 3.21.1 "Regis-(R/W) ter Access" on page 98).

- = 0 Ethernet decoding space is $FFF0.0000_{16}$...FFF3.FFFF₁₆.
- = 1 Ethernet decoding space is $0000.0000_{16}...0003.FFFF_{16}$.



USERLED (R/W)	Controls the front-panel UL LED.						
= 0	LED	is on.					
= 1	LED	is off.					
SNOOP[20] (R/W)	The snoop bits shrink the DRAM accessible from the VMEbus to the value listed in the table. This is done be masking out the higher address lines. After power up the SNOOP[20] bits show the revision of the RIALTO bus bridge.						
Table 24	Snoop window definition in BCR						
	SNO)OP [[20]	20] Snoop window			
	0	0	0		Mbyte		
	0	0	1	16	Mbyte		

8 Mbyte

4 Mbyte

2 Mbyte

256 Mbyte

128 Mbyte

64 Mbyte

3.7 FGA-002 Gate Array

0

0

1

1

1

1

1

1

0

0

1

1

0

1

0

1

0

1

The FGA-002 controls the I/O bus and builds the interface to the VME-bus. It also includes

- a DMA controller,
- complete interrupt management,
- a message broadcast interface (FMB),
- timer functions,
- and mailbox locations.

Monitoring the
020 busThe FGA-002 monitors the 020 bus. When any local device is accessed
the FGA-002 takes charge of all control signals in addition to the address
and data signals used.

Managing the The FGA-002 serves as manager for the VMEbus. All VMEbus address VMEbus and data lines are connected to the gate array via buffers. Additional functions such as the VMEbus interrupt handler and arbiter are also installed on the FGA-002.

Start address	The start address of the FGA-002 registers is $FFD0.0000_{16}$.
Registers	For a detailed description of the FGA-002 registers, see the FORCE Gate Array FGA-002 User's Manual.

3.8 DRAM

	The CPU board provides shared dynamic RAM (DRAM). For the avail- able capacity options see "DRAM" on page 2. The DRAM capacity cur- rently installed is software readable (see section 3.8.5 "Reading the DRAM Capacity" on page 57). The DRAM is optimized for fast accesses from the 68060 CPU and the SCSI and Ethernet DMA controllers (see section 3.8.4 "DRAM Perfor- mance" on page 56). Snooping is supported.
IMPORTANT i	To guarantee the cache coherence of the DRAM, it is necessary to config- ure the snoop window in the bridge configuration register of the RIALTO bus bridge (see section 3.8.7 "Cache Coherence and Snooping" on page 58).
Accessibility	The DRAM is accessible from the
	• 68060 CPU (including burst mode support),
	• FGA-002 Gate Array DMA controller,
	• SCSI – 53C720SE DMA controller (including burst mode support),
	• Ethernet – LAN AM 79C965A DMA controller,
	• and also from other VMEbus masters.
Burst mode	Burst mode support is always enabled. Advanced on-board memory con- trol logic routes data to and from the 68060 CPU, the SCSI controller, and the VMEbus interface.
DRAM read, parity support	For every read cycle all 32 data and all 4 parity bits are read from the DRAM, regardless of size (byte, word, long-word, or cache line) and re- gardless of master (68060 CPU, DMA controllers, or VMEbus). The 32 data and 4 parity bits are stored in the memory controller. Parity is regenerated in the memory controller and compared to the parity bits read from memory. If a parity error is detected for an accessed byte, a bus error acknowledge is generated and a parity-error flag is set in the memory controller (see table 27 "Memory diagnostic register (MDR)" on page 55).

204077

DRAM write	Write cycles are handled differently: In case of a long-word access, the DRAM can be written immediately – including the parity info generated by the memory control. A transfer ac- knowledge (TA) signal is asserted and the cycle completed. For all other write cycles (byte, word) the currently valid parity bits stored in the DRAM must be read at first. In order to satisfy this condi- tion, only the necessary data will be written, the remaining data already stored in DRAM memory will stay unmodified. Additionally, the new parity bits generated by the memory controller will be merged with the parity bits read from DRAM memory and finally all four parity bits are written to DRAM memory. The transfer acknowledge (TA) signal is as- serted and the cycle completed.
Write posting	All write cycles are terminated before they are fully processed so that the master which is writing to DRAM can continue its operations (write posting).

3.8.1 Register Set

The following register map shows all internal registers and their corresponding register addresses.


Table 25Memory controller register map (included in the watchdog register
map)

Offset addr.	Reset value	Register name
FFF4.0008 ₁₆	xx00.00xx.x xx0.0000 ₂	Memory configuration (MCR) Reset value: xx00.00xx.xxx0.0000 ₂
FFF4.000B ₁₆	xxxx.xx00 ₁₆	Memory diagnostic register (MDR) Reset value: $aaaa.a000_2$ a depends on the actual version pur- chased (see table 27 "Memory diag- nostic register (MDR)" on page 55)

Memory Configuration Register 3.8.2

The memory configuration register provides several bits to control the configuration of the memory controller.

Table 26	MCR, m	emory o	configura	tion regi	ster			
FFF4.0008 ₁₆								
Bit	1514	13	12	11	10	95	42	10
V. L.	reser- ved	WD TIME	ENWD	RESET OUT	ENPAR	reser- ved	VERS MEM CTRL	VMEBUS TIMER [10]
Value							[42]	
WDTIME (R/W)	WDTIME	defines	the watch	ndog time	out period	1.		
= 0 (default)	40 ms (±	30 %)						
= 1	0.5 s (± 3	30 %)						
ENWD (R/W)		ting it to	0 is impo	timer if se ossible). A			•	
= 0	Watchdo	g timer i	s disable	d.				
= 1	Watchdo	g timer l	nas been s	started.				
RESETOUT (R/W)	RESETOUT controls the generation of a reset. If the RESETOUT bit in the memory configuration register is set to 1, a reset is generated. Setting the RESETOUT bit has the same effect as a reset generated by the watch-dog timer.							
= 0	No action	n is takeı	1.					
= 1	Generate	s a reset.						
ENPAR (R/W)	ENPAR PARIN"			DRAM	parity ch	neck is e	nabled (s	see "EN
= 0	DRAM p	parity che	eck is disa	abled.				
= 1	DRAM p	parity cho	eck is ena	bled.				
VERSMEMCTRL [42] (RO)	VERSME	MCTRL	indicates	the versio	n memor	y control.		
= 0 ₈	8th revis	ion of m	emory co	ntrol				
=8								
= 7 ₈	1st revisi	on of me	emory con	ntrol.				



0 PCB Rev. 0.1

June 204077

VMEBUSTIMER [10] (R/W)	VMEBUSTIMER[10] controls the VME bustimer timeout (see section 3.17.5 "VMEbus Timer" on page 89).
= 00	The VME bustimer is disabled.
= 01	timeout = 82 μ s (± 10 %) for 25 MHz CPU bus frequency timeout = 65 μ s (± 10 %) for 33 MHz CPU bus frequency
= 10	timeout = 164 μ s (± 10 %) for 25 MHz CPU bus frequency timeout = 130 μ s (± 10 %) for 33 MHz CPU bus frequency
= 11	timeout = 328 μ s (± 10 %) for 25 MHz CPU bus frequency timeout = 260 μ s (± 10 %) for 33 MHz CPU bus frequency

3.8.3 Memory Diagnostic Register

The memory diagnostic register provides the monitoring of several status flags.

IMPORTANT A write access to MDR or a power up clears bit 3...0 in the MDR. They are not cleared on a normal reset.

Table 27		Memory	y diagnos	tic regist	er (MDR	k)			
FFF4.00	08 ₁₆								
Bit		7	6	5	4	3	2	1	0
Value		SEL 25M	ENPAR IN	SIBK	WESYS FLASH	WDIRQ	CPUBT	BTF	PERR
SEL25M		SEL25N	1 indicates	s the 6806	50 CPU sj	peed.			
	= 0	33 MHz							
	= 1	25 MHz							
ENPARIN		"ENPAI set the E	R (R/W)" ENPAR bi disables	on page 3 t accordin	54). When ngly. FG.	n reading A Boot c	this bit t onforms t	he softwa to this ru	check (see are should le and en- ing of the
	= 0	DRAM	parity che	ck should	l be disab	led by so	ftware.		
	= 1	DRAM	parity che	ck should	l be enabl	led by sof	ftware.		
SIBK			dicates w		0	ooth DRA	M banks	are asse	mbled.
	= 0	Both DF	RAM bank	ts are asso	embled.				

= 1 Only DRAM bank 1 is assembled.

WESYSFLA	SH.		WESYSFLASH indicates the current setting of SW10-3, thereby indicat- ing whether write access to the system PROM is enabled.
	=	0	SW10-3 is set to ON.
	=	1	SW10-3 is set to OFF (OFF = writing enabled).
WDIRQ			WDIRQ flags that a watchdog interrupt has been generated. To enable detection of a watchdog reset the watchdog NMI handler has to clear WDIRQ on every watchdog interrupt. A watchdog reset can then be detected by reading the WDIRQ bit.
	=	0	No watchdog interrupt occurred.
	=	1	A watchdog interrupt has been generated.
CPUBT			CPUBT indicates whether a bus error occurred – the CPU bustimer termi- nates cycles on the CPU bus by generating a timeout bus error.
	=	0	No bus error occurred.
	=	1	A bus error has been generated.
BTF			BTF, write burst to flash. This bit is set in case of a write burst to the system flash.
	=	0	No BTF bus error detected.
	=	1	A BTF bus error has occured.
PERR			PERR, parity bus error. This bit is set whenever a parity error is detected.
	=	0	No parity error detected.
	=	1	A parity error has occured.

3.8.4 DRAM Performance

The on-board memory control logic is optimized for fast accesses from the 68060 CPU providing the maximum performance. Since the 68060 CPU contains an on-chip data and instruction cache many CPU accesses are cache line "burst fills". Within four 4-byte cycles these burst fills attempt to read 16 consecutive bytes into the 68060 CPU.

- "5-1-1-1" burst
transferThe first read cycle of such a burst usually requires 5 CPU clock cycles
(200 ns at 25 MHz). Due to the optimized design of the memory control
logic, each subsequent cycle only requires 1 CPU clock cycle (40 ns) to
complete. This is commonly called a "5-1-1-1" burst transfer. Overall, the
total cache line "burst fill" operation requires 8 clock cycles to transfer
16 bytes, providing a memory bandwidth of over 50 Mbyte/s.
- Single read and
writeNot all CPU accesses are burst transfers. Single read and write transac-
tions are also supported at maximum speed. A single read or write access
(1, 2, or 4 bytes) requires 5 CPU clock cycles. Distributed asynchronous

refresh is provided every 14 μs and an access during a pending refresh cycle may be delayed by a maximum of 5 additional clock cycles.

3.8.5 Reading the DRAM Capacity

The installed on-board and the MEM-60 DRAM capacity are encoded in 3 bits (see MC[2...0] in "CIO2 port C data register" on page 44 and MC[2...0] in "CIO1 port C data register" on page 41, respectively).

Table 28

DRAM capacity encoding at CIOx port C data registers

			DRAM capacity					
			• on-board (when reading MC[20] from CIO2 port C data register)					
MC[20]			• on MEM-60 (when reading MC[20] from CIO1 port C data register)					
0	0	0	32 Mbyte					
0	0	1	16 Mbyte					
0	1	0	8 Mbyte					
0	1	1	4 Mbyte					
1	0	0	0 Mbyte (no memory module plugged, resp.)					
1	0	1	256 Mbyte					
1	1	0	128 Mbyte					
1	1	1	64 Mbyte					

3.8.6 DRAM Organization

MEM-60 and onboard memory banks The DRAM is mounted on-board or on the MEM-60 memory module. The on-board DRAM is arranged in 1 or 2 memory banks depending on the available overall memory capacity. Each memory bank is 36-bit wide - 32 data bits plus 4 parity bits.

Table 29

DRAM	device	types	and	number	of	used	hanks
	ucvicc	Ly pub	anu	number	UI.	uscu	Dams

	DRAM device	Total	No. of		
Product	Type ¹⁾	Capacity	capacity	banks	
CPU-60D/4	1M * 4 FPM	9 * 1 Mbit * 4	4 Mbyte	1	
CPU-60D/8	1M * 4 FPM	18 * 1 Mbit * 4	8 Mbyte	2	
CPU-60D/16	4M * 4 FPM	9 * 4 Mbit * 4	16 Mbyte	1	
CPU-60D/32	4M * 4 FPM	18 * 4 Mbit * 4	32 Mbyte	2	

1. FPM: Fast Page Mode

IMPORTANT



A parity bit checks every eight consecutive data bits (byte parity). The DRAM parity check is only performed when SW9-2 is set appropriately: OFF = enabled (default "OFF", see page 13).

- interleaved
- The bank selection depends on the number of installed memory banks:
- The dual-banks architecture implements an interleaved memory organization of the DRAM: 4 consecutive bytes located in bank 1, the next 4 consecutive bytes in bank 2, etc.
- non-interleaved
 The single-bank architecture implements a non-interleaved memory organization of the DRAM: every 4 consecutive bytes located in bank 1.

3.8.7 Cache Coherence and Snooping

To maintain cache coherence in a multimaster system, the 68060 CPU has the capability of snooping. On a snooped external bus cycle the 68060 CPU invalidates the cache line that is hit. Supplying dirty data and sinking dirty data is not supported by the 68060 CPU. Snoop hits invalidate the cache line in all cases (also for alternate master read/write cycles).

The snooping protocol supported by the 68060 CPU requires that memory areas shared with any other bus master is marked as 'cacheable writethrough' or 'cache inhibited'. IMPORTANT 1

Unpredictable errors

Wrong configuration of snoop window and VMEbus slave window causes unpredictable errors. DRAM cache coherence can only be guaranteed if the snoop window in the bridge configuration register of the RIALTO bus bridge (see "SNOOP[2..0] (R/W)" on page 51) is configured correctly. Access to mirrored DRAM locations causes inconsistencies between the memory and the caches of the 68060 CPU.

- Never access mirrored DRAM locations.
- Ensure correct configuration: Usually the snoop window size equals the VMEbus slave window size. If not, round up the snoop window size to the next 2^x -value so that the VMEbus slave window is entirely covered by the snoop window.
 - The snoop window in the bridge configuration register of the RIALTO bus bridge must be configured accordingly (see "SNOOP[2..0] (R/W)" on page 51).
 - The VMEbus slave window must be configured accordingly (see section 6.5.9 "INFO Information about the CPU Board" on page 143 and the FORCE Gate Array FGA-002 User's Manual).

After reset the boot PROM is mapped to address 0000.0000_{16} . After initialization the firmware enables the DRAM at 0000.0000_{16} with an access to any of the 2 RIALTO registers (see table 3.6.1 "Register Set"

3.8.8 DRAM Access from the 68060 CPU

on page 50).

IMPORTANT



Table 30

Default DRAM access address ranges from the 68060 CPU

Start	End	Memory capacity
0000.0000 ₁₆	01FF.FFFF ₁₆	32 Mbyte
0000.0000 ₁₆	00FF.FFFF ₁₆	16 Mbyte
0000.0000 ₁₆	007F.FFFF ₁₆	8 Mbyte
0000.0000 ₁₆	003F.FFFF ₁₆	4 Mbyte

3.8.9 DRAM Access via the VMEbus

Shared RAM access via the VMEbus is routed by the FGA-002 (DRAM and user SRAM both contribute to shared RAM). The start and end access addresses are programmable in 4-Kbyte steps.

- Write protection The write protection of the programmed memory range depends on the VMEbus address modifier codes: For example, in privileged mode the memory can be read and written, while in non-privileged mode the memory can only be read, or a non-privileged access can be prohibited altogether.
- Programmable
access addressThe access address of the shared RAM for other VMEbus masters is pro-
grammable via the FGA-002. Both the start and the end address of the
shared RAM are FGA-002 programmable in 4-Kbyte increments (see the
FGA-002 Gate Array User's Manual). Therefore, the address range used
by other VMEbus masters is not necessarily the same as the one used by
the 68060 CPU for local accesses.
- DRAM parity If a DRAM parity error is detected during a VMEbus slave read access, error the memory controller terminates the cycle with an error acknowledge. Via the RIALTO bus bridge the error is signaled to the FGA-002, which drives the BERR signal. Thereby the parity error is signaled to the VMEbus master.
- VMEbus access When the FGA-002 detects a VMEbus access cycle to the programmed address range of the shared RAM it requests bus mastership of the CPU bus via the RIALTO bus bridge from the CPU bus arbiter. After the arbiter has granted the CPU bus mastership to the FGA-002 the VMEbus access cycle is executed and all data is latched (read cycles) or stored to RAM (write cycles). After this the cycle is terminated and the FGA-002 immediately releases the local bus mastership back to the 68060 CPU. Simultaneously, it completes the fully asynchronous VMEbus access cycle.
- Disabling early release The early release of the memory read or write cycle allows the 68060 CPU to continue processing while the FGA-002 independently manages the VMEbus transaction overhead. The early bus release thereby enables early shared RAM accesses by the 68060 CPU, but sacrifices the guaranteed indivisibility of VMEbus read-modify-write shared RAM cycles (RMW). Since the 68060 CPU includes an on-chip cache memory this may not effect the 68060 CPU performance at all but the bus band width for uncached devices is broadened.

A programmable bit within the FGA-002 may be used to disable the early bus release option. When the early release is disabled, the FGA-002 retains the local bus mastership until the VMEbus cycle is finished. This guarantees that no other local bus master (68060 CPU or DMA controller) will access the shared RAM until the VMEbus cycle is completed. In case of a read-modify-write cycle (RMW) performed by another VMEbus master, the FGA-002 will perform both transactions (a read followed by a write) without releasing the local bus. This guarantees that the cycle is indivisible.

3.8.10 DRAM Access from the Ethernet-Controller

The AM79C900 Ethernet controller uses DMA transfer cycles to transfer commands, data and status information to and from the DRAM.

3.8.11 DRAM Access from the SCSI-Controller

The SCSI 53C720SE uses DMA transfer cycles to run scripts and transfer data and status information to and from the DRAM.

3.9 User SRAM (factory option)

User SRAM features

Backup 2 backup options are available to provide the current for the user SRAM standby mode (see section 3.9.1 "Backup Power for the User SRAM" on page 62).

Table 31

Feature	Value
Data path width	32
Supported port size	Byte, word, long
Base address	Contiguous to DRAM
Number of devices	4
Location	J8083
Supported device types	M5M5408L (512k * 8)
Default device speed	55 ns

User SRAM The user SRAM memory is connected to the memory bus, providing a long-wide port. Burst accesses are supported both for read and write. Data can be read from and written to any address; odd and even in byte, word, or long-word format.

Access address	User SRAM and DRAM both contribute to shared RAM and shared	
range	RAM access via the VMEbus is routed by the FGA-002 (see section 3.8.9	
	"DRAM Access via the VMEbus" on page 60).	

3.9.1 **Backup Power for the User SRAM**

	The user SRAM is powered by the backup power circuitry.	
Normal operation	During normal operation the backup power circuitry connects the +5 V power supply to the user SRAM.	
Power fail	When the $+5$ V supply fails, backup power may be supplied from alter- nate sources. They are only available when SW5-3 is set appropriately: ON = RTC, local and user SRAM (default "OFF", see page 11).	
	If SW5-3 is set appropriately, the following two alternate sources are switch-selectable:	
– VME standby	• from the VMEbus +5VSTDBY line; selectable by SW5-1: ON = enabled (default "OFF", see page 11).	
– Backup battery	• from the backup battery; selectable by SW5-2: ON = enabled (default "OFF", see page 11).	
Automatic switch-over	The switch-over in case of power fail is fully automatic; whichever volt- age is higher will be available to the user SRAM.	

3.10 System PROM

The system PROM consists of 4 flash memory devices. For the available capacity options see "System PROM" on page 2.

Memory The data path of the system flash memory is 32-bit wide. It is separated into 4 byte-paths, each byte-path is connected to one flash memory deorganization vice.

Table 32

System	PROM	features
--------	------	----------

Feature	Value
Data path width	32-bit wide
Supported port size for read write	Long, Word, Byte Long (aligned)
Number of devices	4

June 204077

Table 32System PROM features (cont.)

Feature	Value
Default capacity	4 Mbyte (see "System PROM" on page 2)
Default device type	28F008SA, 12 V flash memory
Default device speed	85 ns
Default address range	FF00.0000 ₁₆ FF3F.FFFF ₁₆

3.10.1 Device Types for the System PROM

The following device types (or equivalent) are used as system PROM:

Table 33System PROM device types

Device type	Device speed	Total capacity
28F008SA: 1M (Default configuration)	⁵ 8 85 ns	4 Mbyte
29F016: 2M	⁴ 8 85 ns	8 Mbyte

3.10.2 Address Map of the System PROM

The base address of the system PROM is mapped via an address decoder and fixed to $FF00.0000_{16}$. The size of the address range depends on the memory capacity of the used devices.

Table 34System PROM address map

Start	End	Total capacity
FF00.0000 ₁₆	FF3F.FFFF ₁₆	4 Mbyte
FF00.0000 ₁₆	FF7F.FFFF ₁₆	8 Mbyte

3.10.3 Reading and Programming the System PROM

Reading	Read cycles of any port size are allowed.	
Prerequisite for programming	Programming the system PROM is only enabled when SW10-3 is set appropriately: OFF = writing enabled (default "OFF", see page 13). The current setting of SW10-3 can be read from the WESYSFLASH bit in the MDR (see table 27 "Memory diagnostic register (MDR)" on page 55).	
Write termination	Write burst cycles are terminated with a bus error by the memory control- ler.	
IMPORTANT i	• Before erasing or programming the system PROM ensure that you do not destroy the VMEPROM image. The VMEPROM image resides in the first 512 Kbyte of the system PROM starting at address FF00.0000 ₁₆ and ending at FF08.0000 ₁₆ .	
	• All 4 devices can be programmed simultaneously. However, due to power consumption each device should be erased separately.	
Programming	There are 2 more steps to be taken for programming the system PROM. Both steps are automatically handled correctly by the software packaged with the SYS68K/CPU-60 (see section 6.5.3 "FERASE – Erase Flash Memories" on page 137 and section 6.5.7 "FPROG – Program Flash Memories" on page 141).	
	1. A programming voltage V_{PP} of 12 V must be applied to the flash devices making up the system PROM. V_{PP} is generated by the SYS68K/CPU-60 and controlled via a register (see table 14 "CIO1 port B data register" on page 42). The V_{PP} generator is shared between the system PROM, the user flash, and the boot PROM.	
	2. The device dependent communication sequence has to be performed	

2. The device dependent communication sequence has to be performed on each of the 4 byte-paths.

3.11 Boot PROM

Device selection	The boot PROM devices are installed in two 32-pin PLCC sockets:	
-J70 = default	• socket 1 (=J70) for the default boot PROM device	
-J71 = optional	• and socket 2 (=J71) for the optional boot PROM device.	
	 The selection of the boot PROM devices to be used is controlled by switch SW7-1 (default "OFF", see page 12): OFF = Socket 1 - 0512 Kbyte, Socket 2 - 512 Kbyte1 Mbyte 	

• ON = Socket 1 disabled, Socket 2 from 0...1 Mbyte

0 PCB Rev. 0.1

June 204077 Factory optionsThere are 3 device type factory options available (see section 3.11.1
"Boot PROM Address Map and Factory Options" on page 66):

- flash devices programmable at 12 V,
- flash devices programmable at 5 V,
- or OTP EPROM devices.

For the available capacity factory options see table 36 "Boot PROM address map, factory options, and device types" on page 66.

IMPORTANT Ensure that there is always a boot PROM device providing a working boot PROM program installed.



Boot sequence

The 68060 CPU boots from the boot PROM after every power up or reset.

The boot PROM program boots up the 68060 CPU and initializes the FGA-002 register contents. During booting the FGA-002 maps all addresses to the boot PROM with the exception of the addresses of FGA-002 internal registers and the local SRAM.

Table 35Boot PROM features

Feature	Value
Data path width	8-bit wide
Supported port size	Byte/word/long
Number of devices	1 or 2
Default number of devices	1 (default boot PROM is #1)
Default capacity	128 Kbyte
Default device type	28F010A, 12 V flash memory
Default device speed	100 ns
Default address range	FFE0.0000 ₁₆ FFE1.FFFF ₁₆
Forbidden function code on FLXI bus	111

3.11.1 Boot PROM Address Map and Factory Options

Boot PROM base addresses	The base addresses of the default and the optional boot PROM are fixed that means they cannot be changed.	
	• After booting one of the boot PROM devices is accessible at base address FFE0.0000 ₁₆ , regardless of the SW7-1 setting:	
	 If SW7-1 is in its default setting (default "OFF", see page 12), FFE0.0000₁₆ is the base address of the default PROM device in socket 1. 	
	- Otherwise, $FFE0.0000_{16}$ is the base address of the optional PROM device in socket 2.	
	• If the optional boot PROM device is installed and if socket 1 is not disabled by SW7-1 being set to ON, the optional boot PROM device is accessible at FFE8.0000 ₁₆ .	
IMPORTANT i	After reset, the boot PROM is mapped to address 0000.0000_{16} . After initialization the firmware enables the DRAM at 0000.0000_{16} with an access to any of the RIALTO registers.	
Factory options	The following factory options are available for the boot PROM using the	

listed device types (or equivalent):

Table 36	Boot PROM address map, factory options, and device types
Tuble 50	boot I Nomi addiess map, factory options, and device types

	Device type	Offset range for each installed device (base address as documented above)	Total capacity
12V	28F010A: 128k * 8 12 V flash memory, only in socket 1 – default –	0.0000 ₁₆ 1.FFFF ₁₆	128 Kbyte
	28F020A: 256k * 8 12 V flash memory only in socket 1	0.0000 ₁₆ 3.FFFF ₁₆	256 Kbyte
	28F020A: 256k * 8 12 V flash memory both in socket 1 and 2	0.0000 ₁₆ 7.FFFF ₁₆	512 Kbyte
5V	29F040: 512k * 8 5 V flash memory, both in socket 1 and 2	0.0000 ₁₆ F.FFFF ₁₆	1 Mbyte

June 1999; last documentation change with SYS68K/CPU-60 PCB Rev. 0.1

204077

٦

ſ

Fact	Factory option		
	Device type	Offset range for each installed device (base address as documented above)	Total capacity
OTP	27C040: 512k * 8 OTP EPROM, both in socket 1 and 2	0.0000 ₁₆ F.FFF ₁₆	1 Mbyte
Supp	oorted device types, bu	it not available as factory option	
12V	28F512A: 64k * 8 12 V flash memory	0.0000 ₁₆ 0.FFFF ₁₆	n/a
	28C512: 64k * 8 12 V flash memory	0.0000 ₁₆ 0.FFFF ₁₆	n/a
	28C010: 128k * 8 12 V flash memory	0.0000 ₁₆ 1.FFFF ₁₆	n/a
5V	29F010: 128k * 8 5 V flash memory	0.0000 ₁₆ 1.FFFF ₁₆	n/a
OTP	27C010: 128k * 8 OTP EPROM	0.0000 ₁₆ 1.FFFF ₁₆	n/a
	27C020: 256k * 8 OTP EPROM	0.0000 ₁₆ 3.FFFF ₁₆	n/a
	27C080: 1M * 8 OTP EPROM	0.0000 ₁₆ F.FFF ₁₆	n/a

Table 36Boot PROM address map, factory options, and device types (cont.)

3.11.2 Programming the Boot PROM

Writing to the boot PROM is only enabled

- when using flash memory devices
- and when SW7-4 is set appropriately: ON = writing enabled (default "OFF", see page 12).

IMPORTANT

Before erasing or programming the boot PROM ensure that you do not destroy the FORCE COMPUTERS FGA Boot image. Before erasing or programming make a copy of the boot PROM device 1 in socket J70.

After enabling programming there is 1 more step to be taken for programming the boot PROM. The step is automatically handled correctly by the software packaged with the SYS68K/CPU-60 (see section 6.5.3 "FE-

RASE – Erase Flash Memories" on page 137 and section 6.5.7 "FPROG – Program Flash Memories" on page 141) and by the assembly process.

• The correct programming voltage V_{PP} must be applied to the flash devices making up the boot PROM. V_{PP} is generated by the SYS68K/CPU-60 and controlled via a register (see table 14 "CIO1 port B data register" on page 42). The V_{PP} generator is shared between the system PROM, the user flash, and the boot PROM.

3.12 User Flash

The user flash is a user programmable flash device.

Table 37	User flash factory options and device types	
	The following factory options are available for the user flash using the device types listed (or equivalent):	
	• and flash devices programmable at 5 V.	
factory options	• flash devices programmable at 12 V	
Device type	There are 2 device type factory options available	
Base address	FFC8.0000 ₁₆	
Location	J31	

Factory option (Default configuration is the first option listed)		
	Device type	Address range
1.	28F020:256k * 8 12 V flash memory	FFC8.0000 ₁₆ FFCB.FFFF ₁₆
2.	28F010:128k * 8 12 V flash memory	FFC8.0000 ₁₆ FFC9.FFFF ₁₆
3.	29F040:512k * 8 5V flash memory	FFC8.0000 ₁₆ FFCF.FFFF ₁₆

3.12.1 Programming the User Flash

Writing to the user flash is only enabled when SW10-4 is set appropriately: OFF = writing enabled (default "OFF", see page 12).

After enabling programming there is 1 more step to be taken for programming the user flash. The step is automatically handled correctly by the software packaged with the SYS68K/CPU-60 (see section 6.5.3 "FE-RASE – Erase Flash Memories" on page 137 and section 6.5.7 "FPROG – Program Flash Memories" on page 141) and by the assembly process.

• The correct programming voltage V_{PP} must be applied to the flash devices making up the boot PROM. V_{PP} is generated by the SYS68K/CPU-60 and controlled via a register (see table 14 "CIO1 port B data register" on page 42). The V_{PP} generator is shared between the system PROM, the user flash, and the boot PROM.

3.13 Local SRAM

Location	J51

Base address FFC0.0000₁₆

Backup 2 backup options are available to provide the current for the local SRAM standby mode (see section 3.13.3 "Backup Power for the Local SRAM" on page 71).

Table 38Local SRAM features

Feature	Value
Data path width	Byte
Supported port size	Byte, word, long
Number of devices	1
Default number of devices	1
Default capacity	128 Kbyte
Default device type	M5M 510008L
Default device speed	100 ns
Default address range	FFC0.0000 ₁₆ FFC1.FFFF ₁₆
Forbidden function code on FLXI bus	111

3.13.1 Local SRAM Organization

The local SRAM memory is connected to the I/O bus, providing a bytewide port. Consecutive bytes seen by the 68060 CPU are handled in the same manner as consecutive bytes for the local SRAM. Byte, word, and long word accesses are managed by the dynamic bus sizing of the RIALTO bus bridge (see section 3.6 "RIALTO Bus Bridge" on page 50).

Data can be read from and written to any address; odd and even in byte, word, or long word format.

Example of data transfers:

All combinations of the instructions listed below are allowed:

```
MOVE.X ($FFC0 000Y), D0

X = B = Byte 1 Byte

X = W = Word 2 Bytes

X = L = Long Word 4 Bytes

Y = 0

Y = 1

Y = 2

Y = 3

.

.
```

3.13.2 Devices Types for the Local SRAM

The following low power device types (marked with -L or -LL) are supported as a factory option.

Table 39Local SRAM factory options and device types

Fac	Factory option (Default configuration is the first option listed)		
	Device type	Address range	
1.	M5M 510008L: 128k * 8	FFC0.0000 ₁₆ FFC1.FFFF ₁₆	
2.	M5M5256L: 32k * 8	FFCO.0000 ₁₆ FFCO.7FFF ₁₆	
3.	M5M5408L: 512k * 8	FFCO.0000 ₁₆ FFC7.FFFF ₁₆	

7 June 1999; last documentation change with SYS68K/CPU-60 PCB Rev. 0.1

3.13.3 Backup Power for the Local SRAM

	The local SRAM is powered by the backup power circuitry.	
Normal operation	During normal operation the backup power circuitry connects the $+5$ V power supply to the local SRAM.	
Power fail	When the +5 V supply fails, backup power may be supplied from alter- nate sources. They are only available with SW5-3 set appropriately: ON = RTC, local and user SRAM (default "OFF", see page 11).	
	If SW5-3 is set appropriately, the following two alternate sources are switch-selectable:	
– VME standby	• from the VMEbus +5VSTDBY line; selectable by SW5-1: ON = enabled (default "OFF", see page 11).	
– Backup battery	• from the backup battery; selectable by SW5-2: ON = enabled (default "OFF", see page 11).	
Automatic switch-over	The switch-over in case of power fail is fully automatic; whichever volt- age is higher will be available to the local SRAM.	

3.14 Real-Time Clock – RTC 72423

The on-board RTC 72423 maintains accurate time and date based on its own crystal.

- Backup 2 backup options are available to provide the current for the RTC 72423 even during power-failures (see section 3.14.3 "Backup Power for the RTC 72423" on page 74).
- Data sheet See data sheet "RTC 72421" in section 5.

Table 40RTC 72423 features

Feature	Value
Supported port size	Byte only (D30 valid)
Access mode	Byte only
Access address	FF80.3000 ₁₆

3.14.1 RTC Registers Address Map

The RTC 72423 has a 4-bit data bus which has to be accessed in byte mode. The upper four bits (4..7) are "don't care" during read and write accesses.

Base address FF80.3000₁₆

Table 41RTC registers address map

Default	I/O base address: FF80.3000 ₁₆
	Name: RTC
Offset	Register name
00 ₁₆	RTC1SEC – 1 second digit reg.
01 ₁₆	RTC10SEC – 10 second digit reg.
02 ₁₆	RTC1MIN – 1 minute digit reg.
03 ₁₆	RTC10MIN – 10 minute digit reg.
0416	RTC1HR – 1 hour digit reg.
05 ₁₆	RTC10HR – PM/AM and 10 hour digit reg
06 ₁₆	RTC1DAY – 1 day digit reg.
07 ₁₆	RTC10DAY – 10 day digit reg.
0816	RTC1MON – 1 month digit reg.
09 ₁₆	RTC10MON – 10 month digit reg.
0A ₁₆	RTC1YR – 1 year digit reg.
0B ₁₆	RTC10YR – 10 year digit reg.
0C ₁₆	RTCWEEK – Week reg.
0D ₁₆	RTCCOND – Control reg. D
0E ₁₆	RTCCONE – Control reg. E
0F ₁₆	RTCCONF – Control reg. F

3.14.2 Reading from or Writing to the RTC 72423

IMPORTANT Stop the RTC 72423 before reading the date and time registers.

Example:

The following programming example shows how to read from or write to the RTC 72423.

```
** read RTC 72423 and load to RAM
                                   * *
* *
                                    * *
      30-Oct-87 M.S.
setclock(sy)
register struct SYRAM *sy;
{
register struct rtc7242 *rtc = RTC2;
register long count=1000001;
                                    /* hold clock */
rtc->dcontrol = 1;
while(--count)
   if(rtc->dcontrol&0x02)
         break;
if(!count)
  { printf("\nCannot read Realtime Clock");
    rtc -> dcontrol = 0;
    return; }
sy->_ssec[0] = (unsigned char)((rtc->secl0reg&0x07)*10 + (rtc->seclreg&0x0f));
sy->_smin = (unsigned char)((rtc->minl0reg&0x07)*10 + (rtc->minlreg&0x0f));
         = (unsigned char)((rtc->houl0reg&0x03)*10 + (rtc->houlreg&0x0f));
sy->_shrs
sy->_syrs[0] = (unsigned char)((rtc->yr10reg&0x0f) *10 + (rtc->yr1reg&0x0f));
sy->_sday = (unsigned char)((rtc->day10reg&0x03)*10 + (rtc->day1reg&0x0f));
sy->_smon = (unsigned char)((rtc->monl0reg&0x01)*10 + (rtc->monlreg&0x0f));
rtc->dcontrol = 0;
                                    /* start clock */
}
```

```
* *
                                   * *
      write RTC 72423 from RAM
* *
      30-Oct-87 M.S.
                                   * *
writeclock(sy)
register struct SYRAM *sy;
{
register struct rtc7242 *rtc = RTC2;
register long count=1000001;
rtc->dcontrol = 1;
                                  /* hold clock */
while(--count)
  if(rtc->dcontrol&0x02)
         break;
if(!count)
  { printf("\nCannot read Realtime Clock");
    rtc->dcontrol = 0;
    return; }
rtc->fcontrol = 5;
                                  /* 24-hour clock */
rtc->fcontrol = 4;
rtc->sec10reg = sy->_ssec[0]/10;
rtc->sec1reg = sy->_ssec[0]%10;
rtc->minl0reg = (char)(sy->_smin/10);
rtc->minlreg = (char)(sy->_smin%10);
rtc->houl0reg = (char)(sy->_shrs/10);
rtc->houlreg = (char)(sy->_shrs%10);
rtc->yr10reg = sy->_syrs[0]/10;
rtc->yrlreg = sy->_syrs[0]%10;
rtc->day10reg = sy->_sday/10;
rtc->day1reg = sy->_sday%10;
rtc->mon10reg = sy->_smon/10;
rtc->monlreg = sy->_smon%10;
rtc->dcontrol = 0;
                                    /* start clock */
}
```

3.14.3 Backup Power for the RTC 72423

The RTC 72423 is powered by the backup power circuitry.

Normal operation	During normal operation the backup power circuitry connects the $+5$ V power supply to the RTC 72423.
Power fail	When the +5 V supply fails, backup power may be supplied from alternate sources:
– VME standby	• from the VMEbus +5VSTDBY line; selectable by SW5-1: ON = enabled (default "OFF", see page 11).
– Backup battery	• from the backup battery; selectable by SW5-2: ON = enabled (default "OFF", see page 11).
Automatic switch-over	The switch-over in case of power fail is fully automatic; whichever volt- age is higher will be available to the user SRAM.

3.15 VMEbus Interface

The following sections describe the VMEbus interface in detail. This section gives a short overview of the VMEbus interface features.

- ANSI/VITA The SYS68K/CPU-60 provides a complete VMEbus interface compliant with ANSI/VITA 1-1994.
- Supported The VMEbus interface supports 8, 16, and 32 bit, as well as unaligned data transfers. The extended, standard, and short I/O address modifier codes are implemented to interface the SYS68K/CPU-60 to all existing VMEbus products.
- RMW cycles Read-modify-write cycles on the VMEbus (RMW cycles) are also supported. The address strobe signal is held low during RMW cycles while the data strobe signals are driven low twice, once for the read cycle and once for the write cycle, and high between both of them.
- Interrupt handler The complete VMEbus interrupt management is done by the FGA-002 enabling the use of a high-end multiprocessor environment board with distributed interrupt handling. The FGA-002 acts as D08(O) interrupt handler in compliance with the VMEbus specification. 16-bit interrupt vectors are not supported.

All 7 VMEbus interrupt request (IRQ) signals are connected to the interrupt handling logic on the FGA-002.

- All 7 VMEbus IRQ signals can be separately enabled or disabled.
- Every VMEbus interrupt request level can be mapped to cause an interrupt to the processor on a different level. For example, a VMEbus interrupt request on level 2 (IRQ2*) can be mapped to cause an interrupt request to the 68060 CPU on level 5.
- Slot-1 A single-level bus arbiter together with several release functions is implemented with all slot-1 system controller functions (see section 3.17 "VMEbus Slot-1" on page 86):
 - SYSRESET* driver and receiver,
 - SYSCLK driver,
 - and IACK daisy-chain driver (see below).
- IACK DaisyIn accordance with the VMEbus specification the CPU board includes an
IACK daisy-chain driver. If the CPU board is plugged in slot 1 and con-
figured accordingly by SW6-1 and SW6-2, the board acts as IACK daisy-
chain driver. Plugged in any other slot the board closes the IACKIN-
IACKOUT path.

NOTICE	Damaging SYS68K/CPU-60 components On the backplane the jumper for IACKIN-IACKOUT-bypass must be re- moved for proper operation. This is not necessary on active backplanes.
IOBP-1	For the connections to the SYS68K/IOBP-1 I/O panel see section 2.12 "SYS68K/IOBP-1" on page 28.

3.15.1 Exception Signals SYSFAIL, SYSRESET, and ACFAIL

The VMEbus specification includes the signals SYSFAIL*, SYSRE-SET* and ACFAIL* for signalling exceptions or status. The SYSFAIL*, SYSRESET* and ACFAIL* signals are connected to the CPU board via buffers, switches, and the FGA-002.

SYSFAIL* The FGA-002 may be programmed to generate local interrupts when the SYSFAIL* signal is active. The VMEPROM firmware monitors the SYSFAIL* line during the initialization of external intelligent I/O boards.


SYSRESET* The VMEbus SYSRESET* signal is only monitored by the CPU board if SW9-4 is set appropriately: OFF = enabled (default "OFF", see page 13). input

SYSRESET* A SYSRESET* is generated by the SYS68K/CPU-60 for any one of the following reasons: output

- the front panel reset key is active,
- a RESET instruction is executed by the 68060 CPU on the local bus,
- the FGA-002 reset register is accessed,
- the watchdog timer is reset,
- power-up occurs,
- or the voltage monitor detects a low voltage condition on-board.

The SYSRESET* signal is only passed to the VMEbus if SW9-3 is set appropriately: OFF = enabled (default "OFF", see page 13).

ACFAIL* The ACFAIL* line is ignored by VMEPROM. The VMEbus requester logic in the FGA-002 monitors the ACFAIL* signal and may force a release of the VMEbus mastership when ACFAIL* is asserted. The CPU board can never drive the ACFAIL* signal.



3.15.2 Master Interface: Address Modifier (AM) Codes

The VMEbus defines 3 different address modifier ranges as shown in the following table:

Name	Address lines used	Description
A32	A131	Extended addressing
A24	A123	Standard addressing
A16	A115	Short I/O

Table 42Address modifier (AM) ranges A32/A24/A16

The 4-Gbyte address range of the 68060 CPU is split into address ranges to support all AM codes listed in the table below. Additionally, the table lists the AM codes which the SYS68K/CPU-60 drives and relates them to the address ranges.

IMPORTANT All VMEbus slave boards which are to be addressed by the SYS68K/CPU-60 must recognize one or more of the AM codes in the following table to guarantee proper operation.

Abbreviations

- The abbreviations below will be used in the following table:
 - SPA Supervisor Program Access
 - SDA Supervisor Data Access
 - NPA Non-Privileged Program Access
 - NDA Non-Privileged Data Access

Table 43

Address ranges related to AM codes

Address range	AM cod	le	Code	Address and data bus width
0xx0.0000 ₁₆ F9FF.FFFF ₁₆	0E ₁₆ 0D ₁₆ 0A ₁₆ 09 ₁₆	00.1110 ₂ 00.1101 ₂ 00.1010 ₂ 00.1001 ₂	SPA SDA NPA NDA	VMEbus extended access A32: D32/D24/D16/D8 (xx depending on shared memory)
FA00.0000 ₁₆ FAFF.FFFF ₁₆	0D ₁₆ 09 ₁₆	00.1101 ₂ 00.1001 ₂	SDA NDA	FORCE message broadcast range
FB00.0000 ₁₆ FBFE.FFFF ₁₆	3E ₁₆ 3D ₁₆ 3A ₁₆ 39 ₁₆	11.1110 ₂ 11.1101 ₂ 11.1010 ₂ 11.1001 ₂	SPA SDA NPA NDA	VMEbus standard access A24: D32/D24/D16/D8

Address range	AM cod	le	Code	Address and data bus width
FBFF.0000 ₁₆	2D ₁₆	10.1101 ₂	SDA	VMEbus short I/O access
FBFF.FFFF ₁₆	29 ₁₆	10.1001 ₂	NDA	A16: D32/D24/D16/D8
FC00.0000 ₁₆ FCFE.FFFF ₁₆	3E ₁₆ 3D ₁₆ 3A ₁₆ 39 ₁₆	11.1110 ₂ 11.1101 ₂ 11.1010 ₂ 11.1001 ₂	SPA SDA NPA NDA	VMEbus standard access A24: D16/D8
FCFF.0000 ₁₆	2D ₁₆	10.1101 ₂	SDA	VMEbus short I/O access
FCFF.FFFF ₁₆	29 ₁₆	10.1001 ₂	NDA	A16: D16/D8

3.15.3 Master Interface: Data Transfer Size

Fixed and programmable D32/D16	The VMEbus address range is the largest portion of the memory map (see section 3.1 "SYS68K/CPU-60 Memory Map" on page 36). It is divided into ranges with address and data bus widths varying between different ranges but fixed within a range (A32/A24/A16 and D32/D16, respectively). The VMEbus master interface also contains address ranges where the data transfer size is software programmable to be 16-bit or 32-bit wide.			
Automatic 32-to-16-bit transformation	When the data transfer bus width for an address range is limited to 16 bit and a 32-bit transfer is attempted, the CPU board hardware will automat- ically perform two consecutive transfers, so that no software overhead is necessary.			
	The following table lists the VMEbus address ranges and their associated address and data bus widths in detail.			
Table 44	Bus widths related to address ranges: VMEbus master interface			
			anges: v MEDus	master interface
	Start	End	Address bus width	Data bus width
			Address	
	Start xxxx.0000 ₁₆	End	Address bus width A32	Data bus width
	Start xxxx.0000 ₁₆	End FAFF.FFFF ₁₆	Address bus width A32	Data bus width
	Start xxxx.0000 ₁₆ xxxx depends o	End FAFF.FFFF ₁₆ on the shared RA	Address bus width A32 M capacity.	Data bus width Programmable
	Start xxxx.0000 ₁₆ xxxx depends of FB00.0000 ₁₆	End FAFF.FFFF ₁₆ on the shared RA FBFE.FFFF ₁₆	Address bus width A32 M capacity. A24	Data bus width Programmable Programmable

For further information on snooping and read-modify-write support, see section 3.8.7 "Cache Coherence and Snooping" on page 58 and section 3.8.9 "DRAM Access via the VMEbus" on page 60.

VMEPROM WMEPROM automatically reads the setting of the front-panel rotary switches to select the data bus size of the VMEbus after reset or power up (see section 6.2.3 "Rotary Switches" on page 128). Thereby, VMEPROM allows easy installation of additional memory boards with known data sizes during user program or operating system start.
 Additionally, the VMEPROM MEM command can be used to set up the data bus transfer size of the programmable address ranges (see section 6.5.10 "MEM – Set Data Bus Width of the VMEbus" on

Table 45VMEbus master transfer cycles defined for D32 data bus width

page 143).

Transfer type	D31 24	D23 16	D15 08	D07 00
Byte on odd address Byte on even address			х	x
Word			х	x
Long-word	x	х	х	x
Unaligned word Unaligned long-word A Unaligned long-word B	x	X X X	X X X	x
Read-modify-write byte on odd address byte on even address word long-word	x	x	x x x	X X X

Table 46

VMEbus master transfer cycles defined for D16 data bus width

Transfer type	D31 24	D23 16	D15 08	D07 00
Byte on odd address Byte on even address			х	x
Word			x	х
Read-modify-write byte on odd address byte on even address word			x x	x x

3.15.4 Master Interface: Burst to VMEbus

	On the initial cycle of a line transfer, a retry causes the 68060 CPU to re- try the bus cycle. Contrasting to this, a retry signaled during the 2nd, 3rd, or 4th cycle of a line transfer is recognized as a bus error, and causes the CPU to abort the line transfer and start an access fault exception subrou- tine. This different behaviour results in a different behaviour when encounter- ing bus collisions during the 1st or during the 2nd, 3rd, or 4th cycle of a line transfer:
Bus collision during 1st cycle	• When the 68060 CPU wants to access a slave on the VMEbus and has already been granted the local bus
	 and when a master on the VMEbus wants to access the SYS68K/CPU-60's shared RAM and has already been granted the VMEbus,
	a bus collision occurs. In this case, the FGA-002 signals a retry to the 68060 CPU to resolve the collision on the hardware level. Therefore, it is not necessary for the software to observe this event.
Bus collision during 2nd to 4th cycle	Opposite to the situation just described, the 68060 CPU initiates a bus error when a bus collision occurs during the 2nd, 3rd, or 4th cycle of a line transfer where the CPU is not able to retry the cycle. So the collision appears on the software level and can be resolved there but only with considerable time expense.
	To prevent the software from being concerned, the SYS68K/CPU-60 implements the following feature:
Solution: locked RMC transfer	A line transfer from the 68060 CPU is defined as a locked RMC (read- modify-cycle) transfer on the FLXI bus. So the FGA-002, when being granted the VMEbus, does not release the VMEbus until all 4 long cycles of the line transfer are successfully completed or an actual bus error oc- curred.
To use this feature	When using this feature the URMW bit (= bit 7) of the FGA-002 CTL16 register has to be set to 1 (VMEPROM sets it to 0).
	• Thereby, line transfers to a D16-slave are enabled.
	• Additionally, the FGA-002 thereby is programmed to release ASVME high between the locked RMC similar transfers and not to support real VMEbus compatible RMCs. Actual RMC transfers from the 68060 CPU are treated the same way. As a result, this kind of arbitration locked RMC can be broken on a slave board which is accessible from the VMEbus and from the VME secondary bus.

3.15.5 Slave Interface: Access Address

The access address of the shared RAM for other VMEbus masters is programmable via the FGA-002. Both the start and the end address of the shared RAM are FGA-002 programmable in 4-Kbyte increments (see the *FORCE Gate Array FGA-002 User's Manual*).

3.15.6 Slave Interface: DRAM Data Transfer Size

The VMEbus slave interface for the shared RAM is 32-bit wide. It supports 32-bit, 16-bit, and 8-bit as well as unaligned (UAT) and read-modi-fy-write transfers.

3.15.7 Slave Interface: Address Modifier Decoding and A24 Slave Mode

For VMEbus slave access to the shared RAM, extended (A32) and standard (A24) accesses are allowed.

The on-board logic allows accesses in the privileged (supervisor) or nonprivileged (user) mode for both data and program accesses. Each access mode can be separately enabled or disabled within the FGA-002.

Example:

Read and write permission can be enabled for supervisor accesses, and read permission for user accesses.

Automatic Although A32 and A24 accesses are allowed, the FGA-002 only recog-A24-to-A32 nizes A32 accesses. If an A24 access occurs and the CIO2 is configured translation appropriately (see section 3.3.4 "On-board DRAM Capacity and Automatic A24 Expansion" on page 44), additional hardware automatically translates the A24 access to an A32 access to the FGA-002. This means that the standard address modifier code from the VMEbus is automatically modified to extended address modifier to the FGA-002. Since during A24 accesses the address lines A31...24 of the VMEbus must not be used for address decoding these address lines are driven to the FGA-002 via an additional driver. The value of the A31...24 bits are programmable (see section 3.3.6 "A24-to-A32 Address Translation" on page 45). The address lines for the A31...24 bits must be programmed according to the actual A32 access address used by the FGA-002.

Example:

Suppose the DRAM access address for the VMEbus A32 slave window is programmed to:

- Start address: 1000.0000₁₆

- End address: 1040.0000₁₆

Then the CIO2 Port A register must be programmed to 10_{16} to allow A24 accesses (see section Table 18 "CIO2 port A data register" on page 45). If an A24 master now accesses the address 00.5000_{16} , it reaches the same address as an A32 master accessing the address 1000.5000_{16} .

- Programming the
A32 accessFor information on programming the A32 access address, see the
FGA-002 Gate Array User's Manual. The snooping window must be set
appropriately (see section 3.8.7 "Cache Coherence and Snooping" on
page 58).
- Enabled modes The A32 mode is always enabled and the A24 mode can be enabled additionally (see section 3.3.4 "On-board DRAM Capacity and Automatic A24 Expansion" on page 44 and "System Flags" in section 8.2.12 "SET-UP – Change Initialization Values" on page 193).

The following table shows the allowed AM codes for VMEbus accesses to the DRAM.

Table 47VMEbus slave AM codes

AM Code		Function
3E ₁₆	11.1110 ₂	Standard supervisory program access
3D ₁₆	11.1101 ₂	Standard supervisory data access
3A ₁₆	11.1010 ₂	Standard non-privileged program access
39 ₁₆	11.1001 ₂	Standard non-privileged data access
0E ₁₆	00.1110 ₂	Extended supervisory program access
0D ₁₆	00.1101 ₂	Extended supervisory data access
0A ₁₆	00.1010 ₂	Extended non-privileged program access
09 ₁₆	00.1001 ₂	Extended non-privileged data access

3.15.8 Slave Interface: Locked Cycles

To support RMW-cycles for slave accesses the SHAREDRMW bit (= bit 0) of the FGA-002 CTL15 register has to be set to 1 (VMEPROM sets it to 0).

3.16 VMEbus Arbitration

Each transfer to or from an off-board address causes a VMEbus access cycle. The VMEbus defines an arbitration mechanism to arbitrate for bus mastership. The CPU board includes

- a VMEbus arbiter so that it may act as slot-1 system controller;
- a VMEbus requester so that it may access external VMEbus resources.

3.16.1 Single-Level VMEbus Arbiter

The CPU board contains a single level arbiter which can be enabled or disabled by software (see the *FORCE Gate Array FGA-002 User's Manual*). No additional control of the arbiter is required.

IMPORTANT



- The arbiter of the FGA-002 will not be set automatically by hardware when detecting slot-1 by switch setting or auto-detection. It must be enabled by software if the CPU board is system controller (e.g., FGA Boot enables the arbiter automatically). For more information on the FGA-002 arbiter, please see the *FORCE Gate Array FGA-002 User's Manual*.
 - In accordance with the VMEbus specification, the arbiter must be enabled if the CPU board is located in the slot 1 of the VMEbus backplane. It must be disabled if the CPU board is located in any other slot.
 - When the on-board single-level VMEbus arbiter is enabled, all other VMEbus masters (if any) must request VMEbus mastership using only bus request level 3 (BR3* signal). Otherwise, they are not recognized by the SYS68K/CPU-60.

3.16.2 VMEbus Requester

The SYS68K/CPU-60 includes a VMEbus requester so that it may access external VMEbus resources.

Request	 The request level is either selected automatically or by switch setting If the SYS68K/CPU-60 detects slot 1, the request level 3 will autorically be used.
(arbitration) level selection	• If the SYS68K/CPU-60 detects slot 1, the request level 3 will automatically be used.
	• If the SYS68K/CPU-60 does not detect slot 1, the request level is switch selectable (by SW6-3 and SW6-4: default "OFF OFF = level 3 (BR3*)", see page 12).
	For a detailed description of the slot-1 detection, see section 3.17 "VME- bus Slot-1" on page 86.



Note that the selection of the VMEbus request level has no effect upon the VMEbus arbiter located in the FGA-002.

3.16.3 VMEbus Release Modes

The CPU board provides several software-selectable VMEbus release modes to release VMEbus mastership. The bus release operation is independent of the fact whether the on-board VMEbus arbiter is enabled and independent of the VMEbus arbitration level. Easy handling and use of the VMEbus release modes is provided by the FGA-002. Before the bus is released a read-modify-write (RMW) cycle in progress

VMEPROM The VMEPROM ARB command sets the VMEbus release modes (see section 6.5.1 "ARB – Set the Arbiter of the CPU Board" on page 136).

Each row of the following table lists which of the VMEbus release modes described below can be used simultaneously (ROR and RAT are always enabled):

Config.	Release mode	Enabled	VME is released
1.	REC, ROR, RAT, RBCLR	Yes Always Always Don't care	Every cycle
2.	REC ROR RAT RBCLR	No Always Always No	On BRx* active or after timeout
3.	REC ROR RAT RBCLR	No Always Always Yes	On BRx* active, after timeout or on BCLR* active

Table 48Valid configurations for VMEbus release modes

is always completed.

Release Every Cycle (REC)	The REC mode causes a release of VMEbus mastership after every VMEbus transfer cycle has been completed. A normal read or write cycle is terminated after the address and data strobes are driven high (inactive state). A read-modify-write cycle (RMW) is terminated after the write cy- cle is completed by the CPU, through deactivation of the address and data strobes. If the REC mode is enabled, all other bus release functions have no impact ("don't care"). The REC mode is only for CPU cycles with accesses to the VMEbus and not for cycles initiated by the on-board DMA controller. Programming of the REC mode is described in the <i>FORCE Gate Array</i>
	FGA-002 User's Manual.
Release on Request (ROR)	The ROR mode applies only to CPU cycles to the VMEbus and not for cycles initiated by the FGA-002 DMA controller. In these cases bus mastership is released when another VMEbus board requests bus mastership while the CPU board is the current bus master. For these purposes, the FGA-002 DMA controller can also be the requester causing such a bus release. The ROR mode cannot be disabled, but it is programmable how long the CPU stays VMEbus master in spite of a pending bus request.
	Programming of the ROR mode is described in the FORCE Gate Array FGA-002 User's Manual.
Release After Timeout (RAT)	After every VMEbus access, a 100 μ s timer within the FGA-002 starts running. When the timer runs out the CPU board automatically releases its VMEbus mastership. The purpose of the timer is to hold the VMEbus for a short time after every VMEbus transfer, so that the overhead of VMEbus arbitration will be avoided if the CPU makes another VMEbus request within this time period. The timer is only effective for CPU cycles to the VMEbus and not for cycles initiated by the FGA-002 DMA controller. In these cases it is restarted after every VMEbus access, but not before the ROR timer has expired. Therefore, the actual time in which the CPU board holds the bus is approximately equal to the programmed ROR delay time (see above) plus 100 μ s. This function cannot be disabled.
	Programming of the RAT mode is described in the FORCE Gate Array FGA-002 User's Manual.
Release on Bus Clear (RBCLR)	The RBCLR mode is only effective for CPU cycles to the VMEbus and not for cycles initiated by the FGA-002 DMA controller. The RBCLR function allows the VMEbus mastership release if an exter- nal arbiter asserts the BCLR* signal of the VMEbus. This function then overrides the ROR function timing limitations.

	Programming of the RBCLR mode is described in the FORCE Gate Array FGA-002 User's Manual.
Release When Done (RWD)	The DMA controller within the FGA-002 can also become VMEbus mas- ter. It always operates in transfer bursts (maximum 32 transfers). The bus is always released after completion of such a transfer burst. The other bus release functions are for CPU mastership to the VMEbus only.
Release on ACFAIL (ACFAIL)	If the CPU board is programmed to be the ACFAIL handler for the VME- bus system and if the ACFAIL* signal from the VMEbus is asserted, the CPU will not release the VMEbus if it is already the VMEbus master. That is, REC, ROR, RAT, and RBCLR do not operate in this case. If the board is not ACFAIL handler and the ACFAIL* signal is asserted, the board will release the VMEbus immediately.

3.16.4 VMEbus Grant Driver

If the CPU board detects itself being plugged in slot 1 (see below), it will automatically use bus grant level 3 (BG3*) and drive the 3 remaining bus grant signals (BG0*, BG1*, and BG2*) to a high level.

3.17 VMEbus Slot-1

The SYS68K/CPU-60 may be used as system controller when plugged into slot 1 but the slot-1 functions (see below) are only enabled when the SYS68K/CPU-60 is detected as slot-1 device. The slot-1 functions are also called system controller functions.

IMPORTANT



Malfunction

If not on an active backplane,

- remove the jumper on the backplane connecting BG3IN and BG3OUT for the SYS68K/CPU-60 slot.
- assemble the jumpers for BGIN and BGOUT on lower and higher slots on the backplane where no board is plugged.

3.17.1 Slot-1 (System Controller) Functions

When the CPU board is a slot-1 device, the hardware of the SYS68K/CPU-60 sets up the required system controller functions:

- drive SYSCLK to VME (see section 3.17.4 "The SYSCLK Driver" on page 88),
- use VMEbus arbitration level 3, instead of the level selected by SW6-3 and SW6-4 (default "OFF OFF = level 3 (BR3*)", see page 12),
- drive floating bus grant levels 0, 1, and 2 to a high level signal,
- and allow the SYS68K/CPU-60 bus timer to terminate VME cycles (timeout), if it is enabled (see section 3.17.5 "VMEbus Timer" on page 89).

IMPORTANT The arbiter of the FGA-002 will not automatically be set by hardware when detecting slot-1 by switch setting or auto-detection. It must be enabled by software if the CPU board is system controller (e.g., FGA Boot enables the arbiter automatically). For more information on the FGA-002 arbiter, see the *FORCE Gate Array FGA-002 User's Manual*.

3.17.2 Slot-1 Detection

- Auto-detection The board's slot-1 auto-detection mechanism probes the VMEbus busgrant-in-level-3 pin (BG3IN) during power up to see whether it is possible to pull this signal down to a low signal level.
 - When the SYS68K/CPU-60 is plugged into slot 1, it will succeed in pulling the VME signal to a low signal level, because BG3IN is floating on slot 1. Hence, the CPU board detects slot 1.
 - When the CPU-60 is not plugged into slot 1, it will receive the BG3IN from a board plugged into a lower slot. It will fail trying to pull the VME signal to a low signal level. Hence, the CPU board does not detect slot 1.
- Manual detection The following situation may cause the SYS68K/CPU-60 to conclude that slot-1 is detected although being in a different slot:

A VMEbus system begins with the highest daisy-chain priority at slot 1, the left most slot. As the slots move right they lose daisy-chain priority, so slot 2 has higher daisy-chain priority over slot 3, and slot 3 has higher daisy-chain priority over slot 4, and so on. After powering up, auto-detection may fail when another board is plugged into a slot with lower daisy-chain priority. This results in the board (incorrectly) not driving its bus-grant-out-level-3 (BG3OUT) on the VMEbus to the high signal level as defined by the VME specification.

In this situation the SYS68K/CPU-60 probes its BG3IN at a low signal level and concludes that slot 1 is detected. However, the conclusion does not fit the actual system setup. To prevent this mismatch you can

- disable the auto-detection by setting SW6-1 appropriately: ON = disabled (also called manual mode) (default "OFF", see page 12)
- and enable the slot-1 functions manually by setting SW6-2 appropriately: ON = enabled (default "OFF", see page 12). For SW6-2 to take any effect SW6-1 must be ON = disabled (also called manual mode).

3.17.3 Slot-1 Status Register

The status of the slot-1 detection or manual mode SW6-2 configuration may be read via the slot-1 status register at FF80.1000₁₆. It is a read-only register.

IMPORTANT	Malfunction
i	Writing to the slot-1 status register may cause malfunctions of the CPU board.

• Never write to the slot-1 status register.

Table 49	Slot-1 status register (RO)
----------	-----------------------------

FF80.1000 ₁₆								
Bit	7	6	5	4	3	2	1	0
Value reserved						SISTAT		

SISTAT

S1STAT indicates whether slot-1 has been detected (by auto-detection or because of switch setting, see "SW6-1" and "SW6-2" on page 12).

= 0 Slot 1 has been detected.

= 1 Slot 1 has not been detected.

3.17.4 The SYSCLK Driver

The CPU board contains all necessary circuits to support the SYSCLK signal. The output signal is a stable 16 MHz signal with a 50% duty cycle. The driver circuitry for the SYSCLK signal can source a current of 64 mA.

The SYSCLK signal will be enabled if slot-1 has been detected (by autodetection or because of switch setting, see "SW6-1" and "SW6-2" on page 12).

3.17.5 VMEbus Timer

The FGA-002 disposes of a bus timer to terminate VME transfers generating a bus error when no acknowledge can be detected after a timeout period.

In addition to the FGA-002 bus timer, the SYS68K/CPU-60 provides a VMEbus timer. This timer can only be enabled when the CPU board provides system controller functions. The SYS68K/CPU-60 VMEbus timer is controlled by the timer within the memory controller. The timeout period can be configured by the register for the timer within the memory controller (see section 3.8.2 "Memory Configuration Register" on page 54).

3.18 Serial I/O – SCC AM 85C30

The 2 serial I/O channels are implemented by using 1 SCC AM 85C30 (serial communication controller, see data sheet "SCC AM 85C30" in section 5). The operating mode and data format of each channel can be programmed independently from each other.

- Clock inputs The peripheral clock inputs of the SCC are driven by a 8-MHz clock. A chip-external on-board quartz provides the 14.7456 MHz clock necessary for baud rates greater than 9600 Baud.
- IRQ The interrupt request of the SCC is connected to the LIRQ5 input of the FGA-002. It is low active. To interrupt acknowledge cycles of the 68060 CPU, the SCC provides its own vector. Instead, the FGA-002 can be programmed to provide the vector.

SCC base FF80.2000₁₆ address

Driver modules FH-00x To easily vary the serial I/O interfaces according to the application's needs FORCE COMPUTERS has developed RS-232, RS-422, and RS-485 hybrid modules: the FH-002, FH-003/FH-422T, and FH-007. For each serial I/O channel one of those 21-pin single in-line (SIL) hybrids is installed on-board. The location of the hybrid related to a serial I/O channel is listed in the following table which also shows the serial I/O register map.

Serial I/O cha	nnel register map	and hybrid locations
----------------	-------------------	----------------------

Address	Serial I/O channel	On-board hybrid location	Register name
FF80.2020 ₁₆	1	J21	SCC channel A control reg.
FF80.2021 ₁₆			SCC channel A data reg.
FF80.2000 ₁₆	2	J22	SCC channel B control reg.
FF80.2001 ₁₆			SCC channel B data reg.

Serial I/OFor the correct configuration of the serial channels, the connectors which
are available and the connectors' pinout, see section 2.7 "Serial I/O Ports
– SCC" on page 17 and section 2.12 "SYS68K/IOBP-1" on page 28.pinouts

3.18.1 RS-485 Configuration

FH-007	module must be pin 14 for the re	configuration the FORCE COMPUTERS FH-007 hybrid used. It provides 2 enable signals, the RE signal on ceiver and the DE signal on pin 16 for the transmitter, ontrolled by the serial driver of an operating system.		
RE signal	The RE signal on pin 14 is connected to the DTR signal of the SCC and can be controlled by bit 7 of the WR5 register as shown in table 51 "Bit 7 of the WR5 register" on page 90. The bit must be cleared to enable the RS-485 receiver. If set to 1, the receiver is disabled. For details how to write an SCC register see data sheet "SCC AM 85C30" in section 5.			
Table 51	Bit 7 of the WR	5 register		
	DTR (bit 7)	Description		
	0	Receiver enabled		
	1	Receiver disabled		

04077 June 1 999; last documentation change with SYS68KXDPU-60 PCB Rev. 0.1

To realize the RS-485 interface 2 steps are necessary:

- The corresponding GPIO_n pin (n = 0, 1) must be configured as output via the General Purpose Control (GPCNTL) register of the SCSI-53C720SE according to table 52 "SCSI-53C720SE GPCNTL register" on page 91.
- The RS-485 interface driver must program the TX-enable function via the General Purpose (GPREG) register of the SCSI-53C720SE according to table 53 "SCSI-53C720SE GPREG register" on page 91.

Table 52	SCSI-53C720SE GPCNTL register
----------	-------------------------------

FFF8.00	044 ₁₆								
Bit		7	6	5	4	3	2	1	0
Value								GPIO_ en1	GPIO_ en0
Bit 7 - 2		Do not m	Do not modify bits 2 through 7.						
GPIO_en1 (R/W)		GPIO_en	GPIO_en1 controls if GPIO_1 pin is input or output.						
	= 0	GPIO_1	GPIO_1 is output (RS-485 interface on serial channel #2).						
	= 1	GPIO_1	GPIO_1 is input (RS-232/RS-422 interface on serial channel #2).						
GPIO_en0 R/W)		GPIO_en	controls	s if GPIO	_0 pin is i	input or o	output.		
	= 0	GPIO_0	GPIO_0 is output (RS-485 interface on serial channel #1).						
	= 1	GPIO_0	GPIO_0 is input (RS-232/RS-422 interface on serial channel#1).						
Table 53		SCSI-53	C720SE	GPREG	register				
FFF8.00	004 ₁₆								
Bit		7	6	5	4	3	2	1	0
Value								GPIO_ 1	GPIO_ 0
Bit 7 - 2		Do not m	odify bit	s 2 throug	gh 7.				

GPIO_1 GPIO_1 controls the RS-485 TX-enable function for serial channel #2. (R/W)

- = 0 RS-485 transmitter is enabled.
- = 1 RS-485 transmitter is disabled.

GPIO_0 (R/W)		GPIO_0 controls the RS-485 TX-enable function for serial channel #1.
	= 0	RS-485 transmitter is enabled.
	= 1	RS-485 transmitter is disabled.
NOTICE		Damage of components Be sure to set the switches SW12-1 and SW12-3 OFF for the RS-485 configuration before configuring the GPIO ports as outputs.
IMPORTA	NT	The serial interface driver of VMEPROM can be used for RS-232 and

RS-485 configuration.



1

A Small Computer System Interface (SCSI) controller is built around a 53C720SE (see data sheet "SCSI 53C720SE" in section 5).

RS-422 asynchronous communication only. It does not support the

ANSI K3T 9.2 The full ANSI K3T 9.2 specification is implemented, supporting all standard SCSI features including arbitration, disconnect, reconnect and parity.

As done automatically by FGA Boot the first access to the 53C720SE must set the EA bit in the 53C720SE DCNTL register. Accessing the 53C720SE without the EA bit set will lock the CPU bus.

IMPORTANT

CAUTION



SCRIPTS

enhancement

- To guarantee correct bus arbitration the fast arbitration mode must be selected by setting the FA bit in the 53C720SE DCNTL register.
- To make SCSI master cycles snoopable the TT1 bit in the 53C720SE CTEST0 register must be set.

The 53C720SE based SCSI controller uses its own code fetching and SCSI data transfer from the on-board DRAM. The controller's processor executes so called SCSI SCRIPTS to control the actions on the SCSI and the CPU bus. Therefore, the controller's processor is also called SCRIPTS processor. SCSI SCRIPTS is a specially designed language for easy SCSI protocol handling. It substantially reduces the CPU activities. The SCRIPTS processor starts SCSI I/O operations in approximately 500 ns whereas traditional intelligent host adapters require 2...8 ms.

IRQ The interrupt request line (IRQ) of the SCSI controller is connected to the LIRQ6 input of the FGA-002. The 53C720SE cannot supply its own vector. Therefore, the local interrupt control register of the FGA-002 has to be programmed to be level-sensitive and to supply the IRQ vector for the SCSI controller.
 SCSI connectors and pinout Single-ended 8-bit SCSI-2 signals are available at row A and C of the VMEbus P2 connector. As a factory option also single-ended 16-bit SCSI-2 signals are available at the VMEbus P2 connector (see section 2.11 "VMEbus P2 Connector Pinout" on page 24). An I/O back panel can be plugged onto the rear side of the backplane to interface the SYS68K/CPU-60 to standard 8-bit or 16-bit SCSI connectors (see section 2.11 "VMEbus P2 Connector Pinout" on page 24).

3.19.1 SCSI Register Map

SCSI 53C720SE FFF8.0000₁₆ base address

IMPORTANTUnforeseeable interference with the 53C720SE operationIn principal, all 53C720SE registers listed in the 53C720SE data sheet are
accessible via the CPU bus. Note, however, that the only register that the
68060 CPU can access while the 53C720SE is executing SCRIPTS is the
ISTAT register. Attempts to access other registers will interfere with the
operation of the 53C720SE. However, all registers are accessible via
SCRIPTS.

- To get the correct address use the information for the big endian bus mode 2 within the 53C720SE data sheet as this is the bus mode the SYS68K/CPU-60 uses.
- While the 53C720SE is executing SCRIPTS
 - access only the ISTAT register.
 - use SCRIPTS to access all other registers.

3.19.2 Communication across the SCSI bus

Communication on the SCSIbus is only allowed between 2 SCSI devices at any given time. There may be a maximum of 8 SCSI devices. Each SCSI device has a SCSI ID assigned.

Initiator and When 2 SCSI devices communicate on the SCSIbus, one acts as initiator target and the target performs the operation. A SCSI device usually has a fixed role as initiator or target, but some devices may be able to assume either role. Certain SCSIbus functions are assigned to the initiator and other functions are assigned to the target:

- The initiator may arbitrate for the SCSIbus and select a particular target. An initiator may address up to seven peripheral devices that are connected to a target. An option allows the addressing of up to 2048 peripheral devices per target using extended messages.
- The target may request the transfer of COMMAND, DATA, STATUS, or other information on the data bus. In some cases, it may arbitrate for the SCSIbus and reselect an initiator for the purpose of continuing an operation.
- Transfer modes Information transfers on the data bus are asynchronous and follow a defined REQ/ACK handshake protocol. One byte of information may be transferred with each handshake. The 53C720SE also supports synchronous operation for the data transfer (see data sheet "SCSI 53C720SE" in section 5).

3.20 Floppy Disk – FDC 37C65C

The CPU board contains a single-chip floppy disk controller, the FDC 37C65C (see data sheet "FDC 37C65C" in section 5). The FDC 37C65C is connected to the DMA controller of the FGA-002.

CAUTION



Damage of components

There are floppy disk drives that provide means to connect the floppy disk drive frame electrically with DC ground, e.g., by inserting a jumper on the floppy disk drive.


• Before installing a floppy disk drive always make sure that the floppy disk drive's frame is not electrically connected with DC ground.

Floppy disk connectors and pinouts

The installed driver/receiver circuits allow direct connection of $3 \ 1/2$ " and 5 1/4" floppy disk drives. An I/O back panel can be plugged onto the rear side of the backplane to interface to mass storage devices (see section 2.11 "VMEbus P2 Connector Pinout" on page 24).

Features of the FDC 37C65C

- Built-in data separator
- Built-in write precompensation
- 128-, 256-, 512-, or 1024-byte sector lengths
- 3 1/2" or 5 1/4" single and double density
- Programmable stepping rate (2 to 6 ms)
- 2 data rate selection options 16 MHz and 9.6 MHz, controlled via the data rate selection register



• 2 drive selects – DSEL 1 and DSEL 2 – generated by the FDC 37C65C

• 2 signals for motor control – on the SYS68K/CPU-60 they are tied together to build the motor-on signal

IMPORTANT To start the floppy disk data transfer the FGA-002 on-chip DMA controller has to be configured in the following way:

- Set the AUX DMA data direction correctly (see "CIO1 port B data register" on page 42 – F_ADDIR bit).
- Set the FGA-002 AUX DMA according to the FORCE Gate Array FGA-002 User's Manual.

FDC connectorsThe FDC signals are available at the VMEbus P2 connector (see
section 2.11 "VMEbus P2 Connector Pinout" on page 24).An I/O back panel can be plugged onto the rear side of the backplane to
interface the SYS68K/CPU-60 to standard FDC connectors (see
section 2.11 "VMEbus P2 Connector Pinout" on page 24).

FDC registerThe registers of the FDC are accessible via the 8-bit local I/O bus (byte
mode). The following table shows the register layout of the FDC 37C65C
for the SYS68K/CPU-60.

Table 54FDC register map

Address	Register name
FF80.3800 ₁₆	FDC read main status register (RO)
FF80.3801 ₁₆	Read and write data register
FF80.3880 ₁₆	When read: DCHG register When written: data rate selection register
FF80.3900 ₁₆	Write digital output register (WO)
FF80.3980 ₁₆	Access to toggle EJECT line

3.21 Ethernet – LAN AM 79C965A


The CPU board offers a Local Area Network (LAN) interface based on control logic and the integrated local area communications controller AM 79C965A (see data sheet "LAN AM 79C965A" in section 5, but be aware of the IMPORTANT note concerning the 16-bit mode on page 99).

IEEE-802.3The internal Manchester Encoder/Decoder of the AM79C965 is compati-
ble with the IEEE-802.3 specification.

The figure below shows a simplified block diagram of the Ethernet interface.

Figure 9

e 9 Block diagram of the Ethernet interface



- IMPORTANT
 Set the BSWP bit (byte swap bit) in the AM 79C965A CSR3 register to 1 to ensure correct data transfer (the AM 79C965A is designed for little and big Endian byte ordering).
 - Set the INTLEVEL bit in the BCR2 register to 0 to enable correct interrupt generation.

LAN connectorFor the front panel connector and its pinouts see section 2.5 "Front Pan-
el" on page 15 and section 2.10 "Ethernet – LAN" on page 23.

IRQ The AM 79C965A is able to interrupt the 68060 CPU on a FGA-002 programmable level. It is connected to IRQ #7 of the FGA-002 and must be programmed as level-sensitive and high-active.

Bus error As there is no bus error signalling on the VESA local bus a CPU bus handling buserror has to be handled in a different way: The AM 79C965A regards a bus error acknowledge as normal acknowledge. Therefore, it does not recognize any failures, e.g., in case of VMEbus transfer errors. However, if a transfer which has been initiated by the AM 79C965A is terminated by a buserror, the VL adaption enters an exception handling which disables busmastership for the AM 79C965A during the next arbitration cycle. If the AM 79C965A requests busmastership during that cycle, it will not get the bus and therefore will generate a timeout and an interrupt and will set the memory error bit within the CSR0 register.



The memory error always occurs during the busmastership following the failing busmastership cycle.

Bus error handling (cont.)

IMPORTANT



address

• For proper operation of the AM 79C965A only use the DRAM address space as memory area.

After toggeling the LANDEC bit within the BCR register in the RIALTO

bus bridge the VL adaption leaves the exception handling.

• For correct LAN arbitration set the FGA-002 bus error timeout to 64 μ s or less (controlled by VMETIMEOUT in the CTL16 register of the FGA-002).

Ethernet node The unique Ethernet node address is permanently stored on-board. It can be displayed by using the VMEPROM INFO command (see section 6.5.9 "INFO - Information about the CPU Board" on page 143). FGA Boot provides a utility function to get the CPU board's Ethernet address (see section 8.3.5 "Get Ethernet Number" on page 200). The Ethernet address can also be read directly from the ID-ROM via the I²C bus protocol beginning at the ID-ROM offset 3216 (see table 14 "CIO1 port B data register" on page 42).

> A unique 48-bit Ethernet address has been assigned to your SYS68K/CPU-60: 00:80:42:0D:xx:xx. The CPU board's Ethernet address consists of

- a general part indicating the FORCE COMPUTERS CPU board family it is belonging to: 00:80:42:0D for SYS68K/CPU-60,
- followed by the 4-digit CPU board's serial number: xx:xx. The CPU board's serial number consists of the last 4 digits of the number printed below the product bar-code on the VMEbus P1 connector. The serial number is always taken from the CPU board which contains the Ethernet logic.

Features of the • Compatibility with IEEE 802.3/Ethernet Ethernet interface

- Data rate of 10 Mbit per second
 - 136-byte transmit and 128-byte receive data buffer between LAN and CPU bus, thus improving overall performance and reducing the risk of network overruns or underruns
 - DMA capability
 - Interrupt generation

3.21.1 Register Access

In order to allow jumperless Ethernet implementations, the AM 79C965A has a software-implemented address relocation mode. The LAN I/O address space is register selectable: see Bridge configuration register (BCR) – "LANDEC (R/W)" on page 50.

- Initializing After power up the AM 79C965A will not respond to any access on the CPU bus. However, the AM 79C965A will snoop any I/O write accesses that may be present.
- IMPORTANTThe AM 79C965A will wait for a sequence of 12 uninterrupted long
write accesses to address 37816. The 12 long-write accesses must occur
without intervening accesses to other locations and they must contain the
data in the order shown in the table below.
FGA Boot does this automatically.

Table 55

Initializing the LAN AM 79C965A register access

Access no.	Address	Data [D70]	ASCII interpretation
1	378 ₁₆	41 ₁₆	А
2	378 ₁₆	4d ₁₆	М
3	378 ₁₆	4416	D
4	378 ₁₆	01 ₁₆	n/a
5	378 ₁₆	IOBASEL[7:0]	n/a
6	378 ₁₆	IOBASEL[15:8]	n/a
7	378 ₁₆	IOBASEL[23:16]	n/a
8	378 ₁₆	IOBASEL[31:24]	n/a
9	378 ₁₆	BCR2[7:0]	n/a
10	378 ₁₆	BCR2[15:8]	n/a
11	378 ₁₆	BCR21[7:0]	n/a
12	378 ₁₆	BCR21[15:8]	n/a

Normal operation

After the CPU board initialization and the Ethernet initialization (see table 57 "Example word-swapped init. block for LAN AM 79C965A in 16-bit mode" on page 100) the AM 79C965A operates without any CPU interaction. It transfers prepared data, receives incoming packets and stores them into reserved memory locations. To signal service requests, the AM 79C965A interrupt signal is connected to the FGA-002's LIRQ7

input. The FGA-002 has to be programmed to be level sensitive and to supply the vector, because the AM 79C965A has no provision to do so.

Register Access After initialization the AM 79C965A registers are selected by writing the corresponding register number to address $FFF0.0010_{16}$. Thereafter, the register is accessible at address $FFF0.0012_{16}$. Both addresses must be accessed with word-size instructions.

IMPORTANT

The AM 79C965A can be used in two different modes: 16-bit and 32-bit mode.

- Regardless of being in 16-bit or 32-bit mode the Ethernet address is to be initialized in byte-swapped order as documented in table 57 "Example word-swapped init. block for LAN AM 79C965A in 16-bit mode" on page 100.
- 16-bit mode
 - FGA Boot relocates the AM 79C965A to address FFF0.0000₁₆ and leaves it in the 16-bit mode.
 - If you use the AM 79C965A in 16-bit mode, be aware of the fact that in contrast to the statements in the datasheet all registers are word-swapped (see the 2 examples below).
- 32-bit mode
 - If you use the AM 79C965A in 32-bit mode, remember that no registers are word-swapped.
 - For further information on the 32-bit mode see data sheet "LAN AM 79C965A" in section 5.

Table 56Ethernet controller address layout (16-Bit mode)

Address	Description
FFF0.0010 ₁₆	Register address port (RAP)
FFF0.0012 ₁₆	Register data port (RDP)
FFF0.0014 ₁₆	Bus configuration register data port (BDP)
FFF0.0016 ₁₆	Reset register

Example 1 for word swapping:

The following table shows the initialization block for the AM 79C965A when used in 16-bit mode. It includes the hypothetic Ethernet address 12:34:56:78:9A:BC at the addresses 0_{16} , 4_{16} , and 6_{16} . For information on the initialization block and its use see data sheet "LAN AM 79C965A" in section 5.

Table 57

Address	Contents to be written	
016	$eth_1 = 34_{16}$ $eth_0 = 12_{16}$	
2 ₁₆	MODE 1500	
4 ₁₆	$eth_5 = BC_{16}$	$eth_4 = 9A_{16}$
6 ₁₆	$eth_3 = 78_{16}$	$eth_2 = 56_{16}$
8 ₁₆	LADR	3116
A ₁₆	LADR 1500	
C ₁₆	LADR 6348	
E ₁₆	LADR 4732	
10 ₁₆	RLEN followed by a 0 followed by 3 reserved bits followed by RDRA 2316	
12 ₁₆	RDRA 150	
14 ₁₆	TLEN followed by a 0 followed by 3 reserved bits followed by TDRA 2316	
16 ₁₆	TDRA 150	

Example word-swapped init. block for LAN AM 79C965A in 16-bit mode

Example 2 for word swapping:

Initializing the Receive Descriptor: The following table shows the initialization of the receive descriptor in 16-bit mode.

Table 58Initializing a receive descriptor in 16-bit mode

Address	Contents to be written	
0 ₁₆	Flags	BADR 2316
2 ₁₆	BADR 158	BADR 70
416	MCNT 118	MCNT 70
6 ₁₆	BCNT 118	BCNT 70

IMPORTANT

In 16-bit mode the 32-bit address BADR is built from CSR2 (IADR 31...24).



3.22 Reset Generation

The reset effects all on-board modules and chips. When resetting the SYS68K/CPU-60 an automatic self-test routine checks the functional groups of the board. There are 7 sources which may initiate the reset:

- Voltage sensor
 1. Voltage sensor unit: The CPU board is reset as long as the supply voltage is below 4.75 V and above 3 V this is also true during power up. After exceeding the threshold the reset timer will assert the RESET* signal for approximately 200 ms. The reset timer will also be triggered if the voltage has dropped below 4.75V.
- Reset key 2. Front-panel reset key: It triggers the reset timer to generate a reset (see "RESET" on page 15).
- Watchdog timer3. Watchdog timer: If the reset is generated by the watchdog timer, the WDIRQ bit in the MDR is set to 1 (see section 3.5 "Watchdog Timer" on page 48). The watchdog reset is a pseudo power up.
- RESETOUT in4. RESETOUT bit in the memory configuration register: If the
RESETOUT bit in the memory configuration register is set to 1, a
reset is generated (see table 26 "MCR, memory configuration register"
on page 54). Setting the RESETOUT bit has the same effect as a reset
generated by the watchdog timer.
- f. 68060 CPU reset call: A 68060 CPU reset call is triggered, when the 68060 CPU addresses the FGA-002 at FFD0.0E00₁₆ either in a read or in a write cycle. The 68060 CPU reset call has the same effect as toggling the reset key.
- 6. 68060 CPU reset instruction: The 68060 CPU reset instruction is designed to reset peripherals under program control, without resetting the 68060 CPU itself. This instruction is fully supported by the CPU board. The reset instruction triggers the reset generator and resets all on-board modules and chips driving reset to low. The external logic enters boot mode. Therefore, the shared memory at location 0000.0000₁₆ will be disabled causing a failure of the program executed from the shared RAM. To run a reset instruction correctly, the reset instruction has to be executed from a local bus memory, for example, the local SRAM. Also the execution from the system PROM is possible, but be sure that no DRAM access is necessary (e.g. no stack operation). After the reset instruction one of the RIALTO bus bridge registers has to be accessed to re-enable the shared memory.

If VMEbus SYSRESET* input is asserted before the reset generated by a reset instruction is finished, the processor will still not be reset because of lockout logic. Additionally, SYSRESET* output is asserted by the FGA-002 if it is enabled via the FGA-002 CTRL9 register.

VMEbus7. VMEbus SYSRESET: The VMEbus SYSRESET line is received by
the SYS68K/CPU-60 only if SYSRESET input is enabled that is if
SW9-4 is set appropriately: OFF = enabled.

SYSRESET Whenever a reset is generated by one of the sources 1 to 6, SYSRESET generation output is asserted additionally if SW9-3 is set appropriately: OFF = enabled (default "OFF", see page 13). SYSRESET output is asserted by the IEEE 1014 compatible SYSRESET* driver installed on the CPU board. The reset generation circuitry operates when the power supply voltage Vcc reaches approximately 3 volts. An asserted SYSRESET output signal will be held low (active) for at least 200 ms after all conditions that caused the SYSRESET assertion have been removed.

- Reset period During power up or after activation of the front-panel reset key the CPU board is reset for approximately 200 ms.
- StatusThe front-panel RUN LED shows the status of the RESET line (see
"RUN" on page 16). If RESET is active, the LED is illuminated red. The
LED turns to green if reset is inactive and the processor is not in the halt
state.

Initial Supervisor Stack Pointer and Program Counter after Reset

The first 2 read cycles after reset of the 68060 CPU are operand fetches of the initial supervisor stack pointer (ISP) and the initial program counter (IPC). These operands are always fetched from addresses 0000.0000_{16} and 0000.0004_{16} , respectively.

IMPORTANTAfter reset, the boot PROM is mapped to address 0000.0000_{16} . After
initialization the firmware enables the DRAM at 0000.0000_{16} with an
access to any of the 2 RIALTO registers (see section 3.8.8 "DRAM Access from the 68060 CPU" on page 59).

IMPORTANTThe VME SYSRESET generation must be enabled by SW9-3 if the
SYS68K/CPU-60 is installed in slot 1 (see section "SYSRESET* input"
on page 76).

3.23 Information on Front Panel Devices

RESET key	See section 3.22 "Reset Generation" on page 101 and section "RESET" on page 15
ABORT key	see "ABORT" on page 15
7-Segment hexadecimal display – DIAG	The status display register is located in CIO2 (see section 3.3.5 "Board ID and DIAG Display" on page 44).
Rotary switches	For information on the status register of the rotary switches see section 3.3.3 "MODE x Rotary Switch Setting" on page 43.
SYSF LED	See section 3.15.1 "Exception Signals SYSFAIL, SYSRESET, and AC-FAIL" on page 76.
UL LED	See section 3.6.2 "Bridge Configuration Register" on page 50.

Please Note...

The circuit schematics section is an integral part of the *SYS68K/CPU-60 Technical Reference Manual (P/N 204077)*. Yet, it is packaged separately to enable easy updating.

The circuit schematics section will always be shipped together with the *Technical Reference Manual*.

Please:

- Insert the circuit schematics section (P/N 204075) now into the SYS68K/CPU-60 Technical Reference Manual (P/N 204077).
- **Remove this sheet.**

4 Circuit Schematics

Copies of the SYS68K/CPU-60 are found on the following pages.

Please Note...

The data sheet section is an integral part of the *SYS68K/CPU-60 Technical Reference Manual* (P/N 204077). Yet, it is packaged separately to enable easy updating.

The data sheet section will always be shipped together with the *Technical Reference Manual*.

Please:

- Insert the data sheet section (P/N 204076) now into the SYS68K/CPU-60 Technical Reference Manual (P/N 204077).
- **Remove this sheet.**

5 Data Sheets

This is a list of all data sheets that are relevant for the SYS68K/CPU-60. Copies of these data sheets are found on the following pages.

1. CIO Z8536

2. FDC 37C65C

- 3. LAN AM 79C965A
- 4. RTC 72421
- 5. SCC AM 85C30
- 6. SCSI 53C720SE

5.1 CIO Z8536

5.2 FDC 37C65C

5.3 LAN AM 79C965A

This data sheet copy includes

- Application note: PCnet Family Software Design Considerations
- Technical description: AM 79C965A PCnet-32 single chip 32-bit Ethernet controller

5.4 RTC 72421

5.5 SCC AM 85C30

5.6 SCSI 53C720SE

This data sheet copy intentionally only includes the following chapters which contain all information relevant for the SYS68K/CPU-60:

- Purpose and Audience
- Additional Information
- Contents (not stripped to the information included in this copy)
- Chapter 1: Introduction
- Chapter 2: Functional Description
- Chapter 5: Registers
- Chapter 6: Instruction Set of the I/O Processor
- Appendix A: Register Summary

6 VMEPROM

	This CPU board operates under the control of VMEPROM, a ROM resi- dent real-time multiuser multitasking monitor program. VMEPROM pro- vides the user with a debugging tool for single and multitasking real-time applications.
Common and hardware specific details	All common commands and system calls are described in the <i>VMEPROM</i> <i>Version 2/32 User's Manual</i> . This section describes those parts of VMEPROM which pertain to the hardware of this CPU board.
Features of	Configuration of the board
VMEPROM	• Line assembler/disassembler
	• Numerous commands for program debugging, including breakpoints, tracing, processor register display and modify
	• Display and modify floating point data registers
	• S-record up- and downloading from any port defined in the system
	• Time stamping of user programs
	Built-in benchmarks
	• Support of RAM-disk and Winchester disks, also allowing disk for- matting and initialization
	Disk support for ISCSI-1 cards
	• Serial I/O support for up to two SIO-1/2 or ISIO-1/2 boards
	• EPROM programming utility using the SYS68K/RR-2/3 boards
	• On-board flash memory (boot PROM, system PROM and user flash) programming utility
	• Full-screen editor
	• Numerous commands to control the PDOS kernel and file manager
	Complete task management
	• I/O redirection to files or ports from the command line
	• Shell with over 80 commands
	• Over 100 system calls to the kernel supported
	• Data conversion and file management functions
	• Task management system calls in addition to terminal I/O functions
	• Starting an application

6.1 Power-up Sequence

The power-up sequence is executed upon power up or after resetting the SYS68K/CPU-60. All steps documented below also apply for the reset case unless explicitly stated otherwise.

- Power-upThe 2 front-panel rotary switches of the CPU board define the actionssequencetaken by VMEPROM after power up or reset (see section 6.2.3 "RotaryconfigurationSwitches" on page 128).
- FGA Boot After power up the processor retrieves the initial stack pointer and program counter from address locations 0_{16} and 4_{16} . These locations are the first 8 bytes of the Boot ROM area where the FGA boot software (called FGA Boot) resides. They are mapped down to address 0_{16} for a defined start. Afterwards the boot software is executed (see section 8.1 "Boot Sequence" on page 179).
- BIOS modules of
VMEPROMAfter the boot software has been executed, control is transferred to the
BIOS modules of VMEPROM to perform all the necessary hardware ini-
tialization of the CPU. The real-time kernel is started and the user inter-
face of VMEPROM is invoked as the first task. The real-time clock
(RTC) of the CPU board is read and the software clock of the kernel ini-
tialized.
- TerminalIf a terminal is connected to the front-panel serial I/O port 1, the power-
up sequence will be terminated by displaying the following 2 messages
 - the VMEPROM banner
 - and the VMEPROM prompt:
 - ?

VMEPROM is then ready to accept commands.

In case of noIf the above messages do not appear, check the following:messages1. Check the terminal for the setting of the baud rate and the character

- 1. Check the terminal for the setting of the baud rate and the character format. For the default port setup, see section 2.7 "Serial I/O Ports SCC" on page 17.
 - 2. Check the cable connection between the CPU board and the terminal. For the serial I/O port pinout and its default setup, see section 2.7 "Serial I/O Ports – SCC" on page 17.
 - 3. Check the power supply for the presence of +5 V, +12 V, -12 V. For the power consumption of the CPU board, see table 1 "Specification for the SYS68K/CPU-60 board" on page 2.

7 June 1998, last documentation change with VMEPROW32 Vers. 2.85

6.2 Front Panel Related VMEPROM Features

6.2.1 Reset Key

Activating the reset key on the front panel causes

- all programs to terminate immediately
- and the processor and all I/O devices to be reset.

IMPORTANT Loss of data and user program



When the VMEPROM kernel is started, it overwrites the first word in the user memory after the task control block with an exit system call (XEXT). If breakpoints are defined and a user program is running when the reset key is activated, the user program will possibly be destroyed.

• While a program is running only activate the reset key as a last resort when all other actions (such as pressing ^c twice or aborting the program) have failed.

6.2.2 Abort Key

VMEPROM causes a level-7 interrupt when the abort key is activated. This interrupt cannot be disabled and is therefore the appropriate way to terminate a user program and return to the VMEPROM command level.

IMPORTANT



User program tasks with port 0 (phantom port) as their input port will not be terminated.

Abort key activation

Activating the abort key while a user program is running causes

- all user registers to be saved at the current location of the program counter
- and the message Aborted Task to be displayed along with the contents of the processor register.

Activating the abort key while a VMEPROM built-in command is executed or the command interpreter is waiting for input causes

- the message Aborted Task to be displayed (contrary to the situation above, the processor registers are neither modified nor displayed)
- and the control to be transferred to the command interpreter.

6.2.3 Rotary Switches

	The settings of the 2 rotary switches on the front panel of the CPU board are read in by VMEPROM after power up or reset. They define the actions taken by VMEPROM after power up or reset:
	rotary switch MODE 1 controls
	– the program invoked,
	- the start-up file executed,
	 and the check of the VMEbus for available hardware.
	• rotary switch MODE 2 controls
	- the initialization of the RAM disk,
	- the default data size on the VMEbus,
	 and the memory location of the RAM disk.
	All settings documented below apply for both, during power-up and dur- ing reset unless explicitly stated otherwise.
Configuring the action-to-switch- setting correspondence	The correspondence between the actions VMEPROM takes after power up and reset and the rotary switch settings can be configured by patching the system PROM according to the user's choices. For a description of the memory locations to be patched, see section 7.7 "Modifying Special Locations in ROM" on page 174.
Default correspondence	The following tables show frequently used configuration examples and document the default correspondence between actions and the rotary switch settings as defined for VMEPROM. For the correspondence between the rotary switch setting and the bits set in the MODE x status register, see section 3.3.3 "MODE x Rotary Switch Setting" on page 43.

Table 59Examples for power-up and reset configuration by rotary switches

Setting of MODE		
2	2 1 Description of actions after power-up and reset	
F	F	32-bit VMEbus data size
		• RAM disk at top of memory
		Start of VMEPROM
4	С	RAM disk initialization
		• 32-bit VMEbus data size
		• RAM disk at address 4080.0000 ₁₆
		Start of VMEPROM
		• Execution of start-up file SY\$STRT
		• Check for available hardware on the VMEbus and wait for SYSFAIL to disappear from the VMEbus
в	3	16-bit VMEbus data size
		• Start of user program at 4080.0000 ₁₆

VMEPROM

Table 60

Power-up and reset actions defined by rotary switch MODE 2

L	
MODE 2 status register bit	Description and MODE 2 setting at front panel
3	Bit 3 defines whether the RAM disk will be initialized after power-up and reset.
	Bit 3 = 0 (settings 0 through 7) The RAM disk is initialized after power-up and reset as defined by bit 0 and bit 1. After disk initialization all data on the disk is lost.
	Bit 3 = 1 (settings 8 through F) The RAM disk will not be initialized after power up and reset.
2	Bit 2 defines the default data size on the VMEbus.
	Bit $2 = 0$ (settings $0 - 3$, $8 - B$) The default data size is 16 bit.
	Bit $2 = 1$ (settings $4 - 7$, $C - F$) The default data size is 32 bit.
1 and 0	Bit 1 and bit 0 define the default RAM disk usage.
	Bit 1 = 0 and bit 2 = 0 (settings 0, 4, 8, C) RAM disk at 4080.0000 ₁₆ (512 Kbyte)
	Bit 1 = 0 and bit 2 = 1 (settings 1, 5, 9, D) RAM disk at FFC0.8000 ₁₆ (64 Kbyte)
	Bit 1 = 1 and bit 2 = 0 (settings 2, 6, A, E) RAM disk at FC80.0000 ₁₆ (512 Kbyte)
	Bit 1 = 1 and bit 2 = 1 (settings 3, 7, B, F) RAM disk at top of memory (32 Kbyte)

MODE 1 status register Description bit and MODE 1 setting at front panel 3 and 2 Bit 3 and bit 2 define the program to be invoked after power-up and reset. Bit 3 = 0 and bit 2 = 0 (settings 0, 1, 2, 3) The user program at 4080.000_{16} is invoked. Bit 3 = 0 and bit 2 = 1 (settings 4, 5, 6, 7) The user program at FFC0.8000₁₆ is invoked. Bit 3 = 1 and bit 2 = 0 (settings 8, 9, A, B) The user program at $FC80.0000_{16}$ is invoked. Bit 3 = 1 and bit 2 = 1 (settings C, D, E, F) VMEPROM is invoked. Bit 1 defines whether VMEPROM tries to execute a 1 start-up file after power-up and reset. Bit 1 = 0 (settings 0, 1, 4, 5, 8, 9, C, D) VMEPROM tries to execute a start-up file. The default filename is SY\$STRT. Bit 1 = 1 (settings 2, 3, 6, 7, A, B, E, F) VMEPROM does not try to execute a start-up file but comes up with the default banner, instead. 0 Bit 0 defines whether VMEPROM takes the following two actions: • check the VMEbus for availability of any of the following hardware: Contiguous memory, ISIO-1/2, SIO-1/2, ISCSI-1, WFC-1 • wait for SYSFAIL to disappear from the VMEbus. For details, see section 6.5.2 "CONFIG - Search VMEbus for Hardware" on page 136. Bit 0 = 0 (settings 0, 2, 4, 6, 8, A, C, E) VMEPROM takes both actions. Bit 0 = 1 (settings 1, 3, 5, 7, 9, B, D, F) VMEPROM does not take any of the 2 actions.

Power-up and reset actions defined by rotary switch MODE 1

6.3 Memory Usage of VMEPROM

6.3.1 Default Memory Usage of VMEPROM

By default, VMEPROM uses the following memory assignment for the CPU board:

Table 62Main memory layout

Start address	End address	Туре
0000.0000 ₁₆	0000.03FF ₁₆	Vector table
0000.0400 ₁₆	0000.0FFF ₁₆	System configuration data
0000.1000 ₁₆	0000.5FFF ₁₆	SYRAM
0000.6000 ₁₆	0000.6FFF ₁₆	VMEPROM internal use
0000.7000 ₁₆	0000.7FFF ₁₆	Task control block 0
0000.8000 ₁₆		User memory of task 0
		Mail array
		RAM disk (optional)
	End of local memory	Hashing buffers for disk I/O

IMPORTANT



The size of the first task cannot be extended beyond the highest on-board memory address. If more memory is available (on VMEbus), it can only be used for data storage, but not for tasking memory.

6.3.2 Default ROM Use of VMEPROM

The following table shows the use of the system flash memory including VMEPROM. Note that only the first 512 Kbyte will be used by VME-PROM, the remaining space is available for user applications. For detailed information about user alterable locations see section 7.7 "Modifying Special Locations in ROM" on page 174 and section 7.8 "Binding Applications to VMEPROM" on page 177.

	-	
Start address	End address	Туре
FF00.0000 ₁₆	FF00.0003 ₁₆	Initial supervisor stack pointer
FF00.0004 ₁₆	FF00.0007 ₁₆	Initial program counter
FF00.0008 ₁₆	FF00.000B ₁₆	Pointer to VMEPROM initialization
FF00.000C ₁₆	FF00.000F ₁₆	Pointer to user alterable locations
FF00.0010 ₁₆		Pointer to VMEPROM shell
(Initial pro- gram counter)		BIOS modules, kernel, file manager
		ROM-resident installable devices and tables
(Pointer to initialization)		VMEPROM initialization code
(Pointer to al- terable loca- tions)		User alterable memory locations
		System tools
(Pointer to shell)		VMEPROM shell, system tools, debugging tools, line assembler/disassembler
FF08.0000 ₁₆	FF3F.FFFF ₁₆	Unused system flash memory

Table 63	Layout of system flash	memory
----------	------------------------	--------

6.4 Devices and Interrupts Used by VMEPROM

6.4.1 Addresses of the On-Board I/O Devices

The following table shows the on-board I/O devices and their addresses:

Table 64

```
On-board I/O devices
```

Ba	ase address	Device
FF	80.0C00 ₁₆	CIO1 Z8536
FF	'80.0E00 ₁₆	CIO2 Z8536

Table 64

On-board I/O devices (cont.)

Base address	Device
FF80.2000 ₁₆	SCC Z85C30
FF80.3000 ₁₆	RTC 72423
FFF8.0000 ₁₆	SCSI 53C720SE
FF80.3800 ₁₆	FDC 37C65C
FFD0.0000 ₁₆	FGA-002

6.4.2 On-Board Interrupt Sources

The following table shows the on-board interrupt sources and levels defined by VMEPROM. All interrupt levels and vectors of the on-board I/O devices are software programmable via the FGA-002 gate array.

Table 65On-board interrupt sources

Device	IRQ level	Vector number	Vector address
Abort switch	7	232 E8 ₁₆	3A0 ₁₆
FGA-002 DMA error	4	235 EB ₁₆	3AC ₁₆
FGA-002 DMA ready	4	236 EC ₁₆	3B0 ₁₆
Watchdog	7	240 F0 ₁₆	3C0 ₁₆
CIO1 (timer tic)	5	242 F2 ₁₆	3C8 ₁₆
SCC	4	244 F4 ₁₆	3D0 ₁₆

6.4.3 Off-Board Interrupt Sources

VMEPROM supports several VMEbus boards. As these boards are interrupt driven, the level and vectors must be defined for VMEPROM to work properly. The following table shows the default setup of the interrupt levels and vectors of the supported hardware.

For a detailed description of the boards' hardware setup, see section 7 "Appendix to VMEPROM" on page 151.

For further information on the supported I/O boards together with the base addresses and the interrupt levels and vectors, see table below. In order to ensure that these boards work correctly with VMEPROM, the listed interrupt vectors must not be used.

377 June 1989; last documentation change with VMEPROW32 Vers. 2.85

Table 66

Off-board interrupt sources

Board	IRQ level	Vector	number	Vector address	Board base address
SIO-1/2	4	64-75	40 ₁₆ -4B ₁₆	100 ₁₆ -12C ₁₆	FCB0.0000 ₁₆
ISIO-1/2	4	76-83	4C ₁₆ -53 ₁₆	130 ₁₆ -14C ₁₆	FC96.0000 ₁₆
WFC-1	3	119	77 ₁₆	1DC ₁₆	FCB0.1000 ₁₆
ISCSI-1	4	119	77 ₁₆	1DC ₁₆	FCA0.0000 ₁₆

6.4.4 The On-Board Real-Time Clock

During the power-up sequence the on-board real-time clock of the CPU board is read and the current time is loaded into VMEPROM. This sequence is done automatically and requires no user intervention. If the software clock of VMEPROM is set by the ID command, the RTC is automatically set to the new time and date values.

6.5 VMEPROM Commands

The VMEPROM commands are resident and available at any time.

Common commands	Most of the commands are common for all versions of VMEPROM. For a description of all common VMEPROM commands and for an in depth description of VMEPROM itself refer to the <i>VMEPROM Version 2/32 User's Manual</i> .
CPU board commands	VMEPROM commands which are specific for the hardware of the CPU board are described in this section.
Quick overview	The HELP command provides a short description of all available VME-PROM commands.
	• Enter HELP for a description of all commands.
	• Enter HELP command for a description of the command command.
Command line syntax	All VMEPROM commands use the following format:

? command parameters

In some cases commands do not use parameters, at all. If 2 or more parameters are entered, they must be separated by a space or a comma.

6.5.1 ARB – Set the Arbiter of the CPU Board

ARB

Format

The **ARB** command allows the user to set the arbitration modes and the release modes of the CPU board for the VMEbus. Additionally, the VMEbus interrupts can be enabled or disabled.

Example:

? ARB Set arbite	er mode for VME-BUS:
SET :	ROR & RAT & RBCLR & FAIR Release on bus clear (RBCLR) (Y/N) ? Y Fair VME-BUS arbitration (FAIR) (Y/N) ? N
Enable(1)	/ Disable(0) VMEbus interrupts by level:
STATUS : SET :	Level: 7 6 5 4 3 2 1 1 1 1 1 1 1 1 Enter new interrupt mask: 1 1 1 1 1 1 0
? _	

6.5.2 CONFIG – Search VMEbus for Hardware

Fa	orm	at
Ľ	лш	aı

CONFIG

This command searches the VMEbus for available hardware regardless of the rotary switch setting and enables installation of additional memory. The **CONFIG** command also installs Winchester disks in the system and initializes the disk controller (if available).

If a SYSFAIL is active on the VMEbus (e.g. being generated by an ISIO-1/2 or ISCSI-1 controller during self-test), the command is suspended until the SYSFAIL signal is no longer active.

IMPORTANT



- **Γ** Additional memory installation
 - All boards to be installed must use the addresses documented in section 7.1 "Driver Installation" on page 151.
 - Install additional memory only by using this command.

memory CPU detection DRA tion task. ery t as lo	Additional memory must be contiguous to the on-board memory of the CPU board. This memory is cleared by the CONFIG command to allow DRAM boards with parity to be used. Please remember that the installation of additional memory does not affect the RAM size of the running task. However, VMEPROM identifies the installed memory area and every time memory is required (e.g. by CT or FM) it is taken from this area as long as there is enough free space. The following hardware is detected when issuing the command:
	1. ISIO-1/2
	2. SIO-1/2
	3. ISCSI-1
	4. WFC-1

5. Contiguous memory starting at the highest on-board memory address

For the setup of all supported boards, see section 7 "Appendix to VME-PROM" on page 151.

Example:

```
? CONFIG
UART FORCE ISIO-1/2 (U3) INSTALLED
ISIO-1/2: 1 boards available
? _
```

6.5.3 **FERASE – Erase Flash Memories**

```
Format FERASE flashbank
FERASE flashbank,flashoffset,length
```

The **FERASE** command allows erasing flash memory banks.

- Format 1 of the command erases the whole flash memory bank.
- Format 2 allows specifying a region to erase.

IMPORTANT This region must exactly match the page boundaries of the flash devices.

i

Example:

If the SYS_FLASH bank consists of four 28F008 (1 M * 8 bit) devices in parallel with a page size of 64 Kbyte each, the minimum size of one erasable region is 256 Kbyte (64 KB * 4 devices).

Parameters

flashbank

Symbolic name or base address of the flash memory bank that should be erased. The following symbolic names are supported:

BOOT_FLASH	(first) boot flash
BOOT_FLASH1	first boot flash
BOOT_FLASH2	second boot flash
SYS_FLASH	system flash
USER_FLASH	user flash

flashoffset

Optional relative byte offset within the flash bank.

length

Optional length in bytes. If *flashoffset* and *length* are not specified, the whole bank will be erased.

Example:

```
? FERASE
Usage: FERASE <flashbank>,[<flashoffset>,<length>]
    Parameter <flashbank> is the base address of the flash bank
    or one of the following defines:
        BOOT_FLASH1 BOOT_FLASH2 SYS_FLASH1 USER_FLASH1
? FERASE BOOT_FLASH2
Erasing flash memory ... done.
? _
```

6.5.4 FGA – Change Boot Setup for Gate Array

FGA

Format

Some registers of the gate array can be defined by the user. The contents of these registers are stored in the on-board battery-buffered SRAM in a short form.

The boot software for the gate array will take these values after reset to initialize the gate array. The **FGA** command may be used to enter an interactive node for changing this boot table in the battery-buffered SRAM. The **FGA** command will show the actual value stored in the battery-buffered SRAM. To change any value, a new one has to be entered in binary format. If only a **<CR>** is entered, no change will be made. To step backwards a minus has to be entered. If a **<.>** or **<ESC>** is given, the **FGA** command returns to the shell.

IMPORTANT 1

The command uses cursor positioning codes of the selected terminal. Use the **st** command to set the correct terminal.

Example:

? FGA			
>>> Set	up for FGA-0	02 BOOTER <<<	:
Register	FGA offset	value in SRAM	changed value
SPECIAL	\$0420	%00100000	%00100000
CTL_01	\$0238	%00000111	%00000111
CTL_02	\$023C	%00001011	%00001011
CTL_05	\$0264	%00001100	%00001100
CTL_12	\$032C	%00110011	%00110011
CTL_14	\$0354	%01111110	%01111110
CTL_15	\$0358	%01000000	%0100000
CTL_16	\$035C	%00100000	%00100000
MBX_00	\$0000	%00000000	≈.
MBX_01	\$0004	%00000000	
MBX_02	\$0008	%00000000	
MBX_03	\$000C	%00000000	
MBX_04	\$0010	80000000	
MBX_05	\$0014	%00000000	
MBX_06	\$0018	80000000	
MBX_07	\$001C	80000000	
? _			

6.5.5 FLUSH – Set Buffered Write Mode

FLUSH ? FLUSH ? FLUSH ON FLUSH OFF

This command

- flushes all modified hashing buffers for disk writing or
- enables/disables buffered write mode for the local SCSI controller.

If no argument is entered, all modified hashing buffers are flushed. If the argument **on** or **OFF** is given, the buffered write mode will be enabled or disabled. When entering a question mark, only a message will be displayed which indicates whether the buffered write mode is enabled or disabled.

Format

Example:

? FLUSH
All modified buffers are flushed
? FLUSH ON
Buffered write is enabled

6.5.6 FMB – FORCE Message Broadcast

Format	FMB slotlist,FMB channel,message FMB [FMB channel]	
	The FMB command allows	
	• sending a byte message to individual slots in the backplane,	
	• broadcasting to all boards, and	
	• getting a pending message.	
	Format 1 is used to send a message.	
Parameters	slotlist	
	is a list of slot numbers and is used to select the slots to which a mes- sage is sent. Slot numbers are separated by a '/' sign; a '-' between two slot numbers defines a range of slot numbers. Slot numbers can range from 0 to 21. 0 causes the message to be sent to all slots.	
	FMB channel	
	defines which FMB channel is used. It can be o or 1.	
	message	
	is the byte message to be deposited into the FMB channel(s).	
	Format 2 is used to get messages. If no parameter is given, one message of each FMB channel is fetched and displayed. If <i>FMB channel</i> is specified, only this channel is addressed and the message will be displayed. For detailed information on the FORCE message broadcast, see the <i>FORCE Gate Array FGA-002 User's Manual</i> .	

Vers. 2.85

Example:

```
? FMB
FMB channel 0 is empty
FMB channel 1 is empty
? FMB 1-21,0,$EF
? FMB 1-21,1,%10100001
? FMB
FMB channel 0 = $EF
FMB channel 1 = $A1
? FMB 1-21,1,$77
? FMB
FMB channel 0 is empty
FMB channel 1 = $77
? FMB 1/2/5/7-19/21,0,$1
? FMB
FMB channel 0 = $01
FMB channel 1 is empty
? _
```

6.5.7 FPROG – Program Flash Memories

Format	FPROG flashbank,source FPROG flashbank,source,flashoffset FPROG flashbank,source,flashoffset,length
	The FPROG command allows programming flash memory banks.
	Format 1 of the command programs the whole flash memory bank with the data stored at the specified source address.
	Format 2 additionally allows specifying a destination offset within the flash memory bank and programs all the remaining space (from offset to end of flash bank).
	Format 3 of the command also specifies the number of bytes to program.
IMPORTANT i	If the flash memory is not empty, it must be erased before reprogramming it (see section 6.5.3 "FERASE – Erase Flash Memories" on page 137).

Parameters flashbank

Symbolic name or base address of the flash memory bank that should be programmed. The following symbolic names are currently supported:

BOOT_FLASH(first) boot flash BOOT_FLASH1first boot flash BOOT_FLASH2second boot flash

sys_flashsystem flash

USER_FLASHUSER flash

source

Source address of the data to program.

flashoffset

Optional relative byte offset within the flash bank. If no offset is specified, **o** is assumed.

length

Optional length in bytes. If no length is specified, all the remaining space of the flash bank will be programmed.

Example:

Partly programming the second Boot Flash

6.5.8 FUNCTIONAL – Perform Functional Test

Format FUNCTIONAL

IMPORTANT This command is designed for FORCE COMPUTERS internal purposes only.

i

FRE

6.5.9 INFO – Information about the CPU Board

Format	

INFO VME

INFO

The first format is used to display information about the CPU board as documented in the *VMEPROM Version 2/32 User's Manual*. Additionally, the Ethernet address is displayed.

The second format displays the current setting of the VMEbus A32 and A24 slave window.

6.5.10 MEM – Set Data Bus Width of the VMEbus

Format	

MEM 16 MEM 32

MEM

This command displays or sets the data bus width of the CPU board on the VMEbus.

- To display the current data bus width enter **MEM** without arguments.
- To set the data bus width to 16 bits or 32 bits enter MEM 16 or MEM 32, respectively.

If the data bus width is set to 16 bit, long accesses (32-bit) will be translated into 2 word accesses (each 16-bit) by the VMEbus interface.

Example:

```
? MEM
Data bus width is set to 32 bits
? MEM 16
? MEM
Data bus width is set to 16 bits
? MEM
Data bus width is set to 32 bits
? __
```

6.5.11 RUNINRAM – Run VMEPROM in RAM

Format	RUNINRAM destination-address		
	This command provides an easy way to copy the VMEPROM software from the system flash memory into the DRAM to run it there. First, the binary image of VMEPROM will be copied to the specified <i>destina-</i> <i>tion-address</i> , then all absolute addresses of the image will be relocated. Finally, VMEPROM will completely be restarted at its new location.		
Automatic copy	It is possible to let VMEPROM automatically copy its image into RAM after reset. After copying, the image is located at the end of memory and VMEPROM runs there. To enable automatic copy use the FGA Boot SETUP command to set the Application Flags to 0001_{16} (see section 8.2.12 "SETUP – Change Initialization Values" on page 193). Per default VMEPROM runs in the system PROM.		
IMPORTANT i	VMEPROM can not use memory beyond its own base address. If, for example, it is located at address 0020.0000_{16} , VMEPROM can only use the memory range from 0000.0000_{16} to 0020.0000_{16} . Please see also the opposite command RUNINROM.		

Example:

? LT task *0/0	pri 64	tm 1	ev1/ev2		-			ports 1/1/0/0/0
Copyir Reloca	ting p	gram f progra	rom \$FF000 m in new a	irea	o \$002000	00\$00241	F18E	
	9		****		* * * * * * * * * *	* * * * * * * * * *	* * * * * * * * *	* * * * * * *
*								*
*			V	МΕΡ	ROM			*
*	5	SYS68K	/CPU-60	Ver	sion X.Y	Z dd-mm-	-yy	*
*		(c) F	ORCE Compu	iters	and Eyr:	ing Resear	rch	*
*			-		-	5		*
*****	*****	* * * * * *	********	* * * * * *	* * * * * * * * * *	* * * * * * * * * *	* * * * * * * * * *	* * * * * * *
? LT								
task	pri	tm	ev1/ev2	size	рс	tcb	eom	ports
*0/0	64	1			-			1/1/0/0/0
? _								

6.5.12 RUNINROM – Run VMEPROM in ROM

Format **RUNINROM**

This command restarts VMEPROM in the system flash memory.

Example:

? LT pri ev1/ev2 size task tcb tm рс eom ports 1726 00227876 00007000 001B6800 1/1/0/0/0 *0/0 64 1 ? RUNINROM Restarting VMEPROM in ROM * * VMEPROM * SYS68K/CPU-60 Version X.YZ dd-mmm-yy * (c) FORCE Computers and Eyring Research + ? LT task pri ev1/ev2 size pc tcb tm eom ports *0/0 64 1 7868 FF027876 00007000 007B6000 1/1/0/0/0 ? _

6.5.13 SELFTEST – Perform On-Board Selftest

Format

SELFTEST

This command performs a test of the on-board functions of the CPU board. It can only run if no other tasks are created. If there are any other tasks, no self-test will be made and an error will be reported. **SELFTEST** tests the memory of the CPU board and all devices on the board.

The following tests are performed in this order:

1. I/O test

This function tests the DMA controller, the SCRIPTS processor, and the interrupts of the SCSI controller. The floppy disk controller will be checked if it can be initialized. Then the access to the registers of the PCnet Ethernet controller will be tested. CIO1 and CIO2 will be tested if they are able to generate vector interrupts via a timer.

If tests fail, error messages will be printed to state the type of fault.

2. Memory test on the memory of the current task

The following procedures are performed:

- Byte test
- Word test
- Longword test

All passes of the memory test perform pattern reading and writing as well as bit shift tests. If an error occurs while writing to or reading from the memory, it will be reported. Dependent on the size of the main memory, this test may last a different amount of time (count about one minute per Megabyte).

3. Clock test

If the CPU does not receive timer interrupts from the CIO1 Z8536, an error will be displayed. This ensures that VMEPROM can initialize the CIO1 Z8536 properly and the external interrupts from the CIO are working.



During this process all contents of the memory are cleared.



Example:

```
? SELFTEST
VMEPROM Hardware Selftest
______
I/O test ..... passed
Memory test ..... passed
Clock test ..... passed
? __
```

6.6 Installing a New Hard Disk (Using FRMT and INIT)

This section provides an example how to use the **FRMT** and the **INIT** command to install a new hard disk.

The FRMT command of VMEPROM may be used

- to set all hard disk parameters,
- to format the Winchester,
- and to divide the disk into logical partitions.

Before starting the **FRMT** command the number of the last logical block of the Winchester must be known. The number of physical blocks per track must be 32, the number of bytes per sector must be 256.

The number of heads and the number of cylinders may be calculated by using the following equation:

(# of heads) * (# of cylinders) * (blocks/track) = # of last logical block

IMPORTANT

The SCSI ID must be 0, 1, or 2 and the maximum number of heads is 16. The number of large and floppy partitions can be defined by the user.

Example:

Formatting a CDC 94211-5 Winchester

```
? FRMT
68K PDOS Force Disk Format Utility
 Possible Disk Controllers in this System are:
    Controller #1 is not defined
    Controller #2 is a FORCE WFC-1
    Controller #3 is a FORCE ISCSI-1
    Controller #4 is an onboard SCSI
    Controller #5 is not defined
    Controller #6 is a FORCE IBC
 Drives that are currently defined in system are:
    F0 is controller #4 , drive select $82
    F1 is controller #4 , drive select $83
    W0 is controller #4 , drive select $00
    All not named drives are undefined
Select Menu: W,W0-W15=Winch; F,F0-F8=Floppy; Q=Quit
    Select Drive: W
 W0 Main Menu: 1)Parm 2)BadT 3)Form 4)Veri 5)Part 6)Writ
                P)Togl Q)Quit
    Command: 1
 WO Parameters Menu: A)lter, D)isplay, R)ead file, Q)uit
    Command: A
                 \# of Heads = 10
             # of Cylinders = 1022
 Physical Blocks per Track = 32
  Physical Bytes per Block = 256
          Shipping Cylinder = 0
                 Step rate = 0
 Reduced write current cyl = 0
    Write Precompensate cyl = 0
Current Winch Drive 0 Parameters:
                \# of Heads = 10
             # of Cylinders = 1022
 Physical Blocks per Track = 32
   Physical Bytes per Block = 256
          Shipping Cylinder = 0
                  Step rate = 0
 Reduced write current cyl = 0
    Write Precompensate cyl = 0`
```

WO Parameters Menu: A)lter, D)isplay, R)ead file, Q)uit Command: Q W0 Main Menu: 1)Parm 2)BadT 3)Form 4)Veri 5)Part 6)Writ P)Togl Q)Quit Command: 3 Sector Interleave = 0Physical Tracks to FORMAT = 0,10219 Ready to FORMAT Winchester Drive 0 ? Y Sector Interleave Table: 0,1,2,3,4,5,6,7,8,9,10,11,12, 13,14,15,16,17,18,19,20,21,22, 23,24,25,26,27,28,29,30,31 Issuing Format Drive Command. FORMAT SUCCESSFUL ! W0 Main Menu: 1)Parm 2)BadT 3)Form 4)Veri 5)Part 6)Writ P)Togl Q)Quit Command: 5 WO Partitions Menu: A)lter, D)isplay, R)ecalc, Q)uit Command: A # of Large partitions = 6 # of Floppy Partitions = 15 First track for PDOS Parts = 0Last track for PDOS Parts = 10219 First PDOS disk # = 2 Current Winch Drive 0 Partitions: # of Large partitions = 6 # of Floppy Partitions = 15 First track for PDOS Parts = 0 Last track for PDOS Parts = 10219 First PDOS disk # = 2 Total # of Logical Tracks = 10220 Disk # Logical Trks Physical Trks PDOS sectors Base, Top Base, Top Total/{boot} 2 0,1502 0,1502 48064/47872 3 1503,3005 1503,3005 48064/47872 3006,4508 3006,4508 48064/47872 4 4509,6011 4509,6011 5 48064/47872 48064/47872 6 6012,7514 6012,7514 7 7515,9017 7515,9017 48064/47872 9 9018,9097 9018,9097 2528/2336 10 9098,9177 9098,9177 2528/2336 11 9178,9257 9178,9257 2528/2336 12 9258,9337 9258,9337 2528/2336 13 9338,9417 9338,9417 2528/2336 14 9418,9497 9418,9497 2528/2336 15 9498,9577 9498,9577 2528/2336 16 9578,9657 9578,9657 2528/2336 17 9658,9737 9658,9737 2528/2336 18 9738,9817 9738,9817 2528/2336 19 9818,9897 9818,9897 2528/2336 20 9898,9977 9898,9977 2528/2336 21 9978,10057 9978,10057 2528/2336 10058,10137 10058,10137 22 2528/2336 23 10138,10217 10138,10217 2528/2336


```
W0 Partitions Menu: A)lter, D)isplay, R)ecalc, Q)uit
Command: Q
W0 Main Menu: 1)Parm 2)BadT 3)Form 4)Veri 5)Part 6)Writ
P)Togl Q)Quit
Command: 6
Write to Disk Y)es, N)o, F)ile : Y
Write to file (Y/N)?N
W0 Main Menu: 1)Parm 2)BadT 3)Form 4)Veri 5)Part 6)Writ
P)Togl Q)Quit
Command: Q
Exit to Select Drive. Update Param RAM (Y/N) ? Y
System Parameter RAM Updated!!
Select Menu: W,W0-W15=Winch; F,F0-F8=Floppy; Q=Quit
Select Drive: Q
```

After formatting the disk all logical partitions must be initialized using the **INIT** command.

Example:

Initialize the large logical partition (number 2)

```
? INIT
Enter Disk # :2
Directory Entries :1024
Number of sectors :47776
Disk Name :SYSTEM
Init: Disk # 2
Directory entries: 1024
Number of sectors: 47776
Disk name: SYSTEM
Initialize disk ? Y
? _
```



7 **Appendix to VMEPROM**

7.1 **Driver Installation**

This appendix summarizes the changes to be made to the default setup of additional VMEbus boards so that they are VMEPROM-compatible. Drivers described in the following sub-sections are available in ROM, but not all are installed. However, drivers for all on-board devices are automatically installed.

INSTALL	
command	

To install a driver use the **INSTALL** command.

IMPORTANT



Current

Software version dependent addresses The addresses given in the examples of this section are only example UART and Disk Driver addresses. They may vary across software versions.

To view the current configuration issue the install command as shown configuration in the following example:

```
? INSTALL ?
THE FOLLOWING UARTS AND DISK DRIVER ARE ALREADY IN EPROM:
DISK DRIVERFORCE IBC/MEADDR: $FF029500DISK DRIVERFORCE ISCSI-1ADDR: $FF029700DISK DRIVERFORCE SCSI CPU-60ADDR: $FF02A300
DISK DRIVER FORCE IBC/ME
                                                    ADDR: $FF029500
DISK DRIVER FORCE WFC-1
UART DRIVER FORCE IBC/ME
                                                     ADDR: $FF02BA00
                                                     ADDR: $FF02E200
UART DRIVERFORCE IBC/MEADDR: $FF02E200UART DRIVERFORCE ISIO-1/2ADDR: $FF02E400UART DRIVERFORCE CPU-60/Z8530ADDR: $FF02E900
UART DRIVER FORCE SIO-1/2
                                                     ADDR: SFF02EE00
```

7.1.1 VMEbus Memory

In general every FORCE memory board can be used together with VME-PROM.

In order to use a memory board within the tasking memory of VME-PROM the base address must be set correctly. That means that the board base addresses of any additional memory boards must be set to be contiguous to the on-board memory.

7.1.2 SYS68K/SIO-1/2

	By default, the two serial I/O boards SYS68K/SIO-1/2 are set to the VME base address $B0.0000_{16}$. VMEPROM expects the first SIO-1/2 boards at FCB0.0000_{16}. This is in the standard VME address range (A24, D16, D8) with the address $B0.0000_{16}$. The address modifier decoder (AM-Decoder) of the SIO-1/2 boards must be set to:
	Standard Privileged Data Access
	Standard Non-Privileged Data Access
	Please refer to the <i>SIO User's Manual</i> for the setup. If a second SIO-1/2 board will be used, the base address must be set to $FCB0.0200_{16}$. The AM-decoder setup described above has to be used again. Please refer to the <i>SIO User's Manual</i> for the address setup of the second SIO board.
To install driver	To install the SIO-1/2 board driver use the install command with the appropriate address (see "Software version dependent addresses" on page 151):
	? INSTALL U2,\$FF02EE00
To install a port	To install one of the ports of the SIO boards in VMEPROM use the BP command. The SIO-1/2 boards use the driver type 2.
IMPORTANT i	The hardware configuration must be detected before a port can be in- stalled. This can be done by using the CONFIG command or by setting a front panel switch on the CPU board and pressing reset.
	Example:
	To install the first port of a SIO board with a 9600 baud rate as port number 3 enter the following:

? BP 3,9600,2,\$FCB00000

Table 67

Base addresses	of SIO-1/2 ports
----------------	------------------

		-
SIO board	Port #	Address
first	1	FCB0.0000 ₁₆
	2	FCB0.0040 ₁₆
	3	FCB0.0080 ₁₆
	4	FCB0.00C0 ₁₆
	5	FCB0.0100 ₁₆
	6	FCB0.0140 ₁₆
second	1	FCB0.0200 ₁₆
	2	FCB0.0240 ₁₆
	3	FCB0.0280 ₁₆
	4	FCB0.02C0 ₁₆
	5	FCB0.0300 ₁₆
	6	FCB0.0340 ₁₆

Simultaneous use of SIO-1/2 and ISIO-1/2 VMEPROM supports up to two serial I/O boards. These can be either the SIO-1/2 board, the ISIO-1/2 board, or a mixture of both.

IMPORTANT



The first board of every type must be set to the first base address. If one SIO-1 board and one ISIO-1 board are used, the base address of the boards must to be set to:

- FCB0.0000₁₆ for SIO-1
- FC96.0000₁₆ for ISIO-1

7.1.3 SYS68K/ISIO-1/2

By default, the serial I/O boards SYS68K/ISIO-1/2 are set to the address 96.0000_{16} in the standard VME address range. VMEPROM awaits this board at this address (FC96.0000₁₆ for the CPU-60); changes to the default setup are not necessary. An optional second board may be used. In this case, the address must be set to 98.0000_{16} . For a description of the base address setup, read the *SYS68K/ISIO-1/2 User's Manual*.

To install driver To install the ISIO-1/2 board driver use the install command with the appropriate address (see "Software version dependent addresses" on page 151):

? INSTALL U3,\$FF02E400

- To install a port To install one of the ports of an ISIO board in VMEPROM use the BP command. The ISIO-1/2 boards are driver type 3.
- IMPORTANTThe hardware configuration must be detected before a port can be installed. This can be done by using the **CONFIG** command or by setting a front panel switch on the CPU board and pressing reset.

Example:

To install the first port of an ISIO board with a 9600 baud rate as port number 3 enter the following:

? BP 3,9600,3,\$FC968000

Table 68

Base addresses of ISIO-1/2 ports

ISIO board	Port #	Address
first	1	FC96.8000 ₁₆
	2	FC96.8020 ₁₆
	3	FC96.8040 ₁₆
	4	FC96.8060 ₁₆
	5	FC96.8080 ₁₆
	6	FC96.80A0 ₁₆
	7	FC96.80C0 ₁₆
	8	FC96.80E0 ₁₆

Table 68

ISIO board	Port #	Address
second	1	FC98.8000 ₁₆
	2	FC98.8020 ₁₆
	3	FC98.8040 ₁₆
	4	FC98.8060 ₁₆
	5	FC98.8080 ₁₆
	6	FC98.80A0 ₁₆
	7	FC98.80C0 ₁₆
	8	FC98.80E0 ₁₆

Base addresses of ISIO-1/2 ports

Simultaneous use of SIO-1/2 and ISIO-1/2 VMEPROM supports up to two serial I/O boards. These can be either the SIO-1/2 board, the ISIO-1/2 board, or a mixture of both.

IMPORTANT



The first board of every type must be set to the first base address. If one SIO-1 board and one ISIO-1 board are used, the base address of the boards must to be set to:

- FCB0.0000₁₆ for SIO-1
- FC96.0000₁₆ for ISIO-1

7.1.4 SYS68K/WFC-1 Disk Controller

VMEPROM supports up to two floppy disk drives and three Winchester disk drives together with the WFC-1 disk controller.

The floppy drives must be jumpered to drive select 3 and 4. VMEPROM accesses them as disk number 0 and 1. The floppy drives are automatically installed when a WFC-1 controller is detected by the **CONFIG** command or after reset when the front-panel switch of the CPU board is set to detect the hardware configuration. Only double-sided and double-density floppy drives which support 80 tracks/side can be used. The step rate is 3 ms.

The Winchester drives are not installed automatically. The **FRMT** command must be used for defining the following factors:

- The physical drive structure (i.e. number of heads, number of cylinders, drive select number, etc.)
- The bad block of the Winchester drive
- The partitions to be used

If this setup is done once for a particular drive, the data is stored in the first sector of the Winchester and automatically loaded when the disk controller is installed in VMEPROM.

To install driver To install the driver for the WFC-1 use the install command with the appropriate address (see "Software version dependent addresses" on page 151):

? INSTALL W,\$FF02BA00

The default base address of the WFC-1 controller must be set to $FCB0.1000_{16}$. That means the address comparison for 32-bit address has to be enabled and the setup of the most significant 8 addresses must be jumpered.

VMEPROM supports termination interrupt of the WFC-1 controller. If you want to use the WFC-1 in combination with interrupts, the corresponding jumper must be set to enable the interrupt.

For a detailed description of the address setup and termination interrupt, refer to the data sheet of the WFC-1 controller.

7.1.5 SYS68K/ISCSI-1 Disk Controller

VMEPROM supports up to two floppy disk drives and three Winchester disk drives together with the ISCSI-1 disk controller. The floppy drives must be jumpered to drive select 3 and 4. VMEPROM accesses them as disk number 0 and 1. The floppy drives are installed automatically when an ISCSI-1 controller is detected by the **CONFIG** command or after pressing reset when the front panel switch of the CPU board is set to detect the hardware configuration. Only double-sided and double-density floppy drives which support 80 tracks/side can be used. The used step rate is 3 ms. The Winchester drives are not installed automatically. The VME-PROM **FRMT** command must be used for defining the following factors:

- The physical structure of the drive (i.e., number of heads, number of cylinders, drive select number, etc.)
- The bad block of the Winchester drive
- The partitions to be used

If this setup is done once for a particular drive, the data is stored in the first sector of the Winchester and automatically loaded when the disk controller is installed in VMEPROM.

To install driver To install the ISCSI-1 driver use the install command with the appropriate address (see "Software version dependent addresses" on page 151):

? INSTALL W,\$FF029700

The default base address of the ISCSI-1 controller is $A0.0000_{16}$ in the standard VME address range. This is the address FCA0.0000₁₆ for the CPU board. To this setup no changes have to be made. The ISCSI-1 driver uses interrupts by default. This cannot be disabled. Please make sure that the interrupt daisy chain is closed so that the controller can work properly.

7.1.6 Local SCSI Controller

VMEPROM supports up to three Winchester disk drives together with the local SCSI Controller. The Winchester drives are not installed automatically.

The VMEPROM **FRMT** command must be used for defining the following factors:

- The physical structure of the drive (i.e., number of heads, number of cylinders, drive select number, etc.)
- The bad blocks of the Winchester drive
- The partitions to be used

If this setup is done once for a particular drive, the data is stored in the first sector of the Winchester and automatically loaded when the disk controller is installed in VMEPROM. When viewing the VMEPROM banner, the driver for the local SCSI controller is already installed. This driver needs memory for hashing. The storage for the hashing buffers is allocated at the end of memory.

7.2 S-Record Formats

S-record types 8 types of S-records have been defined to accommodate the needs of encoding, transportation and decoding functions:

Table 69Types of S-record format modules and VMEPROM support

Туре	Description	
SO	The header record for each block of S-records	
S1	A record containing code/data and the 2-byte ad- dress at which the code/data is to reside	
S2	A record containing code/data and the 3-byte ad- dress at which the code/data is to reside	
S3	A record containing code/data and the 4-byte ad- dress at which the code/data is to reside	
S5 – not supported by VMEPROM	A record containing the number of S1, S2 and S3 records transmitted in a particular block. The count appears in the address field. There is no code/data field.	
S7 – supported by VMEPROM on load only	A termination record for a block of S3 records. The address field may optionally contain the 4-byte address of the instruction to which control is to be passed. There is no code or data field.	
S8 – supported by VMEPROM on load only	A termination record for a block of S2 records. The address field may optionally contain the 3-byte address of the instruction to which control is to be passed. There is no code or data field.	
S9	A termination record for a block of S1 records. The address field may optionally contain the 2-byte address of the instruction to which control is to be passed.	

General S-record type use

Only one termination record is used for each block of S-records. In general, S7 and S8 records are only used when control is to be passed to a 3- or 4-byte address. Normally, only one header record is used, but it is also possible that multiple header records occur.

Example:

7.3 System RAM Definitions

```
/* SYRAM:H -- DEFINITION OF SYRAM BLOCK OF MEMORY
  05-Jan-88 Revised to correspond to PDOS 3.3
  BRIAN C. COOPER, EYRING RESEARCH INSTITUTE, INC.
  Copyright 1985-1988
*/
           64/* number of tasks((NT+3)&0xFC)/* number of task messages16/* number of task message pointers
#define NT
                                                                   */
#define NM
                                                                   * /
#define NP 16
                                                                   * /
#define ND ((NT+3)&0xFC) /* number of delay events
                                                                   * /
#define NC 8
                               /* number of active channel buffers */
#define NF 64
                               /* number of file slots
                                                                   */
#define NU 15
                               /* number of I/O UART ports
                                                                  */
                               /* input buffer size (2^p2p.
#define IZ 6
                                                                  */
#define MZ 0x4000000
                               /* maximum memory size
                                                                  */
#define TZ
            64
                                /* task message size
                                                                   */
#define NTB NT
#define NTM NM
#define NTP NP
#define NCB NC
#define NFS NF
#define NEV ND
#define NIE (ND/2)
#define NPS (NU+1)
#define P2P IZ
#define MMZ MZ
#define TMZ TZ
```

		,
<pre>#define IMK (0xFF>>(8-P2P))</pre>	/* input buffer wrap around mask */	
#define NCP ((1< <p2p)+2)< td=""><td>/* (# characters/port) + 2 */</td><td></td></p2p)+2)<>	/* (# characters/port) + 2 */	
#define MPZ 2048	/* memory page size */	
#define MBZ (MMZ/MPZ)	/* memory bitmap size */	
#define NMB (MBZ/8)	/* number of map bytes */	
#define FSS 38	/* file slot size */	
#define TQB 2	/* TCB index */	
#define TQM (TQB+4)	/* map index */	
#define TQE (TQM+2)	/* event #1 / event #2 */	
#define TQS (TQE+2)	/* scheduled event */	
#define TBZ (TQS+2+4)	/* TASK entry size */	
#define BPS 256	/* bytes per sector */	
#define NRD 4	/* number of RAM disks */	/
struct SYRAM{		
/*000*/ char *_bios;	/* address of bios rom */	/
/*004*/ char *_mail;	/* *mail array address */	/
/*008*/ unsigned int _rdkn;	/* *ram disk # */	/
/*00A*/ unsigned int _rdks;	/* *ram disk size */	/
/*00C*/ char *_rdka;	/* *ram disk address */	/
/*010*/ char _bflg;	/* basic present flag */	/
/*011*/ char _dflg;	/* directory flag */	/
/*012*/ int _f681;	/* 68000/68010 flag */	/
/*014*/ char * sram;		* /
/*018*/ int spare1;		*/
/*01A*/ int _fcnt;	-	*/
/*01C*/ long _tics;	,	*/
/*020*/ unsigned char _smon;		*/
/*021*/ unsigned char _sday;		*/
/*022*/ unsigned char _syrs[2];		*/
/*024*/ unsigned char _s/rs;	, 1	*/
/*025*/ unsigned char _smin;		*/
/*026*/ unsigned char _ssec[2];		*/
/*028*/ char _patb[16];	,	*/
/*038*/ char _brkf[16];		*/
/*048*/ char _f8bt[16];		*/
/*058*/ char _utyp[16];		*/
/*068*/ char _urat[16];		*/
/*078*/ char _evtb[10];		*/
/*082*/ char _evto[2];		*/
/*084*/ char _evti[2];		*/
/*086*/ char _evts[2];	-	*/
/*088*/ char _ev128[16];	-	*/
/*098*/ long _evtm[4];		*/
/*0A8*/ long _bclk;		*/
/*0AC*/ char *_tltp;		*/
/*0B0*/ char *_utcb;	· · ·	*/
/*0B4*/ int _suim;	-	*/
/*0B6*/ int _usim;		*/
/*088*/ int _usim; /*088*/ char _sptn;	/* spawn task no. (** must be even **)*	
_	_	
/*0B9*/ char _utim; /*0B0*/ char _tpru:		*/
/*0BA*/ char _tpry;	<pre>/* task priority (** must be even **) * /* gurment task number *</pre>	
/*0BB*/ char _tskn;	,	*/
/*0BC*/ char spare2;		*/
/*0BD*/ char _tqux;		*/
/*OBE*/ char _tlck[2];	/* task lock/reschedule flags *	*/

```
/*0C0*/ char _e122;
/*0C1*/ char _e123;
                                                                                               /* batch task #
                                                                                                                                                                                                           */
  /*0C1*/ char _e123;
                                                                                               /* spooler task #
                                                                                                                                                                                                           * /
  /*0C2*/ char _e124;
/*0C2*/ char _e124;
/*0C3*/ char _e125;
/*0C4*/ long _cksm; /* system checksum
/*0C8*/ int _pnod; /* pnet node #
/*0CA*/ char bser[6]; /* bus error vector
/*0D0*/ char iler[6]; /* illegal vector
/*0D6*/ char ecnt[16]; /* control C count
/*0E6*/ char *_wind; /* window id's
/*0EA*/ char *_wadr; /* window addresses
/*0EE*/ char *_chin; /* input stream
/*0F2*/ char *_chot; /* output stream
/*0F6*/ char *_iord; /* i/o redirect
/*0F6*/ char _fect; /* file expand count
/*0F8*/ char _pidn; /* processor ident byte
/*0F8*/ long *_begn; /* abs addr of K1$BEGN table
/*100*/ int _rwcl[14]; /* port row/col 1..15
/*11C*/ char *_opip[15]; /* output pointers 1..15
/*198*/ long _mapb; /* memory map bias
/*
  /*0C3*/ char _e125;
                                                                                                                                                                                                           * /
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                            */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
  /*
  /* the following change with different configurations:
                                                                                                                                                                                                           */
  /* configuration for VMEPROM is defined to:
                                                                                                                                                                                                           */
  /*
              NT = 64, NF = 64, MZ = $400000
                                                                                                                                                                                                            */
  /*
                                                                                                                                                                                                            */
  /* NOTE: the offset on top of each line is calculated only for this
                                                                                                                                                                                                            */
  /*
                                                                                                                                                                                                            */
           configuration
 /*
                                                                                                                                                                                                            */
  /*019C*/ char _maps[NMB]; /* system memory bitmap
                                                                                                                                                                                                            */
                                                                                                                                                                                                           */
  /*119C*/ char _port[(NPS-1)*NCP]; /* character input buffers
  /*157A*/ char _iout[(NPS-1)*NCP]; /* character output buffers
                                                                                                                                                                                                           */
/*157A*/ char _iout[(NPS-1)*NCP]; /* character output bullers
/*1958*/ char rdtb[16]; /* redirect table
/*1968*/ int _tque[NTB+1]; /* task queue
/*19EA*/ char _tlst[NTB*TBZ]; /* task list
/*1DEA*/ char _tsev[NTB*32]; /* task schedule event table
/*25EA*/ long _tmtf[NTM]; /* to/from/INDEX.W
/*26EA*/ char _tmbf[TMZ*NTM]; /* task message buffers
/*36EA*/ char _tmsp[NTP*6]; /* task message pointers
/*374A*/ char _deiq[2+8+NIE*10]; /* delay event insert queue
/*2004*/ char_ dourt[2+NEV*10]; /* delay events
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                            */
                                                                                                                                                                                                           */
                                                                                                                                                                                                           */
                                                                                                                                                                                                          */
/*374A*/ char _deiq[2+8+NIE*10]; /* delay event insert queue */
/*3894*/ char _devt[2+NEV*10]; /* delay events */
/*3B16*/ int _bsct[32]; /* basic screen command table */
/*3B56*/ int _xchi[NCB]; /* channel buffer queue */
/*3B66*/ char _xchb[NCB*BPS]; /* channel buffers */
/*4366*/ char _xfs1[NFS*FSS]; /* file slots */
/*4C66*/ char _l2lk; /* level 2 lock (file prims, evnt 120)*/
/*4CE7*/ char _l3lk; /* level 3 lock (disk prims, evnt 121)*/
/*4CE8*/ long _drvl; /* driver link list entry point */
/*4CF0*/ int _rdk1[NRD*4 + 1]; /* RAM disk list */
};
  };
```

7.4 Task Control Block Definitions

```
#define MAXARG 10
                                                               /* max argument count of the cmd line
                                                                                                                                      * /
 #define MAXBP
                            10
                                                               /* max 10 breakpoints
                                                                                                                                      */
                                                              /* max 5 names in name buffer
 #define MAXNAME
                             5
                                                                                                                                      */
 #define MAX
#define TMAX
                                                               /* Max number of tasks
                             64
                                                                                                                                      */
                            20
                                                               /* maximum argument length
                                                                                                                                      * /
 /* special system flags for VMEPROM
                                                                                                                                      */
#define SOMEREG 0x0001
                                                               /* display only PC,A7,A6,A5
                                                                                                                                      * /
                                                              /* no register display during trace(TC>1)
                                                                                                                                      * /
                                                              /* trace over subroutine set
                                                                                                                                      * /
                                                                                                                                      * /
                                                                                                                                      * /
                                                                                                                                       */
                                                                                                                                      */
                                                                                                                                      */
                                                                                                                                      */
 /* the registers are stored in the following order:
 #define VBR 0
 #define SFC
                       1
 #define DFC
                       2
 #define CACR 4
 #define PC 5
 #define SR
                         б
 #define USTACK 7
 #define SSTACK 8
 #define MSTACK 9
 #define D0 10
                                                               /* 10-17 = D0-D7
                                                                                                                                       * /
 #define A0
                                                                /* 18-24 = A0-A6
                                                                                                                                      * /
                      18
 #define N_REGS 25
#define BYTE unsigned char
#define WORD unsigned int
#define LWORD unsigned long
 struct TCB{
/*000*/ char _ubuf[256]; /* 256 byte user buffer
/*100*/ char _clb[80]; /* 80 byte monitor command line buffer
/*150*/ char _mwb[32]; /* 32 byte monitor parameter buffer
/*170*/ char _mpb[60]; /* monitor parameter buffer
/*1AC*/ char _cob[8]; /* character out buffer
/*1B4*/ char _swb[508]; /* system work buffer/task pdos stack
/*3B0*/ char *_tsp; /* task stack pointer
/*3B4*/ char *_kil; /* kill self pointer
/*3B8*/ long _sfp; /* RESERVED FOR INTERNAL PDOS USE
/*3BC*/ char _svf; /* save flag -- 68881 support (x881)
/*3BD*/ char _iff; /* RESERVED FOR INTERNAL PDOS USE
/*3BE*/ long _trp[16]; /* user TRAP vectors
/*3FE*/ long _cdk; /* CHCK instruction trap
/*406*/ long _trv; /* TRAPV Instruction trap
                                                                                                                                      */
                                                                                                                                      */
                                                                                                                                       * /
                                                                                                                                      */
                                                                                                                                       */
                                                                                                                                       */
                                                                                                                                       */
                                                                                                                                       */
                                                                                                                                       */
                                                                                                                                      */
                                                                                                                                      */
                                                                                                                                       */
                                                                                                                                      */
                                                                                                                                      */
```

/*40A*/ long _trc;	/* trace vector	*/
/*40E*/ long _fpa[2];	<pre>/* floating point accumulator</pre>	*/
416/ long *_fpe;	<pre>/* fp error processor address</pre>	*/
41A/ char *_clp;	/* command line pointer	*/
41E/ char *_bum;	<pre>/* beginning of user memory</pre>	*/
422/ char *_eum;	/* end user memory	*/
426/ char *_ead;	/* entry address	*/
42A/ char *_imp;	/* internal memory pointer	*/
42E/ int _aci;	/* assigned input file ID	*/
/*430*/ int _aci2;	/* assigned input file ID's	*/
432/ int _len;	/* last error number	*/
/*434*/ int _sfi;	/* spool file id	*/
'*436*/ BYTE _flg;	/* task flags (bit 8=command line echo)	*/
437/ BYTE _slv;	/* directory level	*/
438/ char _fec;	/* file expansion count	*/
439/ char _spare1;	/* reserved for future use	*/
43A/ char _csc[2];	/* clear screen characters	*/
43C/ char _psc[2];	/* position cursor characters	*/
43E/ char _sds[3];	/* alternate system disks	*/
'*441*/ BYTE _sdk;	/* system disk	*/
'*442*/ char *_ext;	/* XEXT address	*/
'*446*/ char *_err;	/* XERR address	*/
—	/* command line delimiter	*/
(*44A*/ char _cmd;	,	
44B/ BYTE _tid;	/* task id	*/
(*44C*/ char _ecf;	/* echo flag	*/
(*44D*/ char _cnt;	/* output column counter	*/
<pre>/*44E*/ char _mmf;</pre>	/* memory modified flag	*/
/*44F*/ char _prt;	/* input port #	* /
'*450*/ char _spu;	/* spooling unit mask	*/
/*451*/ BYTE _unt;	/* output unit mask	*/
/*452*/ char _u1p;	/* unit 1 port #	*/
/*453*/ char _u2p;	/* unit 2 port #	*/
/*454*/ char _u4p;	/* unit 4 port #	*/
/*455*/ char _u8p;	/* unit 8 port #	*/
<pre>/*456*/ char _spare2[26];</pre>	<pre>/* reserved for system use</pre>	*/
/* VMEPROM variable area area	**************************************	
/ * * * * * * * * * * * * * * * * * * *		* /
	/* command line buffer	
/*470*/ char linebuf[82];	/* command line buffer /* alternate line buffer	
/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82];		*/
/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82];	/* alternate line buffer /* alternate cmdline for XGNP	*/ */
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs;</pre>	/* alternate line buffer /* alternate cmdline for XGNP	* / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc;</pre>	/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter	* / * / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG];</pre>	/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line	* / * / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir;</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line</pre>	* / * / * / * / * /
<pre>/*470*/ char linebuf[82]; /*470*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir; /*59C*/ int iport,oport;</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line /* I/O port assignments</pre>	* / * / * / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir; /*59C*/ int iport,oport; /*5A0*/ char *ladr;</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line /* I/O port assignments /* holds pointer to line in_mwb</pre>	* / * / * / * / * / * /
<pre>/*470*/ char linebuf[82]; /*470*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir; /*590*/ int iport,oport; /*5A0*/ char *ladr; /*5A4*/ LWORD offset;</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line /* I/O port assignments /* holds pointer to line in_mwb /* base memory pointer</pre>	* / * / * / * / * / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir; /*59C*/ int iport,oport; /*55A*/ int iport,oport; /*5A4*/ LWORD offset; /*5A8*/ int bpcnt;</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line /* I/O port assignments /* holds pointer to line in_mwb /* base memory pointer /* num of defined breakpoints</pre>	* / / * / * / * / * / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir; /*594*/ char *odir, *idir; /*590*/ int iport,oport; /*5A0*/ char *ladr; /*5A4*/ LWORD offset; /*5A8*/ int bpcnt; /*5AA*/ LWORD bpadr[MAXBP];</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line /* I/O port assignments /* holds pointer to line in_mwb /* base memory pointer /* num of defined breakpoints /* breakpoint address</pre>	* / * / * / * / * / * / * / * /
<pre>/*470*/ char linebuf[82]; /*4C2*/ char alinebuf[82]; /*514*/ char cmdline[82]; /*566*/ int allargs, gotargs; /*56A*/ int argc; /*56C*/ char *argv[MAXARG]; /*594*/ char *odir, *idir; /*59C*/ int iport,oport; /*5A0*/ char *ladr; /*5A4*/ LWORD offset;</pre>	<pre>/* alternate line buffer /* alternate cmdline for XGNP /* argc save and count for XGNP /* argument counter /* pointer to arguments of the cmd line /* I/O redirection args from cmd line /* I/O port assignments /* holds pointer to line in_mwb /* base memory pointer /* num of defined breakpoints</pre>	* / * / * / * / * / * / * /

<pre>/*668*/ WORD bpcocc[MAXEP]; /* # of times the breakpoint is already /*67C*/ LWORD bptinst; /* temp. breakpoint instruction /*682*/ WORD bptinst; /* temp. breakpoint is shuld /*682*/ WORD bptocc; /* # of times the temp. breakpoint shuld /* be skipped /*684*/ WORD bptcocc; /* # of times the temp. breakpoint is /* already skipped /*686*/ char bptcmd[1]; /* temp. breakpoint command /* be skipped /*684*/ WORD outplag; /* temp. breakpoint command /* be skipped /*684*/ WORD outplag; /* temp. breakpoint command /* be skipped /*684*/ char outplag; /* temp. breakpoint command /* be skipped /* temp. breakpoint command /* trace counts // temp. breakpoint command /* trace vomter for test /* trace counts // trace count /* trace count // trace count /* trace vomtop baptc: /* trace vomtop f_ trace if the vicare /* trace vomtop f_ trace if the vicare /* trace vithous f_ trace if the vicare /* trace vithous f_ trace vicant for test /* trace vicant for the vicant for the vicant for test /* trace vicant for the vicant for</pre>	/*654*/	WORD	<pre>bpocc[MAXBP];</pre>	<pre>/* # of times the breakpoint should be</pre>	*
<pre>/* skipped *67C*/ LWORD bptadr; /* temp. breakpoint address *68C*/ WORD bptocc; /* temp. breakpoint instruction *68C*/ WORD bptocc; /* temp. breakpoint is *68C*/ WORD bptocc; /* temp. breakpoint is *68C*/ WORD bptcocc; /* temp. breakpoint is *68C*/ char bptcmd[1]; /* temp. breakpoint command *69C*/ char namebd[MAXNAME][8]; /* Name buffer, name *69C*/ char namebd[MAXNAME][8]; /* Name buffer, name *68C*/ char namebd[MAXNAME][8]; /* Name buffer, data *78C*/ LWORD erront; /* start/end time *78C*/ LWORD times, timee; /* start/end time *78C*/ LWORD times, timee; /* storage area of processor regs *77C*/ WORD tocount; /* trace active flag *77C*/ WORD tocount; /* trace count *77C*/ WORD tocount; /* trace count *77C*/ WORD bpact; /* break point active flag *77C*/ WORD bpact; /* story stack during GO/T etc *77C*/ WORD bpact; /* story stack during GO/T etc *77C*/ WORD bpact; /* floating point data regs *76C*/ LWORD f_fpre; /* FPCR reg *76C*/ LWORD f_fpre; /* FPCR reg *76C*/ LWORD f_fpre; /* FPCR reg *77C*/ NORD f_fpre; /* FPSR reg *77C*/ BYTE cleol[2]; /* clear to end of screen parameter *7C4*/ BYTE cleol[2]; /* save Cache control register *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ BYTE nokill; /* kill task with no input port *7C4*/ WORD sysflg; /* tack beginning * bit 3: trace over aubroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: o</pre>				/* skipped	*
<pre>**CC*/ LWORD bptadr; /* temp. breakpoint address **G80*/ WORD bptinst; /* temp. breakpoint instruction **G82*/ WORD bptcoc; /* # of times the temp. breakpoint should /* be skipped **G84*/ WORD bptcocc; /* # of times the temp. breakpoint should **G86*/ char bptcmd[11]; /* temp. breakpoint command **G86*/ char outflag; /* output messages (yes=1,no=0) **G92*/ char nameb[MAXNAME][8]; /* Name buffer, name **G84*/ LWORD tercnt; /* terror counter for test *782*/ WORD errcnt; /* storage area of processor regs **T82*/ LWORD trags; /* storage area of processor regs **T72*/ WORD tacount; /* trace active flag **T72*/ WORD tacount; /* trace active flag **T72*/ WORD tacount; /* trace count **T78*/ LWORD bapt; /* superyon stack during GO/T etc **T78*/ LWORD facesp; /* superyon stack during GO/T etc **T78*/ LWORD facesp; /* supervisor stack, handle w/ care **G64*/ char VMEEVSP[802]; /* uneprom internal user stack **T64*/ LWORD f_fpre; /* FPCR reg **F64*/ LWORD f_fpre; /* Save CWENDF for null and idle **E72*/ Dare cleos[2]; /* unet mask for echo **FC4*/ long exe.cn; /* save Cache contorl register **F64*/ LWORD f_fpre; /* save Cache contorl register **F64*/ LWORD sysflg; /* save Cache contorl register **F64*/ LWORD sysflg; /* save Cache contorl register short form /* bit 1: trace without reg, display /* bit 2: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register short form /* bit 1: trace over ange /* bit 5: no register short form /* bit 1: trace over range /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 6: trace over range /* bit 6: trace over r</pre>	*668*/	WORD	bpcocc[MAXBP];		*
<pre>*660*/ WORD bptinst; /* temp. breakpoint instruction *662*/ WORD bptocc; /* # of times the temp. breakpoint should /* be skipped *664*/ WORD bptocc; /* # of times the temp. breakpoint is *664*/ WORD bptocc; /* # of times the temp. breakpoint is *666*/ char bptcmd[1]; /* temp. breakpoint command *692*/ char namebd[MAXNAME][8]; /* Name buffer, name *692*/ char namebd[MAXNAME][8]; /* Name buffer, name *668*/ WORD erront; /* Name buffer, data *782*/ WORD times, timee; /* storige area of processor regs *776*/ WORD tocount; /* active flag *776*/ WORD tocount; /* trace active flag *776*/ WORD bcount; /* active trace count *776*/ WORD bcount; /* active trace count *776*/ WORD bayesp; /* save VMEprom stack during GOT etc *776*/ char VMESS[802]; /* therea stack, handle w/ care *866*/ char VMESS[802]; /* weeprom stack during GOT etc *776*/ LWORD f_fperg[3*8]; /* floating point data regs *764*/ LWORD f_fperg[3*8]; /* floating point data regs *764*/ LWORD f_fperg[3*8]; /* floating point data regs *764*/ LWORD f_fperg; /* FPSR reg *772*/ LWORD f_fper; /* FPSR reg *772*/ LWORD f_fper; /* Save Cache control register *FC0*/ long c_save; /* save cache contol register *FC0*/ long c_save; /* save cache control register *FC0*/ long c_save; /* save cache control register *FC4*/ long ex_ecnt; /* execution count *FC4*/ long ex_ecnt; /* execution count *FC4*/ long ex_ecnt; /* tilt task with no input port *FC4*/ long ex_ecnt; /* save flags used by VMEPROM *FC4*/ WORD sysflg; /* save flags used by VMEPROM *FC4*/ WORD sysflg; /* save flags used by VMEPROM *FC4*/ WORD sysflg; /* save flags used by VMEPROM * bit 1: trace over subroutine * bit 2: trace over subroutine * bit 3: trace over subroutine * bit 4: trace over range * bit 5: no register initialization * bit 6: output redirection into file * and console at the same time * tort*/ WORD t_range[2]; /* task beginning * bit 6: output redirection into file * task top size floing the save floing the same time * tort*/ LWORD t_range[2]; /* task beginning * bit 5: no register initializati</pre>	*670*/		hat a day.		*
<pre>*682*/ WORD bptocc; /* # of times the temp. breakpoint should /* be skipped *684*/ WORD bptcocc; /* # of times the temp. breakpoint is * already skipped *684*/ char nameba[MAXNAME][8]; /* Name buffer, name *684*/ char nameba[MAXNAME][8]; /* Name buffer, name *684*/ char nameba[MAXNAME][8]; /* Name buffer, name *784*/ LWORD times, timee; /* start/and time *784*/ LWORD tracount; /* trace active flag *774*/ WORD tocount; /* trace count *774*/ WORD tacount; /* trace count *776*/ WORD bpact; /* break point active flag *776*/ LWORD tacount; /* active trace count *776*/ WORD bacz; /* break point active flag *776*/ LWORD savesp; /* save VMEprom stack during GO/T etc *776*/ LWORD f_fpreg[3*8]; /* floating point data regs *764*/ LWORD f_fpreg[3*8]; /* floating point data regs *764*/ LWORD f_fpre; /* FPCR reg *776*/ BYTE f_save[0x3c]; /* Save CMEProm stack handle w/ care *764*/ LWORD f_fpre; /* FPSR reg *772*/ LWORD f_fpiar; /* FPSR reg *776*/ BYTE f_loal(1); /* clear to end of screen parameter *764*/ JUORD f_fpiar; /* Save cache control register *764*/ LWORD f_fpiar; /* Save cache control register *764*/ JUORD sysflg; /* save flags used by VMEPRM /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over ange /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 6: output redirection into file /* tack beginning /* pointer to area for saved regs ** D4*/ LWORD ex_regs; /* pointer to area for saved regs ** D4*/ LWORD ex_regs; /* pointer to area for saved regs ** pointer to area for s</pre>			-		
<pre>*684*/ WORD bptcoc; /* # of times the temp. breakpoint is *686*/ char bptcmd[11]; /* temp. breakpoint command *686*/ char bptcmd[11]; /* temp. breakpoint command *691*/ char namebn[MAXNAME][8]; /* Name buffer, name *684*/ char namebn[MAXNAME][40]; /* Name buffer, data *782*/ WORD erront; /* error counter for test *782*/ WORD pregs[N_REGS]; /* storage area of processor regs *770*/ WORD tflag; /* trace active flag *772*/ WORD tflag; /* trace count *776*/ WORD tag; /* trace count *776*/ WORD tag; /* trace count *776*/ WORD bpact; /* break point active flag *772*/ WORD bpact; /* break point active flag *776*/ WORD figpr; /* save VMEprom stack during GO/T etc *766*/ LWORD figpr; /* flating point data regs *764*/ LWORD figpr; /* FPCR reg *764*/ LWORD figpr; /* FPCR reg *764*/ LWORD figpr; /* FPSR for null and idle *776*/ PTTE figave[0x30]; /* FPSR for null and idle *776*/ PTTE cleos[2]; /* clear to end of screen parameter *764*/ Syste cleol[2]; /* clear to end of line parameters *764*/ LWORD figpr; /* save Cache control register *764*/ long ex_ent; /* execution count *766*/ PTTE nokil; /* kill task with no input port *769*/ PTTE nokil; /* tilt ack with no input port *769*/ PTTE nokil; /* tilt ack with no input port *564*/ WORD sysflg; /* system flags used by VMEPROM *564*/ LWORD t_range[2]; /* bit 3: trace over subroutine * bit 3: trace over subroutine active * bit 4: trace over subroutine active * bit 4: trace over subroutine active * bit 4: trace over subroutine * bit 3: trace over subroutine * bit 4: trace over subroutine * bit 4: trace over subroutine * bit 5: to register initialization * bit 6: output redirection into file * and console at the same time * tot4*/ LWORD t_range[2]; /* task</pre>			-		*
<pre>*684*/ WORD bptcocc; /* # of times the temp. breakpoint is /* already skipped *686*/ char bptcmd[11]; /* temp. breakpoint command *691*/ char namebn[MAXNAME][8]; /* Name buffer, name *692*/ char namebn[MAXNAME][8]; /* Name buffer, data *782*/ WORD erront; /* error counter for test *784*/ LWORD pregs[N_REGS]; /* storage area of processor regs *780*/ LWORD times, timee; /* start/end time *780*/ LWORD tacount; /* trace active flag *770*/ WORD tacount; /* trace count *7F4*/ WORD tacount; /* active trace count *7F4*/ WORD bacc; /* save WMEprom stack during GO/T etc *7F0*/ WORD bacc; /* save WMEprom stack during GO/T etc *7F0*/ char VMESP[202]; /* supervisor stack, handle w/ care *8C6*/ char VMESP[202]; /* supervisor stack, handle w/ care *E8E*/ char VMESP[202]; /* supervisor stack, handle w/ care *F6A*/ LWORD f_fper; /* FPGR reg *F74*/ LWORD f_fper; /* FPGR reg *F74*/ LWORD f_fper; /* FPSR reg *F74*/ LWORD f_fpiar; /* FPSR reg *F74*/ LWORD f_fpiar; /* FPSR reg *F74*/ PTT f_save(0x2); /* super defined prompt sign *FC0*/ long c_save; /* save Cache control register *F24*/ DORD f_fpiar; /* save Cache control register *F24*/ PTT cleos[2]; /* super defined prompt sign *FC0*/ long c_save; /* save Cache control register *F24*/ TTT e_lsave(0x1); /* kill task with no input port *FC4*/ long ex_e_cnt; /* system flags used by VMEPOM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* care for saved regs /* conter to area for saved regs *FD4*/ LWORD t_range[2]; /* task beginning</pre>	<u>^682^/</u>	WORD	pptocc;		d *. *
<pre>/* already skipped *686*/ char bptcm[11]; /* temp. breakpoint command *691*/ char outflag; /* temp. breakpoint command *691*/ char outflag; /* output messages (yes=1,no=0) *692*/ char namebn[MAXNAME][8]; /* Name buffer, name *68A*/ char namebd[MAXNAME][40]; /* Name buffer, name *68A*/ char namebd[MAXNAME][40]; /* Name buffer, name *782*/ WORD errent; /* error counter for test *784*/ LWORD brends[REGS]; /* storage area of processor regs *760*/ WORD tflag; /* trace active flag *776*/ WORD tflag; /* trace count *776*/ WORD tocount; /* trace count *776*/ WORD bact; /* break point active flag *778*/ LWORD bact; /* break point active flag *778*/ LWORD bact; /* break point active flag *776*/ WORD bact; /* save VMEprom stack during GO/T etc *776*/ LWORD bact; /* supervisor stack, handle w/ care *866*/ char VMEESP[802]; /* Master stack, handle w/ care *866*/ Lar VMEESP[802]; /* floating point data regs *764*/ LWORD f_fpres[3*8]; /* floating point data regs *764*/ LWORD f_fpres[3*8]; /* FPCR reg *764*/ LWORD f_fpirs; /* FPSR reg *772*/ LWORD f_fpirs; /* FPSAVE for null and idle *FP2*/ BYTE cleos[2]; /* clear to end of screen parameter *FP4*/ DYTE cleos[2]; /* clear to end of screen parameter *FP4*/ DYTE cleos[2]; /* save Cache control register *FP6*/ long e_save; /* save Cache control register *FP6*/ long e_save; /* save Cache control register *FP6*/ PYTE mokil; /* kill task with no input port *FP6*/ BYTE mokil; /* kill task with no input port *FC4*/ long ex_ent; /* unit mask for echo *FC4*/ WORD sysflg; /* system flags used by VMEPROM *EC4*/ WORD sysflg; /* system flags used by VMEPROM * bit 0: trace over subroutine active * bit 1: trace over subroutine active * bit 2: trace over subroutine active * bit 3: trace over subroutine active * bit 4: trace over subroutine active * bit 4: trace over subroutine active * bit 4: trace over subroutine * bit 6: output redirection into file * and console at the same time * trace ' both to size \$1000 bytes char _tbe[0]; /* task beginning</pre>	*60/*/	MOBD	hpt acca.		*
<pre>*686*/ char bptcmd[1]; /* temp. breakpoint command *691*/ char outflag; /* output messages (yes1,no=0) *692*/ char namebd[MAXNAME][8]; /* Name buffer, name *684*/ char namebd[MAXNAME][40]; /* Name buffer, data *784*/ LWORD times,timee; /* stort/end time *784*/ LWORD times,timee; /* storage area of processor regs *770*/ WORD tflag; /* storage area of processor regs *770*/ WORD toount; /* trace count *774*/ WORD tacount; /* active trace count *776*/ WORD bact; /* break point active flag *776*/ LWORD bact; /* break point active flag *776*/ LWORD bact; /* storage area of processor regs *776*/ LWORD bact; /* break point active flag *776*/ LWORD bact; /* break point active flag *776*/ LWORD bact; /* suevrisor stack, handle w/ care *866*/ char VMEMSP[202]; /* wmeprisor stack, handle w/ care *866*/ LWORD f_fpreg[3*8]; /* floating point data regs *764*/ LWORD f_fpre; /* FPSR reg *764*/ LWORD f_fprs; /* FPSR reg *776*/ BYTE f_save[0x3c]; /* FPSR VE for null and idle *F76*/ BYTE f_save[0x3c]; /* clear to end of screen parameter *F84*/ BYTE cleos[2]; /* clear to end of screen parameters *F84*/ LWORD f_fprs; /* save Cache control register *F64*/ LWORD g_fpre; /* save Cache control register *F64*/ LWORD ge_save; /* save Cache control register *F64*/ LWORD ge_save; /* save Cache control register *F64*/ LWORD sysflg; /* till task with no input port *F04*/ WORD sysflg; /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 4: trace over subroutine /* bit 6: output redirection into file /* and console at the same time /* bit 6: output redirection into file /* car_tbe[0</pre>	004 /	WORD	ppccocc,		*
<pre>*691*/ char outflag; /* output messages (yes=1,no=0) *692*/ char namebn[MAXNAME][8]; /* Name buffer, name *65A*/ char namebn[MAXNAME][40]; /* Name buffer, data *782*/ WORD errcnt; /* error counter for test *784*/ LWORD pregs[N_REGS]; /* storage area of processor regs *7F0*/ WORD tflag; /* trace active flag *7F2*/ WORD tacount; /* trace active flag *7F4*/ WORD tacount; /* trace count *7F6*/ WORD bpact; /* break point active flag *7F6*/ LWORD savesp; /* save VMEprom stack during GO/T etc *7F6*/ UNRD bacts; /* supervisor stack, handle w/ care *8C6*/ char VMESSE[802]; /* vmeprom internal user stack *FOA*/ LWORD f_fprg; /* floating point data regs *FOA*/ LWORD f_fprg; /* FPCR reg *FOA*/ LWORD f_fprg; /* FPCR reg *FF2*/ LWORD f_fprg; /* FPSR reg *F72*/ LWORD f_fprg; /* FPSR reg *F72*/ LWORD f_fprg; /* clear to end of line parameters *FF4*/ STTE cleos[2]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC9*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE nokill; /* bit 0: display registers short form /* bit 1: trace over subroutine *bit 3: trace over subroutine *bit 4: trace over subroutine *bit 5: no register initalization /* bit 1: trace without reg. display /* bit 2: trace over subroutine *bit 5: no register initalization /* bit 5: no register initalizat</pre>	*686*/	char	<pre>bptcmd[11];</pre>		*
<pre>*692*/ char namebnMAXNAME][8]; /* Name buffer, name *6BA*/ char namebd(MAXNAME][40]; /* Name buffer, data *782*/ WORD erront; /* error counter for test *784*/ LWORD trimes, timee; /* start/end time *780*/ WORD tflag; /* trace active flag *770*/ WORD tflag; /* trace count *776*/ WORD btglag; /* trace count *776*/ WORD tacount; /* trace count *776*/ WORD btglag; /* save VMEprom stack during GO/T etc *776*/ WORD btgl2]; /* supervisor stack, handle w/ care *786*/ LWORD bgact; /* supervisor stack, handle w/ care *786*/ LWORD f_fprg[3*8]; /* floating point data regs *760*/ LWORD f_fprg; /* FPCR reg *764*/ LWORD f_fprg; /* FPCR reg *776*/ LWORD f_fprg; /* FPSR reg *776*/ LWORD f_fpir; /* FPSR reg *776*/ LWORD f_fpir; /* FPSR reg *776*/ LWORD f_fpir; /* Supervisor stack during GO/T etc *776*/ LWORD f_fpir; /* FPSR reg *776*/ LWORD f_fpir; /* FPSR reg *776*/ LWORD f_fpir; /* Supervisor stack *FB6*/ LWORD f_fpir; /* FPSR reg *776*/ LWORD f_fpir; /* FPSR reg *776*/ LWORD f_fpir; /* Supervisor stack *FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *F68*/ Save Cache control register *FC6*/ NORD sysflg; /* til task with no input port *FC6*/ BYTE nokill; /* kill task with no input port *FC6*/ BYTE nokill; /* til task with no input port *FC6*/ BYTE u_mask; /* unit mask for echo /* bit 0: display register short form /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register initialization /* bit 5: no register initialization /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 4: trace over range *FD6*/ BYTE sparend[0x1000-0xFD8]; /* make tob size \$1000 bytes char _tbe[01; /* task beginning</pre>			-		*
<pre>*6BA*/ char namebd[MAXNAME][40]; /* Name buffer, data *782*/ WORD errcnt; /* error counter for test *784*/ LWORD times, timee; /* start/end time *786*/ LWORD ting; /* trace active flag *7P0* WORD tflag; /* trace active flag *7P0* WORD tacount; /* trace count *7P6*/ WORD tacount; /* active trace count *7P6*/ WORD bpact; /* break point active flag *7P6*/ WORD bpact; /* break point active flag *7P6*/ WORD sacount; /* active trace count *7P6*/ WORD bpact; /* break point active flag *7P6*/ WORD sacount; /* supervisor stack, handle w/ care *8C6*/ char VMENSP[202]; /* waster stack, handle w/ care *8E6*/ char VMENSP[802]; /* waperom internal user stack *FEA*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fpsr; /* FPSR reg *FF6*/ LWORD f_fpsr; /* FPSR reg *FF6*/ LWORD f_fpsr; /* FPSRVE for null and idle *FP2*/ BYTE cleol[2]; /* clear to end of screen parameter *FE4*/ LWORD f_fpsr; /* save Cache control register *FC0*/ long c_save; /* save Cache control register *FC0*/ long ex_e_cnt; /* kill task with no input port *FC9*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE nokill; /* bit 0: display registers short form /* bit 0: display registers short form /* bit 0: display register short form /* bit 0: output redirection into file /* and console at the same time /* for*/ WORD t_range[2]; /* make tob size \$1000 bytes /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tob size \$1000 bytes /* p</pre>			-		*
<pre>*782*/ WORD erront; /* error counter for test *784*/ LWORD times,timee; /* start/end time *786*/ LWORD pregs[N_REGS]; /* storage area of processor regs *7F0*/ WORD tcount; /* trace active flag *7F2*/ WORD tcount; /* trace count *7F4*/ WORD tcount; /* active trace count *7F6*/ WORD bpact; /* break point active flag *7F8*/ LWORD savesp; /* save VMEprom stack during GO/T etc *7FC*/ char VMEMSP[202]; /* Master stack, handle w/ care *8E6*/ char VMEEVISP[802]; /* supervisor stack, handle w/ care *E86*/ char VMEEVISP[802]; /* vmeprom internal user stack *F6A*/ LWORD f_fpcri; /* FPCR reg *F6A*/ LWORD f_fpcri; /* FPSR reg *F76* PTT f_save[0x2]; /* clear to end of screen parameter *F76* prompt[10]; /* clear to end of line parameters *F86*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long b c_save; /* save Cache control register *FC4*/ long c_save; /* save Cache control register *FC4*/ long c_save; /* save Cache control register *FC4*/ long c_save; /* save Cache control register *FC4*/ NORD sysflg; /* system flags used by VMEPROM *FC8*/ WORD sysflg; /* system flags used by VMEPROM /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* pointer to area for saved regs *FD8*/ MYRE sparend[0x1000-0xFD8]; /* make tob size \$1000 bytes </pre>					*
<pre>*784*/ LWORD times,timee; /* start/end time *786*/ LWORD trigs; /* storage area of processor regs *770*, WORD tflag; /* trace active flag *772*/ WORD tacount; /* trace active flag *776*, MORD bpact; /* break point active flag *776*, Char VMENSP[202]; /* Master stack, handle w/ care *866*, Char VMENSP[802]; /* supervisor stack, handle w/ care *E86*, Char VMENSP[802]; /* vmeprom internal user stack *F0A*, LWORD f_fpreg[3*8]; /* floating point data regs *F6A*, LWORD f_fpsr; /* FPSR reg *F76*, BWTE f_save[0x3c]; /* FPSR reg *F76*, BWTE f_save[0x3c]; /* FPSNE for null and idle *FF2*, BYTE cleos[2]; /* clear to end of fire parameters *F64*, long e_save; /* save Cache control register *FC4*, long ex_cnt; /* execution count *FC4*, long ex_cnt; /* kill task with no input port *FC4*, WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tob size \$1000 bytes ./* Data = tabe[0]; /* task beginning</pre>				· · ·	*
<pre>*78C*/ LWORD pregs[N_REGS]; /* storage area of processor regs *7F0*/ WORD tflag; /* trace active flag *7F2*/ WORD tcount; /* trace count *7F6*/ WORD bpact; /* break point active flag *7F8*/ LWORD savesp; /* save VMEprom stack during GO/T etc *7FC*/ char VMEMSP[202]; /* Master stack, handle w/ care *8C6*/ char VMESP[802]; /* supervisor stack, handle w/ care *E68*/ char VMEDSP[802]; /* wmeprom internal user stack *FOA*/ LWORD f_fpcr; /* FPCR reg *FOA*/ LWORD f_fpcr; /* FPCR reg *FF2*/ LWORD f_fpar; /* FPSR reg *F72*/ LWORD f_fpar; /* FPSR reg *F72*/ LWORD f_fpar; /* FPSR reg *F72*/ LWORD f_fpar; /* Clear to end of screen parameter *FF6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long ex_ent; /* execution count *FC9*/ BYTE u_mask; /* unit mask for echo *FC4*/ WORD sysflg; /* bit 0: display register short form /* bit 0: display register short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tob size \$1000 bytes /* task beginning</pre>					*
<pre>*TF0*/ WORD tflag; /* trace active flag *TF2*/ WORD tcount; /* trace count *TF6*/ WORD bacc; /* break point active flag *TF8*/ LWORD savesp; /* save VMEprom stack during GO/T etc *TFC*/ char VMEMSP[202]; /* supervisor stack, handle w/ care *BE8*/ char VMESD[802]; /* vmeprom internal user stack *E06*/ char VMESD[802]; /* vmeprom internal user stack *E06*/ LWORD f_fpreg[3*8]; /* floating point data regs *F64*/ LWORD f_fpr; /* FPCR reg *F64*/ LWORD f_fpiar; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSR veg *F72*/ LWORD f_fpiar; /* clear to end of screen parameter *FE8*/ SYTE cleos[2]; /* clear to end of line parameters *F66*/ char u_prompt[10]; /* user defined prompt sign *FC4*/ long ex_ecnt; /* save Cache control register *FC4*/ long ex_ecnt; /* save Cache control register *FC4*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time **FC4*/ LWORD t_range[2]; /* start/stop PC for trace over range *TF04*/ LWORD t_range[2]; /* make tob size \$1000 bytes *FD8*/ FD8*/ FD8*/ ST8* short form /* bit 6: output redirection into file /* make tob size \$1000 bytes /* pointer to area for saved regs *FD8*/ FD8*/ FD8</pre>					*
<pre>*TF2*/ WORD tcount; /* trace count *TF4*/ WORD tacount; /* active trace count *TF6*/ WORD bpact; /* break point active flag *TF8*/ LMORD savesp; /* save VMEprom stack during GO/T etc *TFC*/ char VMESS[202]; /* Master stack, handle w/ care *E66*/ char VMESS[802]; /* Master stack, handle w/ care *E66*/ char VMESS[802]; /* weeprom internal user stack *E68*/ LMORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LMORD f_fpre; /* FPCR reg *F66*/ LMORD f_fpiar; /* FPSR reg *F72*/ LMORD f_fpiar; /* FPSR reg *F72*/ LMORD f_fpiar; /* FPSRVE for null and idle *FB2*/ BYTE cleos[2]; /* clear to end of screen parameter *FF6*/ BYTE cleos[2]; /* clear to end of line parameters *F66*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*TP4*/ WORD tacount; /* active trace count *TF6*/ WORD bpact; /* break point active flag *TF8*/ LWORD savesp; /* save VMEprom stack during GO/T etc *TFC*/ char VMEMSP[202]; /* Master stack, handle w/ care *BC6*/ char VMESP[802]; /* supervisor stack, handle w/ care *EB8*/ char VMEPUSP[802]; /* supervisor stack, handle w/ care *EFA*/ LWORD f_fpreg[3*8]; /* floating point data regs *FFA*/ LWORD f_fpr; /* FPCR reg *FFC*/ LWORD f_fpir; /* FPSR reg *FFC*/ LWORD f_fpir; /* FPSR reg *F76*/ BYTE cleos[2]; /* clear to end of screen parameter *FEA*/ BYTE cleos[2]; /* clear to end of line parameters *FFC4*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC3*/ BYTE nokill; /* kill task with no input port *FC4*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine active /* bit 3: trace over subroutine active /* bit 4: trace over subroutine active /* bit 4: trace over subroutine active /* bit 4: trace over subroutine active /* bit 5: no register initialization /* bit 6: output redirection into file /* bit 5: no register file /* bit 5: no register file /* bit 6: output redirection into file /* bit 7: reae for saved regs *FD8*/ FTE sparend[0x1000-0xFD8]; /* task beginning</pre>			-	-	*
<pre>*7F6*/ WORD bpact; /* break point active flag *7F8*/ LWORD savesp; /* save VMEprom stack during GO/T etc *7FC*/ char VMEMSP[202]; /* Master stack, handle w/ care *8C6*/ char VMESDF[802]; /* supervisor stack, handle w/ care *BE8*/ char VMEPUSP[802]; /* vmeprom internal user stack *FOA*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fper; /* FPCR reg *F6E*/ LWORD f_fpiar; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSR reg *F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *FF2*/ LWORD f_fpiar; /* clear to end of screen parameter *FF6*/ char u_prompt[10]; /* clear to end of line parameters *FF6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_ent; /* execution count *FC3*/ BYTE nokill; /* kill task with no input port *FC4*/ WORD sysflg; /* system flags used by VMEPROM *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over range /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* task beginning</pre>					*
<pre>*TF8*/ LWORD savesp; /* save VMEprom stack during GO/T etc *TFC*/ char VMEMSP[202]; /* Master stack, handle w/ care *8C6*/ char VMESSP[802]; /* supervisor stack, handle w/ care *BE8*/ char VMEUSP[802]; /* supervisor stack, handle w/ care *EB8*/ char VMEUSP[802]; /* supervisor stack, handle w/ care *F6A*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fpor; /* FPCR reg *F6E*/ LWORD f_fpiar; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSR reg *F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *FB2*/ BYTE cleos[2]; /* clear to end of screen parameter *FB4*/ BYTE cleos[2]; /* clear to end of line parameters *FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_ent; /* execution count *FC3*/ BYTE nokill; /* kill task with no input port *FC4*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD t_range[2]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>				,	*
<pre>*7FC*/ char VMEMSP[202]; /* Master stack, handle w/ care *8C6*/ char VMESSP[802]; /* supervisor stack, handle w/ care *BE8*/ char VMEPUSP[802]; /* vmeprom internal user stack *FOA*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fpsr; /* FPCR reg *F6E*/ LWORD f_fpsr; /* FPSR reg *F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *F22*/ BYTE cleos[2]; /* clear to end of screen parameter *F82*/ BYTE cleos[2]; /* clear to end of line parameters *F66*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD t_range[2]; /* task beginning /* make tcb size \$1000 bytes /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* task beginning</pre>			-		*
<pre>*8C6*/ char VMESSP[802]; /* supervisor stack, handle w/ care *BE8*/ char VMEPUSP[802]; /* vmeprom internal user stack *FOA*/ LWORD f_fprg(3*8]; /* floating point data regs *F6A*/ LWORD f_fpcr; /* FPCR reg *F6E*/ LWORD f_fpiar; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSAVE for null and idle *F82*/ BYTE cleos[2]; /* clear to end of screen parameter *F84*/ BYTE cleol[2]; /* clear to end of screen parameter *F86*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC9*/ BYTE nokill; /* kill task with no input port *FC4*/ WORD sysflg; /* system flags used by VMEPROM *FCA*/ WORD sysflg; /* bit 0: display registers short form /* bit 1: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD t_range[2]; /* make tcb size \$1000 bytes *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes *FD8*/ BYTE sparend[0x1000-0xFD8]; /* task beginning</pre>			-		*
<pre>*BE8*/ char VMEPUSP[802]; /* vmeprom internal user stack *FOA*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fpcr; /* FPCR reg *F6E*/ LWORD f_fpiar; /* FPIAR reg *F72*/ LWORD f_fpiar; /* FPIAR reg *F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *FB2*/ BYTE cleos[2]; /* clear to end of screen parameter *FA6*/ LWORD f_fpiar; /* clear to end of line parameters *F60*/ Long c_save; /* save Cache control register *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC9*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD t_range[2]; /* make tcb size \$1000 bytes /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes /* task beginning</pre>					*
<pre>*FOA*/ LWORD f_fpreg[3*8]; /* floating point data regs *F6A*/ LWORD f_fpcr; /* FPCR reg *F6F*/ LWORD f_fpsr; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSR reg *F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *F22*/ BYTE cleos[2]; /* clear to end of screen parameter *F24*/ BYTE cleos[2]; /* clear to end of line parameters *F6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long ex_cnt; /* execution count *FC3*/ BYTE nokill; /* kill task with no input port *FC4*/ WORD sysflg; /* system flags used by VMEPROM *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD ex_regs; /* pointer to area for saved regs *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* task beginning</pre>					*
<pre>*F6A*/ LWORD f_fpcr; /* FPCR reg *F6E*/ LWORD f_fpsr; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSAVE for null and idle *F72*/ LWORD f_fpiar; /* FPSAVE for null and idle *F72*/ BYTE f_save[0x3c]; /* Clear to end of screen parameter *F82*/ BYTE cleos[2]; /* clear to end of line parameters *F86*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC8*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC8*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD t_range[2]; /* task beginning</pre>				-	*
<pre>*F6E*/ LWORD f_fpsr; /* FPSR reg *F72*/ LWORD f_fpiar; /* FPSAVE for null and idle *F72*/ LWORD f_fpiar; /* FPSAVE for null and idle *F82*/ BYTE cleos[2]; /* clear to end of screen parameter *F84*/ BYTE cleol[2]; /* clear to end of line parameters *F86*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD t_range[2]; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*F72*/ LWORD f_fpiar; /* FPIAR reg *F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *FB2*/ BYTE cleos[2]; /* clear to end of screen parameter *FB4*/ BYTE cleol[2]; /* clear to end of line parameters *FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*F76*/ BYTE f_save[0x3c]; /* FPSAVE for null and idle *FB2*/ BYTE cleos[2]; /* clear to end of screen parameter *FB4*/ BYTE cleol[2]; /* clear to end of line parameters *FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_ent; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*FB2*/ BYTE cleos[2]; /* clear to end of screen parameter *FB4*/ BYTE cleol[2]; /* clear to end of line parameters *FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD ex_regs; /* pointer to area for saved regs *FD4*/ LWORD ex_regs; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>			_	-	*
<pre>*FB4*/ BYTE cleol[2]; /* clear to end of line parameters *FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 4: trace over subroutine /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC4*/ LWORD ex_regs; /* pointer to area for saved regs *FD4*/ LWORD ex_regs; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>			—		*
<pre>*FB6*/ char u_prompt[10]; /* user defined prompt sign *FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC2*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*FC0*/ long c_save; /* save Cache control register *FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC2*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>				-	*
<pre>*FC4*/ long exe_cnt; /* execution count *FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*FC8*/ BYTE nokill; /* kill task with no input port *FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FC2*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>				-	*
<pre>*FC9*/ BYTE u_mask; /* unit mask for echo *FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>				,	*
<pre>*FCA*/ WORD sysflg; /* system flags used by VMEPROM /* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					
<pre>/* bit 0: display registers short form /* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>			—		*
<pre>/* bit 1: trace without reg. display /* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>	FCA*/	WORD	systid,		*
<pre>/* bit 2: trace over subroutine /* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>/* bit 3: trace over subroutine active /* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					
<pre>/* bit 4: trace over range /* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>				,	*
<pre>/* bit 5: no register initialization /* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>/* bit 6: output redirection into file /* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>				-	*
<pre>/* and console at the same time *FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*FCC*/ LWORD t_range[2]; /* start/stop PC for trace over range *FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>					*
<pre>*FD4*/ LWORD ex_regs; /* pointer to area for saved regs *FD8*/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning</pre>	+====+ (*
FD8/ BYTE sparend[0x1000-0xFD8]; /* make tcb size \$1000 bytes char _tbe[0]; /* task beginning					*
char _tbe[0]; /* task beginning					*
			-		*
	;	char _	_tbe[0];	/* task beginning	*

7.5 Interrupt Vector Table of VMEPROM

Vector nu	mber	Vector address	Assignment
0	0016	000 ₁₆	Reset: Initial supervisor stack pointer
1	01 ₁₆	00416	Reset: Initial program counter
2	0216	00816	Bus error
3	0316	00C ₁₆	Address error
4	0416	010 ₁₆	Illegal instruction
5	0516	014 ₁₆	Zero divide
6	0616	018 ₁₆	CHK, CHK2 instruction
7	07 ₁₆	01C ₁₆	FTRAPcc, TRAPcc, TRAPV instructions
8	0816	020 ₁₆	Privilege violation
9	09 ₁₆	024 ₁₆	Тгасе
10	0A ₁₆	028 ₁₆	VMEPROM system calls
11	0B ₁₆	02C ₁₆	Coprocessor instructions
12	0C ₁₆	030 ₁₆	reserved (Unassigned)
13	0D ₁₆	034 ₁₆	Coprocessor protocol violation
14	0E ₁₆	038 ₁₆	Format error
15	0F ₁₆	03C ₁₆	Uninitialized interrupt
16-23	10 ₁₆ -17 ₁₆	040 ₁₆ -05C ₁₆	reserved (Unassigned)
24	1816	060 ₁₆	Spurious interrupt
25	19 ₁₆	064 ₁₆	AV1
26	1A ₁₆	068 ₁₆	AV2
27	1B ₁₆	06C ₁₆	AV3
28	1C ₁₆	070 ₁₆	AV4
29	1D ₁₆	074 ₁₆	AV5
30	1E ₁₆	078 ₁₆	AV6
31	1F ₁₆	07C ₁₆	AV7
32-47	20 ₁₆ -2F ₁₆	080 ₁₆ -0BC ₁₆	TRAP #0-15 instruction vectors
48	3016	0C0 ₁₆	FP branch or set on unordered condition

Vector nu	mber	Vector address	Assignment
49	31 ₁₆	0C4 ₁₆	FP inexact result
50	32 ₁₆	0C8 ₁₆	FP divide by zero
51	33 ₁₆	0CC ₁₆	FP underflow
52	34 ₁₆	0D0 ₁₆	FP operand error
53	35 ₁₆	0D4 ₁₆	FP overflow
54	36 ₁₆	0D8 ₁₆	FP signaling NAN
55	37 ₁₆	0DC ₁₆	FP unimplemented data type
56	38 ₁₆	0E0 ₁₆	PMMU configuration
57	39 ₁₆	0E4 ₁₆	PMMU illegal operation
58	3A ₁₆	0E8 ₁₆	PMMU access level violation
59	3B ₁₆	0EC ₁₆	reserved (Unassigned)
60	3C ₁₆	0F0 ₁₆	Unimplemented effective address
61	3D ₁₆	0F4 ₁₆	Unimplemented integer instruction
62-63	3E ₁₆ -3F ₁₆	0F8 ₁₆ -0FC ₁₆	reserved (Unassigned)
64-75	40 ₁₆ -4B ₁₆	100 ₁₆ -12C ₁₆	SIO-1/2 interrupt vectors, port #1 - 6
76-83	4C ₁₆ -53 ₁₆	130 ₁₆ -14C ₁₆	ISIO-1/2 interrupt vectors, Port #1,2 - 15,16
84-118	54 ₁₆ -76 ₁₆	150 ₁₆ -1D8 ₁₆	User defined vectors
119	77 ₁₆	1DC ₁₆	Disk interrupt vector (ISCSI-1)
120-191	78 ₁₆ -BF ₁₆	1E0 ₁₆ -2FC ₁₆	User defined vectors
192	C0 ₁₆	300 ₁₆	FGA-002: Mailbox 0
193	C1 ₁₆	304 ₁₆	FGA-002: Mailbox 1
194	C2 ₁₆	308 ₁₆	FGA-002: Mailbox 2
195	C3 ₁₆	30C ₁₆	FGA-002: Mailbox 3
196	C4 ₁₆	310 ₁₆	FGA-002: Mailbox 4
197	C5 ₁₆	314 ₁₆	FGA-002: Mailbox 5
198	C6 ₁₆	318 ₁₆	FGA-002: Mailbox 6
199	C7 ₁₆	31C ₁₆	FGA-002: Mailbox 7
200-223	C8 ₁₆ -DF ₁₆	320 ₁₆ -37C ₁₆	reserved (Unassigned)
		1	I

Vector nur	nber	Vector address	Assignment
224	E0 ₁₆	380 ₁₆	FGA-002: Timer
225	E1 ₁₆	384 ₁₆	reserved
226	E2 ₁₆	38816	reserved
227	E3 ₁₆	38C ₁₆	reserved
228	E4 ₁₆	390 ₁₆	FGA-002: FMB1 refused
229	E5 ₁₆	394 ₁₆	FGA-002: FMB0 refused
230	E6 ₁₆	398 ₁₆	FGA-002: FMB1 message
231	E7 ₁₆	39C ₁₆	FGA-002: FMB0 message
232	E8 ₁₆	3A0 ₁₆	FGA-002: Abort key
233	E9 ₁₆	3A4 ₁₆	FGA-002: ACFAIL
234	EA ₁₆	3A8 ₁₆	FGA-002: SYSFAIL
235	EB ₁₆	3AC ₁₆	FGA-002: DMA error
236	EC ₁₆	3B0 ₁₆	FGA-002: DMA normal
237	ED ₁₆	3B4 ₁₆	reserved
238	EE ₁₆	3B8 ₁₆	reserved
239	EF ₁₆	3BC ₁₆	reserved
240	F0 ₁₆	3C0 ₁₆	FGA-002: LIRQ0 - watchdog
241	F1 ₁₆	3C4 ₁₆	FGA-002: LIRQ1 - FDC 37C65
242	F2 ₁₆	3C8 ₁₆	FGA-002: LIRQ2 - CIO1/PC0 (timer 3)
243	F3 ₁₆	3CC ₁₆	FGA-002: LIRQ3 - CIO1/PB0 (timer 2)
244	F4 ₁₆	3D0 ₁₆	FGA-002: LIRQ4 - CIO1, CIO2 cascaded
245	F5 ₁₆	3D4 ₁₆	FGA-002: LIRQ5 - SCC (Z85C30)
246	F6 ₁₆	3D8 ₁₆	FGA-002: LIRQ6 - SCSI (NCR 53C720SE)
247	F7 ₁₆	3DC ₁₆	FGA-002: LIRQ7 - LAN (Am79C965)
248-254	F8 ₁₆ -FE ₁₆	3E0 ₁₆ -3F8 ₁₆	reserved (Unassigned)
255	FF ₁₆	3FC ₁₆	FGA-002: Empty interrupt

7.6 Benchmark Source Code

```
** Module name: Assembler benchmarks Version: 1.0
                                                    * *
** date started: 20-Apr-87 M.S. last update: 23-Apr-87 M.S. **
* *
     Copyright (c) 1986/87 FORCE Computers GmbH Munich **
*
      section 0
      opt alt, P=68020, P=68881
      xdef .benchex
      xdef .BEN1BEG,.BEN1END
      xdef .BEN2BEG,.BEN2END
      xdef .BEN3BEG,.BEN3END
      xdef .BEN4BEG,.BEN4END
             .BEN5BEG,.BEN5END
      xdef
      xdef
             .BEN6BEG,.BEN6END
      xdef
             .BEN7BEG,.BEN7END
      xdef
             .BEN8BEG,.BEN8END
      xdef .BEN9BEG,.BEN9END
      xdef .BEN10BEG,.BEN10END
      xdef .BEN11BEG,.BEN11END
      xdef .BEN12BEG,.BEN12END
      xdef .BEN13BEG,.BEN13END
           .BEN14BEG,.BEN14END
      xdef
      page
* benchmark execution: benchex(address)
      movem.l d1-a6,-(a7)
      move.l 15*4(a7),a0
      jsr
            (a0)
      movem.l (a7)+,d1-a6
      rts
*
* BENCH #1: DECREMENT LONG WORD IN MEMORY 10.000.000 TIMES
      LEA.L @010(PC),A0
      MOVE.L #10000000,(A0)
@020
      SUBQ.L #1,(A0)
      BNE.S @020
      RTS
@010
      DS.L
           1
* BENCH #2: PSEUDO DMA 1K BYTES 50.000 TIMES
*
      MOVE.L #50000,D2 ; DO 50000 TRANSFERS
@001
      MOVE.W #$FF,D3
                       ; EACH IS 1K BYTES
      LEA.L @010(PC),A1 ; A1 POINTS TO SOURCE AND DESTINATION
@002
      MOVE.L (A1),(A1)+
      DBRA
             D3,@002
      SUBQ.L #1,D2
      BNE.S
             @001
      RTS
      NOP
@010
      NOP
      PAGE
```

* BENCH #3: SUBSTRING CHARACTER SEARCH 100.000 TIMES TAKEN FROM EDN 08/08/85 * * MOVE.L #100000,D4 MOVE.L #15,D0 MOVE.L #120,D1 @002 LEA.L EDN1DAT(PC),A1 LEA.L EDN1DAT1(PC),A0 BSR.S EDN1 SUBQ.L #1,D4 BNE.S @002 RTS * ***** BEGIN EDN BENCH #1 ****** MOVEM.L D3/D4/A2/A3,-(A7) EDN1 SUB.W D0,D1 MOVE.W D1,D2 SUBQ.W #2,D0 MOVE.B (A0)+,D3 @010 CMP.B (A1)+,D3 @012 DBEQ D1,@010 BNE.S @090 MOVE.L A0,A2 MOVE.L A1,A3 MOVE.W D0,D4 BMI.S @030 CMP.B (A2)+,(A3)+ @020 DBNE D4,@020 BNE.S @012 @030 SUB.W D1,D2 @032 MOVEM.L (A7)+,D3/D4/A2/A3 RTS MOVEQ.L #-1,D2 @090 BRA.S @032 ****** END EDN BENCH #1 ****** EDN1DAT DC.B DC.B '0000000000000000000000000000' EDN1DAT1 DC.B 'HERE IS A MATCH0000000000000' PAGE * BENCH #4: BIT TEST/SET/RESET 100.000 TIMES TAKEN FROM EDN 08/08/85 * MOVE.L #100000,D4 LEA.L EDN2DAT(PC),A0 @010 MOVEQ.L #1,D0 ; TEST MOVEQ.L #10,D1 BSR.S EDN2 MOVEQ.L #1,D0 MOVEQ.L #11,D1 BSR.S EDN2 MOVEQ.L #1,D0 MOVE.W #123,D1 BSR.S EDN2 MOVEQ.L #2,D0 ; SET

I						
	MOVEQ.L	L #10,D1 BSR.S MOVEQ.L BSR.S MOVEQ.L MOVE.W BSR.S MOVEQ.L #10,D1 BSR.S MOVEQ.L BSR.S MOVEQ.L BSR.S	#1,D0 #11,D1 EDN2 #1,D0 #123,D1 EDN2 #3,D0 EDN2 #1,D0 #11,D1 EDN2		; RESET	
		MOVE.W BSR.S SUBQ.L BNE.S RTS	#123,D1 EDN2 #1,D4	L		
	*					
	EDN2	SUB.W BEQ.S SUBQ.W BEQ.S	@020 #1,D0			
	@010					
	*	BFTST DC.W DC.W SNE RTS	(A0){D1 \$E8D0 \$0841 D2	1:1}		
	0000					
	@020 *	BFSET DC.W DC.W SNE RTS	(A0){D1 \$EED0 \$0841 D2	1:1}		
	@030					
	*	BFTST DC.W DC.W SNE RTS	(A0){D1 \$E8D0 \$0841 D2	1:1}		
	EDN2DAT	DC.L PAGE	0,0,0,0)		
	*					
	*			TRANSPOSI EDN 08/08	TION 100.000 /85	TIMES
	*	MOVE.L	#100000	1		
	@002	LEA.L MOVE.L MOVEQ.L BSR.S SUBQ.L	EDN3DA7 #7,D0 #0,D1 EDN3			
		BNE.S RTS				



OW32 Vers. 285

204077 June 1999;

```
*
EDN3
     MOVEM.L D1-D7,-(A7)
       MOVE.L D1,D2
       MOVE.W D0,D7
       SUBQ.W #2,D7
       ADDQ.L #1,D1
@010
       MOVE.L D1,D3
       ADD.L D0,D2
       MOVE.L D2,D4
@020
       BFEXTU (A0){D3:1},D5
       BFEXTU (A0){D4:1},D6
       BFINS D5,(A0){D4:1}
       BFINS D6,(A0){D3:1}
       ADD.L D0,D3
       ADDQ.L #1,D4
       CMP.L D3,D4
       BNE.S @020
       DBRA D7,@010
      MOVEM.L (A7)+,D1-D7
       RTS
EDN3DAT DC.B
             %01001001
       DC.B %01011100
       DC.B %10001110
       DC.B
               %10100101
       DC.B
               %00000001
       DC.B
              %01110010
       DC.B %1000000
       EVEN
       PAGE
*
* BENCH #6: CACHE TEST - 128KB PROGRAM IS EXECUTED 1000 TIMES
*
          CAUTION: THIS BENCHMARK NEEDS 128 KBYTE MEMORY
*
       LEA.L @010(PC),A2
       MOVE.L #$203A0000,D1
MOVE.L #$20000/4,D2
                                  ; OPCODE FOR MOVE.L ($0,PC),D0
                                  ; LENGTH IS 128 KBYTE
     MOVE.L D1,(A2)+
@004
                                  ; LOAD OPCODE TO MEMORY
       SUBQ.L #1,D2
       BNE.S @004
       MOVE.W #$4E75,(A2)
                                   ; APPEND RTS
* PROGRAM IS NOW LOADED -- START 1000 TIMES
       MOVE.L #1000,D3
       BSR.S @010
SUBQ.L #1,D3
@008
       BNE.S @008
       RTS
*
@010
     DC.L
             0
                                  ; PROGRAM WILL START HERE
       PAGE
* BENCH #7: FLOATING POINT 1.000.000 ADDITIONS
*
       MOVE.L #1000000,D5
       FMOVE.L #0,FP0
       FMOVE.L #1,FP1
@010
     FADD.X FP0,FP1
       SUBQ.L #1,D5
       BNE.S @010
       RTS
```

RECE SYS68K/CPU-60

```
*
* BENCH #8: FLOATING POINT 1.000.000 SINUS
*
       MOVE.L #1000000,D5
       FMOVE.L #1,FP1
     FSIN.X FP1
@010
       SUBQ.L #1,D5
       BNE.S @010
       RTS
       PAGE
*
* BENCH #9: FLOATING POINT 1.000.000 MULTIPLICATIONS
*
       MOVE.L #1000000,D5
       FMOVE.L #1,FP0
       FMOVE.L #1,FP1
       FMUL.X FP0,FP1
@010
       SUBQ.L #1,D5
       BNE.S @010
       RTS
       PAGE
*
* PDOS BENCHMARK #1: CONTEXT SWITCHES
*
       SUBQ.L #1,D6 ;DONE?
BGT.S @000 ;N
RTS
@000
       RTS
       PAGE
*
* PDOS BENCHMARK #2: EVENT SET
*
                             ;SELECT EVENT 32
       MOVEQ.L #32,D1
       MOVE.L #100000,D6
*
                           ;SET EVENT
;DONE?
@000
     XSEV
       SUBQ.L #1,D6
BGT.S @000
        BGT.S @000
                             ; N
       RTS
       PAGE
*
* PDOS BENCHMARK #3: CHANGE TASK PRIORITY
*
       MOVEQ.L #-1,D0 ;SELECT CURRENT TASK
       MOVEQ.L #64,D1
                             ;SET PRIORITY TO 64
       MOVE.L #100000,D6
*
                             ;SET PRIORITY
@000
       XSTP
       SUBQ.L #1,D6
                            ; done?
; n
        BGT.S @000
       RTS
```

```
*
* PDOS BENCHMARK #4: SEND TASK MESSAGE
*
                               ;SELECT TASK #0
       CLR.L D0
       LEA.L MESO1(PC),A1 ; POINT TO MESSAGE
       MOVE.L #100000,D6
*
       XSTM ;SEND MESSAGE
XKTM ;READ MESSAGE BACK
SUBQ.L #1,D6 ;DONE?
BGT.S @000 ;N
      XSTM
@000
       RTS
MES01 DC.B 'BENCH #13',0
       EVEN
        PAGE
*
* PDOS BENCHMARK #5: READ TIME OF DAY
*
        MOVE.L #100000,D6
                *
@000 EQU
        XRTP
       SUBQ.L #1,D6 ;DONE?
BGT.S @000 ;N
        RTS
        end
```

7.7 Modifying Special Locations in ROM

Special locations in the VMEPROM binary image define:

- the default setup of the start-up file's name,
- RAM disk addresses,
- and the user program's location.

The special locations are defined in the user patch table and can be changed by the user to adapt VMEPROM to the actual working environment.

IMPORTANT



Some user patch table entries serve as a group of pre-configured alternatives (e.g., configuration of RAM disk or of program start address). This enables easy configuration selection rather than re-configuring the values. In these cases, the front-panel rotary switches define the actually used configuration. Therefore, the user patch table includes the front-panel rotary switch setting for such cases (see section 6.2.3 "Rotary Switches" on page 128).

Address of userThe address of the user patch table is located at offset 000C16 relative topatch tablethe beginning of the VMEPROM image.

Example:

Finding the user patch table

```
? M FF00000C L
FF00000C
       FF00E000 : .
? MD FF00E000 70
FF00E000: 53 59 24 53 54 52 54 00 00 00 00 00 00 00 00 00 00
                                                SY$STRT.....
FF00E010: 00 00 00 00 00 00 08 08 00 40 80 00 00 08
                                                . . . . . . . . . . . @ . . . . .
FF00E020: 01 00 FF C0 80 00 00 08 08 00 FC 80 00 00 53 59
                                                .....SY
$DSK.....
FF00E040: 40 80 00 00 FF CO 80 00 FC 80 00 00 FF 00 DE B6
                                                @....
FF00E050: 55 53 45 52 03 FF 07 FF FF FF FF FF FF 00 10 00 00
                                                USER.....
. . . . . . . . . . . . . . . .
? _
```

Table 70

User patch table

Offset	Default	Size	Description
00 ₁₆	'SY\$STRT',0	DS.B 22	Name of the start-up file. It must be a 0-terminated string.
1616	8 2048 4080.0000 ₁₆ 8 256 FFC0.8000 ₁₆ 8 2048 FC80.0000 ₁₆	DS.W 1 DS.W 1 DS.L 1 DS.W 1 DS.W 1 DS.L 1 DS.W 1 DS.W 1 DS.L 1	 RAM disk: disk number (MODE 2 rotary switch: bit 1 = 0 and bit 0 = 0) Number of 256-byte sectors (2048 ≜ 512 KB) Start address in A32 VME space RAM disk: disk number(MODE 2 rotary switch: bit 1 = 0 and bit 0 = 1) Number of 256-byte sectors (256 ≙ 64 KB) Start address in local SRAM (NVRAM) RAM disk: disk number (MODE 2 rotary switch: bit 1 = 1 and bit 0 = 0) Number of 256-byte sectors (2048 ≙ 512 KB) Start address in A24 VME space
2E ₁₆	'SY\$DSK',0	DS.B 18	Default name of initialized RAM disk (must be a 0-termi- nated string).
4016	4080.0000 ₁₆ FFC0.8000 ₁₆ FC80.0000 ₁₆ (VMEPROM Shell)	DS.L 1 DS.L 1 DS.L 1 DS.L 1	Alternatives for the program start address which is jumped to after kernel initialization. The address actually used can be selected by bit 3 and bit 2 of the MODE 1 rotary switch. 1. entry: Start program at addr. 4080.0000 ₁₆ (VME). 2. entry: Start program at addr. FFC0.8000 ₁₆ (NVRAM). 3. entry: Start program at addr. FC80.0000 ₁₆ (VME). 4. entry: Start addr. of the VMEPROM shell.
50 ₁₆	'USER'	DS.B 4	Disk drivers need this ident to make sure that the data be- ginning at 54_{16} is valid.
54 ₁₆	03 ₁₆	DS.B 1	Bit 0If this bit is 0, no message occurs indicating that VMEPROM is waiting until the hard disk is up to speed. This bit is only consid- ered if bit 1 is set to 1.Bit 1If it is 0, VMEPROM does not wait until hard disk is up to speed.Bits 27reserved, should be 0.
55 ₁₆	FF ₁₆	DS.B 1	reserved
56 ₁₆	07 ₁₆	DS.B 1	SCSI controller ID
57 ₁₆	5-times FF ₁₆	DS.B 5	reserved
5C ₁₆	16	DS.W 1	Number of 16-Kbyte hashing buffers (to improve disk access speed). Valid entries are numbers from 1 to 32.
5E ₁₆	0000.0000 ₁₆	DS.L 1	reserved

Reprogramming the flash memory The following procedure describes how to reprogram the on-board system flash memory.

IMPORTANT



- If there is another CPU or memory board available on the VMEbus, it should be used to save the current content of the system flash into a file:
- 1. Copy the binary image to the local RAM of the other CPU board via the VMEbus:

BM FF000000,FF400000,destination

2. Save the binary image into a file.

After saving the current content of the on-board system flash it can be reprogrammed:

- 1. Enter the FGA-002 boot software by simultaneously asserting the reset and abort switch and then releasing the reset switch.
- 2. Initialize the FGA-002 and make the main memory available:

INIT

- 3. Check whether switch SW10-3 is set appropriately to enable writing to the system flash memory: OFF = writing enabled.
- 4. Copy the VMEPROM binary image of the system flash into RAM:

BM FF000000,FF040000,0

- 5. Modify the code of the VMEPROM image in RAM.
- 6. Erase the page in system flash memory where VMEPROM is stored (these are the first 256 Kbytes):

FERASE SYS_FLASH,0,40000

7. Reprogram the flash memory:

FPROG SYS_FLASH,0,0,40000

8. Reboot the system to test the changes.

7.8 Binding Applications to VMEPROM

In general, there are two ways to bind an application program in the flash memory to the VMEPROM kernel. The first way keeps the original flash memory contents unchanged and uses external memory, the second needs to reprogram the system flash. In all cases the application program is executed in user mode. The XSUP system call can be used to switch to supervisor mode.

7.8.1 Using External Memory

The application can be put into an external RR-2 or RR-3 EPROM board on the VMEbus. In this case, the front panel switches of the CPU board must be set so that the application program is started after VMEPROM is booted. In this instance the user stack is located at the top of the tasking memory and the supervisor stack is located within the task control block. The supervisor stack has a size of 500 bytes. Registers are not predefined. If the reserved supervisor stack space is not sufficient, the stack pointer has to be set to point to an appropriate address in RAM.

7.8.2 Using System Flash Memory

Since the VMEPROM image needs about 512 Kbytes of the system flash memory, there are still 3.5 Mbytes of memory available. These can be used to hold a user's application.

For the reprogramming of the flash memory, see section 7.7 "Modifying Special Locations in ROM" on page 174.

- Binding the
Application1. Enter the boot software and copy the system flash memory contents
into RAM.
 - 2. Merge your own application with the VMEPROM code in RAM.
 - 3. Alter the necessary entries in the VMEPROM binary image. Be sure to use the correct addresses. They must be calculated for system flash, not for RAM! Depending on the time the application should be called, this will be the
 - 'Pointer to VMEPROM Initialization' (early exit),
 - one of the 4 entries at offset 4016 in the user patch table (see page 175),
 - or 'Pointer to VMEPROM Shell' (late exit, replacement of the shell). In this case, the application will be called with the address of the TCB and SYRAM on the stack: 4(A7) Long word containing the start address of the TCB and 8(A7) Long word containing the start address of the system RAM (SYRAM).

A C-program at this address could look like this:

main (struct TCB *pTCB, struct SYRAM *pSYRAM)
{ }

For further information, see table 63 "Layout of system flash memory" on page 133. For information on programming the modified image into system flash see section 7.7 "Modifying Special Locations in ROM" on page 174.

8 FGA Boot

The booter on this CPU board is the FGA-002 boot software, also called FGA Boot. It provides

- the initialization of the board's hardware,
- debugger commands,
- and utility functions.

8.1 Boot Sequence

No modules

Hardware

initialization

found

At first FGA Boot initializes the devices on the board and checks if the board is System Controller (slot-1). If so, it turns on the user LED (UL) and enables the FGA-002 arbiter. For more details about the slot-1 functionality, please refer to "VMEbus Slot-1" on page 86.

Then the firmware in the second boot flash (at address FFE8.0000₁₆) or the system flash memory (at address FF00.0000₁₆) is started. It is also possible to specify another module address that will be stored in the battery-buffered SRAM (see **SETUP** command).

IMPORTANT The binary images on these locations must be program modules, i.e. they must provide an SSP (stack pointer) at offset 0_{16} and a PC (program counter) at offset 4_{16} .

If no program modules are found, the debugger will be started instead.

During hardware initialization the following steps are performed:

- Leave boot mode of the FGA-002 and the RIALTO bus bridge (map boot PROM from 0000.0000₁₆ to FFE0.0000₁₆).
- Setup the VMEbus A32 slave window (A24 slave window as well if enabled, see section 8.2.12 "SETUP – Change Initialization Values" on page 193). The snooping window size is also set. Per default, the VMEbus window is configured to enable VMEbus accesses to the entire memory.
- For the SCSI device the EA and the FA bit in the DCNTL register are set to 1.
- Relocate the LAN device to FFF0.0000₁₆. After hardware initialization the LAN device still is in 16-bit mode.
- Enable FGA-002 arbiter if the CPU board is system controller.

IMPORTANT



Any program starting after FGA Boot has to initialize the CPU registers (e.g., PCR, CACR) anew as there is no default setting for them when FGA Boot exits.

Figure 10 Boot up procedure

7-seg. display	Actions / State			
undef.	The Boot ROM (at address FFE0.0000 ₁₆) is mapped to 0000.0000_{16} . The CPU loads its initial stack pointer (SSP) and initial program counter (PC) from locations 0 ₁₆ and 4 ₁₆ .			
undef.	Install exception handler and execute C startup code.			
undef.	Check reset condition and leave FGA-002's boot mode. Now the Boot ROM resides at address FFE0.0000 ₁₆ . Check if Abort Switch is asserted \rightarrow abort.			
off	Read board ID from port and initialize 7-Segment Display.			
0	Initialize CPU registers CACR, ITT <i>x</i> and DTT <i>x</i> , disable all caches.			
1	Initialize the front-panel serial I/O port 1.			
2	Initialize the CIO devices.			
3	Identify board features (interfaces) and read serial ID-ROM.			
4	Determine the processor's clock frequency (with cache enabled).			
5	Determine capacity of main memory.			
6	Calculate checksum of SRAM parameters (register and system values).			
	Y is it correct ? N			
	% Set SRAM parameters to default values.			
7	Check if the board is system controller via bit 0 of the "Slot-1 Status Register". This bit can be set by the slot-1 autodetection or SW6-1 and SW6-2.			
	N bit 0 == 0 ? Y			
	% Board is System Controller, set bit 2 (ARBITER) in CTL1 value.			
8	Test for EAGLE modules (not applicable for the SYS68K/CPU-60).			
9	Read front-panel rotary switches and store to SRAM.			

Figure 10Boot up procedure (continued)

7-seg. display	Actions / State				
А	Check for Firmware Module to start:				
	y is variable Start Module at Address even? Y (see Note 1)	N			
	y is firmwarebase defined? (see Note 2)	N			
	% second Boot ROM ? Y	N			
	firmwaremodule firmwaremodule firmwaremodule = firmwarebase = BOOT_ROM2 = SystemFlash	ule			
	Set startModule=OK (assume firmwaremodule is executable).				
b	while (1)				
	abort (startModule==ERROR) ? N	Y			
	N abort && new slot# ?	Y			
	% Store new slot number (rotaries) and halt.				
	% Print FORCE-Boot banner and start debugger				
	SHELL (type EXIT to leave the shell)				
С	Initialize FGA-002, arbiter, User LED and other hardware. Set up VMEbus A32 slave window (and A24 if enabled).				
d	N is it a Power-On Reset ?	Y			
	% Clear DRAM (fill with 0) to initialize parity.				
Е	Call user program (address at offset C ₁₆ of the Boot ROM).				
F	N is firmwaremodule executable? Y				
off	startModule=ERROR Start firmwaremodule (exit boot software).				

- Note 1: This variable can be set with the **SETUP s** command.
- Note 2: This is an entry at offset $2C_{16}$ of the Boot ROM which can be patched by the user.

8.2 Debugger Commands

Automatic start	If no program modules are found during the boot sequence, the debugger will automatically be started.				
Manual start	To start the debugger manually, both rotary switches must be set to F_{16} and the abort switch must be kept asserted while reset. Note that in this case the hardware needs to be initialized by the INIT command.				
IMPORTANT 1	Bus errors When accessing the DRAM from the debugger after a power up, this may cause bus errors due to uninitialized parity.				
		command to initialize the DRAM (see e DRAM'' on page 185).			
Debugger commands	The common debugger commands are described in the <i>FORCE Gate Array FGA-002 User's Manual</i> . Additional commands available for this version of the booter are described in this section.				
Quick overview	To get a short description of all commands enter:				
	FORCE-BOOT> ? <cr></cr>				
Line Editor	The shell knows the follow ESC or CONTROL C CONTROL A CONTROL B CONTROL E CONTROL H	ving control characters for line editing: Break current command line. Recall previous command. Go to begin of line. Go to end of line. Move cursor one character left.			
	CONTROL L	Move cursor one character right.			
	CONTROL D DEL	Delete character under cursor. Delete character left from cursor.			
	CONTROL \	Delete from cursor until end of line.			
	CONTROL O	Delete whole line.			
	CONTROL I	Toggle between insert/overwrite mode.			
	ENTER or RETURN	Execute command line.			

8.2.1 AS – Line Assembler

Format

AS address

The **As** command invokes the line assembler of FGA Boot. It can assemble and disassemble all 68020/30/40 mnemonics. When the **As** command is invoked, it displays the current address and disassembles the opcode at this location.

After the prompt on the next line, the user can enter one of the following:

1. A valid 680x0 mnemonic. Some addressing modes allow omission of arguments. These addressing modes can be entered by omitting the argument and typing the dividing character ",".

Examples:

```
CLR.W ([$1,A0],D0.W,$2)
CLR.W ([$1,A0],,$2)
CLR.W ([,A0],,)
```

- 2. A '#' sign followed by the new address changes the address counter to this absolute address.
- 3. An '=' disassembles the same location again.
- 4. A '+' or <return> disassembles the next location.
- 5. A '+' or '-' sign followed by the number of bytes increases/decreases the address counter.
- 6. A '.' or **<ESC>** allows to exit the line assembler and returns control to the command interpreter.
- 7. <**Ctrl-A**> copies the current disassembled opcode in the line buffer. This allows editing the current mnemonic.

All immediate values, addresses, and offsets used within mnemonics are assumed to be entered in decimal. Hex values have to be specified by a dollar sign '\$'. In addition, binary values can be entered by a preceding percent sign '\$', octal values by an at sign '@'. The disassembler displays all values in hex representation. The line assembler accepts also pseudo opcodes of the form DC.B, DC.W, and DC.L to define constant data storage. An ASCII pattern can be stored by using DC.B with the format 'DC.B "text'. All characters after the '"' will be interpreted as ASCII characters and stored in memory.

The disassembler displays all illegal or unknown opcodes as DC.w.

Example:

```
FORCE-BOOT> AS 8000
$00008000 : ORI.B #0,D0
        : MOVE.L #$123,D1
$00008006 : ORI.B #0,D0
         : -6
                                move 6 bytes back
$00008000 : MOVE.L #$123,D1
         : <Ctrl-A>
                                recall line
         : MOVE.L #$123,D1
$00008006 : ORI.B #0,D0
   : ADDI.L #20,D1
$0000800c : ORI.B #0,D0
                                leave assemler
         : .
FORCE-BOOT> _
```

8.2.2 BANNER – Display Banner Again

Format BANNER

The **BANNER** command displays the same information as is displayed when starting the debugger. This is useful to get the current settings after modifying values via the **SLOT** or **VMEADDR** command.

8.2.3 CONT – Continue with Calling Routine

Format CONT

The **CONT** command allows to leave the debugger after it was entered from a user's application via BSR (entry address stored at FFE0.0030₁₆) or via an exception (for setting a vector, use the address stored at FFE0.0034₁₆).

All registers will be restored before leaving the debugger via an RTS or RTE instruction.

Example:

FORCE-BOOT> CONT

8.2.4 DI – Disassembler

Format DI address DI address, count

The **DI** command causes the disassembler to be invoked and displays the mnemonic, starting at the specified address. If the *count* parameter is given, the specified number of lines (mnemonics) will be displayed. If *count* is omitted, a full page is displayed on the terminal and the user is prompted to continue disassembly (enter <**Return**>) or to abort (enter any other key).

The disassembler supports all 68020/30/40 mnemonics.

Example:

```
FORCE-BOOT> DI 8000 5
00008000 MOVE.L #$123,D1
00008006 ADDI.L #$14,D1
0000800c ORI.B #0,D0
00008010 ORI.B #0,D0
00008014 ORI.B #0,D0
FORCE-BOOT> _
```

8.2.5 DRAMINIT – Initialize DRAM

Format DRAMINIT

The **DRAMINIT** command will only have an effect if called after power up for the first time. It fills the complete DRAM with 0 if dynamic RAM with parity is used on the board. This forces the parity bits to be correct and prevents parity errors when reading from memory locations that have not been written previously. If there is SRAM on the board, it will not be initialized.

Example:

FORCE-BOOT> **DRAMINIT** FORCE-BOOT> _

8.2.6 FERASE – Erase Flash Memories

Format	FERASE flashbank FERASE flashbank,flashoffset,length
	The FERASE command allows to erase flash memory banks.
	Format 1 of the command erases the whole flash memory bank.
	Format 2 allows to specify a region to erase.
IMPORTANT i	This region must exactly match the page boundaries of the flash devices. Example: If the SYS_FLASH bank consists of four 28F008 (1 M * 8 bit) devices in parallel with a page size of 64 Kbyte each, the minimum size of one erasable region is 256 Kbyte (64 KB * 4).

Parameters

flashbank

Symbolic name or base address of the flash memory bank that should be erased. The following symbolic names are currently supported:

BOOT_FLASH	(first) boot flash
BOOT_FLASH1	first boot flash
BOOT_FLASH2	second boot flash
SYS_FLASH	system flash
USER_FLASH	user flash

flashoffset

Optional relative byte offset within the flash bank.

length

Optional length in bytes. If *flashoffset* and *length* are not specified, the whole bank will be erased.

Example:

```
FORCE-BOOT> FERASE
Usage: FERASE <flashbank>,[<flashoffset>,<length>]
Parameter <flashbank> is the base address of the flash bank
or one of the following defines:
BOOT_FLASH1 BOOT_FLASH2 SYS_FLASH1 USER_FLASH1
FORCE-BOOT> FERASE BOOT_FLASH1
Do not reprogram BOOT_FLASH1, this would destroy the booter
Device is write protected
FORCE-BOOT> FERASE SYS_FLASH 80000 40000
Erasing flash memory ... done.
FORCE-BOOT> _
```

8.2.7 FPROG – Program Flash Memories

Format

FPROG flashbank,source FPROG flashbank,source,flashoffset FPROG flashbank,source,flashoffset,length

The **FPROG** command allows to program flash memory banks.

Format 1 of the command programs the whole flash memory bank with the data stored at the specified source address.

Format 2 additionally allows to specify a destination offset within the flash memory bank and programs all remaining space (from offset to end of flash bank).

Format 3 of the command also specifies the number of bytes to program.

Parameters flashbank

Symbolic name or base address of the flash memory bank that should be programmed. The following symbolic names are currently supported:

BOOT_FLASH	(first) boot flash
BOOT_FLASH1	first boot flash
BOOT_FLASH2	second boot flash
SYS_FLASH	system flash
USER_FLASH	user flash

flashoffset

Optional relative byte offset within the flash bank. If no offset is specified, **o** is assumed.

length

Optional length in bytes. If no length is specified, all remaining space of the flash bank will be programmed.

Example:

```
FORCE-BOOT> FPROG
```

Done.

```
FORCE-BOOT> _
```

8.2.8 GO – Go to Subroutine

Format GO address

The **GO** command calls a subroutine at the specified address. To get back into the debugger an RTS instruction must be executed by the subroutine.

Example:

```
FORCE-BOOT> AS 0

$00000000 : ORI.B #0,D0

: RTS

$00000002 : ORI.B #0,D0

: .

FORCE-BOOT> GO 0

FORCE-BOOT> _
```

8.2.9 LO – Load S-Records to Memory

```
Format
```

LO [host commands] LO offset[,host commands] LO V[,host commands] LO offset,V[,host commands] LO E

The LO command allows to load S-records from the console port into memory and to verify the memory contents.

The optional parameter **host** commands allows to specify a list of commands that will be sent to the host to initiate the data transfer, e.g. cat testfile.

Format 1 of the command is a standard download. Data will be loaded to the absolute addresses as specified by the S-records.

Format 2 contains a parameter *offset* that specifies the value that is added to the absolute addresses of the S-records. This allows to modify the storage address while downloading.

Format 3 and 4 are the same as previously described, except that no data will be loaded to memory, but a comparison takes place between the memory contents and the S-record data. This allows to verify the data.

Format 5 displays the number of errors that occurred during the last download.

Example:

The following program originally located at address 0010.000_{16} should be loaded to 0010.0200_{16} via a 'tip' connection.

Original program:

```
00100000 MOVE.L #$123456,D0
00100006 NOP
00100008 SUBQ.L #1,D0
0010000a BNE.B $100006
0010000c RTS
```

S-record file test.x:

S0030000FC S212100000203C001234564E71538066FA4E7530 S804000000FB

```
FORCE-BOOT> LO 200 add offset 200<sub>16</sub> to addresses
    use '~C' to execute local command
    vse 'cat test.x' to transfer file
away for 2 seconds
!
FORCE-BOOT> DI 100200 5 list program
00100200 MOVE.L #$123456,D0
00100206 NOP
00100208 SUBQ.L #1,D0
0010020a BNE.B $100206
0010020c RTS
FORCE-BOOT> _
```

8.2.10 NETLOAD – Load File via Network to Memory

Format	NETLOAD	filename,start_address [,ethernet_number] [, target_IP#, server_IP#]
	memory. It	DAD command loads the specified binary file via Ethernet to t uses the TFTP (Trivial File Transfer Protocol) to connect the the server where the file is located. Therefore, a TFTP server In detail:
	• RARP:	
	and s Addre ber in requir	IP (Internet Protocol) numbers are specified (<i>target_IP#</i> <i>verver_IP#</i>), NETLOAD sends a RARP packet (Reverse ess Resolution Protocol) to translate the board's Ethernet num- to an IP address. A RARP server and a translation table are red for this task. E.g. on a UNIX system the file e/ethers must contain the board's Ethernet number.
	sent to sendi	the board has received its own IP number, a TFTP request is to this server which has replied the RARP. The server now starts ng the requested file. On a UNIX system, the file must be ed in the /tftpboot directory.
	• ARP:	
	targ	the board's own target IP and server IP number are given by get_IP and server_IP#, a standard ARP request is broad- d to get the Ethernet number of the server.
	to the	the board has received the ARP reply, a TFTP request is sent specified server. This server now starts sending the requested on a UNIX system, the file must be located in the /tftpboot ory.
Parameters	filename	
	Name of	f the file to load from the host to the local memory.
	start_add	lress
	Note, ti 0000.0	art address where the contents of the file should be stored to. hat the NETLOAD command on the CPU-60 uses space 0000_{16} to $0000.2FFF_{16}$ of the main memory for data buff- s region cannot be used for other purposes during the transfer.
	ethernet_	number
	The Eth	ernet number that should be used for the CPU board for the

The Ethernet number that should be used for the CPU board for the TFTP transfer. It must be specified as 6 two-digit hex numbers separated by colons. If the Ethernet number is stored on the board, this parameter is optional.

```
target_IP#
```

IP (Internet Protocol) number of the CPU board

server_IP#

IP (Internet Protocol) number of the server where the file is located

Example:

File test is located in the /tftpboot directory of a UNIX system. It contains the text This is a test. The configuration file /etc/ethers has an entry with the board's Ethernet number and the name of the board (its IP address), for example:

0:80:42:3:88:88 board1

8.2.11 NETSAVE – Save Data via Network to File

	<pre>NETLOAD filename,start_address,end address [,ethernet_number] [, target_IP#, server_IP#]</pre>
Format	NETSAVE filename, start address[, ethernet number]
	The NETSAVE command saves the specified memory region into a file located in a server system. Similar to NETLOAD this is done via the TFTP protocol.
IMPORTANT I	This file cannot be created. It must already exist with correct write per- missions!
Parameters	<i>filename</i> Name of the file to save data from the local memory into. This filename must already exist on the host.

start address

Local start address of the region that should be saved into the file. Note, that the **NETLOAD** command on the CPU-60 uses space 0000.0000_{16} to 0000.2FFF16 of the main memory for data buffers. This region cannot be used for other purposes during the transfer.

end address

Local end address of the region that should be saved into the file.

ethernet number

The ethernet number that should be used for the CPU-60 board for the TFTP transfer. It must be specified as 6 two-digit hex numbers separated colons. If the ethernet number is stored on the board, this parameter is optional.

target_IP#

IP (Internet Protocol) number of the CPU board

server_IP#

IP (Internet Protocol) number of the server where the file is located

Example:

The following commands save the memory region 0010.0100_{16} to $0010.011F_{16}$ into the file test. The file's content will be overwritten.

```
FORCE-BOOT> BF 100100 100120 "# Another Test #" P
FORCE-BOOT> MD 100100 20
00100100: 23 20 41 6e 6f 74 68 65 72 20 54 65 73 74 20 23 # Another Test #
00100110: 23 20 41 6e 6f 74 68 65 72 20 54 65 73 74 20 23 # Another Test #
FORCE-BOOT> NETSAVE test 100100 10011F 00:80:42:03:88:88
LAN-controller at address FEF80000 set to Ethernet 00:80:42:03:88:88
Transmitting RARP-REQUEST...
LAN-controller at address FEF80000 set to Ethernet 00:80:42:03:88:88
Transmitting RARP-REQUEST...
Reception of RARP-REPLY
Transmitting TFTP-REQUEST...
PACKET:1 - saved $00100100..$0010011F (32 bytes)
```

8.2.12 SETUP – Change Initialization Values

Format	SETUP	F	or	SETUP
	SETUP	S		

The **SETUP** command is used to change SRAM parameters. **SETUP F** and **SETUP** allow to modify the initialization values of the FGA-002 as described in the *FGA-002 User's Manual*. **SETUP s** allows to set up additional system and application values which are also stored in the battery-buffered SRAM. These values can be read by an application software via the utility interface.

For further information, please see section 8.3 "FGA Boot Utility Functions" on page 196.

After modifying any entries, the **INIT** command must be executed to recalculate the SRAM checksum and to validate the new values. The following entries exist:

Name		Default value
Start Mod	ule at Address	FFFF.FFF16
The user can specify the address of a program module here. A module must provide a SSP (stack pointer) at offset 0_{16} and a PC (program counter) at offset 4_{16} . If a value of FFFF.FFFF ₁₆ is set (default), this entry will be ignored and FGA Boot starts the firmware in the second boot ROM or the system flash memory. If the entry contains a valid module base address, the specified program will be executed instead. Hint: If the debugger shell should be started, this entry must be set to an address where there is an invalid module, e.g. FF7F.FFF0 ₁₆ .		
System Fl	ags	0000 ₁₆
This entry is board specific. On the CPU-60 it is defined as following:bit 1510reserved and must be set to 0bit 98VMEbus timer, if the CPU board is system controller; bit9 and 8 are stored in VMEBUSTIMER[10] of the memory configuration register (see table 26 "MCR, memory configuration register" on page 54)bit 71reserved and must be set to 0bit 0:Enable (1) or disable (0) VMEbus A24 slave window		
Application Flags 0000 ₁₆		0000 ₁₆
This entry is reserved for an application and will not be used by FGA		

Boot. A call to utility function 39 allows to read it.

Name	Default value
Application Value	0000.0000 ₁₆
This entry is reserved for an application and will not be used by FGA Boot. A call to utility function 39 allows to read it.	

Example:

```
FORCE-BOOT> SETUP S
Modify system values:
(<ESC> or <^C> terminates the input)
Start Module at Address = $FFFFFF
System Flags = $0001
Application Flags = $0000
Application Value = $0000000
Use the INIT command to recalculate the SRAM checksum !
FORCE-BOOT> INIT
FORCE-BOOT> _
```

8.2.13 SLOT – Change Slot Number and VMEbus Slave Address

```
Format
```

```
SLOT slot number
```

The **slot** command allows to modify the VMEbus slave address, the VMEbus address of the mailbox array (register MYVMEPAGE of the FGA-002), and the FMB slot number (register FMBCTL) as follows:

VMEbus slave address (A32)	=	8000.0000 ₁₆
		+ 0400.0000 ₁₆ * (slot# - 1)
VMEbus slave address (A24)	=	00.000016
Mailbox base address (A16)	=	$8000_{16} + 0400_{16} * (\text{slot# - 1})$
FBM slot number	=	slot#

The size of the VMEbus slave window will be set as large as the local memory size of the board. This is exactly the same as setting the rotary switches to the corresponding slot number and asserting the abort key while reset. Note, that the A24 slave window must be enabled separately via **SETUP S**.

IMPORTANTAfter setting a new slot number the INIT command must be executed to
recalculate the SRAM checksum and to validate the new values. The
BANNER command may be used to display the current settings.

Example:

```
FORCE-BOOT> SLOT 5
Use the INIT command to recalculate the SRAM checksum !
FORCE-BOOT> INIT
FORCE-BOOT> _
```

8.2.14 VMEADDR – Change VMEbus Slave Address

```
Format
```


VMEADDR slave address VMEADDR slave address,slave window

The VMEADDR command allows modifying the VMEbus slave address without modifying any other settings.

VMEbus slave address (A32) = slave address VMEbus slave address (A24) = slave address A23..0

By means of the first format of the command the size of the VMEbus slave window is set as large as the local memory size of the board. The second format allows to specify the size of the VMEbus slave window manually.

IMPORTANT



After executing this command the **INIT** command must be executed to recalculate the SRAM checksum and to update the FGA-002 registers and the snooping window size in the RIALTO bus bridge. The **BANNER** command may be used to display the current settings.

Example:

The following example sets the VMEbus A32 slave address of the board to 8320.0000_{16} and the window size to 1 Mbyte. It can now be accessed from 8320.0000_{16} to $832F.FFFF_{16}$. The A24 slave window will be set to 20.0000_{16} and is also 1 Mbyte large. Note, that the A24 slave window must be enabled separately via **SETUP s**.

```
FORCE-BOOT> VMEADDR 83200000,100000
Use the INIT command to recalculate the SRAM checksum !
FORCE-BOOT> INIT
FORCE-BOOT> _
```

8.3 FGA Boot Utility Functions

FGA Boot provides utility functions which can be called from user applications.

Common utilityThe common utility functions are described in the FORCE Gate ArrayfunctionsFGA-002 User's Manual.The following additional utility functions available for this booter version

The following additional utility functions available for this booter version are described in this section:

- Extended flash memory programming
- Erase flash memories
- Get system values in SRAM
- Get application values in SRAM
- Get Ethernet number
- Get memory limits

C-calling conventions

The interface expects C-like calling conventions.

IMPORTANT

- The utility interface must be called in supervisor mode.
- It does not install its own stack but will use the application's stack.
- All parameters must be placed as long values on the supervisor stack.
- The first parameter must be pushed onto the stack as the last one. It must include the function number of the requested function.

Table 71

Stack frame

A7 \Rightarrow	return address
+4	function number
+8	first argument of function
+12	second argument of function

Calling a utility function

Calling sequence 1. Retrieve the entry address from location BootROM+0008₁₆.

- 2. Push the parameters (32 bit values) onto the stack. Remember to push the function number at last.
- 3. Call the FGA-Boot utility interface in supervisor mode via JSR.
- 4. Retrieve the return code from the interface (register D0).
- 5. Clean up the stack (arguments are still on the stack).

Calling from C **Example:**

Calling the utility function fctNo from a C-programming language source.

```
#define BootROM 0xFFE00000
main()
{
    long (*util)(long fctNo, ...);
    long ret;
    util = *((long **) (BootROM + 0x0008));
    ret = util (....);
}
```

8.3.1 Extended Flash Memory Programming

This routine allows partial programming of flash memories. The FGA-002's timer is used for timing during execution of the routine.

Function number	36 (=24 ₁₆)
Syntax	long util (36, flashbank, source, offset, length)
Parameters	<i>flashbank</i> Base address of the flash memory bank that is to be programmed.
	<i>source</i> Source address of the data to program.
	offset Relative byte offset within the flash bank.
	<pre>length Length in bytes. If length is 0, all remaining space of the flash bank will be programmed.</pre>

Returns

	0	ОК	– OK, no errors
	1	CLEAR_ERROR	- flash device cannot be set to 0 for erasing
	2	INVAL_PARMS	– invalid parameters
	3	ERASE_ERROR	– flash device is not erasable
	4	WRITE_ERROR	– programming error
	5	ILL_WIDTH	- illegal flash bank width was detected
	6	UNKNOWN_ID	- unknown flash device identifier
	7	CAPACITY	– device is too small
	8	WRITEPROTECT	I – flash bank is write protected
	9	NO_VPP	 no programming voltage
1	LO	SELECT_ERROR	a – cannot select the specified flash bank
1	L1	UNIMP_CMD	- unimplemented command
1	L2	UNSUP_DEV	- unsupported flash device type

8.3.2 Erase Flash Memories

The function allows partial erasing of flash memory banks if the devices support page erasing mode. The FGA-002's timer is used for timing during execution of the routine.

Function number	37 (=25 ₁₆)
Syntax	long util (37, flashbank, offset, length)
Parameters	flashbank
	Base address of the flash memory bank that should be erased.
	offset
	Relative byte offset within the flash bank (see below).
	length
	Length in bytes (see below).
IMPORTANT i	offset and length must exactly match the page boundaries of the flash devices. For example: If the system flash bank consists of four 28F008 (1 M * 8 bit) devices in parallel with a page size of 64 Kbyte each, the minimum size of one erasable region is 256 Kbyte (64 KB * 4).

If *offset* and *length* are both set to 0, the whole flash bank is erased.

22.04.077

Returns

0	OK	– OK, no errors
1	CLEAR_ERROR	- flash device cannot be set to 0 for erasing
2	INVAL_PARMS	– invalid parameters
3	ERASE_ERROR	– flash device is not erasable
4	WRITE_ERROR	 programming error
5	ILL_WIDTH	- illegal flash bank width was detected
6	UNKNOWN_ID	- unknown flash device identifier
7	CAPACITY	– device is too small
8	WRITEPROTECT	I – flash bank is write protected
9	NO_VPP	 no programming voltage
10	SELECT_ERROR	- cannot select the specified flash bank
11	UNIMP_CMD	- unimplemented command
12	UNSUP_DEV	- unsupported flash device type

8.3.3 Get System Values in SRAM

This function sets a pointer to the base address of the system values stored in the SRAM. It also returns the size of this structure (# of bytes).

Function number	38 (=26 ₁₆)
Syntax	long util (38, SYS_VALUES **pSysValues)
Parameter	<i>pSysValues</i> Address (!) of a pointer to structure <i>sys_values</i> . This pointer will be set by the routine to that location where the system values start in SRAM.
	<pre>typedef packed struct { unsigned long startModule; unsigned short sysFlags; } SYS_VALUES;</pre>
Returns	Size of structure in bytes

8.3.4 Get Application Values in SRAM

This function sets a pointer to the base address of the application values stored in the SRAM. It also returns the size of this structure (# of bytes).

Function number	39 (=27 ₁₆)
Syntax	<pre>long util (39, APPL_VALUES **pApplValues)</pre>
Parameter	pApplValues Address (!) of a pointer to structure APPL_VALUES . This pointer will be set by the routine to that location where the application values start in
	<pre>SRAM. typedef packed struct { unsigned short applFlags; unsigned long applValue; } APPL_VALUES;</pre>
Returns	Size of structure in bytes

8.3.5 Get Ethernet Number

This function copies the board's Ethernet number (6 bytes) to the specified buffer. The return value includes the status of this operation.

Function number	40 (=28 ₁₆)
Syntax	long util (40, long intfNumb, char *pEtherAdr)
Parameters	intfNumb
	Interface number, must be set to 0 .
	pEtherAdr
	Pointer to buffer where the Ethernet number should be stored into.

Returns

0 OK

(-1) ERROR, no Ethernet number available.

8.3.6 Get Memory Limits

This function determines the start address and the total size of the shared RAM (DRAM + user SRAM) and sets the specified variables to the respective values. The return value includes the status of this operation.

Syntax long util (41, long *pBaseVar, char *pSizeVar) Parameters pBaseVar Address (!) of the variable where the start address of the shared RAM is stored into. For the SYS68K/CPU-60 this variable is always 0 because the shared RAM starts at 0.	Function number	41 (=29 ₁₆)
Address (!) of the variable where the start address of the shared RAM is stored into. For the SYS68K/CPU-60 this variable is always 0 be-	Syntax	long util (41, long * <i>pBaseVar</i> , char * <i>pSizeVar</i>)
<i>psizevar</i> Address (!) of the variable where the total size (in Byte) of the shared RAM is stored into.	Parameters	Address (!) of the variable where the start address of the shared RAM is stored into. For the SYS68K/CPU-60 this variable is always 0 be- cause the shared RAM starts at 0. <i>psizevar</i> Address (!) of the variable where the total size (in Byte) of the shared

Returns

0 OK

(-1) ERROR, cannot determine size of shared RAM.

