

FAIRCHILD

© 1982 Fairchild Camera and Instrument Corporation Digital Products Division

## Introduction

Fairchild Advanced Schottky TTL, FAST, is a family of TTL circuits that exhibits a combination of performance and efficiency unapproached by any other TTL family. Made with the proven Isoplanar process, $54 \mathrm{~F} / 74 \mathrm{~F}$ circuits offer the switching speed and output drive capability of Schottky TTL, with superior noise margins and only one-fourth the power consumption.

## Section 1 Product Index and Selection Guide

 Lists $54 \mathrm{~F} / 74 \mathrm{~F}$ circuits currently available, in design or planned. The Selection Guide groups the circuits by function.
## Section 2 Circuit Characteristics

Discusses FAST technology, circuit configurations and characteristics.

Section 3 Ratings, Specifications and Waveforms Contains common ratings and specifications for FAST devices, as well as ac test load and waveforms.

## Section 4 Data Sheets

Contains data sheets for currently available and pending new products.

## Section 5 New Products

Contains brief descriptions of new products currently planned.

Section 6 Ordering Information and Package Outlines
Explains simplified purchasing code which identifies not only device type but also the package type and temperature range. Contains detailed physical dimension drawings for each package.
$\begin{array}{ll}\text { Section } 7 & \text { Field Sales Offices, Representatives and } \\ \text { Distributor Locations }\end{array}$

## Table of Contents

Section 1 Product Index and Selection Guide Product Index ..... 1-3
Gates ..... 1-6
Dual Edge-Triggered Flip-Flops ..... 1-6
Multiple Flip-Flop/Registers ..... $1-6$
Latches ..... 1-7
Multiplexers ..... 1-7
Decoders/Demultiplexers ..... 1-7
Shift Registers/FIFOs ..... 1-8
Synchronous Presettable Counters ..... 1-8
3-State Buffer/Line Driver/Transceivers ..... 1.9
Arithmetic Operators ..... $1-10$
Memory ..... $1-11$
Memory Peripherals ..... 1-11
Specialized LSI ..... 1-11
Section 2 Circuit Characteristics
FAST Technology ..... 2-3
FAST Circuitry ..... 2-4
Output Characteristics ..... 2-6
Input Characteristics ..... 2-8
3-State Outputs ..... 2-10
Section 3 Ratings, Specifications and Waveforms
Unit Loads (U.L.) ..... 3-3
Absolute Maximum Ratings ..... 3-3
Recommended Operating Conditions ..... 3-3
54F/74F Family DC Characteristics ..... 3-4*
AC Loading and Waveforms ..... 3-5
Section 4 Data Sheets ..... 4-3
Section 5 New Products ..... 5-3
Section 6 Ordering Information and Package Outlines
Ordering Information ..... 6-3
Package Outlines ..... 6-4
Section 7 Sales Offices, Representatives and Distributor Locations ..... 7-3

[^0]


| Ratings, Specifications and Waveforms | 3 |
| :--- | :---: |
| Data Sheets | 4 |

New Products

## Section 1

## Product Index and Selection Guide

## Product Index

## Device No.

$29 F 01$
29F10
29F705
54F/74F00
54F/74F02

54F/74F04
54F/74F08
54F/74F10
54F/74F11
54F/74F20

54F/74F32
54F/74F64
54F/74F74
54F/74F86
54F/74F109

54F/74F112
54F/74F113
54F/74F114
54F/74F138
54F/74F139

54F/74F148
54F/74F151
54F/74F153
54F/74F157
54F/74F158

54F/74F160
54F/74F161
54F/74F162
54F/74F163
54F/74F164

54F/74F168
54F/74F169
54F/74F174
54F/74F175
54F/74F181

54F/74F182
54F/74F189
54F/74F190
54F/74F191
54F/74F192

## Description

4-Bit Bipolar Microprocessor Slice
Page No.

Microprogram Controller
5-3

16-Word
Random Access Memory
5-5
Quad 2-Input NAND Gate 4-3
Quad 2-Input NOR Gate4-4
Hex Inverter ..... 4-5
Quad 2-Input AND Gate ..... 4-6
Triple 3-Input NAND Gate ..... 4-7
Triple 3-Input AND Gate ..... 4-8
Dual 4-Input NAND Gate ..... 4-9
Quad 2-Input OR Gate ..... 4-10
4-2-3-2-Input AND OR-Invert Gate ..... 4-11
Dual D-Type Positive Edge-Triggered Flip-Flop ..... 4-12
Quad 2-Input Exclusive-OR Gate ..... 4-15
Dual JK Positive Edge-Triggered Flip-Flop ..... 4-16
Dual JK Negative Edge-Triggered Flip-Flop ..... 4-19
Dual JK Edge-Triggered Flip-Flop ..... 4-22
Dual JK Negative Edge-Triggered Flip-Flop ..... 4-25
1-of-8 Decoder/Demultiplexer ..... 4-28
Dual 1-of-4 Decoder ..... 4-31
8-Line to 3-Line Priority Encoder ..... 4-34
8-Input Multiplexer ..... 4-38
Dual 4-Input Multiplexer ..... 4-41
Quad 2-Input Multiplexer ..... 4-44
Quad 2-Input Multiplexer ..... 4-47
Synchronous Presettable BCD Decade Counter ..... 4-50
Synchronous Presettable Binary Counter ..... 4-54
Synchronous Presettable BCD Decade Counter ..... 4-50
Synchronous Presettable Binary Counter ..... 4-54
Serial-In Parallel-Out Shift Register ..... 4-58
4-Stage Synchronous Bidirectional Counter ..... 4-61
4-Stage Synchronous Bidirectional Counter ..... 4-61
Hex D Flip-Flop ..... 4-65
Quad D Flip-Flip ..... 4-68
4-Bit Arithmetic Logic Unit ..... 4-71
Carry Lookahead Generator ..... 4-75
64-Bit Random Access Memory ..... 4-79
Up/Down Decade Counter ..... 4-82
Up/Down Binary Counter ..... 4-86
Up/Down Decade Counter ..... 4-91

## Product Index (Cont'd)

## Device No.

54F/74F193
54F/74F194
54F/74F211
54F/74F212
54F/74F213

54F/74F219
54F/74F240
54F/74F241
54F/74F242
54F/74F243

54F/74F244
54F/74F245
54F/74F251
54F/74F253
54F/74F257

54F/74F258
54F/74F269
54F/74F280
54F/74F283
54F/74F289

54F/74F299
54F/74F311
54F/74F312
54F/74F313
54F/74F319

54F/74F322
54F/74F323
54F/74F350
54F/74F352
54F/74F353

54F/74F373
54F/74F374
54F/74F378
54F/74F379
54F/74F381

54F/74F382
54F/74F384
54F/74F385
54F/74F398
54F/74F399

54F/74F401
54F/74F402
54F/74F403
54F/74F412
54F/74F413
Description Page No.
Up/Down Binary Counter ..... 4-95
4-Bit Bidirectional Universal Shift Register ..... 4-99
144-Bit Random Access Memory ..... 5-5
144-Bit Random Access Memory ..... 5-6
192-Bit Random Access Memory ..... 5-6
64-Bit Random Access Memory ..... 4-102
Octal Buffer/Line Driver ..... 4-105
Octal Buffer/Line Driver ..... 4-105
Quad Bus Transceiver ..... 4-107
Quad Bus Transceiver ..... 4-107
Octal Buffer/Line Driver ..... 4-105
Octal Bidirectional Transceiver ..... 4-110
8-Input Multiplexer ..... 4-112
Dual 4-Input Multiplexer ..... 4-115
Quad 2-Input Multiplexer ..... 4-118
Quad 2-Input Multiplexer ..... 4-121
8-Bit Bidirectional Binary Counter ..... 5-7
9-Bit Parity Generator/Checker ..... 4-124
4-Bit Binary Full Adder ..... 4-127
64-Bit Random Access Memory ..... 4-131
8-Input Universal Shift/Storage Register ..... 4-134
144-Bit Random Access Memory ..... 5-7
144-Bit Random Access Memory ..... 5-8
192-Bit Random Access Memory ..... 5-8
64-Bit Random Access Memory ..... 4-138
8-Bit Serial/Parallel Register ..... 4-141
8-Bit Universal Shift/Storage Register ..... 4-145
4-Bit Shifter ..... 4-149
Dual 4-Input Multiplexer ..... 4-153
Dual 4-Input Multiplexer ..... 4-156
Octal Transparent Latch ..... 4-159
Octal D-Type Flip-Flop ..... 4-162
Parallel D Register ..... 4-164
Quad Parallel Register ..... 4-167
4-Bit Arithmetic Logic Unit ..... 4-170
4-Bit Arithmetic Logic Unit ..... 4-175
8-Bit Serial/Parallel Twos Complement Multiplier ..... 4-180
Quad Serial Adder/Subtractor ..... 4-185
Quad 2-Port Register ..... 4-188
Quad 2-Port Register ..... 4-188
Cyclic Redundancy Check Generator/Checker ..... 5-9
Expandable Cyclic Redundancy Check Generator/Checker ..... 5-9
16 X 4 First-In First-Out Buffer Memory ..... 5-10
Multi-mode Buffered Latch ..... 5-10
64 X 4 First-In First-Out Buffer Memory ..... 5-11

## Product Index (Cont'd)

## Device No.

54F/74F416
54F/74F418
54F/74F430
54F/74F432
54F/74F433

54F/74F500
54F/74F505
54F/74F521
54F/74F524
54F/74F525
54F/74F533
54F/74F534
54F/74F537
54F/74F538
54F/74F539
54F/74F543
54F/74F544
54F/74F545
54F/74F547
54F/74F548
54F/74F550
54F/74F551
54F/74F557
54F/74F558
54F/74F559

54F/74F568
54F/74F569
54F/74F579
54F/74F582
54F/74F583
54F/74F588
54F/74F604
54F/74F605
54F/74F606
54F/74F607
54F/74F610
54F/74F611
54F/74F612
54F/74F613
54F/74F630
54F/74F631
54F/74F673
54F/74F674
54F/74F675

54F/74F676
54F/74F779
54F/74F784

## Description

## Page No.

16-Bit Memory Error Detection And Correction Circuit ..... 5-11
32-Bit Memory Error Detection And Correction Circuit ..... 5-12
Cyclic Redundancy Checker/Corrector ..... 5-13
Multi-mode Buffered Latch ..... 5-13
64 X 4 First-In First-Out Buffer Memory ..... 5-14
6-Bit Analog-to-Digital Converter ..... 5-14
8-Bit Analog-to-Digital Converter ..... 5-15
8-Bit Identity Comparator ..... 4-192
8-Bit Registered Comparator ..... 4-195
16-Stage Programmable Counter/Timer ..... 5-15
Octal Transparent Latch ..... 4-201
Octal D-Type Flip-Flop ..... 4-203
1-of-10 Decoder ..... 4-206
1-of-8 Decoder ..... 4-209
Dual 1-of-4 Decoder ..... 4-212
Octal Registered Transceiver ..... 4-215
Octal Registered Transceiver ..... 4-215
Octal Bidirectional Transceiver ..... 4-219
Octal Decoder/Demultiplexer ..... 4-222
Octal Decoder/Demultiplexer ..... 4-226
Octal Registered Transceiver ..... 4-229
Octal Registered Transceiver ..... 4-229
8-Bit By 8-Bit Multiplier ..... 4-234
8-Bit By 8-Bit Multiplier ..... 4-234
Expandable 8-Bit Twos Complement Multiplier/Divider ..... 5-16
4-Bit Bidirectional Counter ..... 4-240
4-Bit Bidirectional Counter ..... 4-240
8-Bit Bidirectional Binary Counter ..... 5-16
4-Bit BCD Arithmetic Logic Unit ..... 5-17
4-Bit BCD Adder ..... 5-17
Octal Bidirectional Transceiver ..... 4-247
Dual Octal Register ..... 5-18
Dual Octal Register ..... 5-18
Dual Octal Register ..... 5-18
Dual Octal Register ..... 5-18
Memory Mapper ..... 5-19
Memory Mapper ..... 5-20
Memory Mapper ..... 5-21
Memory Mapper ..... 5-22
16-Bit Error Detection And Correction Circuit ..... 5-23
16-Bit Error Detection And Correction Circuit ..... 5-23
16-Bit Shift Register ..... 4-250
16-Bit Shift Register ..... 4-254
16-Bit Shift Register ..... 4-257
16-Bit Shift Register ..... 5-24
8-Bit Bidirectional Binary Counter ..... 5-25
8-Bit Serial/Parallel Multiplier ..... 5-25

## Selection Guide

Gates

| Function | Device No. | Page No. | Function | Device No. | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NAND |  |  | OR/NOR/Exclusive-OR |  |  |
| Quad 2-Input | 54F/74F00 | 4-3 | Quad 2-Input OR | 54F/74F32 | 4-10 |
| Triple 3-Input | 54F/74F10 | 4-7 | Quad 2-Input NOR | 54F/74F02 | 4-4 |
| Dual 4-Input | 54F/74F20 | 4-9 | Quad 2-Input Exclusive-OR | 54F/74F86 | 4-15 |
| AND |  |  | Invert/AND-OR-Invert |  |  |
| Quad 2-Input | 54F/74F08 | 4-6 | Hex Inverter | 54F/74F04 | 4-5 |
| Triple 3-Input | 54F/74F11 | 4-8 | AND-OR-Invert | 54F/74F64 | 4-11 |

Dual Edge-Triggered Flip-Flops

| Function | Device No. | Inputs | Clock <br> Edge | Direct <br> Set | Direct <br> Clear | Maximum Clock <br> Frequency @25 ${ }^{\circ}$ C <br> MHz (Min) | Page No. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dual D | 54F/74F74 | D | $J$ | Yes | Yes | 100 | $4-12$ |
| Dual JK | $54 F / 74 F 109$ | $J, \bar{K}$ | $J$ | Yes | Yes | 90 | $4-16$ |
| Dual JK | 54F/74F112 | $J, K$ | $Z$ | Yes | Yes | 100 | $4-19$ |
| Dual JK | 54F/74F113 | $J, K$ | $Z$ | Yes | No | 100 | $4-22$ |
| Dual JK | 54F/74F114 | $J, K$ | $Z$ | Yes | Yes | 100 | $4-25$ |

## Multiple Flip-Flop/Registers

| Function | Device No. | Data Inputs | Common Clear (Level) | CP Inputs (Level) | Maximum Clock Frequency @ $25^{\circ} \mathrm{C}$ MHz (Min) | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4-Bit D Flip-Flop | 54F/74F175 | $4 \times$ D | 1(L) | 1 ( 5 ) | 100 | 4-68 |
| 4-Bit D Flip-Flop | 54F/74F379 | $4 \times \mathrm{D}$ |  | 1 ( 5 ) | 100 | 4-167 |
| 6-Bit D Flip-Flop | 54F/74F174 | $6 \times \mathrm{D}$ | 1(L) | 1 ( 5 ) | 1002 | 4-65 |
| 6-Bit D Flip-Flop | 54F/74F378 | $6 \times \mathrm{D}$ |  | 1 ( 5 ) | 1002 | 4-164 |
| 8-Bit D Flip-Flop (3S) ${ }^{1}$ | 54F/74F374 | $8 \times \mathrm{D}$ |  | 1 ( Ј) | 100 | 4-162 |
| 8-Bit D Flip-Flop (3S) ${ }^{1}$ | 54F/74F534 | $8 \times \mathrm{D}$ |  | 1 ( 5 ) | 100 | 4-203 |
| Dual 8-Bit Register (3S)1 | 54F/74F604 | $2(8 \times \mathrm{D})$ |  | 1 ( Ј) | NA | 5-18 |
| Dual 8-Bit Register (OC)1 | 54F/74F605 | $2(8 \times \mathrm{D})$ |  | 1 ( 5 ) | NA | 5-18 |
| Dual 8-Bit Register (3S)1 | 54F/74F606 | $2(8 \times D)$ |  | 1 (5) | NA | 5-18 |
| Dual 8-Bit Register (OC)1 | 54F/74F607 | $2(8 \times D)$ |  | 1 ( Ј) | NA | 5-18 |
| Quad 2-Port Register | 54F/74F398 | $2(4 \times D)$ |  | 1 ( 5 ) | 100 | 4-188 |
| Quad 2-Port Register | 54F/74F399 | $2(4 \times D)$ |  | 1 (Г) | 100 | 4-188 |
| Octal Registered Transceiver (3S)1 | 54F/74F550 | $2(8 \times D)$ |  | 2 (5) |  | 4-229 |
| Octal Registered Transceiver (3S)1 | 54F/74F551 | $2(8 \times D)$ |  | $2(\Gamma)$ |  | 4-229 |

[^1]Selection Guide (Cont'd)

Latches

| Function | Device No. | Data Inputs | Common Clear (Level) | Enable Inputs (Level) | Enable Pulse Width @ $25^{\circ} \mathrm{C}$ ns (Min) | Enable to Output Delay @ $25^{\circ} \mathrm{C}$ ns (Max) | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Octal D (3S)* | 54F/74F373 | $8 \times \mathrm{D}$ |  | 1 (H) | 6.0 | 11.5 | 4-159 |
| Octal D (3S)* | 54F/74F533 | $8 \times \mathrm{D}$ |  | 1 (H) | 6.0 | 11 | 4-201 |
| Octal D (3S)* w/Interrupt | 54F/74F412 | $8 \times \mathrm{D}$ | 1 (L) |  |  |  | 5-10 |
| Octal D (3S)* w/Interrupt | 54F/74F432 | $8 \times \mathrm{D}$ | 1 (L) |  |  |  | 5-13 |
| Octal D Registered Transceiver (3S)* | 54F/74F543 | $2(8 \times \mathrm{D})$ |  | 2 (L) |  | 12** | 4-215 |
| Octal D Registered Transceiver (3S)* | 54F/74F544 | $2(8 \times \mathrm{D})$ |  | 2 (L) |  | 12** | 4-215 |

## Multiplexers

| Function | Device No. | Enable Inputs (Level) | True Output | Complement Output | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-Input (3S)* | 54F/74F350 | 1 (L) | Yes | No | 4-149 |
| 8-Input | 54F/74F151 | 1 (L) | Yes | Yes | 4-38 |
| 8-Input (3S) | 54F/74F251 | 1 (L) | Yes | Yes | 4-112 |
| Dual 4-Input | 54F/74F153 | 2 (L) | Yes | No | 4-41 |
| Dual 4-Input (3S)* | 54F/74F253 | 2 (L) | Yes | No | 4-115 |
| Dual 4-Input | 54F/74F352 | 2 (L) | No | Yes | 4-153 |
| Dual 4-Input (3S)* | 54F/74F353 | 2 (L) | No | Yes | 4-156 |
| Quad 2-Input | 54F/74F157 | 1 (L) | Yes | No | 4-44 |
| Quad 2-Input | 54F/74F158 | 1 (L) | No | Yes | 4-47 |
| Quad 2-Input (3S)* | 54F/74F257 | 1 (L) | Yes | No | 4-118 |
| Quad 2-Input (3S)* | 54F/74F258 | 1 (L) | No | Yes | 4-121 |
| Quad 2-Input | 54F/74F398 |  | Yes | Yes | 4-188 |
| Quad 2-Input | 54F/74F399 |  | Yes | No | 4-188 |

## Decoders/Demultiplexers

| Function | Device No. | Address Inputs | ActiveLOW <br> Enable | ActiveHIGH <br> Enable | ActiveLOW Output Enable | ActiveLOW Outputs | ActiveHIGH Outputs | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dual 1-of-4 | 54F/74F139 | $2+2$ | $1+1$ |  |  | $4+4$ |  | 4-31 |
| Dual 1-of-4 (3S)* | 54F/74F539 | $2+2$ | $1+1$ |  | $1+1$ |  | $4+4$ | 4-212 |
| 1-of-8 | 54F/74F138 | 3 | 2 | 1 |  | 8 |  | 4-28 |
| 1-of-8 (3S)* | 54F/74F538 | 3 | 2 | 2 | 2 |  | 8 | 4-209 |
| 1-of-8 w/Address Latches | 54F/74F547 | 3 | 1 | 2 |  | 8 |  | 4-222 |
| 1-of-8 | 54F/74F548 | 3 | 2 | 2 |  | 8 |  | 4-226 |
| 1-of-10 (3S)* | 54F/74F537 | 4 | 1 | 1 | 1 |  | 10 | 4-206 |

*3S $=3$-State; $\quad O C=$ Open-collector
** Preliminary

Selection Guide (Cont'd)

Shift Registers/FIFOs

| Function | Device No. | No. of Bits | Serial Entry | Clock <br> Edge | Maximum Clock Frequency @ $25^{\circ} \mathrm{C}$ $\mathbf{M H z}$ (Min) | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift Right, Serial-in/Parallel-out | 54F/74F164 | 8 | 2 |  | 80 | 4-58 |
| Shift Right, Serial/Parallel-in, Parallel/Serial-out (3S)1 | 54F/74F322 | 8 | 2 |  | 703 | 4-141 |
| Shift Right, Serial-in, Serial/Parallel-out | 54F/74F673 | 16 | 1 |  | 1003 | 4-250 |
| Shift Right, Serial/Parallel-in, Serial-out | 54F/74F674 | 16 | 1 |  | 1003 | 4-254 |
| Shift Right, Serial-in, Serial/Parallel-out | 54F/74F675 | 16 | 1 |  | 1003 | 4-257 |
| Shift Right, Serial/Parallel-in, Serial-out | 54F/74F676 | 16 | 1 |  | 1003 | 5-24 |
| Bidirectional, Serial/Parallel-in, Parallel/Serial-out | 54F/74F194 | 4 | 2 |  | 105 | 4-99 |
| Bidirectional, Serial/Parallel-in, Parallel/Serial-out (3S) ${ }^{1}$ | 54F/74F299 | 8 | 2 |  | 703 | 4-134 |
| Bidirectional, Serial/Parallel-in, Parallel/Serial-out (3S)1 | 54F/74F323 | 8 | 2 |  | 703 | 4-145 |
| $16 \times 4$ FIFO, Serial/Parallel-in, Serial/Parallel-out (3S)1 | 54F/74F403 | 4 | 1 |  |  | 5-10 |
| $64 \times 4$ FIFO, Parallel-in/Parallel-out | 54F/74F413 | 4 |  |  |  | 5-11 |
| $64 \times 4$ FIFO, Serial/Parallel-in, Serial/Parallel-out (3S)1 | 54F/74F433 | 4 | 1 |  |  | 5-14 |

Synchronous Presettable Counters

| Function | Device No. | Modulus | No. of Bits | Parallel Entry ${ }^{2}$ | Maximum Clock Frequency @ $25^{\circ} \mathrm{C}$ MHz (Min) | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD Count-Up | 54F/74F160 | 10 | 4 | S | 1003 | 4-50 |
| BCD Count-Up | 54F/74F162 | 10 | 4 | S | 1003 | 4-50 |
| BCD Up-Down | 54F/74F168 | 10 | 4 | S | 753 | 4-61 |
| BCD Up-Down | 54F/74F190 | 10 | 4 | A | 80 | 4-82 |
| BCD Up-Down | 54F/74F192 | 10 | 4 | A | 803 | 4-91 |
| BCD Up-Down (3S)1 | 54F/74F568 | 10 | 4 | S | 753 | 4-240 |
| Binary Count-Up | 54F/74F161 | 16 | 4 | S | 1003 | 4-54 |
| Binary Count-Up | 54F/74F163 | 16 | 4 | S | 1003 | 4-54 |
| Binary Up-Down | 54F/74F169 | 16 | 4 | S | 753 | 4-61 |
| Binary Up-Down | 54F/74F191 | 16 | 4 | A | 80 | 4-86 |
| Binary Up-Down | 54F/74F193 | 16 | 4 | A | 80 | 4-95 |
| Binary Up-Down (3S)1 | 54F/74F569 | 16 | 4 | S | 753 | 4-240 |
| Binary Up-Down | 54F/74F269 | 256 | 8 | S | 1003 | 5-7 |
| Binary Up-Down (3S)1 | 54F/74F579 | 256 | 8 | S | 1003 | 5-16 |
| Binary Up-Down (3S)1 | 54F/74F779 | 256 | 8 | S | 1003 | 5-25 |

[^2]3-State Buffer/Line Driver/Transceivers

| Function | Device No. | Enable Inputs (Level) | Current Sinking Side A/Side B mA | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| Octal Buffer/Line Driver | 54F/74F240 | 2(L) | 64 | 4-105 |
| Octal Buffer/Line Driver | 54F/74F241 | $1(\mathrm{~L})+1(\mathrm{H})$ | 64 | 4-105 |
| Octal Buffer/Line Driver | 54F/74F244 | 2(L) | 64 | 4-105 |
| Quad Bus Transceiver | 54F/74F242 | $1(\mathrm{~L})+1(\mathrm{H})$ | 64/64 | 4-107 |
| Quad Bus Transceiver | 54F/74F243 | $1(L)+1(H)$ | 64/64 | 4-107 |
| Octal Bus Transceiver | 54F/74F245 | 1(L) | 20/64 | 4-110 |
| Octal Bus Transceiver | 54F/74F545 | 1(L) | 20/64 | 4-219 |
| Octal Registered Transceiver | 54F/74F543 | 2(L) | 20/64 | 4-215 |
| Octal Registered Transceiver | 54F/74F544 | 2(L) | 20/64 | 4-215 |
| Octal Registered Transceiver | 54F/74F550 | 2(L) | 20/64 | 4-229 |
| Octal Registered Transceiver | 54F/74F551 | 2(L) | 20/64 | 4-229 |
| GPIB Octal Transceiver | 54F/74F588 | 1(L) | 20/64 | 4-247 |

Selection Guide (Cont'd)

Arithmetic Operators

| Function | Device No. | Description | No. of Bits | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| Adder | 54F/74F283 | Full Binary 4-Bit with Fast Carry | 4 | 4-127 |
| Adder | 54F/74F583 | Full BCD with Fast Carry | 4 | 5-17 |
| Adder/Subtractor | 54F/74F385 | Quad Serial with Carry-Save | $4 \times 1$ | 4-185 |
| Adder/Subtractor | 54F/74F582 | BCD Add/Subtract/Compare with Ripple and Lookahead Carry | 4 | 5-17 |
| Arithmetic Logic Unit | 29F01 | 4-Bit Slice ALU with 2-Port RAM | 4 | 5-3 |
| Arithmetic Logic Unit | 54F/74F181 | ALU with Ripple and Lookahead Carry | 4 | 4-71 |
| Arithmetic Logic Unit | 54F/74F381 | ALU with Lookahead Carry | 4 | 4-170 |
| Arithmetic Logic Unit | 54F/74F382 | ALU with Ripple Carry and Overflow | 4 | 4-175 |
| Carry Lookahead | 54F/74F182 | CLA for 4 ALUs |  | 4-75 |
| Comparator | 54F/74F521 | 8-Bit Equality Comparator | $2 \times 8$ | 4-192 |
| Comparator | 54F/74F524 | 8-Bit Registered Full Comparator | $2 \times 8$ | 4-195 |
| Controller | 29F10 | Microprogram Controller with Counters and Stack | 12 | 5-4 |
| Encoder | 54F/74F148 | 8-Bit Priority Encoder | 8 | 4-34 |
| Error Detect | 54F/74F401 | 16-Bit CRC Generator/Checker | 16 | 5-9 |
| Error Detect | 54F/74F402 | Expandable 16-Bit CRC Generator/Checker | 16 | 5-9 |
| Error Detect/Correct | 54F/74F630 | 16-Bit Parallel Data Error Detect/Correct/ Syndrome Generator (3S)* | 16 | 5-23 |
| Error Detect/Correct | 54F/74F631 | 16-Bit Parallel Data Error Detect/Correct/ Syndrome Generator(OC)* | 16 | 5-23 |
| Error Detect/Correct | 54F/74F416 | 16-Bit Parallel Data Error Detect/Correct(3S)* | 16 | 5-11 |
| Error Detect/Correct | 54F/74F418 | 32-Bit Parallel Data Error Detect/Correct (3S)* | 32 | 5-12 |
| Error Detect/Correct | 54F/74F430 | Serial Burst Error Detect/Correct | 32 | 5-13 |
| Multiplier | 54F/74F384 | 8-Bit Serial/Parallel Sequential | $1 \times 8$ | 4-180 |
| Multiplier | 54F/74F784 | 8-Bit Serial/Parallel Sequential with Adder/Subtractor | $1 \times 8$ | 5-25 |
| Multiplier | 54F/74F557 | $8 \times 8$ Bit Parallel with Latches (3S)* | $8 \times 8$ | 4-234 |
| Multiplier | 54F/74F558 | $8 \times 8$ Bit Parallel (3S)* | $8 \times 8$ | 4-234 |
| Multiplier/Divider | 54F/74F559 | $8 \times 8$ Bit Expandable | $8 \times 8$ | 5-16 |
| Parity | 54F/74F280 | 9-Bit Parity Generator/Checker | 9 | 4-124 |
| Shifter | 54F/74F350 | Expandable 4-Bit Shifter | 4 | 4-149 |

[^3]Memory

| Organization | Device No. | Address Access Time ns (Max) Mil/Com | Chip Select Access Time ns (Max) Mil/Com | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| $16 \times 4$ RAM (3S)* | 54F/74F189 | 22/18 | 14/11.5 | 4-79 |
| $16 \times 4$ RAM (3S)* | 54F/74F219 | 18/18 | 11.5/14 | 4-102 |
| $16 \times 4$ RAM (OC)* | 54F/74F289 | 18** | 8.0** | 4-131 |
| $16 \times 4$ RAM (OC)* | 54F/74F319 | 18** | 8.0** | 4-138 |
| $16 \times 4$ RAM (3S)* | 29F705 | 30** |  | 5-5 |
| $16 \times 9$ RAM (3S)* | 54F/74F212 | 15** | 8.0** | 5-6 |
| $16 \times 9$ RAM w/Latch (3S)* | 54F/74F211 | 15** | 8.0** | 5-5 |
| $16 \times 9$ RAM (OC)* | 54F/74F312 | 15** | 8.0** | 5-8 |
| $16 \times 9$ RAM w/Latch (OC)* | 54F/74F311 | 15** | 8.0** | 5-7 |
| $16 \times 12 \mathrm{RAM}$ (3S)* | 54F/74F213 | 15** | 8.0** | 5-6 |
| $16 \times 12$ RAM (OC)* | 54F/74F313 | 15** | 8.0** | 5-8 |

## Memory Peripherals

| Description | Device No. | Page No. |
| :---: | :---: | :---: |
| Memory Mapper (3S)* | 54F/74F612 | 5-12 |
| Memory Mapper w/Latched Outputs (3S)* | 54F/74F610 | 5-19 |
| Memory Mapper (OC)* | 54F/74F613 | 5-22 |
| Memory Mapper w/Latched Outputs (OC)* | 54F/74F611 | 5-20 |
| 16-Bit Error Detection/Correction (3S)* | 54F/74F630 | 5-23 |
| 16-Bit Error Detection/Correction (OC)* | 54F/74F631 | 5-23 |
| 32-Bit Error Detection/Correction | 54F/74F418 | 5-12 |
| Serial Burst Error Detecton/Correction | 54F/74F430 | 5-13 |

Specialized LSI

| Description | Device No. | Page No. |
| :--- | :---: | :---: |
| Cyclical Redundancy Check (CRC) Generator/Checker | $54 F / 74 F 401$ | $5-9$ |
| Expandable Cyclical Redundancy Check (CRC) Generator/Checker | $54 \mathrm{~F} / 74 \mathrm{~F} 402$ | $5-9$ |
| Serial Burst Error Detection/Correction | $54 \mathrm{~F} / 74 \mathrm{~F} 430$ | $5-13$ |
| 6-Bit A/D Flash Converter | $54 \mathrm{~F} / 74 \mathrm{~F} 500$ | $5-14$ |
|  |  |  |
| 8-Bit A/D Converter (Successive Approximation) | $54 \mathrm{~F} / 74 \mathrm{~F} 505$ | $5-15$ |
| 16-Stage Programmable Counter/Divider | $54 \mathrm{~F} / 74 \mathrm{~F} 525$ | $5-15$ |
| 4-Bit Microprocessor Slice | 29 F 01 | $5-3$ |
| Microprogram Controller | $29 F 10$ | $5-4$ |

*3S $=3$-State; $\quad O C=$ Open-collector
** Preliminary


Sales Offices, Representatives and Distributor Locations

## Section 2

## Circuit Characteristics

## FAST Technology

FAST is an acronym for Fairchild Advanced Schottky TTL. FAST circuits are made with the advanced Isoplanar II process, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and $\mathrm{f} T$ in excess of 5 GHz . Isoplanar is an established Fairchild process, used for years in the manufacture of bipolar memories, CMOS, subnanosecond ECL and $13 \mathrm{~L}^{\text {TM }}$ (Isoplanar Integrated Injection Logic) LSI devices.

In the Isoplanar process, components are isolated by a selectively grown thick oxide rather than the $\mathrm{P}+$ isolation region used in the Planar process. Since this oxide needs no separation from the base-collector regions, component and chip sizes are substantially reduced. The base and emitter ends terminate in the oxide wall; masks can thus overlap the device area into the isolation oxide. This overlap feature eliminates the extremely close tolerances normally required for base and emitter masking, and the standard photolithographic processes can be used.

Figure 2-1 shows the relative size of phase-splitter transistors (Q2 in Figure 2-3) used in Schottky, Low Power Schottky and FAST circuits. The LS-TTL transistor is smaller than that of S-TTL because of process refinements, shallower diffusions and smaller operating currents. The relative size of the FAST transistor illustrates the remarkable reduction afforded by the Isoplanar process. This in turn reduces junction capacitances, while the oxide isolation reduces sidewall capacitance. The effect of these reductions is an increase in frequency response by a factor of three or more. Figure 2-2 shows the frequency response of two sizes of transistors made with the Isoplanar II process. Because they have modest, well-defined loads and thus can use smaller, faster transistors, internal gates of MSI devices are faster than SSI gates such as the 74 F00 or 74 F 02 . SSI gates, on the other hand, are designed to have high output drive capability and thus use larger transistors.

As is the case with other modern LSI processes, the shallower diffusions and thinner oxides make FAST

Fig. 2-1 Relative Transistor Sizes in Various TTL Families

devices more susceptible to damage from electrostatic discharge than are devices of earlier TTL families. Users should take the usual precautions when handling FAST devices: avoid placing them on nonconductive plastic surfaces or in plastic bags, make sure test equipment and jigs are grounded, individuals should be grounded before handling the devices, etc.

Fig. 2-2 Isoplanar Transistor Frequency Response


## FAST Circuitry

The 2-input NAND gate, shown in Figure 2-3, has three stages of gain (Q1, Q2, Q3) instead of two stages as in other TTL families. This raises the input threshold voltage and increases the output drive. The higher threshold makes it possible to use pn diodes for the input AND function (D1 and D2) and still achieve an input threshold of 1.5 V . The capacitance of these diodes is comparatively low, which results in improved ac noise immunity. The effect of the threshold adjustment can be seen in the voltage transfer characteristics of Figure 2-4, 2-5 and 2-6. At $25^{\circ} \mathrm{C}$ (Figure 2-5) the FAST circuit threshold is nearly centered between the 0.8 V and 2.0 V limits specified for TTL circuits. This gives a better balance between the HIGH- and LOW-state noise margins. The $+125^{\circ} \mathrm{C}$ characteristics (Figure 2-6) show that the FAST circuit threshold is comfortably above the 0.8 V specification, more so than in S-TTL or LS-TTL circuits. At $-55^{\circ} \mathrm{C}$, the FAST circuit threshold is still well below the 2.0 V specification, as shown in Figure 2-4.

FAST circuits contain several speed-up diodes to help discharge internal capacitances. Referring again to Figure 2-3, when a HIGH-to-LOW transition occurs at the D1 input, for example, Schottky diode D3 acts as a low-resistance path to discharge the several parasitic capacitances connected to the base of Q2. This effect

Fig. 2-3 Basic FAST Gate Schematic

only comes into play, however, as the input signal falls below about 1.2 V ; D3 does not act as an entry path for negative spikes superimposed on a HIGH input level. When Q2 turns on and its collector voltage falls, D7 provides a discharge path for capacitance at the base of Q6. Whereas D3, D4 and D7 enhance switching speed by helping to discharge internal nodes, D8 contributes to the ability of a FAST circuit to rapidly discharge load capacitance. Part of the charge stored in load capacitance passes through D8 and Q2 to increase the base current of Q3 and increase Q3's current sinking capability during the HIGH-to-LOW output voltage transition.

In addition to the 2K-Q4-3K squaring network, which is standard for Schottky-clamped TTL circuits, FAST circuits contain a network D9-D10-D11-Q7 whose purpose is to provide a momentary low impedance at the base of Q3 during an output LOW-to-HIGH transition. The rising voltage at the emitter of Q5 causes displacement current to flow through varactor diode D9 and momentarily turn on Q7, which in turn pulls down the base of Q3 and absorbs the displacement current that flows through the collector-base capacitance (not shown) of Q3 when the output voltage rises. Without the D9-Q7 network, the displacement current through the collector-base capacitance acts as base current, tending to prolong the turn-off of Q3 and allow current to flow from Q6 to ground through Q3.

The collector-base capacitance of Q3, although small, is effectively multiplied by the voltage gain of Q3. This phenomenon, first identified many years ago with vacuum tube triodes, is called the Miller effect. Thus the D9-Q7 network (patent applied for) is familiarly

Fig. 2-4 Transfer Functions at Low Temperature

called the "Miller killer" circuit and its use improves the output rise time and minimizes power consumption during repetitive switching at high frequencies. Diode D10 completes the discharge path for D9 through D7 when Q2 turns on. D11 limits how low Q7 pulls down the base of Q3 to a level adequate for the intended purpose, without sacrificing turn-on speed when a circuit is cycled rapidly.

Also shown in Figure 2-3 is a clamp diode D12 at the output. This diode limits negative voltage excursions due to parasitic coupling in signal lines or transmission line effects.

The Schottky clamping diodes built into the transistors prevent saturation, thereby eliminating storage time as a factor in switching speed. Similarly, the speed-up diodes tend to minimize the impact of other variables on switching speed. The overall effect is to minimize variation in switching speed of FAST circuits with variations in supply voltage and ambient temperature (Figures 2-7 and 2-8). Propagation delay is specified not only under nominal supply voltage and temperature conditions, but also over the recommended operating range of $\mathrm{V}_{\mathrm{Cc}}$ and $\mathrm{T}_{\mathrm{A}}$ for both military and commercial grade devices.

The internal switching speed of a logic circuit is only one aspect of the circuit's suitability for high-speed operation at the system or subsystem level; the other aspect is the ability of the circuit to drive load capacitance. FAST circuit outputs are structured to sink at least 20 mA in the LOW state, the same as S-TTL. This capability plus the effect of the aforementioned feedback through D8 assures that the circuit can rapidly discharge capacitance. During a

Fig. 2-5 Transfer Functions at Room Temperature


LOW-to-HIGH transition, the pull-up current is limited by the $45 \Omega$ resistor, versus $55 \Omega$ for S-TTL. Therefore, FAST circuits are inherently more capable than S-TTL of charging load capacitance.

Figure 2-9 shows the effects of load capacitance on propagation delays of FAST, S-TTL and LS-TTL NAND gates. The curves show that FAST gates are not only faster than those of earlier families, but also are less affected by capacitance and exhibit less skew between the LOW-to-HIGH and HIGH-to-LOW delays. These improved characteristics offered by FAST circuits make it easier to predict system performance early in the design phase, before loading details are precisely known. The curves show that the skew between HIGH-to-LOW and LOW-to-HIGH delays for

Fig. 2-6 Transfer Functions at High Temperature


Fig. 2-7 Propagation Delay vs VCC

the FAST gate is only about 0.5 ns , over a broad range of load capacitance, whereas the skew for the S-TTL gate is 1 ns or greater, depending on loading.

## Output Characteristics

Figure 2-10 shows the current-voltage characteristics of a FAST gate with the pull-down transistor Q3 turned on. These curves illustrate instantaneous conditions in discharging load capacitance during an output HIGH-to-LOW transition. When the output voltage is at about 3.5 V , for example, the circuit can absorb charge from the load capacitance at a 500 mA rate at $+25^{\circ} \mathrm{C}$. From this level the rate decreases steadily down to about 100 mA at 1.5 V . In this region from 3.5 V to 1.5 V , part of the charge from the load capacitance is fed back through D8 (Figure 2-3) and Q2 to provide extra base

Fig. 2-8 Propagation Delay vs Temperature


Fig. 2-9 Propagation Delay vs Load Capacitance

current for Q3, boosting its current-sinking capability and thus reducing the fall time. Below the 1.5 V level, Q3 continues to discharge the load capacitance, but without extra base current from D8. At about 0.5 V the integral Schottky clamp diode from base to collector of Q3 starts conducting and prevents Q3 from going into deep saturation.

On a greatly expanded scale, the output LOW characteristics of a gate are shown in Figure 2-11. With no load, the output voltage is about 0.1 V , increasing with current on a slope of about $7.5 \Omega$. When the load current increases beyond the current-sinking capability of Q3, the output voltage rises steeply. It can be seen that the worst-case specification of 0.5 V max at 20 mA load is easily met. Similar charac-

Fig. 2-10 Output LOW Characteristics - 'F00


Fig. 2-11 Output LOW Characteristics - 'F00

teristics for a buffer are shown in Figure 2-12, over a broader current range. The curves are well below the output LOW voltage specification of 0.55 V max at 48. mA over the Military temperature range or 64 mA over the Commercial temperature range.

The output HIGH characteristics of a FAST gate are shown in Figure 2-13. At low values of output current the voltage is approximately 3.5 V . This value is just the supply voltage minus the combined base-emitter voltages of the Darlington pull-up transistors Q5 and Q6 (Figure 2-3). For load currents above 16 or 18 mA , the voltage drop across the $45 \Omega$ Darlington collector resistor becomes appreciable and the Darlington saturates. For greater load currents the output voltage decreases with a slope of about $50 \Omega$, which is largely

Fig. 2-12 Output LOW Characteristics - 'F244


Fig. 2-13 Output HIGH Characteristics - 'F00

due to the $45 \Omega$ resistor. The value of current where a characteristic intersects the horizontal axis is the short-circuit output current los. This is guaranteed to be at least 60 mA for a FAST gate, compared to 40 mA for S-TTL. This parameter is an important indicator of the ability of an output to charge load capacitance. Thus the FAST specifications insure that an output can charge load capacitance faster, or force a higher LOW-to-HIGH voltage step into the dynamic impedance of a long interconnection.

The output HIGH characteristics of a buffer are shown in Figure 2-14. These are similar in shape to Figure 2-13 but at higher levels of current. The output HIGH voltage of a buffer is guaranteed at two different levels of load current. With a 3 mA load, VOH is guaranteed to be at least 2.4 V for both Military and Commercial devices. $\mathrm{VOH}_{\mathrm{OH}}$ is also guaranteed to be at least 2.0 V with a 12 mA load for Military or 15 mA load for Commercial devices. In addition, the short-circuit output current of a buffer is guaranteed to be at least 100 mA .

When an output is driving a long interconnection, the initial LOW-to-HIGH transition is somewhat less than the final, quiescent HIGH level because of the loading effect of the line impedance. The full HIGH voltage level is only reached after the reflection from the far end of the line returns to the driver. The initial LOW-to-HIGH voltage step that an output can force into a line is determined by drawing a load line on the graph containing the output HIGH characteristic and noting the voltage value where the load line intersects the characteristic. For example, if a FAST gate is driving a

Fig. 2-14 Output HIGH Characteristics - 'F244

$100 \Omega$ line, a straight line from the lower left origin up to the point $5 \mathrm{~V}, 50 \mathrm{~mA}$ intersects the characteristic curve at about 2.8 V . This indicates that the gate output voltage will rise to 2.8 V initially, and the 2.8 V signal, accompanied by 28 mA of current, will travel to the end of the line. If not terminated, the 28 mA is forced to return to the driver, whereupon it unloads the driver and the output voltage rises to the maximum value. Similarly, a $50 \Omega$ load line drawn on the buffer characteristic shows an intercept voltage of 2.5 V . In both cases, the initial voltage step is great enough to pass through the switching region of any inputs that might be located near the driver end of the line, and thus would not exhibit any exaggerated propagation delay due to the loading effect of the line impedance on the driver output. Thus the FAST output characteristics insure better system performance under adverse loading conditions.

## Input Characteristics

The input of a FAST circuit represents a small capacitance, typically 4 to 5 pF , in parallel with an $\mathrm{I}-\mathrm{V}$ characteristic that exhibits different slopes over different ranges of input voltage. Figure $2-15$ shows the input characteristic of a FAST gate at three temperatures. In the upper right, the flat horizontal portion is the $\mathrm{V}_{\mathrm{IH}}-\mathrm{I}_{\mathrm{IH}}$ characteristic. In this region, all of the current from the 10 K input resistor (Figure 2-3) is flowing into the base of Q1 and the only current flowing in the input diode is the leakage current l IH . When the input voltage decreases to about $1.7 \mathrm{~V}\left(+25^{\circ} \mathrm{C}\right)$, current starts to flow out of the input diode and the curve shows a knee. At this point some of the current from the 10 K resistor is diverted from the base of Q1. When

Fig. 2-15 Input Characteristics - 'F00

the input voltage declines to about 1.4 V the curve shows another knee; at this point, substantially all of the current from the 10 K resistor flows out of the input diode. The portion of the curve between 1.4 V and 1.7 V input voltage is the active region, essentially corresponding to the FAST transfer function in Figure 2-5.

Below 1.4 V input, the characteristic has the slope of the 10 K input resistor. When the input voltage declines to about -0.3 V , the Schottky clamping diode starts conducting and the current increases rapidly as the input voltage decreases further.

The input characteristics of a buffer, shown in Figure 2-16, differ from those of a gate in two respects. One is the location of the transition region along the horizontal axis. A buffer input has a hysteresis characteristic about 400 mV wide, such that the transition region shifts left or right accordingly as the input voltage transition is HIGH-to-LOW or LOW-to-HIGH, respectively. The curves in Figure 2-16 apply to the HIGH-to-LOW input voltage transition. The other difference between buffer and gate characteristics is the slope of the curves below the transition region. The input resistor of a buffer is $4 \mathrm{~K} \Omega$, and the slope of the characteristic follows this value, rather than the $10 \mathrm{~K} \Omega$ slope of a gate input.

The characteristics of an input Schottky clamp diode are shown in Figure 2-17, for much larger values of current than those of Figures 2-15 and 2-16. The purpose of the clamp diode is to limit undershoot at

Fig. 2-16 Input Characteristics - 'F244

the end of a line following a HIGH-to-LOW signal transition. For example, an output signal change from +3.5 V to +0.5 V into a $100 \Omega$ line propagates to the end of the line, accompanied by a 30 mA current change. If the line is terminated in a high impedance the 3 V signal change doubles, driving the terminal voltage down to -2.5 V . With the clamp diode, however, the negative excursion would be limited to about -0.7 V. The same HIGH-to-LOW signal change on a $50 \Omega$ line would be clamped at about -1.0 V. Figure $2-18$ shows the typical breakdown characteristics for a FAST input.

Fig. 2-17 Input Characteristics - 'F00 or 'F244


Fig. 2-18 Input Characteristics - 'FOO or 'F244


3-State Outputs
A partial schematic of a circuit having a 3-state output is shown in Figure 2-19. When the internal Output Enable (OE) signal is HIGH, the circuit operates in the normal fashion to provide HIGH or LOW output drive characteristics. When OE is LOW, however, the bases of Q1, Q2 and Q5 are pulled down. In this condition
the output is a high impedance. In this high-Z condition the output leakage is guaranteed not to exceed $50 \mu \mathrm{~A}$. In the case of a transceiver, each data pin is an input as well as an output and the leakage specification is increased to $70 \mu \mathrm{~A}$. In the high-Z state, output capacitance averages about 5 pF for a 20 mA output and about 12 pF for a 64 mA output.

Fig. 2-19 Typical 3-State Output Control



Product Index and Selection Guide
Circult Characteristics $=x_{2}=x_{2}$
Ratings, Specifications and Waveforms 3


New Products

Ordering Information and Package Outlines

## Section 3

## Ratings, Specifications and Waveforms

## Unit Loads (U.L.)

For convenience in system design, the input loading and fan-out characteristics of each circuit are specified in terms of unit loads. One unit load in the HIGH state is defined as $40 \mu \mathrm{~A}$; thus both the input HIGH leakage current $I_{\mathrm{IH}}$ and the output HIGH current-sourcing capability IOH are normalized to $40 \mu \mathrm{~A}$. The specified maximum $\mathrm{l}_{\mathrm{IH}}$ for a standard FAST input is $20 \mu \mathrm{~A}$, or 0.5 U .L., while the IOH rating for a standard output is 1.0 mA , or 25 U.L. Similarly, one unit load in the LOW state is defined as 1.6 mA and both the input LOW current IIL and the output LOW current-sinking capability IOL are normalized to 1.6 mA . The specified maximum IIL for a standard FAST input is 0.6 mA , or 0.375 U.L., while the IOL rating for a standard output is 20 mA , or 12.5 U.L. On
the data sheets, the input and output load factors are listed in the Input Loading/Fan-Out table. The table from the 54F/74F04 Hex Inverter is reproduced below.

In the right-hand column the input HIGH/LOW load factors are $0.5 / 0.375$, with the first number representing $\mathrm{I}_{\mathrm{IH}}$ and the second representing IIL. For testing or procurement purposes, these load factors can easily be translated to actual test limits by multiplying them by $40 \mu \mathrm{~A}$ and 1.6 mA , respectively. The second set of numbers represents the rated output HIGH/LOW load currents IOH and IOL, respectively. The indicated HIGH/LOW drive factors of $25 / 12.5$ translate to 1.0 mA and 20 mA by multiplying them by $40 \mu \mathrm{~A}$ and 1.6 mA , respectively.

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

## Absolute Maximum Ratings ${ }^{1}$

(beyond which useful life may be impaired)

Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
Vcc Pin Potential to Ground Pin
Input Voltage ${ }^{2}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to +7.0 V
Input Current2
-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State:

Standard Output $\quad-0.5 \mathrm{~V}$ to Vcc Value
3-State Output $\quad-0.5 \mathrm{~V}$ to +5.5 V (with $\mathrm{Vcc}=0 \mathrm{~V}$ )
Current Applied to Output in twice the rated IOL

Recommended Operating Conditions 1

|  | Min | Max |
| :--- | ---: | ---: |
| Free Air Ambient Temperature |  |  |
| Military (XM) | $-55^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| Commercial (XC) | $0^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |
| Supply Voltage |  |  |
| Military (XM) | +4.5 V | +5.5 V |
| Commercial (XC) | +4.75 V | +5.25 V |

1. Unless otherwise restricted or extended by detail specifications.
2. Either input voltage or current limit sufficient to protect inputs.

54F/74F Family DC Characteristics !

| Symbol | Parameter |  | Limits ${ }^{2}$ |  |  | Units | Vcc ${ }^{4}$ | Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ3 | Max |  |  |  |
| V IH | Input HIGH Voltage |  | 2.0 |  |  | V |  | Recognized as a HIGH Signal over Recommended $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}}$ Range |
| VIL | Input LOW Voltage |  |  |  | 0.8 | V |  | Recognized as a LOW Signal over Recommended $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}}$ Range |
| VCD | Input Clamp Diode Voltage |  |  |  | -1.2 | V | Min | $\mathrm{IN}=-18 \mathrm{~mA}$ |
| Vor | Output <br> HIGH Voltage | $\begin{array}{\|r\|} \hline \text { Std } 6 \mathrm{Mil} \\ \hline \text { Std } 6 \mathrm{Com} \\ \hline \end{array}$ | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.4 \end{aligned}$ |  | V | Min | $\mathrm{IOH}=40 \mu \mathrm{~A}$ Multiplied by Output HIGH U.L. Shown on Data Sheet |
| VoL | Output LOW Voltage |  |  | 0.35 | 0.5 | V | Min | IOL $=1.6 \mathrm{~mA}$ Multiplied by Output LOW U.L. Shown on Data Sheet |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | 0.5 U.L. <br> 1.0 U.L. <br> n U.L. |  |  | $\begin{gathered} 20 \\ 40 \\ \mathrm{n}(40) \end{gathered}$ | $\mu \mathrm{A}$ | Max | $I_{I H}=40 \mu \mathrm{~A}$ Multiplied by Input HIGH U.L. Shown on Data Sheet; V IN $=2.7 \mathrm{~V}$ |
|  | Input HIGH Current, Breakdown Test, All Inputs |  |  |  | 100 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{1 \mathrm{~N}}=7.0 \mathrm{~V}$ |
| IIL | Input LOW Current | $\frac{\frac{0.375 \text { U.L. }}{0.75 \text { U.L. }}}{\mathrm{n} \text { U.L. }}$ |  |  | $\begin{array}{r} -0.6 \\ -1.2 \\ n(-1.6) \end{array}$ | mA | Max | IIL $=-1.6 \mathrm{~mA}$ Multiplied by Input LOW U.L. Shown on Data Sheet; $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |
| IozH | 3-State Output OFF Current HIGH |  |  |  | 50 | $\mu \mathrm{A}$ | Max | Vout $=2.4 \mathrm{~V}$ |
| lozL | 3-State Output OFF Current LOW |  |  |  | -50 | $\mu \mathrm{A}$ | Max | Vout $=0.5 \mathrm{~V}$ |
| los ${ }^{5}$ | Output ShortCircuit Current | Standard6/ <br> 3-State <br> Buffers/ <br> Line Dvrs | $\begin{array}{r} -60 \\ -100 \end{array}$ |  | $\begin{aligned} & -150 \\ & -225 \end{aligned}$ | mA | Max | Vout $=0 \mathrm{~V}$ |

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.
2. Unless otherwise stated on individual data sheets.
3. Typical characteristics refer to $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$.
4. Min and Max refer to the values listed in the table of recommended operating conditions.
5. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.
6. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3 -state outputs.

## AC Loading and Waveforms

Figure 3-1 shows the ac loading circuit used in characterizing and specifying propagation delays of all FAST devices, unless otherwise specified in the data sheet of a specific device. The use of this load, which differs somewhat from previous practice, provides more meaningful information and minimizes problems of instrumentation and customer correlation. In the 1980 edition of the FAST data book, the $+25^{\circ} \mathrm{C}$ propagation delays were specified with a load of 15 pF to ground; this required great care in building test jigs to minimize stray capacitance, and implied the use of high-impedance, high-frequency scope probes. Changing to 50 pF of capacitance allows more leeway in stray capacitance and also loads the device during rising or falling output transitions, which more closely resembles the loading to be expected in average applications and thus gives the designer more useful delay figures. The net effect of the change in ac load is to increase the observed propagation delay by an average of about 1 ns .

The $500 \Omega$ resistor to ground, in Figure 3-1, acts as a ballast, to slightly load the totem-pole pull-up and limit the quiescent HIGH-state voltage to about +3.5 V . Otherwise, an output would rise quickly to about +3.5 V but then continue to rise very slowly on up to about +4.4 V . On the subsequent HIGH-to-LOW transition the observed tPHL would vary slightly with duty cycle, depending on how long the output voltage was allowed to rise before switching to the LOW state. Perhaps more importantly, the $500 \Omega$ resistor to ground can be a high frequency passive probe for a sampling scope, which costs much less than the equivalent high-impedance probe. Alternatively, the $500 \Omega$ load to ground can simply be a $450 \Omega$ resistor feeding into a $50 \Omega$ coaxial cable leading to a sampling scope input connector, with the internal $50 \Omega$ termination of the scope completing the path to ground. Note that with this scheme there should be a matching cable from the device input pin to the other input of the sampling scope; this also serves as a $50 \Omega$ termination for the pulse generator that supplies the input signal.

Also shown in Figure 3-1 is a second $500 \Omega$ resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring a device with open-collector outputs and for measuring one set of the Enable/Disable parameters (LOW-toOFF and OFF-to-LOW) of a 3 -state output. With the switch closed, the pair of $500 \Omega$ resistors and the +7.0 V supply establish a quiescent HIGH level of +3.5 V , which correlates with the HIGH level discussed in the preceding paragraph.

Another change from the 1980 FAST data book involves the measurement criteria for the Disable times of 3 -state outputs. Figures 3-12 and 3-13 show that the Disable times are measured at the point where the output voltage has risen or fallen by 0.3 V from the quiescent level (i.e., LOW for tplz or HIGH for tphz), compared to a $\Delta \mathrm{V}$ of 0.5 V used in previous practice. This change enhances the repeatability of measurements and gives the system designer more realistic delay times to use in calculating minimum cycle times. Since the rising or falling waveform is RC-controlled, the first 0.3 V of change is more linear than the first 0.5 V and is less susceptible to external influences. More importantly, perhaps, from the system designer's point of view, a $\Delta \mathrm{V}$ of 0.3 V is adequate to ensure that a device output has turned OFF; measuring to a $\Delta \mathrm{V}$ of 0.5 V merely exaggerates the apparent Disable time and thus penalizes system performance, since the designer must use the Enable and Disable times to devise worst-case timing signals to ensure that the output of one device is disabled before that of another device is enabled.

Good high-frequency wiring practices should be used in constructing test jigs. Leads on the load capacitor should be as short as possible, to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used, for the same reasons. A Vcc bypass capacitor should be provided at the test socket, also with minimum lead lengths. Input signals should have rise and fall times of 2.5 ns and signal swing of 0 V to +3.0 V . A 1.0 MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing $f_{\text {max }}$. Two pulse generators are usually required for testing such parameters as setup time, hold time, recovery time, etc.

Precautions should be taken to prevent damage to devices by electrostatic charge. Static charge tends to accumulate on insulated surfaces, such as synthetic fabrics or carpeting, plastic sheets, trays, foam, tubes or bags, and on ungrounded electrical tools or appliances. The problem is much worse in a dry atmosphere. In general, it is recommended that individuals take the precaution of touching a known ground before handling devices. In extremely adverse environments, it may be necessary for individuals to wear a grounded wrist strap when handling devices.

Fig. 3-1 Test Load

*INCLUDES JIG AND PROBE CAPACITANCE

Fig. 3-2 Propagation Delays from Up/Down Control


Fig. 3-4 Waveform for Non-inverting Functions


$$
V_{m}=1.5 \mathrm{~V}
$$

Fig. 3-5 Setup and Hold Times, Rising-edge Clock


Fig. 3-6 Setup and Hold Times, Falling-edge Clock


Fig. 3-3 Waveform for Inverting Functions


Fig. 3-7 Propagation Delays from Rising-edge Clock or Enable


Fig. 3-8 Propagation Delays from Falling-edge Clock or Enable


Fig. 3-9 Propagation Delays from Set and Clear (or Reset)


Fig. 3-10 Whether Response Is Inverting or Non-
Inverting Depends on Specific Truth Table
Fig. 3-10 Whether Response Is Inverting or Non-
Inverting Depends on Specific Truth Table Conditions


Fig. 3-11 Asynchronous Set, Reset, Parallel Load or Clear, Active Rising-edge Clock or ActiveLOW Enable


Fig. 3-12 3-State Output LOW Enable and Disable Times


Fig. 3-14 Setup and Hold Times to Active-LOW Enable or Parallel Load


Fig. 3-15 Setup and Hold Times to Active-HIGH Enable or Parallel Load


Fig. 3-16 Storage Address Setup and Hold Times


Fig. 3-13 3-State Output HIGH Enable and Disable Times



## 54F/74F00

## Quad 2-Input NAND Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{aligned} & \text { Pkg } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=+5.0 \vee \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74FOOPC |  | 9A |
| Ceramic DIP (D) | 74F00DC | 54F00DM | 6A |
| Flatpak (F) |  | 54F00FM | 31 |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | $\begin{aligned} & 1.9 \\ & 6.8 \end{aligned}$ | $\begin{array}{r} 2.8 \\ 10.2 \end{array}$ | mA | $\frac{V_{\text {IN }}=\text { Gnd }}{V_{\text {IN }}=\text { Open }}$ | $\mathrm{VCC}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{C C}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH tPHL | Propagation Delay | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.5 \end{aligned}$ | 2.4 2.0 | $\begin{aligned} & 6.0 \\ & 5.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

## Quad 2-Input NOR Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{aligned} & \text { Pkg } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F02PC |  | 9A |
| Ceramic DIP (D) | 74F02DC | 54F02DM | 6A |
| Flatpak <br> (F) |  | 54F02FM | 31 |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | 3.7 | 5.6 | mA | $\mathrm{V}_{\text {IN }}=$ Gnd | $V_{C C}=$ Max |
|  |  |  | 8.7 | 13 |  | * |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tply tpHL | Propagation Delay | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

*Measured with one input HIGH, one input LOW for each gate.

## 54F/74F 04

## Hex Inverter

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F04PC |  | 9A |
| Ceramic DIP (D) | 74F04DC | 54F04DM | 6A |
| Flatpak (F) |  | 54F04FM | 31 |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | 2.8 | 4.2 | mA | $V_{1 N}=$ Gnd | $\mathrm{V}_{\text {cc }}=\mathrm{Max}$ |
|  |  |  | 10.2 | 15.3 |  | $\mathrm{V}_{\text {IN }}=$ Open |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH <br> tPHL | Propagation Delay | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.5 \end{aligned}$ | 2.4 2.0 | $\begin{aligned} & 6.0 \\ & 5.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

54F/74F08

## Quad 2-Input AND Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
|  |  | $0.5 / 0.375$ |
|  | Inputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | $\begin{aligned} & 5.5 \\ & 8.6 \end{aligned}$ | $\begin{array}{r} 8.3 \\ 12.9 \end{array}$ | mA | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\text { Open } \\ & \mathrm{V}_{\text {IN }}=\text { Gnd } \end{aligned}$ | $V_{C C}=\operatorname{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.3 \end{aligned}$ | 2.5 2.0 | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | 3.0 2.5 | $\begin{aligned} & 6.6 \\ & 6.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |

## 54F/74F10

## Triple 3-Input NAND Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{gathered} \text { Pkg } \\ \text { Type } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
| Plastic <br> DIP (P) | 74F10PC |  | 9A |
| Ceramic <br> DIP (D) | 74F10DC | 54F10DM | 6A |
| Flatpak (F) |  | 54F10FM | 31 |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | 1.4 | 2.1 | mA | $\mathrm{V}_{\mathrm{IN}}=\mathrm{Gnd}$ | $V_{c c}=\operatorname{Max}$ |
|  |  |  | 5.1 | 7.7 |  | $\mathrm{V}_{\text {IN }}=$ Open |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{C \mathrm{C}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V} C C^{\mathrm{CO}} \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}^{=} \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tply <br> tpHL | Propagation Delay | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

## 54F/74F11

Triple 3-Input AND Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{array}{\|l} \text { Pkg } \\ \text { Type } \end{array}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F11PC |  | 9 A |
| Ceramic DIP (D) | 74F11DC | 54F11DM | 6A |
| Flatpak (F) |  | 54F11FM | 31 |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
|  | Inputs <br>  Outputs | $0.5 / 0.375$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | 4.1 | 6.2 | mA | $\mathrm{V}_{1 \times}=$ Open | $V_{C C}=\operatorname{Max}$ |
|  |  |  | 6.5 | 9.7 |  | $\mathrm{V}_{\mathrm{IN}}=$ Gnd |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Com} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpl | Propagation Delay | 3.0 | 4.2 | 5.6 | 2.5 | 7.5 | 3.0 | 6.6 | ns | 3-1 |
| tphL |  | 2.5 | 4.1 | 5.5 | 2.0 | 7.5 | 2.5 | 6.5 |  | 3-4 |

## 54F/74F20

## Dual 4-Input NAND Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \vee \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F20PC |  | 9A |
| Ceramic DIP (D) | 74F20DC | 54F20DM | 6A |
| Flatpak (F) |  | 54F20FM | 31 |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)


AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Mil} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min |  |  |  |
| tpLH tPHL | Propagation Delay | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.5 \end{aligned}$ | 2.4 2.0 | $\begin{aligned} & 6.0 \\ & 5.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

## 54F/74F32

## Quad 2-Input OR Gate

Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | g |  |
| :---: | :---: | :---: | :---: | :---: |
| Pkgs | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Type |  |
| Plastic DIP (P) | 74F32PC |  | 9A |  |
| Ceramic DIP (D) | 74F32DC | 54F32DM | 6A |  |
| Flatpak <br> (F) |  | 54F32FM | 31 |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current | $\begin{array}{r} 6.1 \\ 10.3 \end{array}$ |  | $\begin{array}{r} 9.2 \\ 15.5 \end{array}$ | mA | $\mathrm{V}_{\text {IN }}=$ Open | $V_{c c}=\operatorname{Max}$ |
|  |  |  |  | VIN $=$ Gnd |  |  |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{C}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH <br> tpHL | Propagation Delay | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 6.3 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |

## 54F/74F64

## 4-2-3-2-Input AND OR-Invert Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | PkgType |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F64PC |  | 9A |
| Ceramic DIP (P) | 74F64DC | 54F64DM | 6 A |
| Flatpak (F) |  | 54F64FM | 31 |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\mathrm{ICCH}$$\mathrm{ICCL}$ | Power Supply Current |  | 1.9 | 2.8 | mA | $\mathrm{V}_{\mathrm{IN}}=$ Gnd | $V \mathrm{VCC}=\mathrm{Max}$ |
|  |  |  | 3.1 | 4.7 |  | * |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tple | Propagation Delay | 2.5 | 4.6 | 6.0 | 2.5 | 8.0 | 2.5 |  | ns | 3-1 |
| tPHL |  | 2.0 | 3.2 | 4.5 | 1.5 | 6.5 | 2.0 | 5.5 |  | 3-3 |

[^4]
## 54F/74F74

## Dual D-Type Positive Edge-Triggered Flip-Flop

## Description

The 'F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary $(\mathbb{Q}, \bar{Q})$ outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

## Truth Table

(Each Half)

| INPUT | OUTPUTS |  |
| :--- | :--- | :---: |
| $@ t_{n}$ | $@ t_{n}+1$ |  |
| $D$ | $Q$ | $\bar{Q}$ |
| $L$ | $L$ | $H$ |
| $H$ | $H$ | $L$ |

Asynchronous Inputs:
LOW input to $\overline{\mathrm{S}} \mathrm{D}$ sets $Q$ to HIGH level LOW input to $\bar{C}_{D}$ sets $Q$ to LOW level Clear and Set are independent of clock Simultaneous LOW on $\bar{C}_{D}$ and $\bar{S}_{D}$ makes both $Q$ and $\bar{Q} H I G H$
$H=$ HIGH Voltage Level
L = LOW Voltage Level
$t_{n}=$ Bit time before clock pulse
$t_{n+1}=$ Bit time after clock pulse

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F74PC |  | 9A |
| Ceramic DIP (D) | 74F74DC | 54F74DM | 6A |
| Flatpak (F) |  | 54F74FM | 31 |

## Connection Diagram



## Logic Symbol


$V_{C C}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{D}_{1}, \mathrm{D}_{2}$ | (Active Rising Edge) | $0.5 / 0.375$ |
| $\mathrm{CP}_{1}, \mathrm{CP}_{2}$ | Data Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{C}}_{\mathrm{D} 1}, \overline{\mathrm{C}}_{\mathrm{D}}$ | Clock Pulse Inputs (Active LOW) | $0.5 / 1.125$ |
| $\mathrm{~S}_{D 1}, \bar{S}_{D 2}$ | Direct Clear Inputs | $0.5 / 1.125$ |
| $\mathrm{Q}_{1}, \bar{Q}_{1}, \mathrm{Q}_{2}, \bar{Q}_{2}$ | Direct Set Inputs (Active LOW) | Outputs |

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :--- | ---: | :---: | :---: | :---: |
|  |  | Min $\quad$ Typ $\quad$ Max |  |  |  |
| ICC | Power Supply Current |  | 10.5 | 16 | mA |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{VCC}_{C C}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 | 125 |  | 100 |  | 100 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $C P_{n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{array}{r} 8.5 \\ 10.5 \end{array}$ | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 7.8 \\ & 9.2 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay <br> $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{D}}$ to $\mathrm{Q}_{\mathrm{n}}$ or $\overline{\mathrm{Q}}_{\mathrm{n}}$ | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 6.1 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 11.5 \end{array}$ | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 7.1 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-9 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}_{\mathrm{C}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Mil } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $t_{s}(\mathrm{H})$ | Setup Time, HIGH or LOW | 2.0 |  |  | 3.0 |  | 2.0 |  | ns | 3-5 |
| $t{ }_{\text {s }}(\mathrm{L})$ | $\mathrm{D}_{\mathrm{n}}$ to CPn | 3.0 |  |  | 4.0 |  | 3.0 |  |  |  |
| th (H) | Hold Time, HIGH or LOW | 1.0 |  |  | 2.0 |  | 1.0 |  |  |  |
| th (L) | $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{CP} \mathrm{n}_{\mathrm{n}}$ | 1.0 |  |  | 2.0 |  | 1.0 |  |  |  |
| $t_{w}(\mathrm{H})$ | CPn Pulse Width, HIGH or LOW | 4.0 |  |  | 4.0 |  | 4.0 |  | ns | 3-7 |
| $t_{w}$ (L) |  | 5.0 |  |  | 6.0 |  | 5.0 |  |  |  |
| $\mathrm{t}_{\mathrm{w}}$ (L) | $\overline{C o}_{\text {Dn }}$ or $\bar{S}_{\text {Dn }}$ Pulse Width LOW | 4.0 |  |  | 4.0 |  | 4.0 |  | ns | 3-9 |
| trec | Recovery Time $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{Dn}}$ to CP | 2.0 |  |  | 3.0 |  | 2.0 |  | ns | 3-11 |

## 54F/74F86

## Quad 2-Input Exclusive-OR Gate

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \%, \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F86PC |  | 9A |
| Ceramic DIP (D) | 74F86DC | 54F86DM | 6A |
| Flatpak (F) |  | 54F86FM | 31 |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
|  | Inputs | $0.5 / 0.375$ |
|  | Outputs | $25 / 12.5$ |

DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54/74LS |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| Icc | Power Supply Current |  | 15 | 23 | mA | Inputs LOW | $V_{c c}=\operatorname{Max}$ |
|  |  |  | 18 | 28 |  | Inputs HIGH |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54/F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}, V_{C C}= \\ M I I \\ C L L_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\mathrm{T}_{\mathrm{A}}, \mathrm{V}_{\mathrm{CC}}=$ Com $C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tpHL | Propagation Delay (Other Input LOW) | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $3.0$ $3.0$ | $7.0$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $6.5$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tphL | (Other Input LOW) |  |  |  |  |  |  |  |  |  |
| tPLH | Propagation Delay | 3.5 | 5.3 | 7.0 | 3.5 | 8.5 | 3.5 | 8.0 | ns | 3-1 |
| tPHL | (Other Input HIGH) | 3.0 | 4.7 | 6.5 | 3.0 | 8.0 |  | 7.5 |  | 3-3 |

Test limits in screened columns are preliminary.

## 54F/74F109 <br> Dual JK Positive Edge-Triggered Flip-Flop

## Description

The 'F109 consists of two high-speed, completely independent transition clocked $J \bar{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $\sqrt{\bar{K}}$ design allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the $J$ and $\bar{K}$ inputs together.

## Truth Table

| INPUTS | OUTPUTS |  |
| :---: | :---: | :---: |
| $@ t_{n}$ |  | $@ t_{n}+1$ |
| $J$ | $\bar{K}$ | Q $\quad \bar{Q}$ |
| $L$ | $H$ | No Change |
| $L$ | $L$ | $L$ |
| $H$ | $H$ | $H$ |
| $H$ |  |  |
| $H$ | $L$ | Toggles |

Asynchronous Inputs:
LOW input to $\bar{S}_{D}$ sets $Q$ to HIGH level
LOW input to $\bar{C}_{D}$ sets $Q$ to LOW level Clear and Set are independent of clock Simultaneous LOW on $\bar{C}_{D}$ and $\bar{S}_{D}$ makes both $Q$ and $\bar{Q}$ HIGH
$t_{n}=$ Bit time before clock pulse
$t_{n+1}=$ Bit time after clock pulse
$H=$ HIGH Voltage Level
L = LOW Voltage Level

Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | Pkg |
| :--- | :---: | :---: | :---: |
| Pkgs | VCC <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+5.0 \mathrm{~V} \pm 5 \%$, | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Type |
| Plastic <br> DIP (P) | 74 F 109 PC |  | 9 B |
| Ceramic <br> DIP (D) | 74 F 109 DC | 54 F 109 DM | 6 B |
| Flatpak <br> (F) |  | 54 F 109 FM | 4 L |



Logic Symbol

$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :--- |
| $J_{1}, J_{2}, \bar{K}_{1}, \bar{K}_{2}$ | Data Inputs | $0.5 / 0.375$ |
| $\mathrm{CP}_{1}, \mathrm{CP}_{2}$ | Clock Pulse Inputs Active Rising Edge | $0.5 / 0.375$ |
| $\bar{C}_{D 1}, \overline{\mathrm{C}}_{\mathrm{D} 2}$ | Direct Clear Inputs 1 Active LOW | $0.5 / 1.125$ |
| $\bar{S}_{D 1}, \bar{S}_{D 2}$ | $0.5 / 1.125$ |  |
| $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \bar{Q}_{1}, \bar{Q}_{2}$ | Direct Set Inputs Active LOW | Outputs |

## Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 11.7 | 17 | mA | $\mathrm{V}_{C C}=\mathrm{Max}, \mathrm{V}_{C P}=0 \mathrm{~V}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 F | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & T_{A}, V_{C C}= \\ & M i I \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}, \mathrm{V}_{\mathrm{CC}}=$ Com $C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 90 | 125 |  | 90 | 90 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $C P_{n}$ to $Q_{n}$ to $\bar{Q}_{n}$ | 3.8 4.4 | $\begin{aligned} & 5.3 \\ & 6.2 \end{aligned}$ | 7.0 8.0 | $\begin{array}{rrr} \hline 3.8 & 9.0 \\ 4.4 & 10.5 \end{array}$ | $\begin{aligned} & 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.2 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tPLH tPHL | Propagation Delay <br> $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{Dn}}$ to $\mathrm{Q}_{\mathrm{n}}$ or $\overline{\mathrm{Q}}_{\mathrm{n}}$ | 3.2 3.5 | $\begin{aligned} & 5.2 \\ & 7.0 \end{aligned}$ | 7.0 9.0 | $\begin{array}{rr} \hline 3.2 & 9.0 \\ 3.5 & 11.5 \end{array}$ | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-9 \end{aligned}$ |

Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \text { TA, VCC }= \\ & \text { Mil } \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| ts (H) | Setup Time, HIGH or LOW | 3.0 |  |  | 3.0 |  | 3.0 |  | ns | 3-5 |
| ts (L) | $J_{n}$ or $\overline{\mathrm{K}}_{\mathrm{n}}$ to CP ${ }_{\mathrm{n}}$ | 3.0 |  |  | 3.0 |  | 3.0 |  |  |  |
| $t \mathrm{th}(\mathrm{H})$ | Hold Time, HIGH or LOW | 1.0 |  |  | 1.0 |  | 1.0 |  |  |  |
| $t \mathrm{t}$ (L) | $J_{n}$ or $\overline{\mathrm{K}}_{\mathrm{n}}$ to $\mathrm{CP}_{\mathrm{n}}$ | 1.0 |  |  | 1.0 |  | 1.0 |  |  |  |
| $t_{w}(\mathrm{H})$ | CPn Pulse Width, HIGH or LOW | 4.0 |  |  | 4.0 |  | 4.0 |  | ns | 3-7 |
| $t_{w}(L)$ |  | 5.0 |  |  | 5.0 |  | 5.0 |  |  |  |
| $t_{w}(L)$ | $\overline{\text { Con or }} \overline{\text { S }}_{\text {Dn }}$ Pulse Width LOW | 4.0 |  |  | 4.0 |  | 4.0 |  | ns | 3-9 |
| trec | Recovery Time $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\bar{S}_{\mathrm{Dn}}$ to CP | 2.0 |  |  | 2.0 |  | 2.0 |  | ns | 3-11 |

Test limits in screened columns are preliminary.

## 54F/74F112

## Dual JK Negative Edge-Triggered Flip-Flop

## Description

The 'F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The $J$ and $K$ inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on $\bar{S}_{D}$ or $\bar{C}_{D}$ prevents clocking and forces $Q$ or $\bar{Q}$ HIGH, respectively. Simultaneous LOW signals on $\overline{S D}$ and $\bar{C}_{D}$ force both $Q$ and $\bar{Q}$ HIGH.

## Truth Table

| INPUTS | OUTPUT |  |
| :--- | :--- | :--- |
| $@ t_{n}$ |  | $@ t_{n}+1$ |
| $J$ | $K$ | $Q$ |
| $L$ | $L$ | $Q_{n}$ |
| $L$ | $H$ | $L$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | $\bar{Q}_{n}$ |

Asynchronous Inputs:
LOW input to $\bar{S}_{D}$ sets $Q$ to HIGH level
LOW input to $\bar{C}_{D}$ sets $Q$ to LOW level Clear and Set are independent of clock Simultaneous LOW on $\bar{C}_{D}$ and $\bar{S}_{D}$ makes both $Q$ and $\bar{Q}$ HIGH
$t_{n}=$ Bit time before clock pulse
$t_{n+1}=$ Bit time after clock pulse
H HIGH Voltage Level
L = LOW Voltage Level

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: |
| $J_{1}, J_{2}, K_{1}, K_{2}$ | Data Inputs | 0.5/0.375 |
| $\overline{\mathrm{CP}}{ }_{1}, \overline{\mathrm{CP}}{ }_{2}$ | Clock Pulse Inputs (Active Falling Edge | 0.5/1.5 |
| $\overline{\mathrm{C}}_{\mathrm{D} 1}, \overline{\mathrm{C}}_{\mathrm{D} 2}$ | Direct Clear Inputs (Active LOW | 0.5/1.875 |
| $\bar{S}_{D 1}, \bar{S}_{D 2}$ | Direct Set Inputs (Active LOW) | 0.5/1.875 |
| Q $1, \mathrm{Q}_{2}, \overline{\mathrm{Q}}_{1}, \overline{\mathrm{Q}}_{2}$ | Outputs | 25/12.5 |

Logic Diagram one half shown,


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range unless otherwise specified,

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ V C C=+5.0 \mathrm{~V} \\ C L=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ & \mathrm{Mil} \\ & \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | тур | Max | Min Max | Min Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 | 125 |  |  |  | MHz | 3-1, 3-8 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\overline{C P}_{n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 3.3 3.3 | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 7.7 \\ & 7.7 \end{aligned}$ |  |  | ns | 3-1, 3-8 |
| tpLH <br> tphL | Propagation Delay $\overline{C D}_{n}$ or $\overline{S D}_{n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 3.0 3.3 | 5.0 5.5 | $\begin{aligned} & 7.0 \\ & 7.7 \end{aligned}$ |  |  | ns | 3-1, 3-9 |

Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms


Test limits in screened columns are preliminary.

## 54F/74F113

## Dual JK Edge-Triggered Flip-Flop

## Description

The 'F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

## Truth Table

| INPUTS | OUTPUT |  |
| :--- | :--- | :--- |
| $@ t_{n}$ |  | $@ t_{n}+1$ |
| $J$ | $K$ | $Q$ |
| $L$ | $L$ | $Q_{n}$ |
| $L$ | $H$ | $L$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | $\bar{Q}_{n}$ |

Asynchronous Input:
LOW input to $\overline{S_{D}}$ sets $Q$ to HIGH level
Set is independent of clock
$t_{n}=$ Bit time before clock pulse
$t_{n}+1=$ Bit time after clock pulse
H = HIGH Voltage Level
L = LOW Voltage Level

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | V CC <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | 74 F 113 PC |  | 9 A |
| Ceramic <br> DIP (D) | 74 F 113 DC | 54 F 113 DM | 6 A |
| Flatpak <br> (F) |  | 54 F 113 FM | 31 |

## Connection Diagram



## Logic Symbol



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $J_{1}, J_{2}, K_{1}, K_{2}$ | Data Inputs | $0.5 / 0.375$ |
| $\overline{C P}_{1}, \overline{C P_{2}}$ | Clock Pulse Inputs (Active Falling Edge) | $0.5 / 1.50$ |
| $\bar{S}_{D 1}, \bar{S}_{D 2}$ | Direct Set Inputs (Active LOW) | $0.5 / 1.875$ |
| $Q_{1}, Q_{2}, \bar{Q}_{1}, \bar{Q}_{2}$ | Outputs | $25 / 12.5$ |

Logic Diagram (one half shown)


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 12 | 19 | mA | $\mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{VCP}=\mathrm{OV}$ |

AC Characteristics: See Section 3 for waveforms and load configurations


Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{MiI} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time $J_{n}$ or $K_{n}$ to $\overline{C P}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time $J_{n}$ or $\mathrm{K}_{\mathrm{n}}$ to $\overline{\mathrm{CP}}_{\mathrm{n}}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | $\overline{\mathrm{CP}} \mathrm{n}$ Pulse Width | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-8 |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{L})$ | Sdn Pulse Width LOW | 5.0 |  |  |  |  |  |  | ns | 3-9 |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F114

## Dual JK Negative Edge-Triggered Flip-Flop (With Common Clocks and Clears)

## Description

The 'F114 contains two high-speed JK flip-flops with common clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on $\overline{S_{D}}$ or $\bar{C}_{D}$ prevents clocking and forces $Q$ or $\bar{Q}$ HIGH, respectively. Simultaneous LOW signals on $\bar{S}_{D}$ and $\bar{C}_{D}$ force both $Q$ and $\bar{Q}$ HIGH.

## Truth Table

| INPUTS | OUTPUT |  |
| :--- | :--- | :--- |
| $@ t_{n}$ |  | $@ t_{n}+1$ |
| $J$ | $K$ | $Q$ |
| $L$ | $L$ | $Q_{n}$ |
| $L$ | $H$ | $L$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | $\bar{Q}_{n}$ |

Asynchronous Inputs:
LOW input to $\bar{S}_{D}$ sets $Q$ to HIGH level LOW input to $\bar{C}_{D}$ sets $Q$ to LOW level Clear and Set are independent of clock Simultaneous LOW on $\bar{C}_{D}$ and $\bar{S}_{D}$ makes both $Q$ and $\bar{Q}$ HIGH
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$t_{n}=$ Bit time before clock pulse
$t_{n}+1=$ Bit time after clock pulse

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $J_{1}, J_{2}, K_{1}, K_{2}$ | Data Inputs | $0.5 / 0.375$ |
| $\overline{C P}$ | Clock Pulse Input (Active Falling Edge) | $0.5 / 1.50$ |
| $\bar{C}_{D}$ | Direct Clear Input (Active LOW) | $0.5 / 1.875$ |
| $\bar{S}_{D 1}, \bar{S}_{D 2}$ | $0.5 / 1.875$ |  |
| $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \bar{Q}_{1}, \bar{Q}_{2}$ | Direct Set Inputs (Active LOW) | $25 / 12.5$ |

## Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |
| ICC | Power Supply Current | 12 | 19 | mA | $\mathrm{~V}_{C C}=\operatorname{Max}, \mathrm{V}_{C P}=0$ |

AC Characteristics: See Section 3 for waveforms and load configurations


[^5]AC Operating Requirements: See Section 3 for waveforms


Test limits in screened columns are preliminary.

## 54F/74F138

## 1-of-8 Decoder/Demultiplexer

## Description

The 'F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three 'F138 devices or a 1-of-32 decoder using four 'F138 devices and one inverter.

- FAST Process for High Speed
- Demultiplexing Capability
- Multiple Input Enable for Easy Expansion
- Active-LOW Mutually Exclusive Outputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | VCC $=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | 74 F 138 PC |  | 6 B |
| Ceramic <br> DIP (D) | 74 F 138 DC | 54 F 138 DM | 4 L |
| Flatpak <br> $(F)$ |  | 54 F 138 FM | 9 |



Logic Symbol

$V_{C C}=\operatorname{Pin} 16$
GND $=P$ in 8

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{2}$ | Address Inputs | $0.5 / 0.375$ |
| $\mathrm{E}_{1}, \overline{\mathrm{E}}_{2}$ | Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{E}_{3}$ | $\overline{\mathrm{O}}_{7}$ | Enable Input (Active HIGH) |
|  | Outputs (Active LOW) | $0.5 / 0.375$ |

## Functional Description

The ' F 138 high-speed 1-of-8 decoder/multiplexer fabricated with the FAST process. The decoder accepts three binary weighted inputs ( $\left.A_{0}, A_{1}, A_{2}\right)$ and, when enabled, provides eight mutually exclusive active-LOW outputs $\left(\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}\right)$. The ' F 138 features three Enable inputs, two active LOW ( $\bar{E}_{1}, \bar{E}_{2}$ ) and one active $\mathrm{HIGH}\left(\mathrm{E}_{3}\right)$. All outputs will be HIGH unless $\overline{\mathrm{E}}_{1}$ and $E_{2}$ are LOW and $E_{3}$ is HIGH. This multiple enable
function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 'F138 devices and one inverter (See Figure a). The 'F138 can be used as an 8-output demultiplexer by using one of the active-LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active-HIGH or active-LOW state.

Truth Table

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\bar{E}_{2}$ | $\mathrm{E}_{3}$ | A0 | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\bar{O}_{0}$ | $\bar{O}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\bar{O}_{3}$ | $\bar{O}_{4}$ | $\bar{O}_{5}$ | $\bar{O}_{6}$ | $\bar{O}_{7}$ |
| H | X | X | X | X | X | H | H | H | H | H | H | H | H |
| x | H | X | X | X | X | H | H | H | H | H | H | H | H |
| x | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | L | H | H | H | H | H | H |
| L | L | H | L | H | L | H | H | L | H | H | H | H | H |
| L | L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | L | H | H | L | H | H | H | H | H | H | L | H | H |
| L | L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | L |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Logic Diagram


Fig. a Expansion to 1-of-32 Decoding


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ $\quad$ Max |  |  |
| Icc | Power Supply Current | 13 | 20 | mA | $\mathrm{VCC}=$ Max |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH | Propagation Delay |  | 5.6 | 7.0 |  | $12$ | 3.5 | $8.0$ | ns | 3-1, 3-10 |
| tPHL | $A_{n}$ to $\bar{O}_{n}$ | 4.0 | 6.1 | 8.0 | 4.0 | 9.5 |  |  |  |  |
| tPLH | Propagation Delay | 3.5 | 5.4 | 7.0 | 3.5 | 11 |  | 8.0 | ns | 3-1, 3-4 |
| tPHL | $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\bar{O}_{n}$ | 3.0 | 5.3 | 7.0 | 3.0 | 8.0 | 3.0 | 7.5 |  |  |
| tple | Propagation Delay | 4.0 | 6.2 | 8.0 | 4.0 | 12.5 | 4.0 | 9.0 | ns | 3-1, 3-3 |
| tPHL | $\mathrm{E}_{3}$ to $\overline{\mathrm{O}}$ | 3.5 | 5.6 | 7.5 | 3.5 | 8.5 | 3.5 | 8.5 |  |  |

## 54F/74F139

## Dual 1-of-4 Decoder

## Description

The 'F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active-LOW outputs. Each decoder has an active-LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the 'F139 can be used as a function generator providing all four minterms of two variables.

- Multifunction Capability
- Two Completely Independent 1-of-4 Decoders
- Active LOW Mutually Exclusive Outputs

Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | Pkg Type | $\mathrm{O}_{0} \mathrm{O}_{1} \mathrm{O}_{2} \mathrm{O}_{3}$ | $\mathrm{O}_{0} \mathrm{O}_{1} \mathrm{O}_{2} \mathrm{O}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pkgs | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V C C=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ 4 & 5 & 6 & 7 \end{array}$ | $\begin{array}{rrrr} 12 & 11 & 10 & 9 \end{array}$ |
| Plastic DIP (P) | 74F139PC |  | 9B | $V_{C C}=\operatorname{Pin} 16$ |  |
| Ceramic DIP (D) | 74F139DC | 54F139DM | 6B |  |  |
| Flatpak (F) |  | 54F139FM | 4L |  |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: |
| $A_{0}, A_{1}$ $\square$ $\overline{\mathrm{E}} \mathrm{O}_{0}-\overline{\mathrm{O}}_{3}$ | Address Inputs <br> Enable Inputs (Active LOW) <br> Outputs (Active LOW) | $\begin{array}{r} 0.5 / 0.375 \\ 0.5 / 0.375 \\ 25 / 12.5 \end{array}$ |

## Functional Description

The 'F139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighed inputs $\left(A_{0}, A_{1}\right)$ and provides four mutually exclusive active-LOW outputs ( $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{3}$ ). Each decoder has an active LOW enable $\overline{(E)}$. When $\bar{E}$ is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the 'F139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure a, and thereby reducing the number of packages required in a logic network.

Fig. a Gate Functions (each half)


## Truth Table

| INPUTS |  |  | OUTPUTS |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $\bar{O}_{0}$ | $\overline{\mathrm{O}}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\overline{\mathrm{O}}_{3}$ |
| $H$ | $X$ | $X$ | $H$ | $H$ | $H$ | $H$ |
| $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $H$ |
| $L$ | $H$ | $L$ | $H$ | $L$ | $H$ | $H$ |
| $L$ | $L$ | $H$ | $H$ | $H$ | $L$ | $H$ |
| $L$ | $H$ | $H$ | $H$ | $H$ | $H$ | $L$ |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 13 | 20 | mA | $\mathrm{V}_{\text {cc }}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tplH | Propagation Delay $\mathrm{A}_{0}$ or $\mathrm{A}_{1}$ to $\overline{\mathrm{O}}_{n}$ | $3.5$ | 5.3 6.1 | 7.0 8.0 | 2.5 3.5 | 9.5 9.5 | 3.0 4.0 | 8.0 9.0 | ns | 3-1, 3-10 |
| tPHL | $A_{0}$ or $A_{1}$ to $O_{n}$ | 4.0 | 6.1 | 8.0 | 3.5 | 9.5 |  | 9.0 |  |  |
| tple | Propagation Delay | 3.5 | 5.4 | 7.0 | 3.0 | 9.0 |  | 8.0 | ns | 3-1, 3-4 |
| tPHL | $\bar{E}_{1}$ to $\bar{O}_{n}$ | 3.0 | 4.7 | 6.5 | 2.5 | 8.0 | 3.0 | 7.5 |  |  |

## 54F/74F148

## 8-Line to 3-Line Priority Encoder

## Description

The 'F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits.

- Encodes Eight Data Lines in Priority
- Provides 3-Bit Binary Priority Code
- Input Enable Capability
- Signals When Data Present on Any Input
- Cascadable for Priority Encoding of $\mathbf{n}$ Bits

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{aligned} & \text { Pkg } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F148PC |  | 9B |
| Ceramic DIP (D) | 74F148DC | 54F148DM | 6B |
| Flatpak <br> (F) |  | 54F148FM | 4L |

## Connection Diagram



Logic Symbol

$V_{C C}=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\overline{T_{0}-T_{7}}$ | Priority Inputs (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{EI}}$ | Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{EO}}$ | Enable Output (Active LOW) | $25 / 12.5$ |
| $\overline{\mathrm{GS}}-\overline{\mathrm{A}_{2}}$ | Group Select Output (Active LOW) | $25 / 12.5$ |
|  | Address Outputs (Active LOW) | $25 / 12.5$ |

## Functional Description

The 'F148 8-input priority encoder accepts data from eight active-LOW inputs $\left(T_{0}-T_{7}\right)$ and provides a binary representation on the three active-LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (EI) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the outputs. A Group Signal output $(\overline{\mathrm{GS}})$ and Enable Output $\overline{(\mathrm{EO})}$ are provided along with the three priority data outputs ( $\overline{\mathrm{A}}_{2}, \overline{\mathrm{~A}}_{1}, \overline{\mathrm{~A}}_{0}$ ). $\overline{\mathrm{GS}}$ is active LOW when any input is LOW; this indicates when any input is active. $\overline{\mathrm{EO}}$ is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both EO and $\overline{\mathrm{GS}}$ are in the inactive HIGH state when the Enable Input is HIGH.

## Logic Diagram



## Truth Table

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{EI}}$ | T0 | $T_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ | $\mathrm{T}_{4}$ | $T_{5}$ | $T_{6}$ | $\mathrm{T}_{7}$ | $\overline{\mathrm{GS}}$ | $\bar{A}_{0}$ | $\bar{A}_{1}$ | $\bar{A}_{2}$ | $\overline{\mathrm{EO}}$ |
| H | X | X | X | X | X | X | X | X | H | H | H | H | H |
| L | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L | X | X | X | X | X | X | X | L | L | L | L | L | H |
| L | X | X | X | X | X | X | L | H | L | H | L | L | H |
| L | X | X | X | X | X | L | H | H | L | L | H | L | H |
| L | X | X | X | X | L | H | H | H | L | H | H | L | H |
| L | X | X | X | L | H | H | H | H | L | L | L | H | H |
| L | X | X | L | H | H | H | H | H | L | H | L | H | H |
| L | X | L | H | H | H | H | H | H | L | L | H | H | H |
| L | L | H | H | H | H | H | H | H | L | H | H | H | H |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HI} \text { GH Voltage Level } \\
& \mathrm{L}=\text { LOW Voltage Level } \\
& \mathrm{X}=\text { Immaterial }
\end{aligned}
$$

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} T_{A} & =+25^{\circ} \mathrm{C} \\ V C C & =+5.0 \mathrm{~V} \\ C L & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V} C C= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $T_{n}$ to $\bar{A}_{n}$ |  | $\begin{array}{r} 7.0 \\ 7.0 \end{array}$ | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ |  |  | ns | 3-1, 3-10 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $T_{n}$ to EO | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.5 \end{aligned}$ |  |  | ns | 3-1, 3-3 |
| tpLH <br> tpHL | Propagation Delay $T_{n}$ to $\overline{G S}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  | ns | 3-1, 3-4 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{E l}$ to $\bar{A}_{n}$ | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ |  |  | ns | 3-1, 3-4 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay EIto $\overline{G S}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  | ns | 3-1, 3-4 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay ET to EO | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  | ns | 3-1, 3-4 |

[^6]Application

16-Input Priority Encoder


## 54F/74F151

## 8-Input Multiplexer

## Description

The 'F151 is a high-speed 8-input digital multiplexer. It provides in one package, the ability to select one line of data from up to eight sources. The 'F151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V C C=+5.0 \mathrm{~V} \pm 10 \% \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
| Plastic DIP ( P ) | 74F151PC |  | 9B |
| Ceramic DIP (D) | 74F151DC | 54F151DM | 6B |
| Flatpak (F) |  | 54F151FM | 4L |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{IO}_{\mathrm{O}} \mathrm{I} 7$ | Data Inputs | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}-\mathrm{S}_{2}$ | Select Inputs | $0.5 / 0.375$ |
| E | Enable Input (Active LOW) | $0.5 / 0.375$ |
| Z | Data Output | $25 / 12.5$ |
| Z | Inverted Data Output | $25 / 12.5$ |

## Logic Symbol



Functional Description
The 'F151 is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$. Both assertion and negation outputs are provided. The Enable input $(\bar{E})$ is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$
\begin{aligned}
& Z=\overline{\mathrm{E}} \cdot\left(I_{0} \cdot \overline{\mathrm{~S}}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{2}+1_{1} \cdot \mathrm{~S}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{2}+\right. \\
& I_{2} \cdot \bar{S}_{0} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{2}+\mathrm{I}_{3} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{2}+ \\
& 1_{4} \cdot \overline{\mathrm{~S}}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{2}+\mathrm{I}_{5} \cdot \mathrm{~S}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{2}+ \\
& \left.I_{6} \cdot \bar{S}_{0} \cdot S_{1} \cdot S_{2}+I_{7} \cdot S_{0} \cdot S_{1} \cdot S_{2}\right)
\end{aligned}
$$

The 'F151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 'F151 can provide any logic function of four variables and its negation.

Truth Table

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}$ | S2 | $\mathrm{S}_{1}$ | So | $\bar{Z}$ | Z |
| H | X | X | X | H | L |
| L | L | L | L | Io | 10 |
| L | L | L | H | $\bar{T}$ | $l_{1}$ |
| L | L | H | L | $T_{2}$ | 12 |
| L | L | H | H | T3 | 13 |
| L | H | L | L | $T_{4}$ | 14 |
| L | H | L | H | T5 | 15 |
| L | H | H | L | $\underline{1}$ | 16 |
| L | H | H | H | $\overline{7}$ | 17 |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 13.5 | 21 | mA | $V_{C C}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{C}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\left\{\begin{array}{c} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{array}\right.$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tPHL | Propagation Delay $S_{n}$ to $\bar{Z}$ | $\begin{aligned} & 4.5 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 5.6 \end{aligned}$ | 8.0 6.1 |  | 10 8.0 | $\begin{aligned} & 4.5 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 7.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tpHL | Propagation Delay $S_{n}$ to $Z$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 9.9 \\ & 7.1 \end{aligned}$ | 13 9.0 |  | $\begin{aligned} & 17.5 \\ & 11.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 15 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tpHL | Propagation Delay $\overline{\mathrm{E}}$ to $\bar{Z}$ | $\begin{aligned} & 3.4 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 6.8 \end{aligned}$ | $\begin{aligned} & 6.1 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 7.5 \\ 10.5 \end{array}$ | $\begin{aligned} & 3.4 \\ & 4.5 \end{aligned}$ | $\begin{array}{r} 7.0 \\ 10 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tple <br> tpHL | Propagation Delay $\bar{E}$ to $Z$ | $\begin{aligned} & 5.0 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 14.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 11 \\ & 8.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tPLH tpHL | Propagation Delay In to $\bar{Z}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 2.9 \end{aligned}$ | 5.7 4.0 | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tPLH tPHL | Propagation Delay In to Z | $\begin{aligned} & 4.0 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 5.2 \end{aligned}$ | 9.5 6.5 | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 11 \\ 8.0 \end{array}$ | $\begin{aligned} & 4.0 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 11 \\ & 7.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |

## 54F/74F153

## Dual 4-Input Multiplexer

## Description

The ' F 153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (noninverted) form. In addition to multiplexer operation, the 'F153 can generate any two functions of three variables.

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $I_{0 a}-I_{3 a}$ | Side A Data Inputs | $0.5 / 0.375$ |
| $I_{0 b}-I_{3 b}$ | Side B Data Inputs | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | Common Select Inputs | $0.5 / 0.375$ |
| $\mathrm{E}_{\mathrm{a}}$ | Side A Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{E}_{\mathrm{b}}$ | Side B Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{Z}_{\mathrm{a}}$ | Side A Output | $25 / 12.5$ |
| $\mathrm{Z}_{\mathrm{b}}$ | Side B Output | $25 / 12.5$ |

Logic Symbol


## Functional Description

The 'F153 is a dual 4 -input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The two 4-input multiplexer circuits have individual active-LOW Enables ( $\mathrm{E}_{\mathrm{a}}, \bar{E}_{\mathrm{b}}$ ) which can be used to strobe the outputs independently. When the Enables $\left(\mathrm{E}_{\mathrm{a}}, \bar{E}_{\mathrm{b}}\right)$ are HIGH, the corresponding outputs ( $\mathrm{Z}_{\mathrm{a}}$, $\mathrm{Z}_{\mathrm{b}}$ ) are forced LOW. The 'F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$
\begin{aligned}
& Z_{a}=\bar{E}_{a} \cdot\left(l_{0 a} \cdot \bar{S}_{1} \cdot \bar{S}_{0}+I_{1 a} \cdot \bar{S}_{1} \cdot S_{0}+\right. \\
& \left.I_{2 a} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 a} \cdot S_{1} \cdot S_{0}\right) \\
& Z_{b}=\bar{E}_{b} \cdot\left(I_{0 b} \cdot \bar{S}_{1} \cdot \bar{S}_{0}+I_{1 b} \cdot \bar{S}_{1} \cdot S_{0}+\right. \\
& \left.I_{2 b} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 b} \cdot S_{1} \cdot S_{0}\right)
\end{aligned}
$$

The 'F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

## Truth Table

| SELECTINPUTS |  | INPUTS (a or b) |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| So | $\mathrm{S}_{1}$ | $\bar{E}$ | 10 | 11 | 12 | 13 | Z |
| X | X | H | X | X | X | x | L |
| L | L | L | L | X | X | X | L |
| L | L | L | H | X | X | X | H |
| H | L | L | X | , | X | X | L |
| H | L | L | X | H | X | x | H |
| L | H | L | X | X | L | X | L |
| L | H | L | X | X | H | X | H |
| H | H | L | X | X | X | L | L |
| H | H | L | X | X | X | H | H |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Description | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 12 | 20 | mA | $V_{C C}=M a x, V_{\text {IN }}=$ Gnd |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}=+5.0 \mathrm{~V} \\ \mathrm{CL}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tple <br> tpHL | Propagation Delay $S_{n}$ to $Z_{n}$ | $\begin{aligned} & 5.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 9.0 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 14 \\ & 11 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 12 \\ 10.5 \end{array}$ | ns | 3-1, 3-10 |
| $\begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{E}_{n}$ to $Z_{n}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 5.7 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 9.0 \end{array}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 8.0 \end{array}$ | ns | 3-1, 3-3 |
| tplh <br> tpHL | Propagation Delay $I_{n}$ to $Z_{n}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 5.1 \end{aligned}$ | 7.0 | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | 9.0 8.0 | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.5 \\ & \hline \end{aligned}$ | ns | 3-1, 3-4 |

## 54F/74F157

## Quad 2-Input Multiplexer

## Description

The 'F157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The 'F157 can also be used to generate any four of the 16 different functions to two variables.

Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | Pkg | $\begin{array}{r} \mathrm{z}_{\mathrm{b}}^{7} \\ \text { GND } 8 \end{array}$ | $9 z_{d}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pkgs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \vee \pm 10 \%, \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | Type |  |  |
| Plastic DIP (P) | 74F157PC |  | 9B |  |  |
| Ceramic DIP (D) | 74F157DC | 54F157DM | 6B |  |  |
| Flatpak (F) |  | 54F157FM | 4L |  |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: |
| $10 \mathrm{a}-10 \mathrm{~d}$ | Source 0 Data Inputs | 0.5/0.375 |
| $l_{1 a}-l_{1 d}$ | Source 1 Data Inputs | 0.5/0.375 |
| E | Enable Input (Active LOW) | 0.5/0.375 |
| S | Select Input | 0.5/0.375 |
| $\mathrm{Z}_{\mathrm{a}}-\mathrm{Z}_{\text {d }}$ | Outputs | 25/12.5 |

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=P$ in 8

## Functional Description

The 'F157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input ( $\bar{E}$ ) is active LOW. When $\bar{E}$ is HIGH, all of the outputs $(Z)$ are forced LOW regardless of all other inputs. The 'F157 is the logic implementation of a 4 -pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:
$\begin{array}{ll}Z_{a}=\bar{E} \bullet\left(I_{1 a} \bullet S+I_{0 a} \bullet \bar{S}\right) & Z_{b}=\bar{E} \bullet\left(I_{1 b} \bullet S+I_{0 b} \bullet \bar{S}\right) \\ Z_{c}=\bar{E} \bullet\left(I_{1 c} \bullet S+I_{0 c} \bullet \bar{S}\right) & Z_{d}=\bar{E} \bullet\left(I_{1 d} \bullet S+I_{0 d} \bullet \bar{S}\right)\end{array}$

## Truth Table

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\bar{E}$ | S | Io | $I_{1}$ | $Z$ |
| $H$ | $X$ | $X$ | $X$ | $L$ |
| $L$ | $H$ | $X$ | $L$ | $L$ |
| $L$ | $H$ | $X$ | $H$ | $H$ |
| $L$ | $L$ | $L$ | $X$ | $L$ |
| $L$ | $L$ | $H$ | $X$ | $H$ |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

A common use of the 'F157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The ' F 157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 15 | 23 | mA | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \text { All Inputs }=4.5 \mathrm{~V} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{CL}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $S$ to $Z_{n}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 10.1 \\ 6.3 \end{array}$ | $\begin{array}{r} 13 \\ 8.0 \end{array}$ | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 17 \\ 11.5 \end{array}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 15 \\ 9.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\bar{E}$ to $Z_{n}$ | $\begin{aligned} & 5.0 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 5.3 \end{aligned}$ | $\begin{array}{r} 10 \\ 7.0 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.8 \end{aligned}$ | $\begin{array}{r} 15 \\ 8.5 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.8 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 8.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tPLH tPHL | Propagation Delay $I_{n}$ to $Z_{n}$ | $\begin{aligned} & 3.8 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.6 \end{aligned}$ | 7.0 <br> 5.5 | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{array}{r} 10 \\ 7.5 \end{array}$ | $\begin{aligned} & 3.8 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |

## 54F/74F158

## Quad 2-Input Multiplexer

## Description

The 'F158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 'F158 can also generate any four of the 16 different functions of two variables.

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | VCC $=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VcC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | 74 F 158 PC |  | 9 B |
| Ceramic <br> DIP (D) | 74 F 158 DC | 54 F 158 DM | 6 B |
| Flatpak <br> (F) |  | 54 F 158 FM | 4 L |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | $\begin{gathered} \text { 54F/74F (U.L.) } \\ \text { HIGH/LOW } \end{gathered}$ |
| :---: | :---: | :---: |
| 10a-10d | Source 0 Data Inputs | 0.5/0.375 |
|  | Source 1 Data Inputs | 0.5/0.375 |
| E | Enable Input (Active LOW) | 0.5/0.375 |
| S | Select Input | 0.5/0.375 |
| $\bar{Z}_{a}-\bar{Z}_{d}$ | Inverted Outputs | 25/12.5 |

## Logic Symbol


$V_{C C}=P$ in 16 GND $=P$ in 8

## Functional Description

The 'F158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input ( $S$ ) and presents the data in inverted form at the four outputs. The Enable input $(\bar{E})$ is active LOW. When $\bar{E}$ is HIGH, all of the outputs $(\bar{Z})$ are forced HIGH regardless of all other inputs. The 'F158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the ' F 158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The 'F158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

Truth Table

| INPUTS |  |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| E | S | 10 | $I_{1}$ | $\bar{Z}$ |
| H | $X$ | $X$ | $X$ | $H$ |
| L | L | L | X | $H$ |
| L | L | $H$ | $X$ | L |
| L | $H$ | $X$ | $L$ | $H$ |
| L | $H$ | $X$ | $H$ | L |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X$ = Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 10 | 15 | mA | $\mathrm{VCC}=\mathrm{Max} *$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{C \mathrm{C}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tPHL | Propagation Delay S to $\bar{Z}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 6.9 \end{aligned}$ | 8.5 9.0 |  | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tPLH tpHL | Propagation Delay $\overline{\mathrm{E}}$ to $\bar{Z}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tPLH tPHL | Propagation Delay In to $\bar{Z}$ | 3.0 2.0 | $\begin{aligned} & 4.4 \\ & 3.3 \end{aligned}$ | 5.9 4.5 | 2.5 2.0 | 8.5 6.0 | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

*Icc measured with outputs open and 4.5 V applied to all inputs.

## 54F/74F160•54F/74F162

## Synchronous Presettable BCD Decade Counter

## Description

The 'F160 and 'F162 are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-speed Synchronous Expansion
- Typical Count Rate of 125 MHz

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
| Plastic DIP (P) | 74F160PC, 74F162PC |  | 9B |
| Ceramic DIP (D) | 74F160DC, 74F162DC | 54F160DM, 54F162DM | 7B |
| Flatpak (F) |  | 54F160FM, 54F162FM | 4L |

## Connection Diagram



* $\overline{M R}$ for '160
*SR for '162

Logic Symbol


VCC $=$ Pin $16 \quad * \overline{M R}$ for ' 160
GND $=$ Pin $8 \quad \overline{\text { SR }}$ for ' 162

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: |
| CEP | Count Enable Parallel Input | 0.5/0.375 |
| CET | Count Enable Trickle Input | 0.5/0.75 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.375 |
| $\overline{\mathrm{MR}}$ ('F160) | Asynchronous Master Reset Input (Active LOW) | 0.5/0.375 |
| SR ('F162) | Synchronous Reset Input (Active LOW) | 0.5/0.75 |
| $\underline{P_{0}-P_{3}}$ | Parallel Data Inputs | 0.5/0.375 |
| PE | Parallel Enable Input (Active LOW) | 0.5/0.75 |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-flop Outputs | 25/12.5 |
| TC | Terminal Count Output | 25/12.5 |

## Functional Description

The 'F160 and 'F162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'F160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F160), synchronous reset ('F162), parallel load, count-up and hold. Five control inputs - Master Reset ( $\overline{\mathrm{MR}}, \mathrm{A} 160$ ), Synchronous Reset (SR, 'F162), Parallel Enable ( $\overline{\mathrm{PE}}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on $\overline{\mathrm{MR}}$ overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on $\overline{S R}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{\mathrm{PE}}$ overrides counting and allows information on the Parallel Data ( $P_{n}$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('F160) or SR ('F162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

## Mode Select Table

| " $\overline{\text { SR }}$ PE CET CEP |  |  |  | Action on the Rising Clock Edge ( $\boldsymbol{\Gamma}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | RESET (Clear) |
| H | L | X | X | LOAD ( $\mathrm{P}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ ) |
| H | H | H | H | COUNT (Increment) |
| H | H | L | x | NO CHANGE (Hold) |
| H | H | X | L | NO CHANGE (Hold) |

*For the 'F162 only
$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

The 'F160 and 'F162 use D-type edge-triggered flipflops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the 'F160, 'F162 decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

> Logic Equations: Count Enable $=\mathrm{CEP} \bullet \mathrm{CET} \bullet \mathrm{PE}$ $\mathrm{TC}=\mathrm{Q}_{0} \bullet \overline{\mathrm{Q}}_{1} \bullet \mathrm{Q}_{2} \bullet \mathrm{Q}_{3} \bullet \mathrm{CET}$

## State Diagram



Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 33 | 50 | mA | $\mathrm{V}_{\text {cc }}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74 |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C} \\ V C C & =+5.0 \mathrm{~V} \\ \mathrm{CL}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \operatorname{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min |  | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 100 | 125 |  |  |  |  |  | MHz | 3-1, 3-7 |
| tpLH <br> tPHL | Propagation Delay CP to $Q_{n}$ (PE Input HIGH) | 3.0 4.0 | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 7.0 \\ 10 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tpLH <br> tphL | Propagation Delay CP to $\mathrm{Q}_{\mathrm{n}}$ (PE Input LOW) |  | $\begin{aligned} & 7.0 \\ & 8.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 11 \end{array}$ |  |  |  |  |  |  |
| tpLH <br> tPHL | Propagation Delay CP to TC | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 14 \\ 12.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tPLH tPHL | Propagation Delay CET to TC | 2.5 3.0 | 4.0 5.0 | $\begin{aligned} & 5.5 \\ & 7.0 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ ('F160) | 6.0 | 10 | 14 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to $C P$ | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to CP | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP | $\begin{aligned} & 10 \\ & 7.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP | $\begin{array}{r} 2.0 \\ 0 \end{array}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW CEP or CET to CP | $\begin{array}{r} 10 \\ 4.0 \end{array}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW CEP or CET to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Clock Pulse Width, HIGH or LOW | $4.0$ |  |  |  |  |  |  | ns | 3-7 |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\mathrm{MR}}$ Pulse Width LOW ('F160) | 6.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{MR}}$ to CP ('F160) | 5.0 |  |  |  |  |  |  |  |  |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F161 • 54F/74F163

## Synchronous Presettable Binary Counter

## Description

The 'F161 and 'F163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The ' $F 161$ has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

## - Synchronous Counting and Loading

- High Speed Synchronous Expansion
- Typical Count Frequency of $125 \mathbf{~ M H z}$


## Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \pm 5 \%$, <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | $74 \mathrm{~F} 161 \mathrm{PC}, 74 \mathrm{~F} 163 \mathrm{PC}$ |  | $7 B$ |
| Ceramic <br> DIP (D) | $74 \mathrm{~F} 161 \mathrm{DC}, 74 \mathrm{~F} 163 \mathrm{DC}$ | $54 \mathrm{~F} 161 \mathrm{DM}, 54 \mathrm{~F} 163 \mathrm{DM}$ | 7 C |
| Flatpak <br> (F) |  | 54F161FM, 54F163FM | 4 L |

Connection Diagram


* $\overline{\text { MR }}$ for ' 161
" $\overline{\mathrm{SR}}$ for '163


## Logic Symbol



* $\overline{\text { MR }}$ for ' 161
$V_{C C}=\operatorname{Pin} 16$
${ }^{*} \overline{\text { SR }}$ for ${ }^{\prime} 163 \quad$ GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CEP | Count Enable Parallel Input | $0.5 / 0.375$ |
| CET | Count Enable Trickle Input | $0.5 / 0.75$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\overline{M R}$ ('F161) | Asynchronous Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| SR ('F163) | Synchronous Reset Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | $0.5 / 0.375$ |
| PE | Parallel Enable Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{Q}_{0}-Q_{3}$ | Flip-flop Outputs | $25 / 12.5$ |
| TC | Terminal Count Output | $25 / 12.5$ |

## Functional Description

The ' $F 161$ and ' F 163 count in modulo-16 binary sequence. From state $15(\mathrm{HHHH})$ they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'F161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F161), synchronous reset ('F163), parallel load, count-up and hold. Five control inputs - Master Reset ( $\overline{\mathrm{MR}}$, 'F161), Synchronous Reset ( $\overline{\mathrm{SR}}$, 'F163), Parallel Enable ( $\overline{\text { PE }})$, Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on $\overline{M R}$ overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on $\overline{\mathrm{SR}}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{P E}$ overrides counting and allows information on the Parallel Data ( $\mathrm{P}_{\mathrm{n}}$ ) inputs to be loaded into the flip- flops on the next rising edge of CP . With $\overline{\mathrm{PE}}$ and $\overline{\mathrm{MR}}$ ('F161) or $\overline{\mathrm{SR}}$ ('F163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

## Mode Select Table

| "SR PE |  | CET | CEP | Action on the Rising Clock Edge ( $\Gamma$ ) |
| :---: | :---: | :---: | :---: | :---: |
| L | X | x | X | RESET (Clear) |
| H | L | X | X | LOAD ( $\mathrm{P}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ ) |
| H | H | H | H | COUNT (Increment) |
| H | H | L | X | NO CHANGE (Hold) |
| H | H | X | L | NO CHANGE (Hold) |

*For 'F163 only
H = HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$X=$ Immaterial

The 'F161 and 'F163 use D-type edge-triggered flipflops and changing the $\overline{\mathrm{SR}}, \overline{\mathrm{PE}}, \mathrm{CEP}$ and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of $C P$, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = CEP • CET • PE $T C=Q_{0} \bullet Q_{1} \bullet Q_{2} \bullet Q_{3} \bullet C E T$

## State Diagram



## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} T_{A} & =+25^{\circ} \mathrm{C}, \\ V C C & =+5.0 \mathrm{~V} \\ C_{L} & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{array}{r} T_{A}, V \\ M \\ C_{L}= \end{array}$ | $\begin{aligned} & \mathrm{cc}= \\ & \text { il } \\ & 50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min | Max | Min Max |  |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 100 | 125 |  |  |  |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ (PE Input HIGH) | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 10 \end{aligned}$ |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tpLH <br> tPHL | Propagation Delay CP to $Q_{n}$ (PE Input LOW) | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 7.0 \\ 8.0 \end{array}$ | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ |  |  |  |  |  |
| tpLH <br> tpHL | Propagation Delay CP to TC | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 10 \\ 9.0 \end{array}$ | $\begin{array}{r} 14 \\ 12.5 \end{array}$ |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CET to TC | $\begin{aligned} & 2.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | 5.5 7.0 |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ ('F161) | 6.0 | 10 | 14 |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | $54 \mathrm{~F} / 74 \mathrm{~F}$ |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to $C P$ | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $C P$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{P E}$ or $\overline{S R}$ to CP | $\begin{array}{r} 10 \\ 7.0 \end{array}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP | $\begin{array}{r} 2.0 \\ 0 \end{array}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW CEP or CET to CP | $\begin{array}{r} 10 \\ 4.0 \end{array}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW CEP or CET to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | : |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Clock Pulse Width, HIGH or LOW | $4.0$ |  |  |  |  |  |  | ns | 3-7 |
| tw (L) | $\overline{\mathrm{MR}}$ Pulse Width LOW ('F161) | 6.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{MR}}$ to CP ('F161) | 5.0 |  | - |  |  |  |  |  |  |

Test limits in screened columns are preliminary.

## 54F/74F164

## Serial-In Parallel-Out Shift Register

## Description

The 'F164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-toHIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock.

- Typical shift Frequency of $90 \mathbf{M H z}$
- Asynchronous Master Reset
- Gated Serial Data Input
- Fully Synchronous Data Transfers

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{c c}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V} C \mathrm{C}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| A, B | Data Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| MR | Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| Q0-Q7 | Outputs | $25 / 12.5$ |

## Logic Symbol


$V_{c c}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

## Functional Description

The 'F164 is an edge-triggered 8 -bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs ( $A$ or $B$ ); either of these inputs can be used as an active-HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into $Q_{0}$ the logical AND of the two data inputs $(A \bullet B)$ that existed before the rising clock edge. $A$ LOW level on the Master Reset ( $\overline{\mathrm{MR}}$ ) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

## Mode Select Table

| OPERATING <br> MODE | INPUTS |  |  | OUTPUTS |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\overline{M R}$ | A | $B$ | $Q_{0}$ |  |
| $Q_{1}-Q_{7}$ |  |  |  |  |  |
| Reset (Clear) | $L$ | $X$ | $X$ | $L$ | $L-L$ |
| Shift | $H$ | $I$ | $I$ | $L$ | $q_{0}-q_{6}$ |
|  | $H$ | $I$ | $h$ | $L$ | $q_{0}-q_{6}$ |
|  | $H$ | $h$ | $I$ | $L$ | $q 0-q 6$ |
|  | $H$ | $h$ | $h$ | $H$ | $q 0-q_{6}$ |

$L(1)=$ LOW Voltage Levels
$H(h)=$ HIGH Voltage Levels
$X=$ Immaterial
$q_{n}=$ Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units |
| :--- | :---: | :---: | :---: | :---: |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \\ & \mathrm{C}_{\mathrm{L}}= \end{aligned}$ | $\begin{aligned} & c \mathrm{c}= \\ & 1 \\ & 0 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, V_{C C}= \\ C o m \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 80 | 90 |  |  |  | 80 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 7.5 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 10 \end{array}$ |  |  | 4.5 5.0 | $\begin{array}{r} 9.0 \\ 11 \end{array}$ | ns | 3-1, 3-7 |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ | 5.5 | 10.5 | 13 |  |  | 8.5 | 14 | ns | 3-1, 3-11 |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{MiI} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{Cc}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW A or B to CP | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW A or B to CP | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  |
| $t_{w}(H)$ <br> $\mathrm{t}_{\mathrm{w}}$ (L) | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ |  | ns | 3-7 |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\text { MR }}$ Pulse Width LOW | 7.0 |  |  |  |  | 7.0 |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{MR}}$ to CP | 7.0 |  |  |  |  | 7.0 |  | ns | 3-11 |

## 54F/74F168 • 54F/74F169

## 4-Stage Synchronous Bidirectional Counters

## Description

The ' $F 168$ and ' F 169 are fully synchronous 4 -stage up/down counters. The 'F168 is a BCD decade counter; the 'F169 is a modulo-16 binary counter. Both feature a preset capability for programmable operaton, carry lookahead for easy cascading and a $U / \bar{D}$ input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-toHIGH transition of the Clock.

- Synchronous Counting and Loading
- Built-in Lookahead Carry Capability
- Presettable for Programmable Operation

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=+5.0 \pm 5 \%, \\ \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%, \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F168PC, 74F169PC |  | 9 B |
| Ceramic DIP (D) | 74F168DC, 74F169DC | 54F168DM, 54F169DM | 6B |
| Flatpak (F) |  | 54F168FM, 54F169FM | 4L |

Connection Diagram


$\mathrm{Vcc}=\operatorname{Pin} 16$
$\mathrm{GND}=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\overline{\mathrm{CEP}}$ | Count Enable Parallel Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{CET}}$ | Count Enable Trickle Input (Active LOW) | $0.5 / 0.750$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\mathrm{P}-\mathrm{P}_{3}$ | Parallel Data Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{PE}}$ | Parallel Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{U} / \overline{\mathrm{D}}$ | Up-Down Count Control Input | $0.5 / 0.375$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-flop Outputs | $25 / 12.5$ |
| $\overline{T C}$ | Terminal Count Output (Active LOW) | $25 / 12.5$ |

## $168 \cdot 169$

## Logic Diagrams

'F168

'F169


Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Functional Description

The 'F168 and 'F169 use edge-triggered J-K-type flipflops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When $\overline{\mathrm{PE}}$ is LOW, the data on the $\mathrm{P}_{0}-\mathrm{P}_{3}$ inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and $\overline{\mathrm{CET}}$ must be LOW and $\overline{\mathrm{PE}}$ must be HIGH; the $U / \overline{\mathrm{D}}$ input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 9 ( 15 for the 'F169) in the Count Up mode. The $\overline{T C}$ output state is not a function of the Count Enable Parallel ( $\overline{\mathrm{CEP}}$ ) input level. The $\overline{\mathrm{TC}}$ output of the ' $F 168$ decade counter can also be LOW in the illegal states 11, 13 and 15 , which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'F168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below).

1) Count Enable $=\overline{\mathrm{CEP}} \cdot \overline{\mathrm{CET}} \cdot \overline{\mathrm{PE}}$
2) Up: $\overline{T C}=Q_{0} \bullet Q_{3} \cdot(U / \bar{D}) \cdot \overline{C E T}$
3) Down: $\overline{T C}=Q_{0} \bullet Q_{1} \bullet Q_{2} \cdot Q_{3} \cdot(U / \bar{D}) \cdot \overline{C E T}$

Mode Select Table

| $\overline{\text { PE }}$ | CEP | CET | U/D | Action on Rising Clock Edge |
| :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | Load ( $\mathrm{P}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ ) |
| H | L | L | H | Count Up (Increment) |
| H | L | L | L | Count Down (Decrement) |
| H | H | X | x | No Change (Hold) |
| H | x | H | x | No Change (Hold) |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

State Diagrams
'F168

'F169


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |
| Icc | Power Supply Current | 35 | 52 | mA | $V_{C C}=\operatorname{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations


AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Mil } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{A}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to CP | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to CP | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{s}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{C E P}$ or $\overline{C E T}$ to CP | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(\mathrm{H}) \\ & \operatorname{tn}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{CEP}}$ or $\overline{\mathrm{CET}}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $U \overline{\mathrm{D}}$ or $\overline{\mathrm{PE}}$ to CP | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(\mathrm{H}) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW U/D or $\overline{\mathrm{PE}}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ <br> $t_{w}$ (L) | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.5 \\ & 6.5 \end{aligned}$ |  |  |  |  |  |  | ns | 3-7 |

[^7]
## 54F/74F174

## Hex D Flip-Flop

(With Master Reset)

## Description

The 'F174 is a high-speed hex D flip-flop. The device is used primarily as a 6 -bit edge-triggered storage register. The information on the $D$ inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ceramic <br> DIP (D) | 74 F 174 PC |  | 6 B |
| Flatpak <br> $(F)$ | 74 F 174 DC | 54 F 174 DM | 4 L |



$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{5}$ | Data Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\overline{M R}$ | Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| Q $_{0}-Q_{5}$ | Outputs | $25 / 12.5$ |

## Functional Description

The 'F174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset ( $\overline{\mathrm{MR}})$ are common to all flipflops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset ( $\overline{\mathrm{MR}}$ ) will force all outputs LOW independent of Clock or Data inputs. The 'F174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Truth Table

| INPUTS | OUTPUTS |
| :---: | :---: |
| $@ t_{n}, \overline{M R}=H$ | $@ t_{n}+1$ |
| $D_{n}$ | $Q_{n}$ |
| $H$ | $H$ |
| $L$ | $L$ |

$t_{n}=$ Bit time before clock pulse
$t_{n+1}=$ Bit time after clock pulse
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  |  | 45 | mA | $\begin{aligned} & V_{C C}=M a x, \\ & D_{n}=\overline{M R}=4.5 \mathrm{~V} \\ & C P=\zeta \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | $\begin{gathered} 54 \mathrm{~F} / 74 \mathrm{~F} \\ T_{A}=+25^{\circ} \mathrm{C} \\ V_{C C}=+5.0 \mathrm{~V} \\ C L=50 \mathrm{pF} \end{gathered}$ |  |  | 54 |  | 74 |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 | 140 |  |  |  |  |  | MHz | 3-1, 3-7 |
| tpLH <br> tpHL | Propagation Delay CP to $Q_{n}$ | $\begin{aligned} & 3.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 10 \end{array}$ |  |  |  |  | ns | 3-1, 3-7 |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ |  | 10 | 14 |  |  |  |  | ns | 3-1, 3-11 |

AC Operating Requirements: See Section 3 for waveforms


Test limits in screened columns are preliminary.

## 54F/74F175

## Quad D Flip-Flop

## Description

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- Asynchronous Common Reset
- True and Complement Output

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \%, \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F175PC |  | 9B |
| Ceramic DIP (D) | 74F175DC | 54F175DM | 6B |
| Flatpak (F) |  | 54F175FM | 4L |



Logic Symbol

$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $D_{0}-D_{3}$ | Data Inputs | $0.5 / 0.375$ |
| $C P$ | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\overline{M R}$ | Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| $Q_{0}-Q_{3}$ | True Outputs | $25 / 12.5$ |
| $Q_{0}-Q_{3}$ | Complement Outputs | $25 / 12.5$ |

## Functional Description

The 'F175 consists of four edge-triggered D flip-flops with individual $D$ inputs and $Q$ and $\bar{Q}$ outputs. The Clock and Master Reset are common. The four flipflops will store the state of their individual $D$ inputs on the LOW-to-HIGH clock (CP) transition, causing individual $Q$ and $\bar{Q}$ outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and $\overline{\mathrm{Q}}$ outputs HIGH independent of Clock or Data inputs. The ' F 175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

## Truth Table

| INPUTS | OUTPUTS |  |
| :---: | :---: | :---: |
| $@ \mathrm{t}_{\mathrm{n}}, \overline{\mathrm{MR}}=\mathrm{H}$ | $@ \mathrm{t}_{\mathrm{n}}+1$ |  |
| $\mathrm{D}_{\mathrm{n}}$ | $\mathrm{Q}_{\mathrm{n}}$ | $\overline{\mathrm{Q}}_{\mathrm{n}}$ |
| L | L | H |
| H | H | L |

$t_{n}=$ Bit time before clock positive-going transition $t_{n+1}=$ Bit time after clock positive-going transition
$H=H I G H$ Voltage Level
$L=$ LOW Voltage Level

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 22.5 | 34 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{D}_{\mathrm{n}}=\overline{\mathrm{MR}}=4.5 \mathrm{~V} \\ & \mathrm{CP}=\Gamma \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\left\lvert\, \begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}\right.$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 | 140 |  | 100 |  | 100 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ or $\bar{Q}_{n}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 8.5 \\ 10.5 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ | 4.5 | 9.0 | 11.5 | 4.5 | 15 | 4.5 | 13 | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| tplH | Propagation Delay $\overline{M R}$ to $\bar{Q}_{n}$ | 4.0 | 6.5 | 8.0 | 4.0 | 10 | 4.0 | 9.0 | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms


## 54F/74F181

## 4-Bit Arithmetic Logic Unit

## Description

The 'F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is $40 \%$ faster than the Schottky ALU and only consumes 30\% as much power.

- Provides 16 Arithmetic Operations

Add, Subtract, Compare, Double, Plus Twelve other Arithmetic Operations

- Provides All 16 Logic Operations of Two Variables

Exclusive-OR, Compare, AND, NAND, OR, NOR, Plus Ten Other Logic Operations

- Full Lookahead for High-speed Arithmetic Operation on Long Words

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | PkgType |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F181PC |  | 9 N |
| Ceramic DIP (D) | 74F181DC | 54F181DM | 6 N |
| Flatpak (F) |  | 54F181FM | 4M |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | $54 F / 74 F$ <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\overline{\bar{A}_{0}}-\overline{\mathrm{A}}_{3}$ | A Operand Inputs (Active LOW) | $0.5 / 1.125$ |
| $\overline{\mathrm{~B}_{0}}-\overline{\mathrm{B}}_{3}$ | B Operand Inputs (Active LOW) | $0.5 / 1.125$ |
| $\mathrm{~S}_{0}-\mathrm{S}_{3}$ | Function Select Inputs | $0.5 / 1.50$ |
| M | Mode Control Input | $0.5 / 0.375$ |
| $\mathrm{C}_{n}$ | Carry Input | $0.5 / 1.875$ |
| $\overline{\mathrm{~F}}_{0}-\overline{\mathrm{F}}_{3}$ | Function Outputs (Active LOW) | $25 / 12.5$ |
| $\mathrm{~A}=\mathrm{B}$ | Comparator Output | $\mathrm{OC}^{*} / 12.5$ |
| $\overline{\mathrm{G}}$ | Carry Generate Output (Active LOW) | $25 / 12.5$ |
| $\overline{\mathrm{P}}$ | Carry Propagate Output (Active LOW) | $25 / 12.5$ |
| $\mathrm{C}_{\mathrm{n}+4}$ | Carry Output | $25 / 12.5$ |

*OC - Open Collector

## Active-HIGH Operands



## Active-LOW Operands


$V_{C C}=$ Pin 24
GND $=\operatorname{Pin} 12$

Logic Diagram


## Functional Description

The ' $F 181$ is a 4 -bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $\mathrm{S}_{0}-\mathrm{S}_{3}$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on activeHIGH or active-LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the $\mathrm{C}_{\mathrm{n}}+4$ output, or for carry lookahead between packages using the signals $\overline{\mathrm{P}}$ (Carry Propagate) and $\overline{\mathrm{G}}$ (Carry Generate). In the Add mode, $\bar{P}$ indicates that $\bar{F}$ is 15 or more, while $\bar{G}$ indicates that $\bar{F}$ is 16 or more. In the Subtract mode, $\bar{P}$ indicates that $\bar{F}$ is zero or less, while $\bar{G}$ indicates that $\bar{F}$ is less than zero. $\bar{P}$ and $\bar{G}$ are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output ( $\mathrm{C}_{\mathrm{n}}+4$ ) signal to the Carry input ( $\mathrm{C}_{\mathrm{n}}$ ) of the next unit. For highspeed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 'F181
devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four $\bar{F}$ outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The $A=B$ output is open collector and can be wired-AND with other $\mathrm{A}=\mathrm{B}$ outputs to give a comparison for more than four bits. The $A=B$ signal can also be used with the $C_{n}+4$ signal to indicate $A>B$ and $A<B$.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates $A$ minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

## Function Table

| MODE SELECT INPUTS |  |  |  | ACTIVE-LOW OPERANDS \& $\mathrm{F}_{\mathrm{n}}$ OUTPUTS |  | ACTIVE-HIGH OPERANDS \& $\mathrm{F}_{\mathrm{n}}$ OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S 1 | So | $\begin{aligned} & \text { LOGIC } \\ & (M=H) \end{aligned}$ | ARITHMETIC** $(M=L)\left(C_{n}=L\right)$ | LOGIC $(M=H)$ | ARITHMETIC** $(M=L)\left(C_{n}=H\right)$ |
| L | L | L | L | $\bar{A}$ | A minus 1 | $\overline{\text { A }}$ | A |
| L | L | L | H | $\overline{\mathrm{AB}}$ | AB minus 1 | $\overline{A+B}$ | A + B |
| L | L | H | L | $\bar{A}+\mathrm{B}$ | $A \bar{B}$ minus 1 | $\bar{A} B$ | $A+\bar{B}$ |
| L | L | H | H | Logic 1 | minus 1 | Logic 0 | minus 1 |
| L | H | L | L | $\overline{A+B}$ | A plus ( $A+\bar{B}$ ) | $\overline{\mathrm{AB}}$ | A plus $A \bar{B}$ |
| L | H | L | H |  | $A B$ plus $(A+\bar{B})$ |  | ( $A+B$ ) plus $A \bar{B}$ |
| L | H | H | L | $\bar{A}+\mathrm{B}$ | A minus B minus 1 | $A \oplus B$ | A minus B minus 1 |
| L | H | H | H | $A+\bar{B}$ | $A+\bar{B}$ | $A \bar{B}$ | $A \bar{B}$ minus 1 |
| H | L | L | L | $\bar{A} B$ | A plus ( $A+B$ ) | $\bar{A}+B$ | A plus AB |
| H | L | L | H | $A \oplus B$ | A plus B | $\bar{A} \oplus+B$ | A plus B |
| H | L | H | L | B | $A \bar{B}$ plus ( $A+B$ ) | B | $(A+\bar{B})$ plus $A B$ |
| H | L | H | H | A + B | $A+B$ | AB | $A B$ minus 1 |
| H | H | L | L | Logic 0 | A plus $\mathrm{A}^{*}$ | Logic 1 | A plus $\mathrm{A}^{*}$ |
| H | H | L | H | $A \bar{B}$ | $A B$ plus $A$ | A $+\bar{B}$ | ( $A+B$ ) plus $A$ |
| H | H | H | L | $A B$ | $A \bar{B}$ minus $A$ | $A+B$ | $(A+\bar{B})$ plus $A$ |
| H | H | H | H | A | A | A | A minus 1 |

[^8]DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| IOH | Output HIGH Current |  |  | 250 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VOH}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{~A}=\mathrm{B} \end{aligned}$ |
| Icc | Power Supply Current |  | 43 | 65 | mA | $\mathrm{V}_{C C}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter |  | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\left\{\begin{array}{l} T_{A}, V_{C C}= \\ \mathrm{Mil} \\ C_{L}=50 \mathrm{pF} \end{array}\right.$ |  | $\left\{\begin{array}{c} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ C o m \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{array}\right.$ |  |  |  |
|  | Path | Mode | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | $\mathrm{C}_{n}$ to $\mathrm{C}_{n}+4$ |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 12 \\ 11.5 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | $\overline{\mathrm{A}}$ or $\bar{B}$ to $\mathrm{C}_{n}+4$ | Sum | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 9.4 \end{array}$ | $\begin{aligned} & 13 \\ & 12 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 18 \\ & 17 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 14 \\ & 13 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tpLH <br> tphL | $\overline{\mathrm{A}}$ or $\bar{B}$ to $\mathrm{C}_{n}+4$ | Dif | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 10.8 \\ 10 \end{array}$ | $\begin{aligned} & 14 \\ & 13 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 19.5 \\ 18 \end{array}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 15 \\ & 14 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{C}_{n}$ to $\overline{\mathrm{F}}$ | Any | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{G}}$ | Sum | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | ns | $\begin{aligned} & 3-4 \\ & 3-4 \end{aligned}$ |
| tple tpHL | $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{G}}$ | Dif | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.3 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 12 \\ 13.5 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tpLH <br> tpHL | $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{P}}$ | Sum | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 10.5 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | $\overline{\mathrm{A}}$ or $\bar{B}$ to $\bar{P}$ | Dif | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.8 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 12 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 9.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | $\overline{A_{i}}$ to $\overline{B_{i}}$ to $\overline{F_{i}}$ | Sum | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.2 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 14 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-3 \\ 3-4 \end{gathered}$ |
| tpLH tphL | $\overline{A_{i}}$ or $\overline{B_{i}}$ to $\overline{F_{i}}$ | Dif | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 8.2 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{array}{r} 15.5 \\ 15.5 \end{array}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-3 \\ 3-4 \end{gathered}$ |
| tpLH <br> tPHL | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to Any $\bar{F}$ | Sum | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.8 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 10 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 15.5 \\ 14 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 11 \end{array}$ | ns | $\begin{gathered} 3-1,3-3 \\ 3-4 \end{gathered}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Any $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to Any $\bar{F}$ | Dif | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 9.4 \\ & 9.4 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $4.5$ | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-3 \\ 3-4 \end{gathered}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\overline{\mathrm{F}}$ | Logic | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 12.5 \\ 14 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-3 \\ 3-4 \end{gathered}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | $\overline{\mathrm{A}}$ or $\overline{\mathrm{B}}$ to $\mathrm{A}=\mathrm{B}$ | Dif | $\begin{array}{r} 11 \\ 7.0 \end{array}$ | $\begin{array}{r} 18.5 \\ 9.8 \end{array}$ | $\begin{array}{r} 27 \\ 12.5 \end{array}$ | $\begin{aligned} & 11 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 35 \\ 17.5 \end{array}$ | $\begin{array}{r} 11 \\ 7.0 \end{array}$ | $\begin{array}{r} 29 \\ 13.5 \\ \hline \end{array}$ | ns | $\begin{gathered} 3-1,3-3 \\ 3-4 \end{gathered}$ |

Test limits in screened columns are preliminary.

## 54F/74F182

## Carry Lookahead Generator

## Description

The 'F182 is a high-speed carry lookahead generator. It is generally used with the 'F181, 'F381 or 29F01 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

- Provides Lookahead Carries across a Group of Four ALUs
- Multi-level Lookahead High-speed Arithmetic Operation over Long Word Lengths

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic <br> DIP (P) | 74F182PC |  | 9B |
| Ceramic DIP (D) | 74F182DC | 54F182DM | 7B |
| Flatpak (F) |  | 54F182FM | 4L |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | $\begin{gathered} \text { 54F/74F (U.L.) } \\ \text { HIGH/LOW } \end{gathered}$ |
| :---: | :---: | :---: |
| $\mathrm{C}_{n}$ | Carry Input | 0.5/0.75 |
| $\overline{\mathrm{G}}, \overline{\mathrm{G}}_{2}$ | Carry Generate Inputs (Active LOW) | 0.5/5.25 |
| $\overline{\mathrm{G}_{1}}$ | Carry Generate Input (Active LOW) | 0.5/6.0 |
| $\overline{\mathrm{G}}_{3}$ | Carry Generate Input (Active LOW) | 0.5/3.0 |
| $\overline{P_{0}}, \bar{P}_{1}$ | Carry Propagate Inputs (Active LOW) | 0.5/3.0 |
| $\overline{P_{2}}$ | Carry Propagate Input (Active LOW) | 0.5/2.25 |
| $\overline{P_{3}}$ | Carry Propagate Input (Active LOW) | 0.5/1.5 |
| $C_{n}+x-C_{n}+z$ | Carry Outputs | 25/12.5 |
| $\overline{\mathrm{G}}$ | Carry Generate Output (Active LOW) | 25/12.5 |
| $\bar{P}$ | Carry Propagate Output (Active LOW) | 25/12.5 |

Logic Symbol


## Functional Description

The 'F182 carry lookahead generator accepts up to four pairs of active-LOW Carry Propagate ( $\overline{\mathrm{P}_{0}}-\overline{\mathrm{P}}_{3}$ ) and Carry Generate ( $\left.\overline{\mathrm{G}}_{0}-\overline{\mathrm{G}}_{3}\right)$ signals and an activeHIGH Carry input ( $\mathrm{C}_{n}$ ) and provides anticipated active-HIGH carries ( $\left.C_{n}+x, C_{n}+y, C_{n}+z\right)$ across four groups of binary adders. The 'F182 also has active-LOW Carry Propagate $(\overline{\mathrm{P}})$ and Carry Generate $(\bar{G})$ outputs which may be used for further levels of look-ahead. The logic equations provided at the outputs are:

Also, the 'F182 can be used with binary ALU's in an active-LOW or active-HIGH input operand mode. The connections (Figure a) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 'F181 or 'F381.

$$
\begin{aligned}
& \mathrm{C}_{n+x}=\mathrm{G}_{0}+\mathrm{P}_{0} C_{n} \\
& C_{n+y}=G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{n} \\
& C_{n+z}=G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{n} \\
& G \quad=\frac{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}{\mathrm{P}} \quad=\quad=P_{3} P_{2} P_{1} P_{0}
\end{aligned}
$$

Fig. a 32-Bit ALU with Ripple Carry between 16-Bit Lookahead ALUs

*ALUs may be either 'F181, 'F381 or 2901A

## Logic Diagram



Truth Table

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{n}$ | $\bar{G}_{0}$ | $\bar{P}_{0}$ | $\overline{\mathrm{G}}_{1}$ | $\bar{P}_{1}$ | $\overline{\mathrm{G}}_{2}$ | $\bar{P}_{2}$ | $\bar{G}_{3}$ | $\bar{P}_{3}$ | $\mathrm{C}_{n+x}$ | $\mathrm{C}_{\mathrm{n}+\mathrm{y}}$ | $\mathrm{C}_{n+2}$ | $\overline{\mathrm{G}}$ | $\overline{\mathrm{P}}$ |
| x | H | H |  |  |  |  |  |  | L |  |  |  |  |
| L | H | X |  |  |  |  |  |  | L |  |  |  |  |
| X | L | X |  |  |  |  |  |  | H |  |  |  |  |
| H | X | L |  |  |  |  |  |  | H |  |  |  |  |
| x | x | X | H | H |  |  |  |  |  | L |  |  |  |
| X | H | H | H | X |  |  |  |  |  | L |  |  |  |
| L | H | X | H | X |  |  |  |  |  | L |  |  |  |
| x | X | X | L | X |  |  |  |  |  | H |  |  |  |
| X | L | X | X | L |  |  |  |  |  | H |  |  |  |
| H | X | L | X | L |  |  |  |  |  | H |  |  |  |
| X | x | x | X | X | H | H |  |  |  |  | L |  |  |
| x | X | X | H | H | H | X |  |  |  |  | L |  |  |
| X | H | H | H | X | H | X |  |  |  |  | L |  |  |
| L | H | X | H | X | H | X |  |  |  |  | L |  |  |
| x | X | X | X | X | L | X |  |  |  |  | H |  |  |
| X | X | X | L | X | X | L |  |  |  |  | H |  |  |
| X | L | X | x | L | X | L |  |  |  |  | H |  |  |
| H | x | L | x | L | x | L |  |  |  |  | H |  |  |
|  | x |  | x | X | X | X | H | H |  |  |  | H |  |
|  | X |  | X | X | H | H | H | X |  |  |  | H |  |
|  | X |  | H | H | H | X | H | X |  |  |  | H |  |
|  | H |  | H | X | H | X | H | x |  |  |  | H |  |
|  | X |  | X | X | x | X | L | X |  |  |  | L |  |
|  | X |  | X | X | L | X | X | L |  |  |  | L |  |
|  | X |  | L | X | X | L | X | L |  |  |  | L |  |
|  | L |  | x | L | X | L | X | L |  |  |  | L |  |
|  |  | H |  | X |  | x |  | X |  |  |  |  | H |
|  |  | X |  | H |  | X |  | x |  |  |  |  | H |
|  |  | x |  | X |  | H |  | X |  |  |  |  | H |
|  |  | x |  | X |  | X |  | H |  |  |  |  | H |
|  |  | L |  | L |  | L |  | L |  |  |  |  | L |

[^9]DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICCH | Power Supply Current (All Outputs HIGH) |  | 18.4 | 28 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \overline{\mathrm{P}}_{3}, \overline{\mathrm{G}}_{3}=4.5 \mathrm{~V}$ <br> All Other Inputs $=$ Gnd |
| ICCL | Power Supply Current (All Outputs LOW) |  | 23.5 | 36 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Max} \\ & \overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}=4.5 \mathrm{~V} \\ & \text { All Other Inputs = Gnd } \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $T_{A}, V_{C C}=$ Mil $C_{L}=50 \mathrm{pF}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH tphL | Propagation Delay <br> $C_{n}$ to $C_{n+x}, C_{n+y}, C_{n+z}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 6.8 \end{aligned}$ | 8.5 9.0 | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 11 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 10 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \frac{P_{0}}{}, \overline{P_{1}} \text { or } \overline{P_{2}} \text { to } C_{n}+x, C_{n}+y, C_{n}+z \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 3.7 \end{aligned}$ | 8.0 5.0 | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 10.7 \\ 6.5 \end{array}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay <br> $\bar{G}_{0}, \bar{G}_{1}$ or $\bar{G}_{2}$ to $C_{n+x}, C_{n+y}, C_{n+z}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 3.9 \end{aligned}$ | 8.5 5.2 | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 6.5 \end{array}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 6.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\bar{P}_{1}, \bar{P}_{2}$ or $\bar{P}_{3}$ to $\bar{G}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 10.0 \\ 8.0 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 9.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{G}}_{\mathrm{n}}$ to $\overline{\mathrm{G}}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.3 \\ & 5.7 \end{aligned}$ | 10.5 7.5 | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 8.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tPLH tPHL | Propagation Delay $\bar{P}_{n}$ to $\bar{P}$ | 3.0 2.5 | $\begin{aligned} & 5.7 \\ & 4.1 \end{aligned}$ | 7.5 5.5 | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | 11 7.5 | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 6.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F189

## 64-Bit Random Access Memory <br> (With 3-State Outputs)

## Description

The 'F189 ia a high-speed 64-bit RAM organized as a 16 -word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded onchip. The outputs are 3-state and are in the high-impedance state whenever the Chip Select $(\overline{\mathrm{CS})}$ input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

- 3-State Outputs for Data Bus Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V C C=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F189PC |  | 9B |
| Ceramic DIP (D) | 74F189DC | 54F189DM | 6B |
| Flatpak (F) |  | 54F189FM | 4L |

## Connection Diagram



$V_{C C}=\operatorname{Pin} 16$
$G N D=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | Address Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) | $0.5 / 0.75$ |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{D}_{1}-\mathrm{D}_{4}$ | Data Inputs | $0.5 / 0.375$ |
| $\mathrm{O}_{1}-\overline{\mathrm{O}_{4}}$ | Inverted Data Outputs | $25 / 12.5$ |

Function Table

| INPUTS |  | OPERATION | CONDITION OF OUTPUTS |
| :---: | :---: | :---: | :--- |
| $\overline{C S}$ | $\overline{W E}$ |  |  |
| $L$ | $L$ | Write | High Impedance <br> L |
| $H$ | Read | Complement of Stored Data |  |
| $H$ | $X$ | Inhibit | High Impedance |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$X=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | $\mathbf{5 4 F} / \mathbf{7 4 F}$ |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ $\quad$ Max |  |  |
| Icc | Power Supply Current | 37 | 55 | mA | $\mathrm{~V}_{\mathrm{Cc}}=\mathrm{Max} ; \overline{\mathrm{WE}}, \overline{\mathrm{CS}}, \mathrm{Gnd}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  |  |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & T_{A}, l \\ & \\ & \mathrm{CL}= \\ & \hline \end{aligned}$ | $\begin{aligned} & c \mathrm{c}= \\ & 10 \mathrm{pF} \end{aligned}$ | $T_{A}, V_{C C}=$ Com $C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH <br> tPHL | Access Time, HIGH or LOW $A_{n}$ to $\bar{O}_{n}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 15.5 \\ & 15.5 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Access Time, HIGH or LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{O}}{ }_{n}$ | $\begin{aligned} & 3.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 10 \end{array}$ | $\begin{aligned} & 3.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 14 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{r} 7.5 \\ 11.5 \end{array}$ | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Disable Time, HIGH or LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{O}}_{\mathrm{n}}$ | $\begin{aligned} & 2.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.5 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Write Recovery Time, HIGH or LOW $\overline{\mathrm{WE}}$ to $\overline{\mathrm{O}} \mathrm{n}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{array}{r} 13.5 \\ 9.2 \end{array}$ | $\begin{aligned} & 17 \\ & 12 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 24 \\ & 17 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{array}{r} 19.5 \\ 14 \end{array}$ | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| tphz tplz | Disable Time, HIGH or LOW $\overline{W E}$ to $\bar{O}_{n}$ | $\begin{aligned} & 3.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 4.5 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 12 \end{array}$ | $\begin{aligned} & 3.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{A}, V_{C C}= \\ M i I \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to $\bar{W} E$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | 0 |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | ns | 3-16 |
| $\begin{aligned} & \operatorname{th}_{\mathrm{n}}(\mathrm{H}) \\ & \operatorname{th}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to $\bar{W} E$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | 0 |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |
| $\begin{aligned} & \mathrm{t}_{s}(H) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $D_{n}$ to $\bar{W} E$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  | 10 10 |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to $\overline{\mathrm{W}} \mathrm{E}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | 0 |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |
| $t_{\text {s }}(\mathrm{L})$ | Setup Time LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{W}} \mathrm{E}$ | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-14 |
| th (L) | Hold Time, LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{W}} \mathrm{E}$ | 0 |  |  | 0 |  | 0 |  |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\bar{W} E$ Pulse Width LOW | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-16 |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F190

## Up/Down Decade Counter <br> (With Preset and Ripple Clock)

## Description

The 'F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-speed - $\mathbf{1 1 0} \mathbf{M H z}$ Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F190PC |  | 9B |
| Ceramic DIP (D) | 74F190DC | 54F190DM | 7B |
| Flatpak (F) |  | 54F190FM | 4L |

## Connection Diagram



Logic Symbol

$V_{c c}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $\overline{C E}$ | Count Enable Input (Active LOW) | 0.5/1.125 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.375 |
| $\mathrm{P}_{0}-\mathrm{P}_{0}$ | Parallel Data Inputs | 0.5/0.375 |
| $\overline{\text { PL }}$ | Asynchronous Parallel Load Input (Active LOW) | 0.5/0.375 |
| U/D | Up/Down Count Control Input | 0.5/0.375 |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-flop Outputs | 25/12.5 |
| $\overline{\mathrm{RC}}$ | Ripple Clock Output (Active LOW) | 25/12.5 |
| TC | Terminal Count Output (Active HIGH) | 25/12.5 |

Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Functional Description

The 'F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load $(\overline{\mathrm{PL}})$ input is LOW, information present on the Paralle! Data inputs $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ is loaded into the counter and appears on the $Q$ outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the $\overline{C E}$ input inhibits counting. When $\overline{C E}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\bar{U} / D$ input signal, as indicated in the Mode Select Table. $\overline{C E}$ and $\bar{U} / D$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/ underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until $\bar{U} / D$ is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock ( $\overline{\mathrm{RC})}$ output. The $\overline{\mathrm{RC}}$ output is normally HIGH. When CE is LOW and TC is HIGH, the $\overline{R C}$ output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the 'F191 data sheet.

## Mode Select Table

| INPUTS |  |  |  | MODE |  |
| :--- | :---: | :---: | :---: | :--- | :---: |
| $\overline{P L}$ | $\overline{C E}$ | $\bar{U} / D$ | $C P$ |  |  |
| $H$ | $L$ | $L$ | $J$ | Count Up |  |
| $H$ | $L$ | $H$ | $J$ | Count Down |  |
| $L$ | $X$ | $X$ | $X$ | Preset (Asyn.) |  |
| $H$ | $H$ | $X$ | $X$ | No Change (Hold) |  |

## $\overline{\mathrm{RC}}$ Truth Table

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{C E}$ | TC* | CP | $\overline{\mathrm{RC}}$ |
| L | H | 凹 | T |
| H | X | X | H |
| X | L | X | H |

*TC is generated internally
H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

State Diagram


COUNT UP $\longrightarrow$
COUNT DOWN $\rightarrow-$

DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 38 | 55 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 | F | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & T_{A}, V \\ & M \\ & C_{L}= \end{aligned}$ | $100=$ $50 \mathrm{pF}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 80 | 110 |  | 80 |  | 80 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \\ & \hline \end{aligned}$ | Propagation Delay CP to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.5 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10 \end{array}$ | 3.0 3.0 | $\begin{array}{r} 12.5 \\ 14 \end{array}$ | 3.0 3.0 | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to TC | $\begin{aligned} & 8.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 16 \\ & 13 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 22.5 \\ 18 \end{array}$ | $\begin{aligned} & 8.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 17 \\ & 14 \end{aligned}$ |  |  |
| tpLH <br> tphL | Propagation Delay CP to $\overline{R C}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 8.0 \end{aligned}$ | 4.0 3.0 | $\begin{array}{r}13.5 \\ 11 \\ \hline\end{array}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 9.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay <br> $\bar{U} / D$ to $\overline{R C}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 9.0 \end{array}$ | $\begin{aligned} & 18 \\ & 12 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 25.5 \\ 17 \end{array}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 19 \\ & 13 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-2 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay <br> $\bar{U} / D$ to TC . | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 15.5 \\ & 15.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $P_{n}$ to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 8.0 \end{aligned}$ | $\begin{array}{r} 4.6 \\ 13.4 \end{array}$ | $\begin{array}{r} 7.0 \\ 17 \end{array}$ | $\begin{aligned} & 3.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 24 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 8.0 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 18 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay PL to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & 11 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 15.5 \\ 21 \end{array}$ | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 16 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \text { TA, }_{A} \text { VCC }= \\ \text { Mil } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to $\overline{\mathrm{PL}}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |
| $t_{s}(L)$ | Setup Time LOW <br> $\overline{C E}$ to CP | 10 |  |  | 10 |  | 10 |  | ns | 3-5 |
| th (L) | Hold Time LOW $\overline{C E}$ to $C P$ | 0 |  |  | 0 |  | 0 |  |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\text { PL Pulse Width LOW }}$ | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-11 |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | CP Pulse Width LOW | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-7 |
| trec | Recovery Time $\overline{\mathrm{PL}}$ to CP | 7.0 |  |  | 7.0 | f | 7.0 |  | ns | 3-11 |

Test limits in screened columns are preliminary.

# 54F/74F191 

Up/Down Binary Counter<br>(With Preset and Ripple Clock)

## Description

The ' F 191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-Speed - $\mathbf{1 1 0} \mathbf{~ M H z}$ Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Flatpak <br> (F) | 74 F 191 DC |  | 7 C |

## Connection Diagram



Logic Symbol

$\mathrm{V}_{\mathrm{cc}}=$ Pin 16
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $\overline{C E}$ | Count Enable Input (Active LOW) | 0.5/1.125 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.375 |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | 0.5/0.375 |
| $\overline{\text { PL }}$ | Asynchronous Parallel Load Input (Active LOW) | 0.5/0.375 |
| U/D | Up/Down Count Control Input | 0.5/0.375 |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-flop Outputs | 25/12.5 |
| $\overline{\mathrm{RC}}$ | Ripple Clock Output (Active LOW) | 25/12.5 |
| TC | Terminal Count Output (Active HIGH) | 25/12.5 |

## Functional Description

The 'F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load $(\overline{\mathrm{PL}})$ input is LOW, information present on the Parallel Data inputs ( $\mathrm{P}_{0}-\mathrm{P}_{3}$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{C E}$ input inhibits counting. When $\overline{C E}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\bar{U} / D$ input signal, as indicated in the Mode Select Table. $\overline{C E}$ and $\bar{U} / D$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

## Mode Select Table

| INPUTS |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{CE}}$ | U/D |  |  |
| H | L | L | 」 | Count Up |
| H | L | H | $\checkmark$ | Count Down |
| L | X | X | X | Preset (Asyn.) |
| H | H | X | $\times$ | No Change (Hold) |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Two types of outputs are provided as overflow/ underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until $\bar{U} / D$ is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock ( $\overline{R C}$ ) output. The $\overline{\mathrm{RC}}$ output is normally

HIGH. When $\overline{\mathrm{CE}}$ is LOW and TC is HIGH, the $\overline{\mathrm{RC}}$ output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures a and b. In Figure a, each $\overline{\mathrm{RC}}$ output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on $\overline{\mathrm{CE}}$ inhibits the $\overline{\mathrm{RC}}$ output pulse, as indicated in the $\overline{\mathrm{RC}}$ Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.
$\overline{\mathrm{RC}}$ Truth Table

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{C E}$ |  |  | TC |
| L | CP | $\overline{R C}$ |  |
| $H$ | $X$ | Y | U |
| $X$ | L | $X$ | $H$ |
| X | $H$ |  |  |

*TC is generated internally

A method of causing state changes to occur simultaneously in all stages in shown in Figure b. All clock inputs are driven in parallel and the $\overline{\mathrm{RC}}$ outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negativegoing edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the $\overline{\mathrm{RC}}$ output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure $c$ avoids ripple delays and their associated restrictions. The $\overline{\mathrm{CE}}$ input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own $\overline{\mathrm{CE}}$.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Fig. a N-Stage Counter Using Ripple Clock


Fig. b Synchronous N-Stage Counter Using Ripple Carry/Borrow


Fig. c Synchronous N-Stage Counter with Parallel Gated Carry/Borrow


DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 38 | 55 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}, V \\ M \\ C_{L}= \end{gathered}$ | $\begin{aligned} & c c= \\ & 11 \\ & 11 \\ & 50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 80 | 110 |  | 80 |  | 80 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.5 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 14 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to TC | $\begin{aligned} & 8.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.5 \end{array}$ | $\begin{aligned} & 16 \\ & 13 \end{aligned}$ | 8.0 5.0 | 22.5 18 | 8.0 5.0 | $\begin{aligned} & 17 \\ & 14 \end{aligned}$ |  |  |
| tpLH <br> tpHL | Propagation Delay CP to $\overline{R C}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 8.0 \end{aligned}$ | 4.0 3.0 | 13.5 11 | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 9.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{C E}$ to $\overline{R C}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ |  |  |
| tplH tpHL | Propagation Delay $\bar{U} / D$ to $\overline{R C}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 9.0 \end{array}$ | $\begin{aligned} & 18 \\ & 12 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 25.5 \\ 17 \end{array}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 19 \\ & 13 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-2 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay U/D to TC | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ | 3.0 3.0 | 15.5 15.5 | 3.0 3.0 | 12 12 |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $P_{n}$ to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 8.0 \end{aligned}$ | $\begin{array}{r} 4.6 \\ 13.4 \end{array}$ | $\begin{array}{r} 7.0 \\ 17 \end{array}$ | $\begin{array}{r} 3.0 \\ 8.0 \end{array}$ | $\begin{aligned} & 10 \\ & 24 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 8.0 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 18 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tple tphL | Propagation Delay PL to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & 11 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 15.5 \\ 21 \end{array}$ | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 16 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \text { TA, } V_{C C}= \\ & \text { MiII } \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{ts}_{\text {S }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 5.0 |  |  | 5.0 |  | 5.0 |  | ns | 3-14 |
| $t_{s}(\mathrm{~L})$ | $\mathrm{P}_{\mathrm{n}}$ to $\overline{\mathrm{PL}}$ | 8.0 |  |  | 8.0 |  | 8.0 |  |  |  |
| th (H) | Hold Time, HIGH or LOW | 3.0 |  |  | 3.0 |  | 3.0 |  |  |  |
| th (L) | $\mathrm{P}_{\mathrm{n}}$ to $\overline{\mathrm{PL}}$ | 3.0 |  |  | 3.0 |  | 3.0 |  |  |  |
| $t_{\text {s }}$ (L) | Setup Time LOW $\overline{C E}$ to $C P$ | 10 |  |  | 10 |  | 10 |  | ns | 3-5 |
| th (L) | Hold Time LOW $\overline{C E}$ to $C P$ | 0 |  |  | 0 | 0 | 0 |  |  |  |
| $t_{w}(L)$ | $\overline{\text { PL Pulse Width, LOW }}$ | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-11 |
| $\mathrm{tw}_{\mathbf{w}}(\mathrm{L})$ | CP Pulse Width, LOW | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-7 |
| trec | Recovery Time $\overline{\mathrm{PL}}$ to CP | 7.0 |  |  | 7.0 |  | 7.0 |  | ns | 3-11 |

Test limits in screened columns are preliminary.

## 54F/74F192

## Up/Down Decade Counter <br> (With Separate Up/Down Clocks)

## Description

The 'F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-toHIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load ( $\overline{\mathrm{PL}}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F192PC |  | 9B |
| Ceramic DIP (D) | 74F192DC | 54F192DM | 6B |
| Flatpak (F) |  | 54F192FM | 4L |



$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CPU | Count Up Clock Input (Active Rising Edge) | $0.5 / 0.75$ |
| CPD | Count Down Clock Input (Active Rising Edge) | $0.5 / 0.75$ |
| MR | Asynchronous Master Reset Input (Active HIGH) | $0.5 / 0.375$ |
| PL | Asynchronous Parallel Load Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | $0.5 / 0.375$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-flop Outputs | $25 / 12.5$ |
| TCD | Terminal Count Down (Borrow) Output (Active LOW) | $25 / 12.5$ |
| $\mathrm{TCu}^{2}$ | Terminal Count Up (Carry) Output (Active LOW) | $25 / 12.5$ |

## Functional Description

The ' F 192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up ( $\overline{\mathrm{TCu}}$ ) and Terminal Count Down ( $\overline{\mathrm{TC}}$ ) outputs are normally HIGH. When the circuit has reached the maximum count state 9 , the next HIGH-to-LOW transition of the Count Up Clock

## Function Table

| $M R$ | $\overline{P L}$ | $C P U$ | CPD | MODE |
| :---: | :---: | :---: | :---: | :--- |
| $H$ | $X$ | $X$ | $X$ | Reset (Asyn.) |
| $L$ | $L$ | $X$ | $X$ | Preset (Asyn.) |
| $L$ | $H$ | $H$ | $H$ | No Change |
| $L$ | $H$ | - | $H$ | Count Up |
| $L$ | $H$ | $H$ | - | Count Down |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
will cause $\overline{T C u}$ to go LOW. $\overline{T C u}$ will stay LOW until CPu goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays, Similarly, the $\overline{T C D}$ output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$
\begin{aligned}
& \overline{T C u}=\mathrm{Q}_{0} \bullet \mathrm{Q}_{3} \bullet \overline{\mathrm{CPu}} \\
& \overline{\mathrm{TCD}}=\overline{\mathrm{Q}_{0}} \bullet \overline{\mathrm{Q}_{1}} \cdot \overline{\mathrm{Q}_{2}} \cdot \overline{\mathrm{Q}_{3}} \bullet \overline{\mathrm{CPD}}
\end{aligned}
$$

The 'F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load $\overline{(\mathrm{PL})}$ and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input ( $\mathrm{P}_{0}-\mathrm{P}_{3}$ ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each $Q$ output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-toHIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

## State Diagram



## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 30 | 45 | mA | $\mathrm{V}_{\text {cc }}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

$\square$ Test limits in screened columns are preliminary.

AC Characteristics (Cont'd): See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ V C C=+5.0 \mathrm{~V} \\ \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V} C \mathrm{CC}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\left\{\begin{array}{c} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{array}\right.$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tplH <br> tphl | Propagation Delay $P_{n}$ to $Q_{n}$ | 3.0 5.0 | 5.0 9.0 | 7.0 12.5 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay PL to Qn | 4.0 4.5 | 7.0 | $\begin{array}{r} 10 \\ 10.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tPHL | Propagation Delay MR to $Q_{n}$ | 5.5 | 9.5 | 13.5 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| tPLH | Propagation Delay MR to $\overline{T C u}$ | 7.5 | 13 | 18 |  |  |  |  |  |  |
| tPHL | Propagation Delay MR to $\overline{T C D}$ | 7.0 | 12 | 17 |  |  |  |  |  |  |
| tplH <br> tpHL | Propagation Delay $\overline{P L}$ to $\overline{T C u}$ or $\overline{T C_{D}}$ | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 13 \\ & 10 \end{aligned}$ | $\begin{aligned} & 18 \\ & 14 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tpHL | Propagation Delay $P_{n}$ to $\overline{T C u}$ or $\overline{T C_{D}}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 11 \end{aligned}$ | $\begin{array}{r} 21 \\ 15.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Mil } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\mathrm{tw}_{\text {w }}(\mathrm{L})$ | $\overline{\text { PL Pulse Width LOW }}$ | 12 |  |  |  |  |  |  | ns | 3-11 |
| $t_{w}(\mathrm{~L})$ | CPu or CPd Pulse Width LOW | 8.0 |  |  |  |  |  |  | ns | 3-7 |
| $\left.\mathrm{tw}^{\text {( }} \mathrm{H}\right)$ | MR Pulse Width HIGH | 8.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{\text { PL to CPu or CPD }}$ | 10 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time MR to CPu or CPd | 6.0 |  |  |  |  |  |  | ns | 3-11 |

Test limits in screened columns are preliminary.

## 54F/74F193

## Up/Down Binary Counter (With Separate Up/Down Clocks)

## Description

The 'F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load $(\overline{\mathrm{PL}}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CPU | Count Up Clock Input (Active Rising Edge) | $0.5 / 0.75$ |
| CPD | Count Down Clock Input (Active Rising Edge) | $0.5 / 0.75$ |
| MR | Asynchronous Master Reset Input (Active HIGH) | $0.5 / 0.375$ |
| PL | Asynchronous Parallel Load Input (Active LOW) | $0.5 / 0.375$ |
| $P_{0}-P_{3}$ | Parallel Data Inputs | $0.5 / 0.375$ |
| $Q_{0}-Q_{3}$ | Flip-flop Outputs | $25 / 12.5$ |
| $T C_{0}$ | Terminal Count Down (Borrow) Output (Active LOW) | $25 / 12.5$ |
| $T C_{u}$ | Terminal Count Up (Carry) Output (Active LOW) | $25 / 12.5$ |

## Function Description

The 'F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up ( $\overline{\mathrm{TCU}}$ ) and Terminal Count Down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state 15 , the next HIGH-to-LOW transition of the Count Up Clock
will cause $\overline{T C u}$ to go LOW. $\overline{\text { TCu }}$ will stay LOW until CP g goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the $\overline{T C_{D}}$ output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.
$\overline{\mathrm{TCu}}=\mathrm{Q}_{0} \bullet \frac{\mathrm{Q}_{1}}{} \bullet \mathrm{Q}_{2} \bullet \mathrm{Q}_{3} \bullet \overline{\mathrm{CP}}$
$\overline{\mathrm{TCD}}=\overline{\mathrm{Q}_{0}} \bullet \overline{\mathrm{Q}_{1}} \bullet \overline{\mathrm{Q}_{2}} \bullet \overline{\mathrm{Q}_{3}} \bullet \overline{\mathrm{CP}}$

The 'F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load $\overline{(\mathrm{PL})}$ and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input ( $P_{0}-P_{3}$ ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-toHIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

State Diagram


## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 80 |  |  |  | 80 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CPu or CPD to TCu | $\begin{aligned} & 5.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 8.0 \end{array}$ |  | $\begin{aligned} & 5.0 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tPLH tPHL | Propagation Delay CPu or CPD to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | 9.5 9.5 |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |

AC Characteristics (Cont'd): See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  |  |  | $\begin{gathered} \mathbf{7 4 F} \\ \hline \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Mil} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $P_{n}$ to $Q_{n}$ | $\begin{aligned} & 3.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 11.5 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 7.5 \\ 12.5 \\ \hline \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay $\overline{\text { PL }}$ to $Q_{n}$ | $\begin{aligned} & 4.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 9.5 \\ 10 \end{array}$ |  |  | $\begin{aligned} & 4.0 \\ & 4.5 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 11 \\ \hline \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tPHL | Propagation Delay MR to $Q_{n}$ | 5.5 | 9.5 | 12 |  |  | 5.5 | 13 |  |  |
| tpl | Propagation Delay MR to TCu | 8.0 | 13 | 17 |  |  | 8.0 | 18 | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| tPHL | Propagation Delay MR to $\overline{T C_{D}}$ | 7.0 | 12 | 15.5 |  |  | 7.0 | 16.5 |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{PL}}$ to $\overline{\mathrm{TC}} \mathrm{or} \overline{\mathrm{TC}}$ | $\begin{aligned} & 8.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 13 \\ & 11 \end{aligned}$ | $\begin{array}{r} 17 \\ 15.5 \end{array}$ |  |  | $\begin{aligned} & 8.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 18 \\ 16.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay <br> $P_{n}$ to $\overline{T C u}$ or $\overline{T C_{D}}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 11 \end{aligned}$ | 18.5 14 |  |  | $\begin{aligned} & 9.0 \\ & 6.5 \\ & \hline \end{aligned}$ |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{MiI}}=$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to $\overline{\mathrm{PL}}$ | $\begin{aligned} & 5.0 \\ & 8.0 \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\text { PL Pulse Width LOW }}$ | 12 |  |  |  |  | 12 |  | ns | 3-11 |
| $\mathrm{tw}^{\text {(L) }}$ | CPu or CPD Pulse Width LOW | 8.0 |  |  |  |  | 8.0 |  | ns | 3-7 |
| $\mathrm{tw}^{(H)}$ | MR Pulse Width HIGH | 8.0 |  |  |  |  | 8.0 |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{PL}}$ to CPu or CPD | 10 |  |  |  |  | 10 |  | ns | 3-11 |
| trec | Recovery Time MR to CPu or CPD | 6.0 |  |  |  |  | 6.0 |  | ns | 3-11 |

## 54F/74F194

## 4-Bit Bidirectional Universal Shift Register

## Description

The 'F194 is a high-speed 4-bit bidirectional universal shift register. As a highspeed, multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serialparallel, parallel-serial, and parallel-parallel data register transfers. The 'F194 is similar in operation to the 'S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.

- Typical Shift Frequency of $150 \mathbf{~ M H z}$
- Asynchronous Master Reset
- Hold (Do Nothing) Mode
- Fully Synchronous Serial or Parallel Data Transfers

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Control Inputs | $0.5 / 0.375$ |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | $0.5 / 0.375$ |
| $\mathrm{DSR}^{\mathrm{DSL}}$ | Serial Data Input (Shift Right) | $0.5 / 0.375$ |
| CP | Serial Data Input (Shift Left) | $0.5 / 0.375$ |
| $\overline{M R}$ | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Asynchronous Master Reset Input (Active LOW) | $0.5 / 0.375$ |

## Functional Description

The 'F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select,

Parallel data $\left(P_{0}-P_{3}\right)$ and Serial data (DSR, $D_{S L}$ ) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset ( $\overline{\mathrm{MR}}$ ) overrides all other inputs and forces the outputs LOW.

Mode Select Table

| OPERATING MODE | INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{MR}}$ | $\mathrm{S}_{1}$ | $\mathrm{So}_{0}$ | DSR | DsL | $\mathrm{P}_{\mathrm{n}}$ | Qo | Q1 | Q2 | Q3 |
| Reset | L | X | X | X | X | X | L | L | L | L |
| Hold | H | 1 | 1 | X | X | $x$ | q0 | q 1 | q2 | q3 |
| Shift Left | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{h} \\ & \mathrm{~h} \end{aligned}$ | $1$ | $\begin{aligned} & x \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{1} \\ & \mathrm{q}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{2} \\ & \mathrm{q}_{2} \end{aligned}$ | $\begin{aligned} & \text { q3 } \\ & \text { q3 } \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ |
| Shift Right | $\begin{aligned} & H \\ & H \end{aligned}$ | 1 | $\begin{aligned} & \mathrm{h} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{q} 0 \\ & \mathrm{q} 0 \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{1} \\ & \mathrm{q}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{q} 2 \\ & \mathrm{q} 2 \end{aligned}$ |
| Parallel Load | H | h | h | X | X | pn | po | $\mathrm{p}_{1}$ | p2 | p3 |

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
$h=$ HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
$p_{n}\left(q_{n}\right)=$ Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.
$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 33 | 46 | mA | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~S}_{\mathrm{n}}, \overline{\mathrm{MR},}, \mathrm{D}_{\mathrm{SR}}, \mathrm{D}_{\mathrm{SL}}=4.5 \mathrm{~V} \\ & \mathrm{P}_{\mathrm{n}}=\mathrm{Gnd}, \mathrm{CP}=\boldsymbol{J} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{C C}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Shift Frequency | 105 | 150 |  | 90 |  | 90 |  | MHz | 3-1, 3-7 |
| tple | Propagation Delay | 3.5 | 5.2 | 7.0 | 3.0 | 8.5 | 3.5 | 8.0 | ns | 3-1 |
| tPHL | CP to $\mathrm{Qn}_{n}$ | 3.5 | 5.5 | 7.0 | 3.0 | 8.5 | 3.5 | 8.0 | ns | 3-7 |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ | 4.5 | 8.6 | 12 | 4.5 | 14.5 | 4.5 | 14 | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms


## 54F/74F219

## 64-Bit Random Access Memory (With 3-State Outputs)

## Connection Diagram

Logic Symbol
$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$


## Description

The 'F219 is a high-speed 64-bit RAM organized as a 16 -word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded onchip. The outputs are 3-state and are in the high-impedance state whenever the Chip Select $(\overline{\mathrm{CS})}$ input is HIGH. The outputs are active only in the Read mode. This device is similar to the 'F189 but features non-inverting, rather than inverting, data outputs.

- 3-State Outputs for Data Bus Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 10 \%, \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F219PC |  | 9B |
| Ceramic DIP (D) | 74F219DC | 54F219DM | 6B |
| Flatpak (F) |  | 54F219FM | 4L |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | Address Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) | $0.5 / 0.75$ |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{D}_{1}-\mathrm{D}_{4}$ | Data Inputs | $0.5 / 0.375$ |
| $\mathrm{O}_{1}-\mathrm{O}_{4}$ | 3-State Data Outputs | $25 / 12.5$ |

## Function Table

| INPUTS |  | OPERATION | CONDITION OF OUTPUTS |
| :---: | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WE}}$ |  |  |
| L | L | Write | High Impedance |
| L | H | Read | Complement of Stored Data |
| H | X | Inhibit | High Impedance |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \text { Voltage Level } \\
& \mathrm{L}=\mathrm{LOW} \text { Voltage Level } \\
& \mathrm{X}=\text { Immaterial }
\end{aligned}
$$

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 37 | 55 | mA | $V_{C C}=M a x ; \overline{W E}, \overline{C S}$, Gnd |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter |  | F/74F |  | 54 |  | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \\ & C L=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min | Max | Min Max |  |  |
| tpLH <br> tPHL | Access Time, HIGH or LOW $A_{n}$ to $\mathrm{O}_{n}$ | 8.0 <br> 8.0 | 12 | 15.5 <br> 15.5 |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tPZL } \end{aligned}$ | Access Time, HIGH or LOW $\overline{\mathrm{CS}}$ to $\mathrm{O}_{\mathrm{n}}$ | 3.5 5.5 | 5.0 8.0 | $\begin{array}{r} 6.5 \\ 10 \end{array}$ |  |  |  | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Disable Time, HIGH or LOW $\overline{C S}$ to $O_{n}$ | $\begin{aligned} & 2.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 5.6 \end{aligned}$ |  |  |  | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpZL } \end{aligned}$ | Write Recovery Time, HIGH or LOW $\overline{W E}$ to $\mathrm{O}_{\mathrm{n}}$ | $9.0$ | $\begin{array}{r} 13.5 \\ 9.2 \end{array}$ | $\begin{aligned} & 17 \\ & 12 \end{aligned}$ |  |  |  | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Disable Time, HIGH or LOW $\overline{W E}$ to $O_{n}$ | 3.5 4.5 | 5.0 6.5 | 6.5 8.5 |  |  |  | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74 |  | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25 \\ & V_{C C}=+5 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & 0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{Mil}}= \\ \text { Mil } \end{gathered}$ | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Com } \end{gathered}$ |  |  |
|  |  | Min Typ | Max | Min Max | Min Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to $\overline{W E}$ | $0$ |  |  |  | ns | 3-16 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to $\overline{W E}$ |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to $\overline{\mathrm{WE}}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $D_{n}$ to $\overline{W E}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |
| $t_{s}(L)$ | Setup Time LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WE}}$ | 6.0 |  |  |  | ns | 3-14 |
| th (L) | Hold Time, LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WE}}$ | $0$ |  |  |  | ns | 3-14 |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | WE Pulse Width LOW | $6.0$ |  |  |  | ns | 3-16 |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F240 • 54F/74F241 • 54F/74F244 Octal Buffer/Line Driver (With 3-State Outputs)

## Description

The 'F240, 'F241 and 'F244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters/receivers which provide improved PC board density.

- Hysteresis at Inputs to Improve Noise Margins
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Sink 64 mA
- 15 mA Source Current
- Input Clamp Diodes Limit High-speed Termination Effects

Ordering Code: See Section 6

*Worst-case ('F240 enabled; 'F241, 'F244 disabled)

Truth Tables
'F240

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ | D |  |
| L | L | H |
| L | H | L |
| H | X | Z |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
'F244

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{O E}_{1}, \overline{\mathrm{OE}}_{2}$ |  |  |$)$

Z $=$ High Impedance

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Vor | Output HIGH Voltage | XM, XC | 2.4 |  |  | V | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |
|  |  | e XM | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IL}}=.5 .5 \end{aligned}$ |
|  |  | XC |  |  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ |  |
| Vol | Output LOW Voltage | XM | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ |  |  | V | $\mathrm{IOL}=48 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \\ & \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ |
|  |  | - $\quad \mathrm{XC}$ |  |  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |
| $\mathrm{V}_{\mathrm{T}+} \mathrm{V}_{\text {T- }}$ | Hysteresis Voltage |  | 0.2 | 0.4 |  |  | $\checkmark$ | $V_{C C}=$ Min |  |
| los | Output Short-circuit Current |  | -100 | -225 |  | mA | $\mathrm{V}_{\text {cc }}=$ Max, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |
| Іссн | Power Supply Current | 'F240 |  | 19 | 29 | mA | Outputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}= \\ & \operatorname{Max} \end{aligned}$ |
|  |  | ' 'F240 |  | 50 |  | mA | Outputs LOW |  |
| ICCL |  | 'F241,'F244 |  | 60 | 90 |  |  |  |
| Iccz |  | $\begin{array}{r} \text { 'F240 } \\ \text { 'F241,'F244 } \end{array}$ |  | 42 60 |  | mA | Outputs OFF |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Mil} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Com} \\ & C_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tphl | Propagation Delay <br> Data to Output ('F240) | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 4.7 \end{aligned}$ | $3.0$ | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 5.7 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpzh } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time ('F240) | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 6.9 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 10.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{gathered} 5.7 \\ 10 \end{gathered}$ | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tplz } \end{aligned}$ | Output Disable Time ('F240) | $\begin{array}{\|l\|} \hline 2.0 \\ 2.0 \end{array}$ | $\begin{aligned} & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 6.5 \\ 12.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 9.5 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay <br> Data to Output ('F241, 'F244) | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.5 \\ & \hline \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time ('F241, 'F244) | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 7.0 \\ 8.5 \\ \hline \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 8.0 \\ & \hline \end{aligned}$ | ns | $3-1$ $3-12$ |
| tphz tplz | Output Disable Time ('F241, 'F244) | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ |  | 7.0 | 2.0 2.0 | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  | 3-13 |

## 54F/74F242• 54F/74F243

## Quad Bus Transceiver <br> (With 3-State Outputs)

## Description

The 'F242 and 'F243 are quad bus transmitters/receivers designed for 4-line asynchronous 2-way data communications between data busses.

- Hysteresis at Inputs to Improve Noise Immunity
- 2-Way Asynchronous Data Bus Communication
- Input Clamp Diodes Limit High-speed Termination Effects

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{Cc}}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V} \mathrm{CC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | $74 \mathrm{~F} 242 \mathrm{PC}, 74 \mathrm{~F} 243 \mathrm{PC}$ |  | 6 A |
| Ceramic <br> DIP (D) | $74 \mathrm{~F} 242 \mathrm{DC}, 74 \mathrm{~F} 243 \mathrm{DC}$ | $54 \mathrm{~F} 242 \mathrm{DM}, 54 \mathrm{~F} 243 \mathrm{DM}$ | 31 |
| Flatpak <br> $(F)$ |  | $54 \mathrm{~F} 242 \mathrm{FM}, 54 \mathrm{~F} 243 \mathrm{FM}$ | 31 |

'F242

'F243


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\bar{E}_{1}$ | Enable Input (Active LOW) | $0.5 / 0.625$ |
| $\mathrm{E}_{2}$ | Enable Input (Active HIGH) | $0.5 / 0.625$ |
|  | Inputs ('F242) | $1.75 / 0.625^{\star}$ |
|  | Inputs ('F243) | $1.75 / 1.0^{\star}$ |
|  | Outputs | $75 / 40(30)$ |

[^10]
## Truth Tables

## 'F242

| INPUTS |  | OUTPUT |
| :--- | :--- | :---: |
| $\bar{E}_{1}$ | $D$ |  |
| $L$ | $L$ | $H$ |
| $L$ | $H$ | $L$ |
| $H$ | $X$ | $Z$ |


| INPUTS |  | OUTPUT |
| :--- | :--- | :---: |
| $E_{2}$ | $D$ |  |
| $L$ | $X$ | $Z$ |
| $H$ | $L$ | $H$ |
| $H$ | $H$ | $L$ |

$H=H I G H$ Voltage Level $L=$ LOW Voltage Level $X=$ Immaterial $\quad Z=$ High Impedance

DC Characteristics over Operating Temperature Range (unless otherwise specified)


AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Mil } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH tpHL | Propagation Delay Data to Output ('F242) | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 4.7 \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 5.7 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \\ & \hline \end{aligned}$ | Output Enable Time ('F242) | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 6.9 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 9.0 \end{aligned}$ |  |  | 2.0 4.0 | $\begin{array}{r} 5.7 \\ 10 \\ \hline \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-12 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tplz } \\ & \hline \end{aligned}$ | Output Disable Time ('F242) | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.9 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 6.5 \\ & \hline \end{aligned}$ |  |  | 2.0 2.0 | $\begin{aligned} & 6.3 \\ & 8.0 \\ & \hline \end{aligned}$ |  | 3-13 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay Data to Output ('F243) | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time ('F243) | $\begin{array}{\|l\|} \hline 2.0 \\ 2.0 \\ \hline \end{array}$ | $\begin{aligned} & 4.3 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 7.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 8.0 \\ 10.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 8.5 \\ & \hline \end{aligned}$ | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time ('F243) | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 8.5 \end{aligned}$ | 2.0 2.0 | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  | 3-13 |

## 54F/74F245

## Octal Bidirectional Transceiver

(With 3-State Inputs/Outputs)

## Description

The 'F245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 20 mA at the $A$ ports and 64 mA at the B ports. The transmit/ Receive ( $T / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both $A$ and $B$ ports by placing them in a high-Z condition.

- Non-Inverting Buffers
- Bidirectional Data Path
- B Outputs Sink 64 mA
- Hysteresis on A and B Inputs
- MOS Compatible

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Flatpak <br> (F) | 74 F 245 DC | 54 F 245 DM | 4 E |



Truth Table

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{O E}$ | $T / \bar{R}$ |  |
| $L$ | $L$ | Bus B Data to Bus A |
| $L$ | $H$ | Bus A Data to Bus B |
| $H$ | $X$ | High-Z State |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $\overline{O E}$ | Output Enable Input (Active LOW) | 0.5/1.0 |
| T/R | Transmit/Receive Input | 0.5/0.5 |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A 3-State Inputs or | 1.75/0.625* |
|  | 3-State Outputs | 25/12.5 |
| $B_{0}-B_{7}$ | Side B 3-State Inputs or | 1.75/0.625* |
|  | 3-State Outputs | 25/40 (30) |

[^11]| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Vor | Output HIGH Voltage$B_{0}-B_{7}$ | XM | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | V | $1 \mathrm{OH}=-12 \mathrm{~mA}$ | $V_{c c}=\operatorname{Min}$ |
|  |  | XC |  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  |
|  | Output HIGH Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ |  | 2.4 |  |  |  | V |  | $\mathrm{IOH}=-3.0 \mathrm{~mA}$ |
| Vol | Output LOW Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ | XM | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ |  |  | V | $\mathrm{IOL}=48 \mathrm{~mA}$ | $V_{c c}=\mathrm{Min}$ |
|  |  | XC |  |  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |
| $\mathrm{V}_{T+}-\mathrm{V}_{\text {T- }}$ | Hysteresis Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ |  | 200 | 400 |  |  | mV | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Min}$ |  |
| IIH | Input HIGH Current Breakdown Test - $A_{n}, B_{n}$ |  |  |  | 1.0 | mA | $V_{\text {cc }}=$ Max, $\mathrm{V}_{\text {IN }}$ | $=5.5 \mathrm{~V}$ |
| $\mathrm{liH}+\mathrm{lozh}$ | 3-State Output OFF Current HIGH - $A_{n}, B_{n}$ |  |  |  | 70 | $\mu \mathrm{A}$ | $V_{\text {cc }}=$ Max, $\mathrm{V}_{\text {OU }}$ | $\mathrm{UT}=2.4 \mathrm{~V}$ |
| IIL + IozL | 3-State Output OFF Current LOW - $A_{n}, B_{n}$ |  |  |  | 1.0 | mA | $V_{\text {CC }}=$ Max, $\mathrm{V}_{\text {OU }}$ | $\mathrm{UT}=0.5 \mathrm{~V}$ |
| los | Output Short-circuit Current$B_{0}-B_{7}$ |  | -100 |  | -225 | mA | $V_{\text {CC }}=$ Max, $\mathrm{V}_{\text {OU }}$ | $\mathrm{T}=0 \mathrm{~V}$ |
| Icc | Power Supply Current |  |  | 95 | 143 | mA | $\mathrm{V}_{\text {cc }}=$ Max |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | $\begin{gathered} \mathbf{5 4 F} \\ \hline \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathbf{7 4 F} \\ \hline \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |  |  |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH tphL | Propagation Delay <br> An to Bn or Bn to An | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6 \end{aligned}$ |  |  | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time | 3.0 <br> 4.5 | 5.3 <br> 7.9 | $\begin{array}{r} 7.0 \\ 10 \end{array}$ |  |  | 3.0 4.5 | $\begin{array}{r}8.0 \\ 11 \\ \hline\end{array}$ | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | 3.0 2.0 | 5.0 3.7 | 6.5 5.0 |  |  | 3.0 2.0 | 7.5 6.0 |  | 3-13 |

## 54F/74F251

## 8-Input Multiplexer

(With 3-State Outputs)

## Description

The 'F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- Multifunctional Capability
- On-chip Select Logic Decoding
- Inverting and Non-inverting 3-State Outputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F251PC |  | 9B |
| Ceramic DIP (D) | 74F251DC | 54F251DM | 6B |
| Flatpak (F) |  | 54F251FM | 4L |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{S}_{0}-\mathrm{S}_{2}$ | Select Inputs | $0.5 / 0.375$ |
| OE | 3-State Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{I}_{0}-\mathrm{I}_{7}$ | Multiplexer Inputs | $0.5 / 0.375$ |
| Z | 3-State Multiplexer Output | $25 / 12.5$ |
| Z | Complementary 3-State Multiplexer Output | $25 / 12.5$ |

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

## Functional Description

This device is a logical implementation of a singlepole, 8-position switch with the switch position controlled by the state of three Select inputs, $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$. Both assertion and negation outputs are provided. The Output Enable input $(\overline{\mathrm{OE}})$ is active LOW. When it is activated, the logic function provided at the output is:

$$
\begin{aligned}
& \mathrm{Z}=\overline{\mathrm{OE}} \cdot\left(1_{0} \cdot \overline{\mathrm{~S}}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{2}+1_{1} \cdot \mathrm{~S}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{2}+\right. \\
& \mathrm{I}_{2} \cdot \overline{\mathrm{~S}}_{0} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{2}+\mathrm{I}_{3} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{2}+ \\
& 1_{4} \cdot \overline{\mathrm{~S}}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{2}+\mathrm{I}_{5} \cdot \mathrm{~S}_{0} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{2}+ \\
& \left.I_{6} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2}+\mathrm{I}_{7} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2}\right)
\end{aligned}
$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

## Truth Table

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | So | $\bar{Z}$ | Z |
| H | X | X | X | Z | Z |
| L | L | L | L | ${ }_{10}$ | 10 |
| L | L | L | H | $\mathrm{T}_{1}$ | $I_{1}$ |
| L | L | H | L | $\mathrm{T}_{2}$ | $\mathrm{I}_{2}$ |
| L | L | H | H | $\underline{1}$ | $\mathrm{I}_{3}$ |
| L | H | L | L | $\mathrm{T}_{4}$ | 14 |
| L | H | L | H | I ${ }_{5}$ | 15 |
| L | H | H | L | $\mathrm{T}_{6}$ | $\mathrm{I}_{6}$ |
| L | H | H | H | $\overline{1}_{7}$ | 17 |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
$Z=$ High Impedance

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Icc | Power Supply Current | ON |  |  | 22 | mA | $\begin{aligned} & \mathrm{In}_{\mathrm{n}} \mathrm{~S}_{\mathrm{n}}=4.5 \mathrm{~V} \\ & \overline{\mathrm{OE}}=\mathrm{Gnd} \end{aligned}$ | $V_{c c}=\mathrm{Max}$ |
|  |  | OFF |  | 16 | 24 |  | $\overline{\mathrm{OE},} \mathrm{In}=4.5 \mathrm{~V}$ |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tPHL | Propagation Delay $S_{n}$ to $\bar{Z}_{n}$ | $\begin{aligned} & 4.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.9 \\ & 5.7 \end{aligned}$ | 8.0 7.5 | $\begin{aligned} & 3.5 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 8.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tPLH tPHL | Propagation Delay $S_{n}$ to $Z_{n}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 9.6 \\ & 6.9 \end{aligned}$ | $\begin{array}{r} 13 \\ 9.0 \end{array}$ | $\begin{aligned} & 3.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 16.5 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 14 \\ & 10 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{array}{r}\text { tpLH } \\ \text { tPHL } \\ \hline\end{array}$ | Propagation Delay In to $\bar{Z}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tple <br> tphL | Propagation Delay In to Z | $\begin{aligned} & 5.5 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.7 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 7.5 \end{array}$ | $\begin{aligned} & 5.5 \\ & 3.7 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 7.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time $\overline{O E}$ to $\bar{Z}$ | $\begin{aligned} & 3.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 10.5 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Z}}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | 8.5 7.5 | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | 7.5 5.5 |  |  |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpzL } \\ & \hline \end{aligned}$ | Output Enable Time OE to Z | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 8.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | 10 10 | $\begin{aligned} & 4.0 \\ & 3.5 \\ & \hline \end{aligned}$ | $\begin{array}{r}10 \\ 9.0 \\ \hline\end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| tPhZ <br> tpLZ | Output Disable Time $\overline{\mathrm{OE}}$ to Z | 3.0 2.0 | $\begin{aligned} & 4.7 \\ & 3.5 \end{aligned}$ | 6.0 4.5 | 3.0 2.0 | 7.0 5.5 | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | 7.0 5.5 |  |  |

## 54F/74F253

## Dual 4-Input Multiplexer <br> (With 3-State Outputs)

## Description

The 'F253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable $(\overline{\mathrm{OE}})$ inputs, allowing the outputs to interface directly with bus oriented systems.

- FAST Process for High Speed
- Multifunction Capability
- Non-inverting 3-State Outputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP $(P)$ | 74 F 253 PC |  | 9 B |
| Ceramic <br> DIP (D) | 74 F 253 DC | 54 F 253 DM | 6 B |
| Flatpak <br> $(F)$ |  | 54 F 253 FM | 4 L |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $I_{0 a}-I_{3 a}$ | Side A Data Inputs | $0.5 / 0.375$ |
| $l_{0 b}-I_{3 b}$ | Side B Data Inputs | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | Common Select Inputs | $0.5 / 0.375$ |
| $\mathrm{OE}_{a}$ | Side A Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{OE}_{\mathrm{b}}$ | Side B Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{Z}_{\mathrm{a}}, \mathrm{Z}_{\mathrm{b}}$ | 3-State Outputs | $25 / 12.5$ |

## Logic Symbol



$$
\begin{aligned}
& \text { VCC }=\operatorname{Pin} 16 \\
& \text { GND }=\operatorname{Pin} 8
\end{aligned}
$$

## Functional Description

This device contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs $\left(S_{0}, S_{1}\right)$. The 4-input multiplexers have individual Output Enable $\left(\overline{\mathrm{OE}_{a}}, \overline{\mathrm{OE}_{b}}\right)$ inputs which, when HIGH, force the outputs to a high-impedance (high-Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{OE}_{\mathrm{a}}} \cdot\left(\mathrm{I}_{\mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{\mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
& \left.I_{2 a} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 a} \cdot S_{1} \cdot S_{0}\right) \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{OE}_{\mathrm{b}}} \cdot\left(\mathrm{I}_{0 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+I_{1 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
& \left.I_{2 b} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 b} \cdot S_{1} \cdot S_{0}\right)
\end{aligned}
$$

If the outputs of 3-state devices are tied together, all but one device must be in the high-impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -state devices whose outputs are tied together are designed so that there is no overlap.

## Truth Table

| SELECT <br> INPUTS |  | DATA INPUTS |  |  |  | OUTPUT ENABLE | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| So | $\mathrm{S}_{1}$ | 10 | $\\|_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\overline{\mathrm{OE}}$ | Z |
| X | X | X | X | X | X | H | (Z) |
| L | L | L | X | X | X | L | L |
| L | L | H | X | X | X | L | H |
| H | L | X | L | X | X | L | L |
| H | L | $x$ | H | X | $X$ | L | H |
| L | H | X | X | L | X | L | L |
| L | H | X | X | H | X | L | H |
| H | H | X | X | X | L | L | L |
| H | H | X | X | X | H | L | H |

Address inputs $S_{0}$ and $S_{1}$ are common to both sections.
$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
$(\mathbf{Z})=$ High Impedance

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICCH | Power Supply Current |  | 11.5 | 16 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{OE}}{ }_{\mathrm{n}}=\mathrm{Gnd} \\ & \mathrm{I}_{0}, \mathrm{~S}_{\mathrm{n}}=4.5 \mathrm{~V} ; \mathrm{I}_{1}-\mathrm{I}_{3}=\mathrm{Gnd} \end{aligned}$ |
| ICCL |  |  | 16 | 23 |  | $\begin{aligned} & V_{c c}=M a x \\ & I_{n}, S_{n}, \overline{O E_{n}}=\text { Gnd } \end{aligned}$ |
| Iccz |  |  | 16 | 23 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \overline{\mathrm{OE}_{\mathrm{n}}}=4.5 \mathrm{~V} \\ & \mathrm{In}_{\mathrm{n}}, \mathrm{~S}_{\mathrm{n}}=\mathrm{Gnd} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  |  |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}, V C C= \\ M i l \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\mathrm{T}_{\mathrm{A}}, \mathrm{V}_{\mathrm{CC}}=$ Com$C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tplH tpHL | Propagation Delay $S_{n}$ to $Z_{n}$ | $\begin{aligned} & 5.5 \\ & 4.5 \end{aligned}$ | $\begin{array}{r} 10.1 \\ 9.2 \end{array}$ | $\begin{array}{r} 12.5 \\ 11 \end{array}$ | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 12 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 13.5 \\ 12 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tphL | Propagation Delay $I_{n}$ to $Z_{n}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tpZH <br> tpzL | Output Enable Time | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.5 \end{aligned}$ | $2.5$ | $\begin{array}{r} 10.5 \\ 11 \end{array}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-12 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | 3.7 4.4 | 5.0 6.0 | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 9.0 \end{aligned}$ | 2.0 2.0 | $\begin{aligned} & 6.0 \\ & 7.0 \end{aligned}$ |  | 3-13 |

Test limits in screened columns are preliminary.

## 54F/74F257

## Quad 2-Input Multiplexer

(With 3-State Outputs)

## Description

The 'F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common
 oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Non-inverting 3-State Outputs
- Input Clamp Diodes Limit High-speed Termination Effects

Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | Pkg <br> Type | GND$\square$ | $10 I_{1 d}$ <br> $9 Z_{d}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pkgs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| Plastic DIP ( P ) | 74F257PC |  | 9B |  |  |
| Ceramic DIP (D) | 74F257DC | 54F257DM | 6B |  |  |
| Flatpak (F) |  | 54F257FM | 4L |  |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| S | Common Data Select Input | $0.5 / 0.375$ |
| $\overline{\mathrm{OE}}$ | 3-State Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $l_{0 a}-l_{0 d}$ | Data Inputs from Source 0 | $0.5 / 0.375$ |
| $I_{1 a}-I_{1 d}$ | Data Inputs from Source 1 | $0.5 / 0.375$ |
| $\mathrm{Z}_{\mathrm{a}}-\mathrm{Z}_{\mathrm{d}}$ | 3-State Multiplexer Outputs | $25 / 12.5$ |

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$

## Functional Description

The 'F257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the lox inputs are selected and when Select is HIGH, the lix inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{OE}} \bullet\left(I_{1 \mathrm{a}} \bullet \mathrm{~S}+\mathrm{I}_{0 \mathrm{a}} \bullet \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{OE}} \bullet\left(I_{1 \mathrm{~b}} \bullet \mathrm{~S}+\mathrm{I}_{\mathrm{b}} \bullet \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{c}}=\overline{\mathrm{OE}} \bullet\left(I_{1 \mathrm{c}} \bullet \mathrm{~S}+\mathrm{I}_{\mathrm{c}} \bullet \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{d}}=\overline{\mathrm{OE}} \bullet\left(\mathrm{I}_{1 \mathrm{~d}} \bullet \mathrm{~S}+\mathrm{I}_{\mathrm{d}} \bullet \overline{\mathrm{~S}}\right)
\end{aligned}
$$

## Truth Table

| OUTPUT <br> ENABLE | SELECT <br> INPUT | DATA <br> INPUTS |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | S | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | Z |
| $H$ | X | X | X | $(\mathrm{Z})$ |
| L | H | X | L | L |
| L | H | X | H | H |
| L | L | L | X | L |
| L | L | H | X | H |

[^12]When the Output Enable input $(\overline{\mathrm{OE})}$ is HIGH , the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current | HIGH |  | 9.0 | 15 | mA | $\begin{aligned} & V_{c c}=\text { Max; } S, I_{1 x}=4.5 \mathrm{~V} \\ & \overline{O E}, I_{0 x}=\text { Gnd } \end{aligned}$ |
|  |  | LOW |  | 14.5 | 22 |  | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}} \mathrm{Max} ; \mathrm{I}_{1 \mathrm{x}}=4.5 \mathrm{~V} \\ & \mathrm{OE}, \mathrm{IOx}^{2}, \mathrm{~S}=\text { Gnd } \end{aligned}$ |
|  |  | OFF |  | 15 | 23 |  | $\begin{aligned} & \mathrm{VCC}=\text { Max; } S, I_{0 x}=\text { Gnd } \\ & O E, l_{1 x}=4.5 \mathrm{~V} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tple | Propagation Delay | 3.0 | 4.5 | 6.0 | 3.0 | 8.0 | 3.0 | 7.0 | ns | 3-1 |
| tPHL | $I_{n}$ to $\mathrm{Zn}_{n}$ | 2.5 | 4.2 | 5.5 | 2.5 | 8.0 | 2.5 | 6.5 |  | 3-4 |
| tplH | Propagation Delay | 4.5 | 10.1 | 13 | 4.5 | 15.5 | 4.5 | 15 | ns | 3-1 |
| tPHL | S to $\mathrm{Z}_{\mathrm{n}}$ | 3.5 | 6.5 | 8.5 | 3.5 | 10.5 | 3.5 | 9.5 |  | 3-10 |
| tpZH | Output Enable Time | 3.0 | 5.9 | 7.5 | 3.0 | 9.5 |  |  | ns | 3-1 |
| tpZL |  | 3.0 | 5.5 | 7.5 | 3.0 | 10 | 3.0 | 8.5 |  | 3-12 |
| tPHZ | Output Disable Time | 2.0 | 4.3 | 6.0 | 2.0 | 7.0 | 2.0 | 7.0 |  | 3-13 |
| tplz |  | $2.0$ | 4.5 | 6.0 | 2.0 | 9.5 |  | 7.0 |  |  |

## 54F/74F258

## Quad 2-Input Multiplexer <br> (With 3-State Outputs)

## Description

The 'F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high-impedance state with a HIGH on the common Output Enable $(\overline{\mathrm{OE}})$ input, allowing the outputs to interface directly with bus oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Inverting 3-State outputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V C C=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F258PC |  | 9B |
| Ceramic <br> DIP (D) | 74F258DC | 54F258DM | 6B |
| Flatpak <br> (F) |  | 54F258FM | 4L |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| S | Common Data Select Input | $0.5 / 0.375$ |
| $\overline{\mathrm{OE}}$ | 3-State Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $l_{0 a}-I_{0 d}$ | Data Inputs from Source 0 | $0.5 / 0.375$ |
| $I_{1 \mathrm{a}}-I_{1 d}$ | Data Inputs from Source 1 | $0.5 / 0.375$ |
| $\mathrm{Z}_{\mathrm{a}}-\bar{Z}_{d}$ | 3-State Inverting Data Outputs | $25 / 12.5$ |

## Logic Symbol



$$
\begin{aligned}
& \mathrm{VCC}=\operatorname{Pin} 16 \\
& \text { GND }=\operatorname{Pin} 8
\end{aligned}
$$

## Functional Description

The 'F258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the lox inputs are selected and when Select is HIGH, the $I_{1 x}$ inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The 'F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \bar{Z}_{\mathrm{a}}=\overline{\mathrm{OE}} \bullet\left(I_{1 \mathrm{a}} \bullet \mathrm{~S}+\mathrm{I}_{0 \mathrm{a}} \bullet \overline{\mathrm{~S}}\right) \\
& \overline{Z_{\mathrm{b}}}=\overline{\mathrm{OE}} \bullet\left(I_{\mathrm{b}} \bullet \mathrm{~S}+\mathrm{I}_{\mathrm{b}} \bullet \overline{\mathrm{~S}}\right) \\
& \bar{Z}_{\mathrm{c}}=\overline{\mathrm{OE}} \bullet\left(I_{1 \mathrm{c}} \bullet \mathrm{~S}+\mathrm{I}_{\mathrm{c}} \bullet \overline{\mathrm{~S}}\right) \\
& \mathrm{Z}_{\mathrm{d}}=\overline{\mathrm{OE}} \bullet\left(I_{\mathrm{d}} \bullet \mathrm{~S}+\mathrm{I}_{\mathrm{d}} \bullet \overline{\mathrm{~S}}\right)
\end{aligned}
$$

## Truth Table

| OUTPUT <br> ENABLE | SELECT <br> INPUT | DATA <br> INPUTS |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | S | 10 | I | $\overline{\mathrm{Z}}$ |
| H | X | X | X | Z |
| L | H | X | L | H |
| L | H | X | H | L |
| L | L | L | X | H |
| L | L | H | X | L |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$L=$ LOW Voltage Level
$X=$ Immaterial
$Z=$ High Impedance

When the Output Enable input $(\overline{\mathrm{OE}})$ is HIGH, the outputs are forced to a high-impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high-impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICCH | Power Supply Current |  | 6.2 | 9.5 | mA | $\begin{aligned} & V_{C C}=\text { Max; } S, I_{1 x}=4.5 \mathrm{~V} \\ & O E, I_{0 x}=G n d \end{aligned}$ |
| ICCL |  |  | 15.1 | 23 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{I}_{1 \mathrm{x}}=4.5 \mathrm{~V} \\ & \overline{\mathrm{OE}, \mathrm{I}_{\mathrm{x}}, \mathrm{~S}=\mathrm{Gnd}} \end{aligned}$ |
| Iccz |  |  | 11.3 | 17 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{S}, \mathrm{I}_{0 \mathrm{x}}=\text { Gnd } \\ & \overline{O E}, I_{1 x}=4.5 \mathrm{~V} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \text { Mil } \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{tpLH} \\ & \text { tphe } \end{aligned}$ | Propagation Delay In to $\bar{Z}_{n}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphe } \end{aligned}$ | Propagation Delay S to $\overline{\mathrm{Z}}_{\mathrm{n}}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.3 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 12 \\ 11.5 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 11 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpze } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.9 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 11 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \overline{\mathrm{tphz}} \\ & \text { tpLz } \end{aligned}$ | Output Disable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 9.0 \end{aligned}$ | 2.0 2.0 | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  | 3-13 |

## 9-Bit Parity Generator/Checker

## Description

The 'F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH . If an even number of inputs is HIGH , the Sum Even output is HIGH . If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $I_{0}-I_{8}$ | Data Inputs | $0.5 / 0.375$ |
| $\Sigma_{O}$ | Odd Parity Output | $25 / 12.5$ |
| $\Sigma_{E}$ | Even Parity Output | $25 / 12.5$ |

## Truth Table

| NUMBER OF INPUTS <br> I0- I 8 THAT ARE HIGH | OUTPUTS |  |
| :---: | :---: | :---: |
|  | $\Sigma$ EVEN | $\Sigma$ ODD |
| $0,2,4,6,8$ | $H$ | L |
| $1,3,5,7,9$ | L | H |

[^13]
## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay In to $\mathrm{IE}_{\mathrm{E}}$ | $\begin{aligned} & 6.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | $\begin{array}{r} 14 \\ 15.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tple <br> tpHL | Propagation Delay <br> In to Eo | 6.0 6.5 | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | $\begin{array}{r} 14 \\ 15.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |

Test limits in screened columns are preliminary.

## 54F/74F283

## 4-Bit Binary Full Adder

(With Fast Carry)

## Description

The 'F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words $\left(A_{0}-A_{3}, B_{0}-B_{3}\right)$ and a Carry input ( $\left.C_{0}\right)$. It generates the binary Sum outputs ( $\mathrm{S}_{0}-\mathrm{S}_{3}$ ) and the Carry output ( $\mathrm{C}_{4}$ ) from the most significant bit. The 'F283 will operate with either active-HIGH or activeLOW operands (positive or negative logic).

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\begin{aligned} & \text { Plastic } \\ & \text { DIP (P) } \end{aligned}$ | 74F283PC |  | 9B |
| Ceramic DIP (D) | 74F283DC | 54F283DM | 6B |
| Flatpak (F) |  | 54F283FM | 4L |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | A Operand Inputs | $0.5 / 0.75$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{3}$ | B Operand Inputs | $0.5 / 0.75$ |
| $\mathrm{C}_{0}$ | Carry Input | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}-\mathrm{S}_{3}$ | Sum Outputs | $25 / 12.5$ |
| $\mathrm{C}_{4}$ | Carry Output | $25 / 12.5$ |

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

## Functional Description

The 'F283 adds two 4-bit binary words (A plus B) plus the incoming carry $\mathrm{C}_{0}$. The binary sum appears on the Sum ( $\mathrm{S}_{0}-\mathrm{S}_{3}$ ) and outgoing carry ( $\mathrm{C}_{4}$ ) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$
\begin{aligned}
& 20\left(A_{0}+B_{0}+C_{0}\right)+21\left(A_{1}+B_{1}\right) \\
& +2^{2}\left(A_{2}+B_{2}\right)+2^{3}\left(A_{3}+B_{3}\right) \\
& =S_{0}+2 S_{1}+4 S_{2}+8 S_{3}+16 \mathrm{C}_{4} \\
& \text { Where }(+)=\text { plus }
\end{aligned}
$$

Interchanging inputs of equal weight does not affect the operation. Thus $\mathrm{C}_{0}, \mathrm{~A}_{0}, \mathrm{~B}_{0}$ can be arbitrarily assigned to pins 5, 6 and 7 . Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure a. Note that if $\mathrm{C}_{0}$ is not used it must be tied LOW for active-HIGH logic or tied HIGH for active-L.OW logic.

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure $b$ shows how to make a 3 -bit adder. Tying the operand inputs of the fourth adder ( $\mathrm{A}_{3}, \mathrm{~B}_{3}$ ) LOW makes $\mathrm{S}_{3}$ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure c shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder $\left(\mathrm{A}_{2}, \mathrm{~B}_{2}, \mathrm{~S}_{2}\right)$ is used merely as a means of getting a carry ( $\mathrm{C}_{10}$ ) signal into the fourth stage (via $A_{2}$ and $B_{2}$ ) and bringing out the carry from the second stage on $\mathrm{S}_{2}$. Note that as long as $A_{2}$ and $B_{2}$ are the same, whether HIGH or LOW, they do not influence $S_{2}$. Similarly, when $A_{2}$ and $B_{2}$ are the same the carry into the third stage does not influence the carry out of the third stage. Figure $d$ shows a method of implementing a 5 -input encoder, where the inputs are equally weighted. The outputs
$S_{0}, S_{1}$ and $S_{2}$ present a binary number equal to the number of inputs $\mathrm{I}_{1}-\mathrm{I}_{5}$ that are true. Figure $e$ shows one method of implementing a 5 -input majority gate. When three or more of the inputs $I_{1}-I_{5}$ are true, the output $\mathrm{M}_{5}$ is true.

Fig. b 3-Bit Adder


Fig. c 2-Bit and 1-Bit Adders


Fig. d 5-Input Encoder


Fig. a Active-HIGH versus Active-LOW Interpretation

|  | $\mathrm{C}_{0}$ | $\mathrm{~A}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~B}_{0}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{3}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{C}_{4}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Logic Levels | L | L | H | L | H | H | L | L | H | H | H | L | L | H |
| Active HIGH | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| Active LOW | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

Active HIGH: $0+10+9=3+16$
Active LOW: $1+5+6=12+0$

Fig. e 5-Input Majority Gate


## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ $\quad$ Max |  |  |
| ICc | Power Supply Current | 36 | 55 | mA | $\mathrm{V} \mathrm{cc}=\mathrm{Max}$ <br> Inputs $=4.5 \mathrm{~V}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A} \cdot V C C= \\ \text { Mil } \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \text { Com } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH | Propagation Delay | 4.0 | 7.0 | 10 | 3.5 | 13.5 | 3.5 | 10.5 | ns | 3-1 |
| tPHL | Co to Sn | 4.5 | 7.0 | 10 | 4.0 | 13.5 | 4.0 | 10.5 |  | 3-10 |
| tple | Propagation Delay | 3.0 | 7.0 | 10 | 4.0 | 13.5 | 4.0 | 10.5 | ns | 3-1 |
| tPHL | $A_{n}$ or $B_{n}$ to $S_{n}$ | 3.5 | 7.0 | 10 | 3.5 | 13.5 | 3.5 | 10.5 |  | 3-10 |
| tple | Propagation Delay | 3.0 | 5.7 | 6.5 | 3.5 | 10.5 | 3.5 | 8.5 | ns | 3-1 |
| tPHL | Co to $\mathrm{C}_{4}$ | 3.5 | 5.4 | 6.5 | 3.0 | 10 | 3.0 | 8.0 |  | 3-4 |
| tple | Propagation Delay | 3.5 | 5.7 | 6.5 | 3.5 | 10.5 | 3.5 | 8.5 | ns | 3-1 |
| tPHL | $A_{n}$ or $B_{n}$ to $C_{4}$ | 3.5 | 5.3 | 6.5 | 3.0 | 10 | 3.0 | 8.0 |  | 3-4 |

Test limits in screened columns are preliminary.

## 54F/74F289

## 64-Bit Random Access Memory <br> (With Open-Collector Outputs)

## Description

The 'F289 is a high-speed 64-bit RAM organized as a 16 -word by 4 -bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the OFF (HIGH) state whenever the Chip Select $\overline{(\overline{C S})}$ input is HIGH. The outputs are active only in the Read mode; output data is the complement of the stored data. This device is similar to the 'F319 but features inverting, rather than non-inverting, data outputs.

- Open-collector Outputs for Wired-AND Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F289PC |  | 9B |
| Ceramic DIP (D) | 74F289DC | 54F289DM | 6B |
| Flatpak (F) |  | 54F289FM | 4L |

## Connection Diagram



## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | Address Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) | $0.5 / 0.75$ |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{D}_{1}-\mathrm{D}_{4}$ | Data Inputs | $0.5 / 0.375$ |
| $\mathrm{O}_{1}-\overline{\mathrm{O}_{4}}$ | Inverted Data Outputs | $\mathrm{OC}^{*} / 12.5$ |

## Function Table

| INPUTS |  | OPERATION | CONDITION OF OUTPUTS |
| :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WE}}$ |  |  |
| L | L | Write | Off (HIGH) |
| L | $H$ | Read | Complement of Stored Data |
| $H$ | $X$ | Inhibit | Off (HIGH) |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |
| Icc | Power Supply Current | 37 | 55 | mA | $\mathrm{~V}_{C C}=\operatorname{Max} ; \overline{\mathrm{WE}}, \overline{\mathrm{CS}}=\mathrm{Gnd}$ |

AC Characteristics: See Section 3 for waveforms and load configurations


AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 545 |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Mil } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to $\overline{W E}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-16 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to $\overline{W E}$ | 0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{s}(H) \\ & \mathrm{ts}_{s}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $D_{n}$ to $\overline{W E}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  |  |  |  |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $D_{n}$ to $\overline{W E}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| ts (L) | $\begin{aligned} & \text { Setup Time LOW } \\ & \frac{\mathrm{CS} \text { to } \overline{\mathrm{WE}}}{} \end{aligned}$ | 6.0 |  |  |  |  |  |  | ns | 3-14 |
| th (L) | Hold Time LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WE}}$ | 0 |  |  |  |  |  |  |  |  |
| tw (L) | WE Pulse Width LOW | 6.0 |  |  |  |  |  |  | ns | 3-16 |

Test limits in screened columns are preliminary.

## 54F/74F299

## 8-Input Universal Shift/Storage Register (With Common Parallel I/O Pins)

## Description

The 'F299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops $Q_{0}$ and $Q_{7}$ to allow easy serial cascading. A separate active-LOW Master Reset is used to reset the register.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus Oriented Applications

Ordering Code: See Section 6

## Connection Diagram



| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 V \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F299PC |  | $9 Z$ |
| Ceramic DIP (D) | 74F299DC | 54F299DM | 4E |
| Flatpak (F) |  | 54F299FM | 4D |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\mathrm{DS}_{0}$ | Serial Data Input for Right Shift | $0.5 / 0.375$ |
| $\mathrm{DS}_{7}$ | Serial Data Input for Left Shift | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs | $0.5 / 0.75$ |
| $\overline{\mathrm{MR}}$ | Asynchronous Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{OE}_{1}, \overline{\mathrm{OE}_{2}}$ | 3-State Output Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I}_{7}$ | Parallel Data Inputs or | $0.5 / 0.375$ |
| $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | 3-State Parallel Outputs | $25 / 12.5$ |

## Functional Description

The 'F299 contains eight edge-triggered D-type flipflops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by $S_{0}$ and $S_{1}$, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. $Q_{0}$ and $Q_{7}$ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{M R}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of $C P$, are observed.

## Logic Symbol

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$


A HIGH signal on either $\overline{O_{1}}$ or $\overline{\mathrm{OE}_{2}}$ disables the 3 -state buffers and puts the $1 / O$ pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both $\mathrm{S}_{0}$ and $S_{1}$ in preparation for a parallel load operation.

## Mode Select Table

| INPUTS |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{M R}$ | $S_{1}$ | So | CP |  |
| L | X | X | X | Asynchronous Reset; $\mathrm{Q}_{0}-\mathrm{Q}_{7}=\mathrm{LOW}$ |
| H | H | H | - | Parallel Load; $1 / \mathrm{O}_{n} \rightarrow \mathrm{Q}_{n}$ |
| H | L | H | - | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc. |
| H | H | L | - | Shift Left; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | L | L | X | Hold |

$$
\begin{aligned}
& H=H I G H \text { Voltage Level } \\
& L=\text { LOW Voltage Level } \\
& X=\text { Immaterial }
\end{aligned}
$$

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  |  | 95 | mA | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max}, \overline{\mathrm{OE}}=4.5 \mathrm{~V} \\ & \mathrm{CP}=\mathrm{HIGH} \end{aligned}$ |
| liH | Input HIGH Current <br> Breakdown Test, $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| $\mathrm{IIH}+\mathrm{IOZH}$ | 3-State Output OFF Current $\mathrm{HIGH}, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| IIL + IozL | 3-State Output OFF Current LOW, $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | -650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F | Units | Fig No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} . \\ \mathrm{VCC}=+5.0 \mathrm{~V} \\ \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| $f_{\text {max }}$ | Maximum Input Frequency | 70 |  |  |  |  | MHz | 3-1, 3-7 |
| tpLH <br> tpHL | Propagation Delay CP to Qo or Q7 | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{gathered} 14 \\ 14 \end{gathered}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tpLH <br> tphL | Propagation Delay CP to $\mathrm{I} / \mathrm{On}_{\mathrm{n}}$ | $5.5$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{array}{r} 14 \\ 14 \end{array}$ |  | - |  |  |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{0}$ or $Q_{7}$ | 6.5 |  | 16 |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| tPHL | Propagation Delay $\overline{M R}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | 6.5 | 12 | 16 | : | - |  |  |
| $\begin{aligned} & \text { tPZH } \\ & \text { tpZL } \\ & \hline \end{aligned}$ | Output Enable Time | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | 10 10 | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | 4.0 | 7.0 | 10 10 |  |  |  |  |

$\square$ Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Com} \end{gathered}$ |  |  |
|  |  | Min Typ Max | Min Max | Min Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW I/On, DSo, DS7 to CP | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW I/On, DSo, DS7 to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  | ns | 3-7 |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\mathrm{MR}}$ Pulse Width LOW | 7.0 |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{MR}}$ to CP | $5.0$ |  |  | ns | 3-11 |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F319

## 64-Bit Random Access Memory (With Open-Collector Outputs)

## Description

The 'F319 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the OFF (HIGH) state whenever the Chip Select $\overline{(\mathrm{CS})}$ input is HIGH. The outputs are active only in the Read mode. This device is similar to the 'F289 but features noninverting, rather than inverting, data outputs.

- Open-collector Outputs for Wired-AND Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \vee \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F319PC |  | 9B |
| Ceramic DIP (D) | 74F319DC | 54F319DM | 6B |
| Flatpak (F) |  | 54F319FM | 4L |

## Connection Diagram



Logic Symbol

$V_{c c}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | Address Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) | $0.5 / 0.75$ |
| $\overline{\mathrm{WE}}$ | Write Enable Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{D}_{1}-\mathrm{D}_{4}$ | Data Inputs | $0.5 / 0.375$ |
| $\mathrm{O}_{1}-\mathrm{O}_{4}$ | Data Outputs | OC $^{*} / 12.5$ |

*OC-Open Collector

## Function Table

| INPUTS |  | OPERATION | CONDITION OF OUTPUTS |
| :---: | :---: | :---: | :--- |
| $\overline{C S}$ | $\overline{W E}$ |  |  |
| $L$ | $L$ | Write | Off (HIGH) |
| L | $H$ | Read | Complement of Stored Data |
| $H$ | $X$ | Inhibit | Off (HIGH) |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74 |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C}, \\ V_{C C} & =+5.0 \mathrm{~V} \\ C_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Mil} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH tpHL | Access Time, HIGH or LOW <br> $A_{n}$ to $\mathrm{O}_{n}$ | $\begin{aligned} & 11 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 18 \\ & 14 \end{aligned}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpHL | Access Time $\overline{\mathrm{CS}}$ to $\mathrm{O}_{\mathrm{n}}$ | 4.5 | 8.0 | 11 |  |  |  |  | ns | 3-1 |
| tPLH | Disable Time $\overline{\mathrm{CS}} \text { to } \mathrm{O}_{\mathrm{n}}$ | 6.0 | 10.2 | 14 |  |  |  |  |  |  |
| tPHL | Write Recovery Time $\overline{W E}$ to $\mathrm{O}_{\mathrm{n}}$ | 8.0 | 13.5 | 19 |  |  |  |  | ns | 3-1 |
| tPLH | Disable Time $\overline{W E}$ to $\mathrm{O}_{\mathrm{n}}$ | 8.0 | 13.5 | 19 |  |  |  |  |  |  |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to $\overline{W E}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-16 |
| $\begin{aligned} & \operatorname{th}_{(H)}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{n}}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to $\overline{W E}$ | $0$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $D_{n}$ to $\overline{W E}$ | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to $\overline{\mathrm{WE}}$ | $0$ |  |  |  |  |  |  |  |  |
| ts (L) | Setup Time LOW $\overline{C S}$ to $\overline{W E}$ | 6.0 |  |  |  |  |  |  | ns | 3-14 |
| th (L) | Hold Time LOW $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WE}}$ | 0 |  |  |  |  |  |  |  |  |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{L})$ | WE Pulse Width LOW | 6.0 |  |  |  |  |  |  | ns | 3-16 |

[^14]54F/74F322

## 8-Bit Serial/Parallel Register <br> (With Sign Extend)

## Description

The 'F322 is an 8-bit shift register with provision for either serial or parallel loading and with 3 -state parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend and parallel load. An asynchronous Master Reset ( $\overline{\mathrm{MR}}$ ) input overrides clocked operation and clears the register.

- Multiplexed Parallel I/O Ports
- Separate Serial Input and Output
- Sign Extend Function
- 3-State Outputs for Bus Applications

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic <br> DIP ( $\mathbf{P}$ ) | 74F322PC |  | 97 |
| Ceramic DIP (D) | 74F322DC | 54F322DM | 4E |
| Flatpak (F) | . | 54F322FM | 4D |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | Register Enable Input (Active LOW) | 0.5/0.375 |
| S/P | Serial (HIGH) or Parallel (LOW) Mode Control Input | 0.5/0.375 |
| $\overline{S E}$ | Sign Extend Input (Active LOW) | 0.5/1.125 |
| S | Serial Data Select Input | 0.5/0.75 |
| Do, $\mathrm{D}_{1}$ | Serial Data Inputs | 0.5/0.375 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.375 |
| $\overline{\mathrm{MR}}$ | Asynchronous Master Reset Input (Active LOW) | 0.5/0.375 |
| $\overline{O E}$ | 3-State Output Enable Input (Active LOW) | 0.5/0.375 |
| Q0 | Bi-state Serial Output | 25/12.5 |
| $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | Multiplexed Parallel Data Inputs or | 0.5/0.375 |
|  | 3-State Parallel Data Outputs | 25/12.5 |

## Functional Description

The 'F322 contains eight D-type edge triggered flipflops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on $\overline{R E}$ enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on S/X enables shift right, while a LOW signal disables the 3 -state output buffers and enables parallel loading. In the shift right mode a HIGH signal on $\overline{\text { SE }}$ enables serial entry from either $D_{0}$ or $D_{1}$, as determined by the $S$ input. A LOW signal on $\overline{S E}$ enables shift right but $Q_{7}$ reloads its contents, thus performing the sign extend function required for the 'LS384 Twos Complement Multiplier. A HIGH signal on $\overline{O E}$ disables the 3 -state output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.

## Logic Symbol


$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## Logic Diagram



## Mode Select Table

| MODE | INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{M R}$ | $\overline{\mathrm{RE}}$ | $s / \bar{P}$ | $\overline{\text { SE }}$ | S | $\overline{\mathrm{OE}}$＊ | CP | 1／07 | 1／O6 | 1／O5 | $1 / \mathrm{O}_{4}$ | $1 / \mathrm{O}_{3}$ | $1 / \mathrm{O}_{2}$ | 1／O1 | 1／O0 |  |
| Clear | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | X <br> X | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{Z} \end{aligned}$ | $\mathrm{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{Z} \end{aligned}$ | $\mathrm{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & L \\ & Z \end{aligned}$ | L |
| Parallel Load | H | L | L | X | X | X | 」 | 17 | 16 | 15 | 14 | 13 | 12 | $\mathrm{I}_{1}$ | 10 | 10 |
| Shift Right | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{D}_{0} \\ & \mathrm{D}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{7} \\ & \mathrm{O}_{7} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{6} \\ & \mathrm{O}_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{5} \\ & \mathrm{O}_{5} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{4} \\ & \mathrm{O}_{4} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{3} \\ & \mathrm{O}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{2} \\ & \mathrm{O}_{2} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{1} \\ & \mathrm{O}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{1} \\ & \mathrm{O}_{1} \end{aligned}$ |
| Sign Extend | H | L | H | L | X | L | 」 | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | O 6 | O5 | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ |
| Hold | H | H | X | X | X | L | 」 | NC | NC | NC | NC | NC | NC | NC | NC | NC |

＊When the $\overline{O E}$ input is HIGH ，all I／On terminals are at the high－impedance state；sequential operation or clearing of the register is not affected
1．$I_{7}-I_{0}=$ The level of the steady－state input at the respective $I / O$ terminal is loaded into the flip－flop while the flip－flop outputs（except $Q_{0}$ ）are isolated from the $1 / O$ terminal．
2．$D_{0}, D_{1}=$ The level of the steady－state inputs to the serial multiplexer input．
3． $\mathrm{O}_{7}-\mathrm{O}_{0}=$ The level of the respective $\mathrm{Q}_{\mathrm{n}}$ flip－flop prior to the last Clock LOW－to－HIGH transition．
$N C=$ No change $Z=$ High－Impedance Output State $H=H I G H$ Voltage Level $L=$ LOW Voltage Leve

DC Characteristics over Operating Temperature Range（unless otherwise specified）

| Symbol | Parameter | 54F／74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 60 | 84 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{CP}=\mathrm{HIGH}$ <br> Output Disabled |
| liH | Input HIGH Current <br> Breakdown Test， $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}^{\prime} \mathrm{N}=5.5 \mathrm{~V}$ |
| $\mathrm{liH}+\mathrm{lozh}$ | 3－State Output OFF Current HIGH， $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{VCC}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| IIL＋IOzL | 3－State Output OFF Current LOW， $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | －650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |

AC Characteristics：See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F／74F |  |  | 54F | 74F | Units | Fig． No． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ V C C=+5.0 \mathrm{~V} \\ C L=50 . \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, V_{C C}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 70 |  |  |  |  | MHz | 3－1，3－7 |
| tpLH <br> tpHL | Propagation Delay CP to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | 10 10 | 14 <br> 14 |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tpLH <br> tpHL | Propagation Delay CP to Qo | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  |
| tPHL | Propagation Delay $\overline{M R}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | 6.5 | 12 | 16 |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

Test limits in screened columns are preliminary．

AC Characteristics(cont'd): See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74 |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & V C C=+5.0 \mathrm{~V} \\ & C L=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\left\lvert\, \begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}\right.$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPHL | Propagation Delay $\overline{\mathrm{MR}}$ to Qo | 6.5 | 12 | 16 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time $\overline{O E}$ to $I / O_{n}$ | 4.0 4.0 | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{gathered} 10 \\ 10 \end{gathered}$ |  |  |  |  |  |  |
| $\begin{array}{r} \text { tPZH } \\ \text { tPZL } \\ \hline \end{array}$ | Output Enable Time $\mathrm{S} / \overline{\mathrm{P}}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | 6.0 6.0 | 10 10 | 14 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| tPHZ tplZ | Output Disable Time $\mathrm{S} / \overline{\mathrm{P}}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | 4.0 4.0 | 7.0 7.0 | 10 10 |  |  |  |  |  |  |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{MC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{R E}$ to CP | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{R E}$ to $C P$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{D}_{0}, \mathrm{D}_{1}$ or $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ to CP | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{D}_{0}, \mathrm{D}_{1}$ or $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{s}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW SE to CP | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW SE to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $S \bar{P}$ to $C P$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $S$ to CP | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW S or $S \bar{P}$ to $C P$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{H})$ | CP Pulse Width HIGH | 7.0 |  |  |  |  |  |  | ns | 3-7 |
| $t_{w}(L)$ | $\overline{\text { MR }}$ Pulse Width LOW | 7.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{MR}}$ to CP | 5.0 |  |  |  |  |  |  | ns | 3-11 |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F323

## 8-Bit Universal Shift/Storage Register (With Synchronous Reset and Common I/O Pins)

## Description

The 'F323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for $Q_{0}$ and $Q_{7}$ to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus Oriented Applications

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F323PC |  | 9 Z |
| Ceramic DIP (D) | 74F323DC | 54F323DM | 4E |
| Flatpak (F) |  | 54F323FM | 4D |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| DS 0 | Serial Data Input for Right Shift | $0.5 / 0.375$ |
| $\mathrm{DS}_{7}$ | Serial Data Input for Left Shift | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs | $0.5 / 0.75$ |
| SR |  |  |
| $\overline{\mathrm{OE}_{1}, \overline{\mathrm{OE}_{2}}}$ | Synchronous Reset Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I}_{7}$ | 3-State Output Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | Multiplexed Parallel Data Inputs or | $0.5 / 0.75$ |

## Functional Description

The 'F323 contains eight edge-triggered D-type flipflops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by $S_{0}$ and $S_{1}$ as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. $Q_{0}$ and $Q_{7}$ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{S R}$ overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of $C P$, are observed.

A HIGH signal on either $\overline{O E}_{1}$ or $\overline{\mathrm{OE}_{2}}$ disables the 3 -state buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both $\mathrm{S}_{0}$ and $S_{1}$ in preparation for a parallel load operation.

## Logic Symbol


$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Mode Select Table

| INPUTS |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SR }}$ | $S_{1}$ | So | CP |  |
| L | X | X |  | Synchronous Reset; $\mathrm{Q}_{0}-\mathrm{Q}_{7}=$ LOW |
| H | H | H |  | Parallel Load; $1 / \mathrm{O}_{n} \rightarrow \mathrm{Q}_{n}$ |
| H | L | H |  | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc. |
| H | H | L |  | Shift Left; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | H | H | X | Hold |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 66 | 92 | mA | $V_{C C}=M a x, C P=H I G H$ Outputs Disabled |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current <br> Breakdown Test, $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| $\mathrm{l} \mathrm{IH}+\mathrm{IOZH}$ | 3-State Output OFF Current HIGH, $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUt }}=2.4 \mathrm{~V}$ |
| IIL + IOZL | 3-State Output OFF Current LOW, $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | -650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter |  | F/74 |  | 54 |  | 74 |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & V C C=+5.0 \mathrm{~V} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Input Frequency | 70 |  |  |  |  |  |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to Qu or Q7 | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | 10 10 | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  |  |  |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time | $6.0$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | 4.0 4.0 | 7.0 7.0 | 10 10 |  |  |  |  |  |  |

$\square$ Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | $54 \mathrm{~F} / 74 \mathrm{~F}$ |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $S_{0}$ or $S_{1}$ to $C P$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{I} / \mathrm{O}_{\mathrm{n}}, \mathrm{DS}_{0}, \mathrm{DS}_{7}$ to CP | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW I/On, DS 0 , DS7 to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{ts}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\mathrm{SR}}$ to CP | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{SR}}$ to CP | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-7 |

[^15]
## 54F/74F350

## 4-Bit Shifter

## (With 3-State Outputs)

## Description

The ' F 350 is a specialized multiplexer that accepts a 4 -bit word and shifts it 0 , 1,2 or 3 places, as determined by two Select ( $S_{0}, S_{1}$ ) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable ( $\overline{\mathrm{OE})}$ inputs as a third Select level. With appropriate interconnections, the 'F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.

- Linking Inputs for Word Expansion
- 3-State Outputs for Extending Shift Range

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ceramic <br> DIP (D) | 74 F 350 PC |  | 6 B |
| Flatpak <br> $(F)$ | 74 F 350 DC | 54 F 350 DM | 4 L |



$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Select Inputs | $0.5 / 0.75$ |
| $\mathrm{I}_{-3}-\mathrm{I}_{3}$ | Data Inputs | $0.5 / 0.75$ |
| OE | Output Enable Input (Active LOW) | $0.5 / 0.75$ |
| $\mathrm{O}_{0}-\mathrm{O}_{3}$ | 3-State Outputs | $25 / 12.5$ |

## Functional Description

The 'F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of $0,1,2$ or 3 places on words of any length.

A 7-bit data word is introduced at the $\ln$ inputs and is shifted according to the code applied to the select inputs $\mathrm{S}_{0}, \mathrm{~S}_{1}$. Outputs $\mathrm{O}_{0}-\mathrm{O}_{3}$ are 3-state, controlled by an active-LOW output enable ( $\overline{\mathrm{OE})}$. When $\overline{\mathrm{OE}}$ is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

## Logic Equations

$\mathrm{O}_{0}=\overline{\mathrm{S}}_{0} \bar{S}_{1} \mathrm{I}_{0}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{I}_{-1}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} \mathrm{I}_{-2}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{I}_{-3}$
$\mathrm{O}_{1}=\overline{\mathrm{S}}_{0} \overline{\mathrm{~S}}_{1} I_{1}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} I_{0}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} I_{-1}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{I}_{-2}$
$\mathrm{O}_{2}=\overline{\mathrm{S}}_{0} \overline{\mathrm{~S}}_{1} \mathrm{I}_{2}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} \mathrm{I}_{1}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} \mathrm{I}_{0}+\mathrm{S}_{0} \mathrm{~S}_{1} \mathrm{I}_{-1}$
$\mathrm{O}_{3}=\overline{\mathrm{S}}_{0} \overline{\mathrm{~S}}_{1} I_{3}+\mathrm{S}_{0} \overline{\mathrm{~S}}_{1} I_{2}+\overline{\mathrm{S}}_{0} \mathrm{~S}_{1} I_{1}+\mathrm{S}_{0} \mathrm{~S}_{1} I_{0}$

Truth Table

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| H | X | X | Z | Z | Z | Z |
| L | L | L | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ |
| L | L | H | $\mathrm{I}_{-1}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ |
| L | H | L | $\mathrm{I}_{-2}$ | $\mathrm{I}_{-1}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ |
| L | H | H | $\mathrm{I}_{-3}$ | $\mathrm{I}_{-2}$ | $\mathrm{I}_{-1}$ | $\mathrm{I}_{0}$ |

$\mathrm{H}=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{Z}=$ High Impedance
$\mathrm{X}=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| ICCH | Power Supply Current | 222626 |  | 35 | mA | Outputs HIGH | $\mathrm{V}_{\mathrm{cc}}=$ Max |
| ICCL |  |  |  | 41 |  | Outputs LOW |  |
| lccz |  |  |  | 42 |  | Outputs OFF |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{VCC}_{C \mathrm{C}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $T_{A}, V_{C C}=$ Mil $\mathrm{CL}=50 \mathrm{pF}$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ & \operatorname{Com} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH | Propagation Delay | 3.0 | 4.5 | 6.0 | 3.0 | 7.5 | 3.0 | 7.0 | ns | 3-1 |
| tphl | $\mathrm{In}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}$ | 2.5 | 4.0 | 5.5 | 2.5 | 7.0 | 2.5 | 6.5 |  | 3-4 |
| tply | Propagation Delay | 4.0 | 7.8 | 10 | 4.0 | 13 | 4.0 | 11 | ns | 3-1 |
| tPhL | $\mathrm{S}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}$ | 3.0 | 6.5 | 8.5 | 3.0 | 10 | 3.0 | 9.5 |  | 3-10 |
|  | Output Enable Time | 2.5 | 5.0 | 7.0 | 2.5 |  |  | 8.0 | ns |  |
| tpzL |  | 4.0 | 7.0 | 9.0 | 4.0 | 11 | 4.0 | 10 |  | 3-1 |
| tpHz | Output Disable Time | 2.0 | 3.9 | 5.5 | 2.0 | 7.0 | 2.0 | 6.5 |  | 3-12 |
| tpLz |  | 2.0 | 4.0 | 5.5 | 2.0 | 8.5 | 2.0 | 6.5 |  | 3-13 |

Test limits in screened columns are preliminary.

## Applications

## 16-Bit Shift-Up 0 to 3 Places, Zero Backfill



S1 So
L L NO SHIFT
L H SHIFT 1PLACE
H L SHIFT 2 PLACES
H H SHIFT 3 PLACES

8-Bit End Around Shift 0 to 7 Places

$S_{2} S_{1} S_{0}$
L L L NO SHIFT
L L H SHIFT END AROUND 1
L H L SHIFT END AROUND 2
L H H SHIFT END AROUND 3
H L L SHIFT END AROUND 4
H L H SHIFT END AROUND 5
H H L SHIFT END AROUND 6
H H H SHIFT END AROUND 7

13-Bit Twos Complement Scaler


## 54F/74F352

## Dual 4-Input Multiplexer

## Description

The 'F352 is a very high speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.

- Inverted Version of the 'F153
- Separate Enables for Each Multiplexer
- Input Clamp Diode Limits High Speed Termination Effects

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | 74 F 352 PC |  | 9 B |
| Ceramic <br> DIP (D) | 74 F 352 DC | 54 F 352 DM | 6 B |
| Flatpak <br> (F) |  | 54 F 352 FM | 4 L |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $10 \mathrm{a}-13 \mathrm{a}$ | Side A Data Inputs | 0.5/0.375 |
| $10 \mathrm{C}-13 \mathrm{~b}$ | Side B Data Inputs | 0.5/0.375 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Common Select Inputs | 0.5/0.375 |
| $\mathrm{E}_{\mathrm{a}}$ | Side A Enable Input (Active LOW) | 0.5/0.375 |
| $\bar{E}_{\text {b }}$ | Side B Enable Input (Active Low) | 0.5/0.375 |
| $\overline{\mathbf{Z}}_{\mathrm{a}}, \overline{\mathbf{Z}}_{\mathrm{b}}$ | Multiplexer Outputs (Inverted) | 25/12.5 |

## Logic Symbol



## Functional Description

The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The two 4-input multiplexer circuits have individual active-LOW Enables ( $\bar{E}_{a}, \bar{E}_{b}$ ) which can be used to strobe the outputs independently. When the Enables $\left(\bar{E}_{a}, \bar{E}_{b}\right)$ are HIGH , the corresponding outputs $\left(\bar{Z}_{a}\right.$, $\bar{Z}_{b}$ ) are forced HIGH.

The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \left.I_{2 a} \bullet S_{1} \bullet \bar{S}_{0}+I_{3 a} \bullet S_{1} \bullet S_{0}\right) \\
& \bar{Z}_{b}=\overline{E_{b} \cdot\left(\operatorname{lob} \cdot \bar{S}_{1} \cdot \overline{S_{0}+I_{1 b} \cdot \bar{S}_{1} \cdot S_{0}+}\right.} \\
& \left.12 b \cdot S_{1} \cdot S_{0}+I_{3 b} \cdot S_{1} \cdot S_{0}\right)
\end{aligned}
$$

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

## Truth Table

| SELECT <br> INPUTS |  | INPUTS (a or b) |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| So | $\mathrm{S}_{1}$ | $\overline{\mathrm{E}}$ | 10 | 11 | 12 | 13 | $\bar{Z}$ |
| X | X | H | X | X | X | X | H |
| L | L | L | L | X | X | X | H |
| L | L | L | H | X | X | X | L |
| H | L | L | X | L | X | $x$. | H |
| H | L | L | $x$ | H | $X$ | $x$ | L |
| L | H | L | X | X | L | X | H |
| L | H | L | X | X | H | X | L |
| H | H | L | X | X | X | L | H |
| H | H | L | X | X | X | H | L |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## Logic Diagram



DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | 9.3 | 14 | mA | $\mathrm{V}_{\mathrm{IN}}=$ Gnd | $V_{\text {cc }}=$ Max |
|  |  |  | 13.3 | 20 |  | $\mathrm{VIN}=\mathrm{HIGH}$ |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} T_{A}, V C C= \\ M I I \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tpHL | Propagation Delay $S_{n}$ to $\bar{Z}_{n}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.4 \\ & 7.0 \end{aligned}$ | 13 13 | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 14.5 \\ 15 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{E}_{n}$ to $\bar{Z}_{n}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 8.7 \\ & 8.6 \end{aligned}$ | $\begin{aligned} & 14 \\ & 11 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.0 \end{aligned}$ | $\frac{17}{13}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 15 \\ & 12 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tPLH tPHL | Propagation Delay $I_{n}$ to $\bar{Z}_{n}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 3.0 \end{aligned}$ | 7.0 6.0 | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 7.5 \end{aligned}$ | 2.0 2.0 | $\begin{aligned} & 8.0 \\ & 7.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |

Test limits in screened columns are preliminary.

## 54F/74F353

## Dual 4-Input Multiplexer

(With 3-State Outputs)

## Description

The 'F353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable $(\overline{\mathrm{OE}})$ inputs, allowing the outputs to interface directly with bus oriented systems.

- Inverted Version of 'F253
- Multifunction Capability
- Separate Enables for Each Multiplexer

Ordering Code: See Section 6

| Pkg | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F353PC |  | 9B |
| Ceramic DIP (D) | 74F353DC | 54F353DM | 6B |
| Flatpak <br> (F) |  | 54F353FM | 4L |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $I_{0 a}-I_{3 a}$ | Side A Data Inputs | $0.5 / 0.375$ |
| $I_{0 b}-I_{3 b}$ | Side B Data Inputs | $0.5 / 0.375$ |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | Common Select Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{OE}}_{\mathrm{a}}$ | Side A Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{OE}}_{\mathrm{b}}$ | Side B Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{Z}}_{\mathrm{a}}, \overline{\mathrm{Z}}_{\mathrm{b}}$ | 3-State Outputs (Inverted) | $25 / 12.5$ |

## Logic Symbol



$$
V_{C c}=\operatorname{Pin} 16
$$

$$
\text { GND }=\operatorname{Pin} 8
$$

## Functional Description

The 'F353 contains two identical 4-input multiplexers with 3 -state outputs. They select two bits from four sources selected by common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The 4-input multiplexers have individual Output Enable ( $\overline{\mathrm{OE}_{\mathrm{a}}}, \overline{\mathrm{OE}} \mathrm{E}_{\mathrm{b}}$ ) inputs which, when HIGH , force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \bar{Z}_{\mathrm{a}}=\overline{\mathrm{OE}} \cdot\left(\mathrm{I}_{\mathrm{a}} \bullet \overline{\mathrm{~S}}_{1} \bullet \overline{\mathrm{~S}}_{0}+\mathrm{I}_{\mathrm{a}} \bullet \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
& \mathrm{I}_{2 \mathrm{a}} \bullet \mathrm{~S}_{1} \bullet \overline{\mathrm{~S}}_{0}+\mathrm{I}_{3 \mathrm{a}} \bullet \mathrm{~S}_{1} \bullet \mathrm{~S}_{0} \text { ) } \\
& \overline{\mathrm{Z}}_{\mathrm{b}}=\overline{\mathrm{OE}_{\mathrm{b}}} \cdot\left(\mathrm{I}_{\mathrm{ob}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \bullet \mathrm{~S}_{0}+\right. \\
& \left.\mathrm{I}_{2 \mathrm{~b}} \bullet \mathrm{~S}_{1} \bullet \overline{\mathrm{~S}}_{0}+\mathrm{I}_{3 \mathrm{~b}} \bullet \mathrm{~S}_{1} \bullet \mathrm{~S}_{0}\right)
\end{aligned}
$$

If the outputs of 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -state devices whose outputs are tied together are designed so that there is no overlap.

Truth Table

| SELECT INPUTS |  | DATA INPUTS |  |  |  | OUTPUT ENABLE | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| So | $S_{1}$ | 10 | 11 | $\mathrm{i}_{2}$ | 13 | $\overline{\text { OE }}$ | $\bar{z}$ |
| X | x | X | X | X | X | H | (Z) |
| L | L | L | X | X | x | L | H |
| L | L | H | X | X | X | L | L |
| H | L | X | L | X | X | L | H |
| H | L | X | H | X | x | L | L |
| L | H | X | X | L | X | L | H |
| L | H | X | X | H | X | L | L |
| H | H | X | X | X | L | L | H |
| H | H | X | X | X | H | L | L |

Address inputs $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ are common to both sections.
$H=$ HIGH Voltage Level
L = LOW $\cdot$ Voltage Level
$X=$ Immaterial
$(\mathbf{Z})=$ High Impedance

## Logic Diagram



DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| ICCH | Power Supply Current | $\begin{array}{r} 9.3 \\ 13.3 \\ 15 \\ \hline \end{array}$ |  | 14 | mA | $\mathrm{In}_{\mathrm{n}}, \mathrm{S}_{\mathrm{n}}, \overline{\mathrm{OE}}_{\mathrm{n}}=$ Gnd | Gnd |
| ICCL |  |  |  | 20 |  | $\mathrm{I}_{\mathrm{n}}, S_{\mathrm{n}}=\mathrm{Gnd}$ | $\mathrm{VCC}=\mathrm{Max}$ |
| ICCz |  |  |  | 23 |  | $\overline{O E_{n}}=4.5 \mathrm{~V}$ |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{Cc}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}, V C C= \\ M i I \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH tPHL | Propagation Delay $S_{n}$ to $\bar{Z}_{n}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 8.8 \\ & 7.4 \end{aligned}$ | $\begin{aligned} & 14 \\ & 11 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 16 \\ 14 \end{array}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 15 \\ & 12 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH tPHL | Propagation Delay $I_{n}$ to $\bar{Z}_{n}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.0 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | 11 12 | 3.0 3.0 | $\begin{array}{r} 10 \\ 10.5 \end{array}$ | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | 2.0 2.0 | 3.7 4.4 | 5.0 6.0 | 2.0 2.0 | 6.5 8.5 | 2.0 2.0 | 6.0 7.0 |  | 3-13 |

Test limits in screened columns are preliminary.

## Octal Transparent Latch <br> (With 3-State Outputs)

## Description

The 'F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable $(\overline{\mathrm{OE}})$ is LOW. When $\overline{\mathrm{OE}}$ is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | VCC $=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | 74 F 373 PC |  | 9 Z |
| Ceramic <br> DIP (D) | 74 F 373 DC | 54 F 373 DM | 4 E |
| Flatpak <br> (F) |  | 54 F 373 FM | 4 D |

Logic Symbol

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs | $0.5 / 0.375$ |
| LE | Latch Enable Input (Active HIGH) | $0.5 / 0.375$ |
| OE | Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-State Latch Outputs | $25 / 12.5$ |

## Functional Description

The 'F373 contains eight D-type latches with 3 -state output buffers. When the Latch Enable (LE) input is HIGH, data on the $D_{n}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its $D$ input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3 -state buffers are controlled by the Output Enable ( $\overline{\mathrm{OE})}$ input. When $\overline{\mathrm{OE}}$ is LOW, the buffers are in the bi-state mode. When $\overline{\mathrm{OE}}$ is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Iccz | Power Supply Current (All Outputs OFF) |  | 35 | 55 | mA | $\begin{aligned} & \mathrm{VCC}=\text { Max, } \overline{\mathrm{OE}}=4.5 \mathrm{~V} \\ & \mathrm{D}_{\mathrm{n}}, \mathrm{LE}=\mathrm{Gnd} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\left\lvert\, \begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}\right.$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.0 \end{aligned}$ | ns | $\begin{aligned} & 3-2 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 5.2 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 7.0 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 15 \\ 8.5 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 13 \\ 8.0 \end{array}$ | ns | $\begin{aligned} & 3-2 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.6 \end{aligned}$ | $\begin{array}{r} 11 \\ 7.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 13.5 \\ 10 \end{array}$ | 2.0 2.0 | $\begin{array}{r} 12 \\ 8.5 \end{array}$ | ns | $\begin{aligned} & 3-2 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | 2.0 2.0 | $\begin{array}{r} 4.5 \\ 3.8 \end{array}$ | $\begin{aligned} & 6.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 7.0 \end{array}$ | 2.0 2.0 | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | ns | $\begin{aligned} & 3-2 \\ & 3-12 \\ & 3-13 \end{aligned}$ |

AC Operating Requirements: See Section 6 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 . \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Setup Time, HIGH or LOW | 2.0 |  |  | 2.0 |  | 2.0 |  | ns | 3-15 |
| $t_{s}(L)$ | $\mathrm{D}_{\mathrm{n}}$ to LE | 2.0 |  |  | 2.0 |  | 2.0 |  |  |  |
| th (H) | Hold Time, HIGH or LOW | 3.0 |  |  | 3.0 |  | 3.0 |  |  |  |
| th (L) | $\mathrm{D}_{\mathrm{n}}$ to LE | 3.0 |  |  | 3.0 |  | 3.0 |  |  |  |
| $t_{w}(\mathrm{H})$ | LE Pulse Width HIGH | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-7 |

## 54F/74F374

Octal D-Type Flip-Flop
(With 3-State Outputs)

## Description

The 'F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{\mathrm{OE})}$ are common to all flip-flops.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F374PC |  | 92 |
| Ceramic DIP (D) | 74F374DC | 54F374DM | 4E |
| Flatpak <br> (F) |  | 54F374FM | 4D |

## Connection Diagram



Logic Symbol


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| OE | 3-State Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-State Outputs | $25 / 12.5$ |

## Logic Diagram



## Functional Description

The 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flipflops will store the state of their individual $D$ inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{(\mathrm{OE})}$ LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{O E}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{O E}$ input does not affect the state of the flip-flops.

## Truth Table

| INPUTS |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{n}$ |  | $C P$ | $\overline{O E}$ |  | $O_{n}$ |
| $H$ | $\Gamma$ | $L$ | $H$ |  |  |
| $L$ | $\Gamma$ | $L$ | $L$ |  |  |
| $X$ | $X$ | $H$ | $Z$ |  |  |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
$z=$ High Impedance

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $\mathrm{T}_{\mathrm{A}}, \mathrm{V}_{\mathrm{CC}}=$ Com$C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 |  |  | 60 |  | 70 |  | MHz | 3-1, 3-7 |
| tple | Propagation Delay | 4.0 | 6.5 | 8.5 | 4.0 | 10.5 | 4.0 | 10 | ns | 3-1 |
| tPHL | CP to $\mathrm{On}_{\mathrm{n}}$ | 4.0 | 6.5 | 8.5 | 4.0 | 11 | 4.0 | 10 |  | $3-7$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 5.8 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 7.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 14 \\ & 10 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 8.5 \\ \hline \end{array}$ | ns | 3-1 3-12 |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.3 \end{aligned}$ | 7.0 5.5 | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | 2.0 2.0 | $\begin{aligned} & 8.0 \\ & 6.5 \end{aligned}$ |  | 3-13 |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{ts}_{\text {S }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 2.0 |  |  | 2.5 |  | 2.0 |  | ns | 3-5 |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | $\mathrm{D}_{\mathrm{n}}$ to CP | 2.0 |  |  | 2.0 |  | 2.0 |  |  |  |
| th (H) | Hold Time, HIGH or LOW | 2.0 |  |  | 2.0 |  | 2.0 |  |  |  |
| $t h n^{(L)}$ | $\mathrm{D}_{\mathrm{n}}$ to CP | 2.0 |  |  | 2.5 |  | 2.0 |  |  |  |
| $t_{w}(H)$ <br> $t_{w}(L)$ | CP. Pulse Width, HIGH or LOW | $\begin{aligned} & 7.0 \\ & 6.0 \end{aligned}$ |  |  | $\begin{aligned} & 7.0 \\ & 6.0 \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 6.0 \end{aligned}$ |  | ns | 3-7 |

## 54F/74F378

## Parallel D Register

(With Enable)

## Description

The 'F378 is a 6-bit register with a buffered common enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.

- 6-Bit High-speed Parallel Register
- Positive Edge-Triggered D-Type Inputs
- Fully Buffered Common Clock and Enable Inputs
- Input Clamp Diodes Limit High Speed Termination Effects
- Full TTL and CMOS Compatible

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |



Logic Symbol

$V_{C C}=\operatorname{Pin} 16$ GND $=\operatorname{Pin} 8$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\overline{\mathrm{E}}$ | Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{D}_{0}-\mathrm{D}_{5}$ | Data Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| Q $_{0}-$ Q $_{5}$ | Outputs | $25 / 12.5$ |

## Functional Description

The 'F378 consists of eight edge-triggered D-type flip-flops with individual $D$ inputs and $Q$ outputs. The Clock (CP) and Enable $(\bar{E})$ inputs are common to all flip-flops.

When the $\bar{E}$ input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the $\bar{E}$ input is HIGH the register will retain the present data independent of the CP input.

## Truth Table

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\bar{E}$ | $C P$ | $D_{n}$ | $Q_{n}$ |
| $H$ | - | $X$ | No change |
| $L$ | - | $H$ | $H$ |
| $L$ | - | $L$ | $L$ |

$$
\begin{aligned}
& H=\text { HIGH Voltage Level } \\
& L=\text { LOW Voltage Level } \\
& X=\text { Immaterial }
\end{aligned}
$$

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | $54 \mathrm{~F} / 74 \mathrm{~F}$ |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \\ & C L=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Input Frequency | 100 | 140 |  |  |  |  |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ | 3.5 4.5 | 5.5 7.0 |  |  |  |  |  | ns | 3-1, 3-7 |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 V \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |
|  |  | Min Typ Max | Min Max | Min Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $D_{n}$ to CP | $\begin{array}{r} 4.0 \\ 4.0 \end{array}$ |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\bar{E}$ to CP | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\bar{E}$ to CP |  |  |  |  |  |
| $t_{w}(H)$ <br> tw (L) | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ |  |  | ns | 3-7 |

[^16]
## 54F/74F379

Quad Parallel Register
(With Enable)

## Description

The 'F379 is a 4-bit register with buffered common Enable. This device is similar to the 'F175 but features the common Enable rather than common Master Reset.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- Buffered Common Enable Input
- True and Complement Outputs

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\overline{\mathrm{E}}$ | Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | Data Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Flip-flop Outputs | $25 / 12.5$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Complement Outputs | $25 / 12.5$ |

Functional Description
The 'F379 consists of four edge-triggered D-type flipflops with individual $D$ inputs and $Q$ and $\bar{Q}$ outputs. The Clock (CP) and Enable $(\bar{E})$ inputs are common to all flip-flops. When the $\bar{E}$ input is HIGH, the register will retain the present data independent of the CP input. The $D_{n}$ and $\bar{E}$ inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.

Truth Table

| INPUTS |  |  | OUTPUTS |  |
| :--- | :---: | :--- | :---: | :---: |
| $\bar{E}$ | $C P$ | $D_{n}$ | $Q_{n}$ | $\bar{Q}_{n}$ |
| $H$ | $\Gamma$ | $X$ | $N C$ | $N C$ |
| $L$ | $\Gamma$ | $H$ | $H$ | $L$ |
| $L$ | $\Gamma$ | $L$ | $L$ | $H$ |

$H=$ HIGH Voltage Level
$X=$ Immaterial
L = LOW Voltage Level

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 28 | 40 | mA | $\begin{aligned} & V_{C C}=\operatorname{Max} ; D, \bar{E}=\text { Gnd } \\ & C P=\Gamma \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{VCC}_{C \mathrm{C}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \text { Mil } \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency |  | 140 |  |  |  | 100 |  | MHz | 3-1, 3-7 |
| tpLH tpHL | Propagation Delay $C P$ to $Q_{n}, \bar{Q}_{n}$ | 4.0 5.0 | $\begin{aligned} & 5.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 8.5 \end{aligned}$ |  |  | 4.0 5.0 | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  | 54F | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Mil } \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |
|  |  | Min Typ | Max | Min Max | Min Max |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(H) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW E to CP | $\begin{aligned} & 6.0 \\ & 6.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 6.0 \\ & 6.0 \\ & \hline \end{aligned}$ | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\bar{E}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & \hline 4.0 \\ & 5.0 \end{aligned}$ | ns | 3-7 |

## 54F/74F381

## 4-Bit Arithmetic Logic Unit

## Description

The 'F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. Carry Propagate and Generate outputs are provided for use with the 'F182 Carry Lookahead Generator for high-speed expansion to longer word lenghts. For ripple expansion, refer to the 'F382 ALU data sheet.

- Low Input Loading Minimizes Drive Requirements
- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Carry Generate and Propagate Outputs for use with Carry Lookahead Generator

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F381PC |  | 9 Z |
| Ceramic DIP (D) | 74F381DC | 54F381DM | 4E |
| Flatpak <br> (F) |  | 54F381FM | 4D |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | A Operand Inputs | $0.5 / 1.50$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{3}$ | B Operand Inputs | $0.5 / 1.50$ |
| $\mathrm{~S}_{0}-\mathrm{S}_{2}$ | Function Select Inputs | $0.5 / 0.375$ |
| $\mathrm{C}_{n}$ | Carry Input | $0.5 / 1.50$ |
| G | Carry Generate Output (Active LOW) | $25 / 12.5$ |
| P | Carry Propagate Output (Active LOW) | $25 / 12.5$ |
| $\mathrm{~F}_{0}-\mathrm{F}_{3}$ | Function Outputs | $25 / 12.5$ |

Logic Symbol

$$
\begin{aligned}
& V_{C C}=\operatorname{Pin} 20 \\
& \text { GND }=\operatorname{Pin} 10
\end{aligned}
$$

Logic Diagram


## Functional Description

Signals applied to the Select inputs $\mathrm{S}_{0}-\mathrm{S}_{2}$ determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either activeHIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the $C_{n}$ input of the least significant package.

The Carry Generate ( $\overline{\mathbf{G})}$ and Carry Propagate $(\overline{\mathbf{P}})$ outputs supply input signals to the 'F182 carry lookahead generator for expansion to longer word length, as shown in Figure a. Note that an 'F382 ALU is used for the most significant package. Typical delays for Figure a are given in Figure b.

Function Select Table

| SELECT |  |  | OPERATION |
| :---: | :---: | :---: | :---: |
| So | $\mathrm{S}_{1}$ | S2 |  |
| L | L | L | Clear |
| H | L | L | B Minus A |
| L | H | L | A Minus B |
| H | H | L | A Plus B |
| L | L | H | $A \oplus B$ |
| H | L | H | $A+B$ |
| L | H | H | AB |
| H | H | H | Preset |

$H=$ HIGH Voltage Level $L=$ LOW Voltage Level

Fig. a 16-Bit Lookahead Carry ALU Expansion


Fig. b 16-Bit Delay Tabulation

| PATH SEGMENT | TOWARD <br> $F$ | OUTPUT <br> $C_{n}+4$, OVR |
| :--- | :---: | :---: |
| $A_{i}$ or $B_{i}$ to $\bar{P}$ | 7.2 ns | 7.2 ns |
| $\bar{P}$ to $C_{n}+j$ ('F182) | 6.2 ns | 6.2 ns |
| $C_{n}$ to $F$ |  |  |
| $C_{n}$ to $C_{n}+4$, OVR | 8.1 ns | - |
| Total Delay | - | 8.0 ns |

Truth Table

|  | INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | So | $\mathrm{S}_{1}$ | S2 | $\mathrm{C}_{n}$ | $A_{n}$ | $\mathrm{B}_{n}$ | Fo | $F_{1}$ | F2 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{P}$ |
| CLEAR | 0 | 0 | 0 | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 |
| B MINUS A | 1 | 0 | 0 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 0 0 1 0 | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | 1 0 1 1 1 0 1 1 | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ |
| A MINUS B | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 1 0 0 1 0 1 1 0 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 0 1 1 1 0 1 | 0 1 0 0 0 1 0 0 |
| A PLUS B | 1 | 1 | 0 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 0 1 1 0 1 0 0 | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | 1 1 0 1 1 1 0 | 1 0 0 0 1 0 0 0 |
| $A \oplus B$ | 0 | 0 | 1 | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 1 1 0 | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 0 | 0 1 0 0 |
| $A+B$ | 1 | 0 | 1 | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 0 1 1 1 | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 0 1 1 1 | 0 1 1 0 |
| AB | 0 | 1 | 1 | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 0 0 0 1 | 0 0 0 1 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | 1 1 0 1 | 0 1 0 0 |
| PRESET | 1 | 1 | 1 | X X X X X | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | 0 1 0 1 | 1 1 1 1 | 1 1 1 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 1 1 1 | 1 1 1 0 |

[^17]DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 59 | 89 | mA | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{~S}_{0}-\mathrm{S}_{3}=\mathrm{Gnd} ;$ <br> Other Inputs HIGH |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5: 0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A} \cdot V_{C C}= \\ M i l \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tPLH | Propagation Delay | 2.5 | 8.1 | 10.5 | 2.5 | 15 | 2.5 | 11.5 | ns | 3-1 |
| tPHL | $\mathrm{C}_{n}$ to Fi | 2.5 | 5.7 | 8.0 | 2.5 | 11.5 | 2.5 | 9.0 |  | 3-10 |
| tPLH | Propagation Delay | 4.0 | 10.4 | 13.5 | 4.0 | 19 | 4.0 | 14.5 | ns | 3-1 |
| tPHL | Any A or B to Any F | 3.5 | 8.2 | 11 | 3.5 | 15.5 | 3.5 | 12 |  | 3-10 |
| tple | Propagation Delay | 4.5 | 8.3 | 11 | 4.5 | 15.5 | 4.5 | 12 | ns | 3-1 |
| tPHL | $\mathrm{S}_{\mathrm{i}}$ to $\mathrm{Fi}_{\mathrm{i}}$ | 4.0 | 8.2 | 11 | 4.0 | 15.5 | 4.0 | 12 |  | 3-10 |
| tple | Propagation Delay | 3.5 | 6.4 | 9.0 | 3.5 | 12.5 | 3.5 | 10 | ns | 3-1 |
| tPHL | $A_{i}$ or $B_{i}$ to $\bar{G}$ | 4.0 | 6.8 | 10 | 4.0 | 14 | 4.0 | 11 |  | 3-10 |
| tple | Propagation Delay | 4.0 | 7.2 | 10.5 | 4.0 | 15 | 4.0 | 11.5 | ns | 3-1 |
| tPHL | $A_{i}$ or $B_{i}$ to $\bar{P}$ | 3.5 | 6.5 | 9.5 | 3.5 | 13 | 3.5 | 10.5 |  | 3-10 |
| tPLH | Propagation Delay | 4.0 | 7.8 | 10.5 | 4.0 | 15 | 4.0 | 11.5 | ns | 3-1 |
| tPHL | $S_{i}$ to $\bar{G}$ or $\bar{P}$ | 4.5 | 10.2 | 13.5 | 4.5 | 19 | 4.5 | 14.5 |  | 3-10 |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F382

## 4-Bit Arithmetic Logic Unit

## Description

The 'F382 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. An Overflow output is provided for convenience in twos complement arithmetic. A Carry output is provided for ripple expansion. For high-speed expansion using a Carry Lookahead Generator, refer to the 'F381 data sheet.

- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Low Input Loading Minimizes Drive Requirements
- Carry Output for Ripple Expansion
- Overflow Output for Twos Complement Arithmetic

Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | Pkg <br> Type | $\begin{array}{r} F_{1} \sqrt{9} \\ \text { GND } 10 \end{array}$ | $12 \mathrm{~F}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pkgs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  | $11 \mathrm{~F}_{2}$ |
| Plastic DIP (P) | 74F382PC |  | 97 |  |  |
| Ceramic DIP (D) | 74F382DC | 54F382DM | 4E |  |  |
| Flatpak (F) |  | 54F382FM | 4D |  |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | A Operand Inputs | $0.5 / 1.50$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{3}$ | B Operand Inputs | $0.5 / 1.50$ |
| $\mathrm{~S}_{0}-\mathrm{S}_{2}$ | Function Select Inputs | $0.5 / 0.375$ |
| $\mathrm{C}_{n}$ | Carry Input | $0.5 / 1.875$ |
| $\mathrm{C}_{n}+4$ | Carry Output | $25 / 12.5$ |
| OVR | Overflow Output | $25 / 12.5$ |
| $\mathrm{~F}_{0}-\mathrm{F}_{3}$ | Function Outputs | $25 / 12.5$ |

Logic Symbol

$V_{c c}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

382

Logic Diagram


## Functional Description

Signals applied to the Select inputs $\mathrm{S}_{0}-\mathrm{S}_{2}$ determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either activeHIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the $\mathrm{C}_{\mathrm{n}}$ input of the least significant package. Ripple expansion is illustrated in Figure a. The Overflow output OVR is the Exclusive-OR of $\mathrm{C}_{\mathrm{n}+3}$ and $\mathrm{C}_{n+4}$; a HIGH signal on OVR indicates overflow in twos complement operation. Typical delays for Figure a are given in Figure b.

## Function Table

| SELECT |  |  | OPERATION |
| :--- | :--- | :--- | :--- |
| $S_{0}$ | $S_{1}$ | $S_{2}$ |  |
| L | L | L |  |
| H | L lear |  |  |
| L | $H$ | L | B Minus A |
| $H$ | $H$ | L | A Minus B |
| L | L Plus B |  |  |
| $H$ | L | $H$ | A $\oplus$ B |
| L | $H$ | A B B |  |
| $H$ | $H$ | $H$ | AB |
| H | $H$ | Preset |  |

$H=$ HIGH Voltage Level $L=$ LOW Voltage Level

Fig. a 16-Bit Ripple Carry ALU Expansion


Fig. b 16-Bit Delay Tabulation

| PATH SEGMENT | TOWARD F | OUTPUT <br> $C_{n}+4$, OVR |
| :---: | :---: | :---: |
| $A_{i}$ or $\mathrm{Bi}_{i}$ to $\mathrm{C}_{n}+4$ | 6.5 ns | 6.5 ns |
| $\mathrm{C}_{n}$ to $\mathrm{C}_{n}+4$ | 6.3 ns | 6.3 ns |
| $\mathrm{C}_{\mathrm{n}}$ to $\mathrm{C}_{\mathrm{n}}+4$ | 6.3 ns | 6.3 ns |
| $\mathrm{C}_{n}$ to F | 8.1 ns | - |
| $\mathrm{C}_{n}$ to $\mathrm{C}_{n}+4, \mathrm{OVR}$ | - | 8.0 ns |
| Total Delay | 27.2 ns | 27.1 ns |

382

Truth Table

$1=$ HIGH Voltage Level $0=$ LOW Voltage Level $X=$ Immaterial

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 62 | 93 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{S}_{0}, \mathrm{C}_{\mathrm{n}}=\mathrm{HIGH}$ <br> Other Inputs Gnd |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{VCC}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}_{\mathrm{C}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min Max | Min | Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\mathrm{C}_{\mathrm{n}}$ to Fi | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 5.7 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 8.0 \end{array}$ |  | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH tpHL | Propagation Delay Any A or B to Any F | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 10.4 \\ 8.2 \end{array}$ | $\begin{array}{r} 13.5 \\ 11 \end{array}$ |  | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 14.5 \\ 12 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tple tpHL | Propagation Delay $\mathrm{Si}_{\mathrm{i}}$ to $\mathrm{Fi}_{\mathrm{i}}$ | $\begin{aligned} & 6.5 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 8.2 \end{array}$ | $\begin{aligned} & 15 \\ & 11 \end{aligned}$ |  | $\begin{aligned} & 6.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 16 \\ & 12 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay <br> $\mathrm{A}_{i}$ or $\mathrm{Bi}_{i}$ to $\mathrm{C}_{n}+4$ | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 9.0 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 10.5 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Si to OVR or $\mathrm{C}_{\mathrm{n}}+4$ | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.0 \end{array}$ | $\begin{array}{r} 16.5 \\ 12 \end{array}$ |  | $\begin{aligned} & 7.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 17.5 \\ 13 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay <br> $C_{n}$ to $C_{n}+4$ | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 9.0 \\ 10 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tplH <br> tpHL | Propagation Delay $\mathrm{C}_{\mathrm{n}}$ to OVR | $\begin{aligned} & 5.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.1 \end{aligned}$ | $\begin{aligned} & 11 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 12 \\ & 11 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |

## 54F/74F384

## 8-Bit Serial/Parallel Twos Complement Multiplier

## Description

The 'F384 is an 8-bit by 1-bit sequential logic element that multiplies two numbers represented in twos complement notation. The device implements Booth's algorithm internally to produce a twos complement product that needs no subsequent correction. Parallel inputs accept and store an 8-bit multiplicand $\left(X_{0}-X_{7}\right)$. The multiplier word is applied to the $Y$ input in a serial bit stream, least significant bit first. The product is clocked out at the SP output, least significant bit first.

The $K$ input is used for expansion to longer $X$ words, using two or more 'F384 devices. The Mode Control (M) input is used to establish the most significant device. An asynchronous Parallel Load $(\overline{\mathrm{PL}})$ input clears the internal flip-flops to the start condition and enables the $X$ latches to accept new multiplicand data.


Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F384PC |  | 9B |
| Ceramic DIP (D) | 74F384DC | 54F384DM | 6B |
| Flatpak (F) |  | 54F384FM | 4L |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| K | Serial Expansion Input | $0.5 / 0.375$ |
| M | Mode Control Input | $0.5 / 0.375$ |
| PL | Asynchronous Parallel Load Input (Active LOW) | $0.5 / 0.750$ |
| $\mathrm{X}_{0}-\mathrm{X}_{7}$ | Multiplicand Data Inputs | $0.5 / 0.375$ |
| Y | Serial Multiplier Input | $0.5 / 0.375$ |
| SP | Serial X•Y Product Output | $25 / 12.5$ |

Logic Symbol


Function Table

| INPUTS |  |  |  |  |  | INTERNAL | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PL | CP | K | M | $\mathrm{X}_{\mathrm{i}}$ | Y | $\mathrm{Y}_{\mathrm{a}-1}$ | SP |  |
|  |  | L | L |  |  |  |  | Most Significant Multiplier Device |
|  |  | CS | H |  |  |  |  | Devices Cascaded in Multiplier String |
| L |  |  |  | OP |  | L | L | Load New Multiplicand and Clear Internal Sum and Carry Registers |
| H |  |  |  |  |  |  |  | Device Enabled |
| H | 」 |  |  |  | L | L | AR | Shift Sum Register |
| H | 」 |  |  |  | L | H | AR | Add Multiplicand to Sum Register and Shift |
| H | 」 |  |  |  | H | L | AR | Subtract Multiplicand from Sum Register and Shift |
| H | 」 |  |  |  | H | H | AR | Shift Sum Register |

$\Gamma=$ LOW－to－HIGH transition
CS＝Connected to SP output of high order device
$O P=X_{i}$ latches open for new data（ $i=0.7$ ）
$A R=$ Output as required per Booth＇s algorithm

## Logic Diagram



## Functional Description

Referring to the Logic Diagram, the multiplicand ( $\mathrm{X}_{0}-\mathrm{X}_{7}$ ) latches are enabled to receive new data when $\overline{\mathrm{PL}}$ is LOW. Data that meet the setup time requirements are latched and stored when $\overline{\mathrm{PL}}$ goes HIGH. The LOW signal on $\overline{P L}$ also clears the $Y_{a-1}$ flip-flop as well as the carry-save flip-flops and the partial product register in the arithmetic section. Figure a is a conceptual logic diagram of a typical cell in the arithmetic section, except for the first $\left(X_{7}\right)$ cell, in which $K$ is the $B_{i}$ input and $M$ is incorporated into the carry logic. The cells use the carry-save technique to avoid the complexity and delays inherent in lookahead carry schemes for longer words.

Figure $b$ is a timing diagram for an $8 \times 8$ multiplication process. New multiplicand data enters the $X$ latches during bit time $\mathrm{T}_{0}$. It is assumed that $\overline{\mathrm{PL}}$ goes LOW shortly after the CP rising edge that marks the beginning of $\mathrm{T}_{0}$ and goes HIGH again shortly after the beginning of $T_{1}$. The LSB $\left(Y_{0}\right)$ of the multiplier is applied to the $Y$ input during $T_{1}$ and combines with $X_{0}$ in the least significant cell to form the appropriate $D$ input ( $X_{0} Y_{0}$ ) to the sum flip-flop. This is clocked into the sum flip-flop by the CP rising edge at the beginning of $T_{2}$ and this LSB ( $\mathrm{S}_{0}$ ) of the product is available shortly thereafter at the SP output of the package. The next-least bit $Y_{1}$ of the multiplier is also applied during $\mathrm{T}_{2}$. The detailed logic design of the cell is such that during $T_{2}$ the $D$ input to the sum flip-flop of the least significant cell contains not only
$\mathrm{X}_{0} \mathrm{Y}_{1}$ but also, thanks to storage in its carry flip-flop and in the sum flip-flop of the next-least cell, the $X_{1} Y_{0}$ product. Thus the term ( $X_{1} Y_{0}+X_{0} Y_{1}$ ) is formed at the $D$ input of the least significant sum flip-flop during $T_{2}$ and this next-least term $S_{1}$ of the product is available at the SP output shortly after the CP rising edge at the beginning of $T_{3}$. Due to storage in the two preceding cells and in its own carry flip-flop, the D input to the least significant sum flip-flop during $T_{3}$ will contain the products $X_{2} Y_{0}$ and $X_{1} Y_{1}$ as well as $\mathrm{X}_{0} \mathrm{Y}_{2}$. During each succeeding bit time the SP output contains information formed one stage further upstream. For example, the SP output during T9 contains $X_{7} Y_{0}$, which was actually formed during $T_{1}$.

The MSB $Y_{7}$ (the sign bit $Y_{S}$ ) of the multiplier is first applied to the $Y$ input during $T_{8}$ and must also be applied during bit times $T_{9}$ through $T_{16}$. This extension of the sign bit is a necessary adjunct to the implementation of Booth's algorithm and is a built-in feature of the 'F322 Shift Register. Figure c shows the method of using two 'F384s to perform a $12 \times \mathrm{n}$ bit multiplication. Notice that the sign of X is effectively extended by connecting $\mathrm{X}_{11}$ to $\mathrm{X}_{4}-\mathrm{X}_{7}$ of the most significant package. Whereas the $8 \times 8$ multiplication required 18 clock periods ( $m+n$ to form the product terms plus $T_{0}$ to clear the multiplier plus $T_{17}$ to recognize and store $S_{15}$ ), the arrangement of Figure $c$ requires $12+\mathrm{n}$ bits to form the product terms plus the bit times to clear the multiplier and to recognize and store $S P_{n}+11$.

Fig. a Conceptual Carry Save Adder Cell


Fig. b Timing Diagram Showing 18 Clock Cycle Operation of $8 \times 8$ Multiplication


Fig. c $\quad 12$-Bit by $\mathbf{N}$-Bit Twos Complement Multiplier


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  |  |  |  |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & V C C=+5.0 \mathrm{~V} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & T_{A}, V_{C C}= \\ & \text { Mil } \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} T_{A}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 | 70 |  |  |  |  |  | ns | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to SP | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tPHL | Propagation Delay $\overline{\mathrm{PL}}$ to SP | 4.0 | 7.0 | 10 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | $\frac{\mathbf{5 4 F}}{\substack{\mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CCC}} \\ \mathrm{Mil}}}$ |  | $\frac{74 F}{T_{\mathrm{A},}, \mathrm{~V}_{\mathrm{cc}}=}$ |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW K to CP | $\begin{aligned} & 8.0 \\ & 8.0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW K to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{ts}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW Y to CP | $\begin{aligned} & 15 \\ & 15 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $Y$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{ts}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $X_{n}$ to $\overline{P L}$ | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $X_{n}$ to $\overline{\text { PL }}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Width, HIGH or LOW | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-7 |
| tw (L) | PL Width LOW | 5.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{\mathrm{PL}}$ to CP | 7.0 |  |  |  |  |  |  | ns | 3-11 |

Test limits in screened columns are preliminary.

## 54F/74F385

## Quad Serial Adder/Subtractor

## Description

The 'F385 contains four serial adder/subtractors with common clock and clear inputs, but independent operand and mode select inputs. Each adder/subtractor contains a sum flip-flop and a carry-save flip-flop for synchronous operations. Each circuit performs either A plus B or A minus B in twos complement notation, but can also be used for magnitude-only or ones complement operation. The 'F385 is designed for use with the 'F384 and 'F784 serial multipliers in implementing digital filters or butterfly networks in fast Fourier transforms.

- Four Independent Adder/Subtractors
- Twos Complement Arithmetic
- Synchronous Operation
- Common Clear and Clock
- Ones Complement or Magnitude-only Capability


## Ordering Code: See Section 6

|  | Commercial Grade | Military Grade | Pkg <br> Type |  | $12 \mathrm{~F}_{3}$ <br> $11 \overline{\mathrm{MR}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pkgs | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |
| Plastic DIP (P) | 74F385PC |  | 92 |  |  |
| Ceramic DIP (D) | 74F385DC | 54F385DM | 4E |  |  |
| Flatpak <br> (F) |  | 54F385FM | 4D |  |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{1}-\mathrm{A}_{4}$ | A Operand Inputs | $0.5 / 0.375$ |
| $\mathrm{~B}_{1}-\mathrm{B}_{4}$ | B Operand Inputs | $0.5 / 0.375$ |
| $\mathrm{~S}_{1}-\mathrm{S}_{4}$ | Function Select Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| MR | Asynchronous Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{~F}_{1}-\mathrm{F}_{4}$ | Sum or Difference Outputs | $25 / 12.5$ |

Logic Symbol

$\mathrm{VCC}=\operatorname{Pin} 20$
$G N D=\operatorname{Pin} 10$
GND $=\operatorname{Pin} 10$

## Functional Description

Each adder contains two edge-triggered flip-flops to store the sum and carry, as shown in the Logic Diagram. Flip-flop state changes occur on the rising edge of the Clock Pulse (CP) input signal. The Select ( $S$ ) input should be LOW for the Add (A plus B) mode and HIGH for the Subtract (A minus B) mode. A LOW signal on the asynchronous Master Reset ( $\overline{\mathrm{MR}}$ ) input clears the sum flip-flop and resets the carry flip-flop to zero in the Add mode or presets it to one in the Subtract mode.

In the Subtract mode, the B operand is internally complemented. Presetting the carry flip-flop to one completes the twos complement transformation by adding one to "A plus $\bar{B}$ " during the first (LSB) operation after $\overline{M R}$ is released. For ones complement subtraction, the carry flip-flop can be set to zero by making S LOW during the reset, then making $S$ HIGH after the reset but before the next clock.

Truth Table

| INPUTS* |  |  |  | INTERNAL CARRY |  | OUTPUT* |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{MR}}$ | S | A | B | C | $\mathrm{C}_{1}$ | F |  |
| L | L | X | X | L H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | Clear |
| H <br> H <br> H <br> H <br> H <br> H <br> H <br> H | $L$ $L$ $L$ $L$ $L$ $L$ $L$ | $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ | $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | L $L$ $L$ $H$ $L$ $H$ $H$ $H$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | Add |
| H H H H H H H H | H H H H H H H H | L L L L H H H H | $L$ $L$ $H$ $H$ $L$ $L$ $H$ $H$ | $L$ $H$ $L$ $H$ $L$ $H$ $L$ $H$ | $\begin{aligned} & L \\ & H \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & L \\ & H \\ & L \\ & H \\ & H \\ & L \end{aligned}$ | Subtract |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

* = Inputs before CP transition; output after C
$\mathrm{C}_{1}=$ Carry flip-flop state before (C) and after ( $\mathrm{C}_{1}$ )
clock transition

Logic Diagram (one Adder/Subtractor shown)


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ |  |  |
| Icc | Power Supply Current | 68 | 104 | mA | $\mathrm{~V}_{\mathrm{CC}}=$ Max |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter |  | F/74 |  | 54 |  | 74 |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $T_{A}, V_{C C}=$ Com$C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 80 | 100 |  |  |  |  |  | MHz | 3-1, 3-7 |
| tpLH <br> tphi | Propagation Delay CP to $\mathrm{F}_{\mathrm{n}}$ | 3.0 3.0 | 6.0 | 8.5 8.5 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tPHL | Propagation Delay $\overline{M R}$ to Fn | 4.0 | 7.0 | 10 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter |  | F/74 |  | 54 |  | 74 |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to CP | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \hline \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $B_{n}$ or $S_{n}$ to CP | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(\mathrm{H}) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $B_{n}$ or $S_{n}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-7 |
| tw (L) | $\overline{M R}$ Width LOW | 6.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time $\overline{M R}$ to CP | 5.0 |  |  |  |  |  |  | ns | 3-11 |

Test limits in screened columns are preliminary.

## 54F/74F398 • 54F/74F399

## Quad 2-Port Register

## Description

The 'F398 and 'F399 are the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4 -bit words is accepted. The selected data enters the flipflops on the rising edge of the clock. The 'F399 is the 16-pin version of the 'F398, with only the Q outputs of the flip-flops available.

- Select Inputs from Two Data Sources
- Fully Positive Edge-triggered Operation
- Both True and Complement Outputs - 'F398

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{aligned} & \text { Pkg } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F398PC <br> 74F399PC |  | $\begin{aligned} & 9 Z \\ & 9 B \end{aligned}$ |
| Ceramic DIP (D) | 74F398DC 74F399DC | $\begin{aligned} & \text { 54F398DM } \\ & \text { 54F399DM } \end{aligned}$ | $\begin{aligned} & 4 E \\ & 6 B \end{aligned}$ |
| Flatpak (F) |  | $\begin{aligned} & \text { 54F398FM } \\ & \text { 54F399FM } \end{aligned}$ | 4D |


'F399


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| S | Common Select Input | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\mathrm{l}_{\mathrm{a}}-\mathrm{l}_{\mathrm{d}}$ | Data Inputs from Source 0 | $0.5 / 0.375$ |
| $\mathrm{I}_{\mathrm{a}}-\mathrm{I}_{\mathrm{d}}$ | Data Inputs from Source 1 | $0.5 / 0.375$ |
| $\mathrm{Q}_{\mathrm{a}}-\mathrm{Q}_{\mathrm{d}}$ | Register True Outputs | $25 / 12.5$ |
| $\mathrm{Q}_{\mathrm{a}}-\mathrm{Q}_{\mathrm{d}}$ | Register Complementary Outputs ('F398) | $25 / 12.5$ |

## Logic Symbols

## 'F398


$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$
'F399

$V_{C C}=\operatorname{Pin} 16$
$\mathrm{GND}=\operatorname{Pin} 8$

## Functional Description

The 'F398 and 'F399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-toHIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs ( $l_{0 x}, I_{1 x}$ ) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The 'F398 has both $Q$ and $\bar{Q}$ outputs.

Function Table

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $S$ | 10 | $\mathrm{I}_{1}$ | Q | $\overline{\mathrm{Q}}^{\star}$ |
| I | I | X | L | H |
| I | h | X | H | L |
| h | X | I | L | H |
| h | X | h | H | L |

* 'F398 only
$I=$ LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
$h=$ HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
L = LOW Voltage Level
$H=H I G H$ Voltage Level
$X=$ Immaterial

Logic Diagram


* 'F398 only

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current | 'F398 |  | $\begin{aligned} & 25 \\ & 22 \end{aligned}$ | $\begin{aligned} & 38 \\ & 34 \end{aligned}$ | mA | $\begin{aligned} & V_{C C}=\operatorname{Max}, \mathrm{V}_{I N}=\mathrm{GND} \\ & \mathrm{CP}=\zeta \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations


AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW In to CP | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ |  | ns | $\begin{aligned} & 3-1 \\ & 3-5 \end{aligned}$ |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW In to CP | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $S$ to CP | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $S$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |
| $t_{w}(H)$ <br> tw (L) | Clock Pulse Width, HIGH or LOW | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ |  | ns | 3-7 |

## 54F/74F521

## 8-Bit Identity Comparator

## Description

The 'F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $T_{A}=B$ also serves as an active-LOW enable input.

- Compares Two 8-Bit Words in 6.5 ns Typ
- Expandable to Any Word Length
- 20-Pin Package

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{gathered} \text { Pkg } \\ \text { Type } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { To }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F521PC |  | $9 Z$ |
| Ceramic <br> DIP (D) | 74F521DC | 54F521DM | 4E |
| Flatpak (F) |  | 54F521FM | 4D |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Word A Inputs | $0.5 / 0.375$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Word B Inputs | $0.5 / 0.375$ |
| $\mathrm{~T}_{\mathrm{A}}=\mathrm{B}$ | Expansion or Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{O}_{A}=\mathrm{B}$ | Identity Output (Active LOW) | $25 / 12.5$ |

## Logic Symbol


$V_{c c}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## Truth Table

| Inputs |  | Output |
| :---: | :---: | :---: |
| $T_{A}=B$ | $A, B$ | $\bar{O}_{A}=B$ |
| $L$ | $A=B^{*}$ | $L$ |
| $L$ | $A \neq B$ | $H$ |
| $H$ | $A=B^{\star}$ | $H$ |
| $H$ | $A \neq B$ | $H$ |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
${ }^{*} A_{0}=B_{0}, A_{1}=B_{1}, A_{2}=B_{2}$, etc.

Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCL} \end{aligned}$ | Power Supply Current |  | $\begin{array}{r} 24 \\ 15.5 \end{array}$ | $\begin{aligned} & 36 \\ & 23 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\mathrm{A}}=\mathrm{B}=$ Gnd |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{C \mathrm{C}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} T_{A}, V C C= \\ M I I \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tple | Propagation Delay | 3.5 | 6.5 | 9.5 | 3.5 | 15 | 3.5 | 11 | ns | 3-1 |
| tPHL | $A_{n}$ or $B_{n}$ to $\bar{O}_{A}=B$ | 4.0 | 6.5 | 9.0 | 4.0 | 12 | 4.0 | 10.5 |  | 3-10 |
| tplH | Propagation Delay | 3.0 | 4.5 | 6.5 | 3.0 | 8.5 | 3.0 | 7.5 | ns | 3-1 |
| tPHL | $T_{A}=B$ to $\bar{O}_{A}=B$ | 3.5 | 5.0 | 7.0 | 3.5 | 9.0 | 3.5 | 8.0 |  | 3-10 |

Test limits in screened columns are preliminary.

## Applications

## Ripple Expansion



## Parallel Expansion



## 54F/74F524

## 8-Bit Registered Comparator

## Description

The 'F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the input clock. The device functions are controlled by two control lines ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ) to execute shift, load, hold and read out.

An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-HIGH, open-collector outputs representing 'register equal to bus', 'register greater than bus' and 'register less than bus' are provided. These outputs can be disabled to the OFF state by the use of Status Enable $\overline{(S E)}$. A mode control has also been provided to allow twos complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.

- 8-Bit Bidirectional Register with Bus Oriented Input-Output
- Independent Serial Input-Output to Register
- Register Bus Comparator with 'Equal to' 'Greater than' and 'Less than' Outputs
- Cascadable in Groups of Eight Bits
- Open-collector Comparator Outputs for AND-Wired Expansion
- Twos Complement or Magnitude Compare

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | PkgType |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCc}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F524PC |  | 92 |
| Ceramic DIP (D) | 74F524DC | 54F524DM | 4E |
| Flatpak (F) |  | 54F524FM | 4D |

## Connection Diagram



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs | 0.5/0.375 |
| C/SI | Status Priority or Serial Data Input | 0.5/0.375 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.375 |
| $\overline{\text { SE }}$ | Status Enable Input (Active LOW) | 0.5/0.375 |
| M | Compare Mode Select Input | 0.5/0.375 |
| 1/O0-1/O7 | Parallel Data Inputs or | 1.25/0.375 |
|  | 3-State Parallel Data Outputs | 25/12.5 |
| C/SO | Status Priority or Serial Data Output | 25/12.5 |
| LT | Register Less Than Bus Output | OC*/12.5 |
| EQ | Register Equal Bus Output | OC*/12.5 |
| GT | Register Greater Than Bus Output | OC*/12.5 |

[^18]
## Logic Symbol


$V_{c c}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## Functional Description

The 'F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$. Serial data is entered from the $\mathrm{C} / \mathrm{SI}$ input and may be shifted into the register and out through the C/SO output. Both parallel and serial data entry occur on the rising edge of the input clock (CP). The operation of the shift register is controlled by two signals $S_{0}$ and $S_{1}$ according to the Select Truth Table. The 3-State parallel output buffers are enabled only in the Read mode.

## Select Truth Table

| So | St | OPERATION |
| :---: | :---: | :---: |
| L | L | HOLD - Retains data in shift register |
| L | H | READ - Read contents in register onto data bus |
| H | L | SHIFT - Allows serial shifting on next rising clock edge |
| H | H | LOAD - Load data on bus into register |

H = HIGH Voltage Level
L = LOW Voltage Level

One port of an 8 -bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF, opencollector outputs indicate whether the contents held in the shift register are 'greater than', (GT), 'less than' (LT), or 'equal to' (EQ) the data on the input bus. A HIGH signal on the Status Enable ( $\overline{\text { SE }}$ ) input disables these outputs to the OFF state. A mode control input ( $M$ ) allows selection between a straightforward magnitude compare or a comparison between twos complement numbers.

Number Representation Select Table

| M | OPERATION |
| :--- | :--- |
| L | Magnitude compare <br> Twos complement compare |

H = HIGH Voltage Level
L = LOW Voltage Level

For 'greater than' or 'less than' detection, the C/SI input must be held HIGH, as indicated in the Status Truth Table. The internal logic is arranged such that a LOW signal on the C/SI input disables the 'greater than' and 'less than' outputs. The C/SO output will be forced HIGH if the 'equal to' status condition exists, otherwise C/SO will be held LOW. These facilities enable the 'F524 to be cascaded for word length greater than eight bits.

Status Truth Table (Hold Mode)

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SE }}$ | C/SI | Data Comparison | EQ | GT | LT | C/SO |
| H | X | X | H | H | H | (1) |
| L | L | $\mathrm{O}_{\mathrm{A}}-\mathrm{OH}_{\mathrm{H}}>\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | L | H | H |  |
| L | L | $\mathrm{O}_{A}-\mathrm{O}_{\mathrm{H}}=1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | H | H | H | H |
| L | L | $\mathrm{O}_{\mathrm{A}}-\mathrm{OH}_{H}<1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | L | H | H | L |
| L | H | $\mathrm{OA}_{4}-\mathrm{OH}_{H}>1 / O_{0}-1 / O_{7}$ | L | H | L | L |
| L | H | $\mathrm{O}_{\mathrm{A}}-\mathrm{OH}_{\mathrm{H}}=1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | H | L | L | H |
| L | H | $\mathrm{O}_{A}-\mathrm{OH}_{H}<1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | L | L | H | L |

(1) = HIGH if data are equal, otherwise LOW

H = HIGH Voltage Level
L $=$ LOW Voltage Level
$\mathrm{X}=$ Immaterial

Word length expansion (in groups of eight bits) can be achieved by connecting the C/SO output of the more significant byte to the $\mathrm{C} / \mathrm{S}$ I input of the next less significant byte and also to its own $\overline{\text { SE }}$ input (see Figure a). The C/SI input of the most significant device is held HIGH while the SE input of the least significant device is held LOW. The corresponding status outputs are AND-wired together. In the case of twos complement number compare, only the Mode input to the most significant device should be HIGH. The Mode inputs to all other cascaded devices are held LOW.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the
data bus, then the EQ and LT outputs will be pulled LOW whereas the GT output will float HIGH. Also the C/SO output of the most significant device will be forced LOW, disabling the subsequent devices but enabling its own status outputs. The correct status condition is thus indicated. The same applies if the registered byte is less than the data byte, only in this case the EQ and GT outputs go LOW whereas LT output floats HIGH.

If an equality condition is detected in the most significant device, its C/SO output is forced HIGH.

This enables the next less significant device and also disables its own status outputs. In this way, the status output priority is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving ' $n$ ' cascaded 'F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take $35+6(n-2)$ ns.

Fig. a Cascading 'F524s for Comparing Longer Words


Functional Block Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| liH | Input HIGH Current <br> Breakdown Test, $1 / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 1.0 | mA | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| IOH | Output HIGH Current GT, EQ, LT |  |  | -100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }}=\mathrm{Min}, \mathrm{V}_{\text {OUt }}=4.5 \mathrm{~V}$ |
| $\mathrm{liH}+\mathrm{lozin}$ | 3-State Output OFF Current HIGH, I/O $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |
| IIL + IOZL | 3-State Output OFF Current LOW, $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |  | 600 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |
| ICC | Power Supply Current |  | 128 | 180 | mA | $\begin{aligned} & \mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{SE}}, \mathrm{C} / \mathrm{SI}=4.5 \mathrm{~V} \\ & \mathrm{CP}, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}, \\ & \text { Register }=\mathrm{LOW} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCc}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{C}} \\ \mathrm{Mi} \\ \mathrm{C}_{\mathrm{L}}=5 \end{array}$ | $\begin{aligned} & \mathrm{cc}= \\ & \mathrm{il} \\ & 50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Shift Frequency | 50 | 75 |  |  |  | 50 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay I/On to EQ | $\begin{aligned} & 9.5 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 16 \\ 9.4 \end{array}$ | $\begin{array}{r} 20 \\ 12 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 9.5 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 22.5 \\ 13 \\ \hline \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tphL | Propagation Delay I/On to GT | $\begin{aligned} & 8.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 11.3 \end{aligned}$ | $\begin{array}{r} 18 \\ 14.5 \end{array}$ |  |  | $\begin{aligned} & 8.5 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 19 \\ 15.5 \end{array}$ |  |  |
| tpLH <br> tPHL | Propagation Delay I/On to LT | $\begin{aligned} & 7.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 11.7 \\ & 10.2 \end{aligned}$ | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ |  |  | 7.0 6.0 | $\begin{aligned} & 18 \\ & 15 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay I/On to C/SO | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 15.2 \\ & 10.4 \end{aligned}$ | $\begin{array}{r} 19.5 \\ 13 \end{array}$ |  |  | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 21.5 \\ 14 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to EQ | $\begin{array}{r} 10.5 \\ 4.0 \end{array}$ | $\begin{array}{r} 17.5 \\ 7.0 \end{array}$ | $\begin{aligned} & 22 \\ & 9.0 \end{aligned}$ |  |  | 10.5 3.5 | $\begin{array}{r} 24.5 \\ 10 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tpLH <br> tpHL | Propagation Delay CP to GT | $\begin{array}{r} 10 \\ 9.0 \end{array}$ | $\begin{aligned} & 16.5 \\ & 15.3 \end{aligned}$ | $\begin{aligned} & 21 \\ & 20 \end{aligned}$ |  |  | $\begin{array}{r} 10 \\ 9.0 \end{array}$ | $\begin{array}{r} 22 \\ 21.5 \end{array}$ |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to LT | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 15.5 \\ 9.6 \end{array}$ | $\begin{aligned} & 19.5 \\ & 12.5 \end{aligned}$ |  |  | 9.0 6.0 | $\begin{array}{r} 21 \\ 13.5 \end{array}$ |  |  |
| tplH | Propagation Delay CP to C/SO (Compare) | 8.5 | 14.5 | 18.5 |  |  | 8.5 | 21.5 | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tpLH <br> tpHL | Propagation Delay CP to C/SO (Serial Shift) | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 8.3 \\ & 7.6 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 10 \end{array}$ |  |  | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 11 \end{array}$ |  |  |
| tPLH <br> tphL | Propagation Delay C/SI to GT | $\begin{aligned} & 9.0 \\ & 3.5 \end{aligned}$ | $\begin{array}{r} 14.9 \\ 6.5 \end{array}$ | $\begin{array}{r} 19 \\ 8.5 \end{array}$ |  |  | 9.0 3.0 | 20 9.5 | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tplH <br> tpHL | Propagation Delay C/SI to LT | $\begin{aligned} & 8.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 13.5 \\ 6.5 \end{array}$ | $\begin{array}{r} 17 \\ 8.5 \end{array}$ |  |  | 8.0 4.0 | 18 9.5 |  |  |

AC Characteristics (Cont'd): See Section 3 for waveforms and load configurations


AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\underset{\text { Mil }}{\mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}=}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW I/On to CP | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW I/ $\mathrm{O}_{\mathrm{n}}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  | 0 |  |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{S}_{0}, \mathrm{~S}_{1}$ to CP | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | ns | 3-5 |
| $\begin{aligned} & \mathrm{t}_{\mathbf{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{C} / \mathrm{SI}$ to CP | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{C} / \mathrm{SI}$ to CP | 0 |  |  |  |  | 0 |  |  |  |
| tw (H) | Clock Pulse Width HIGH | 4.0 |  |  |  |  | 4.0 |  | ns | 3-7 |

## 54F/74F533

## Octal Transparent Latch

(With 3-State Outputs)

## Description

The 'F533 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable $(\overline{\mathrm{OE}})$ is LOW. When $\overline{\mathrm{OE}}$ is HIGH the bus output is in the high-impedance state. The 'F533 is the same as the 'F373, except that the outputs are inverted. For description and logic diagram please see the 'F373 data sheet.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F533PC |  | 92 |
| Ceramic DIP (D) | 74F533DC | 54F533DM | 4E |
| Flatpak (F) |  | 54F533FM | 4D |

Connection Diagram


## Logic Symbol


$\mathrm{Vcc}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{LE}}$ | Latch Enable Input (Active HIGH) | $0.5 / 0.375$ |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$ | Cutput Enable Input (Active LOW) |

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Iccz | Power Supply Current |  | 41 | 61 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{OE}}=4.5 \mathrm{~V} \\ & \mathrm{D}_{\mathrm{n}}, \mathrm{LE}=\mathrm{Gnd} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  | $T_{A}, V_{C C}=$ Com$C_{L}=50 \mathrm{pF}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tplH <br> tpHL | Propagation Delay $\mathrm{D}_{\mathrm{n}}$ to $\overline{\mathrm{O}}_{\mathrm{n}}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | 12 9.0 | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 8.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay LE to $\overline{O_{n}}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 11 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 14 \\ 9.0 \end{array}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 13 \\ 8.0 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 7.7 \\ & 5.1 \end{aligned}$ | $\begin{array}{r} 10 \\ 6.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 12.5 \\ 9.0 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 7.5 \end{array}$ | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |
| $\begin{aligned} & \text { tpHZ } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.5 \end{aligned}$ | ns | $\begin{gathered} 3-1,3-12 \\ 3-13 \end{gathered}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $t_{s}(H)$ | Setup Time, HIGH or LOW | 2.0 |  |  | 2.0 |  | 2.0 |  | ns | 3-15 |
| $t_{s}(L)$ | $\mathrm{D}_{\mathrm{n}}$ to LE | 2.0 |  |  | 2.0 |  | 2.0 |  |  |  |
| th (H) | Hold Time, HIGH or LOW | 3.0 |  |  | 3.0 |  | 3.0 |  | ns | 3-15 |
| th (L) | $D_{n}$ to LE | 3.0 |  |  | 3.0 |  | 3.0 |  |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | LE Pulse Width HIGH | 6.0 |  |  | 6.0 |  | 6.0 |  | ns | 3-7 |

## 54F/74F534

Octal D-Type Flip-Flop
(With 3-State Outputs)


## Description

The 'F534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable $(\overline{\mathrm{OE}})$ are common to all flipflops. The 'F534 is the same as the 'F374 except that the outputs are inverted.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}_{\mathrm{C}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F534PC |  | 9Z |
| Ceramic DIP (D) | 74F534DC | 54F534DM | 4E |
| Flatpak (F) |  | 54F534FM | 4D |

Logic Symbol

$\mathrm{V}_{\mathrm{Cc}}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Input Loading/Fan-Out: See Section 3 for U.L. definitons

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\overline{\mathrm{OE}}$ | O-State Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{O}_{0}-\overline{\mathrm{O}}_{7}$ | Complementary 3-State Outputs | $25 / 12.5$ |

## Functional Description

The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3 -state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flipflops will store the state of their individual $D$ inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable $(\overline{\mathrm{OE})}$ LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{O E}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{O E}$ input does not affect the state of the flip-flops.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Iccz | Power Supply Current (All Outputs OFF) |  | 55 | 86 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{D}_{\mathrm{n}}=\mathrm{Gnd} \\ & \overline{\mathrm{OE}}=4.5 \mathrm{~V} \end{aligned}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 5 | F | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{CCC}^{\prime}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  | $\begin{aligned} & 3 c= \\ & 10 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}^{\mathrm{C}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency | 100 |  |  | 60 |  | 70 |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \mathrm{tpLH}^{\prime} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\bar{O}_{n}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 10.5 \\ 11 \end{array}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 5.8 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 7.5 \end{array}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | 14 10 | 2.0 2.0 | 12.5 8.5 | ns | $\begin{aligned} & 3-1 \\ & 3-12 \end{aligned}$ |
| $\begin{aligned} & \text { tpHZ } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | 2.0 2.0 | $\begin{aligned} & 8.0 \\ & 6.5 \end{aligned}$ |  | 3-13 |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 5 |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | TA, | $c c=$ | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{ts}_{\text {S }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 2.0 |  |  | 2.5 |  | 2.0 |  | ns | 3-5 |
| $t_{\text {s }}(\mathrm{L})$ | $\mathrm{D}_{\mathrm{n}}$ to CP | 2.0 |  |  | 2.0 |  | 2.0 |  |  |  |
| $t \mathrm{t}(\mathrm{H})$ | Hold Time, HIGH or LOW | 2.0 |  |  | 2.0 |  | 2.0 |  |  |  |
| th (L) | $\mathrm{D}_{\mathrm{n}}$ to CP | 2.0 |  |  | 2.5 |  | 2.0 |  |  |  |
| $t_{w}(\mathrm{H})$ | CP Pulse Width, HIGH or LOW | 7.0 |  |  | 7.0 |  | 7.0 |  | ns | 3-7 |
| $\mathrm{tw}_{\mathbf{w}}(\mathrm{L})$ |  | 6.0 |  |  | 6.0 |  | 6.0 |  | ns |  |

$\square$ Test limits in screened columns are preliminary.

## 54F/74F537

## 1-of-10 Decoder

(With 3-State Outputs)

## Description

The 'F537 is a one-of-ten decoder/demultiplexer with four active-HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines whether the outputs are active LOW or active HIGH. The 'F537 has 3-state outputs, and a HIGH signal on the Output Enable ( $\overline{\mathrm{OE})}$ input forces all outputs to the high-impedance state. Two input enables, active-HIGH E2 and activeLOW $\bar{E}_{1}$, are available for demultiplexing data to the selected output in either non-inverted or inverted form. Input codes greater than BCD nine cause all outputs to go to the inactive state (i.e., same polarity as the $P$ input).

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F537PC |  | $9 Z$ |
| Ceramic DIP (D) | 74F537DC | 54F537DM | 4E |
| Flatpak (F) |  | 54F537FM | 4D |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | Address Inputs | $0.5 / 0.375$ |
| $\mathrm{E}_{1}$ | Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{E}_{2}$ | Enable Input (Active HIGH) | $0.5 / 0.375$ |
| OE | Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| P | Polarity Control Input | $0.5 / 0.375$ |
| $\mathrm{O}_{0}-\mathrm{O}_{9}$ | 3-State Outputs | $25 / 12.5$ |

## Logic Symbol



## Truth Table


$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
$Z=$ High Impedance

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ $\quad$ Max |  |  |
| IcCz | Power Supply Current | 44 | 66 | mA | $\mathrm{A}_{0}-\mathrm{A}_{3}, \overline{\mathrm{E}}_{1}=\mathrm{Gnd}$ <br> $\mathrm{OE}, \mathrm{E}_{2}, \mathrm{P}=\mathrm{HIGH}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $T_{A}, V$ $C_{L}=$ | $\begin{aligned} & c \mathrm{c}= \\ & \text { il } \\ & 0 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\mathrm{A}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 7.5 \end{array}$ | $\begin{aligned} & 16 \\ & 11 \end{aligned}$ |  |  | 6.0 4.0 | 17 12 | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tPHL | Propagation Delay $\bar{E}_{1}$ to $O_{n}$ | 5.0 4.0 | $\begin{aligned} & 8.5 \\ & 6.5 \end{aligned}$ | $\begin{array}{r} 12 \\ 9.0 \end{array}$ |  |  | 5.0 4.0 | 13 10 |  |  |
| tpLH <br> tpHL | Propagation Delay $\mathrm{E}_{2}$ to On | $\begin{aligned} & 6.0 \\ & 5.0 \end{aligned}$ | 11 10 | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ |  |  | 6.0 5.0 | 17 15 | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay P to $\mathrm{O}_{\mathrm{n}}$ | 6.0 6.0 | 11.5 11 | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ |  |  | 6.0 6.0 | 17 17 |  |  |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time OE to On | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 13 \end{array}$ |  |  | 3.0 5.0 | 9.0 14 | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time OE to On | 2.0 3.0 | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 7.0 \end{aligned}$ |  |  | 2.0 3.0 | 7.0 8.0 |  |  |

## 54F/74F538

## 1-of-8 Decoder (With 3-State Outputs)

## Description

The 'F538 decoder/demultiplexer accepts three Address ( $A_{0}-A_{2}$ ) input signals and decodes them to select one of eight mutually exclusive outputs. A polarity control input $(P)$ determines whether the outputs are active LOW or active HIGH. A HIGH signal on either of the active-LOW Output Enable ( $\overline{\mathrm{OE})}$ inputs forces all outputs to the high-impedance state. Two active-HIGH and two active-LOW input enables are available for easy expansion to 1-of-32 decoding with four packages, or for data demultiplexing to one-of-eight or one-of-16 destinations.

- Output Polarity Control
- Data Demultiplexing Capability
- Multiple Enables for Expansion
- 3-State Outputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F538PC |  | 9Z |
| Ceramic DIP (D) | 74F538DC | 54F538DM | 4E |
| Flatpak (F) |  | 54F538FM | 4D |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{2}$ | Address Inputs | $0.5 / 0.375$ |
| $\mathrm{E}_{1}, \overline{\mathrm{E}}_{2}$ | Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{E}_{3}, \mathrm{E}_{4}$ | Enable Inputs (Active HIGH) | $0.5 / 0.375$ |
| P | Polarity Control Input | $0.5 / 0.375$ |
| $\mathrm{OE}_{1}, \overline{\mathrm{OE}_{2}}$ | Output Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-State Outputs | $25 / 12.5$ |

Truth Table

| FUNCTION | INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{O E}_{1} \overline{O E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{2}$ | $E_{3}$ | $\mathrm{E}_{4}$ | A2 | $\mathrm{A}_{1}$ | A0 | Oo | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{7}$ |
| High Impedance | $\begin{array}{ll} H & X \\ X & H \end{array}$ | X <br> X | $X$ $X$ | $X$ <br> $X$ | X | X | X | X | Z | Z | Z | Z | Z | Z | Z | Z Z |
| Disable | $\begin{array}{ll}\text { L } & \text { L } \\ \text { L } & \text { L } \\ \text { L } & \text { L } \\ \text { L } & \text { L }\end{array}$ | $H$ $X$ $X$ $X$ $X$ | $X$ $H$ $X$ $X$ $X$ | $X$ $X$ $X$ $L$ $X$ | X X X L | X | X <br> X <br> X <br> X | X X X X | Outputs Equal P Input |  |  |  |  |  |  |  |
| Active-HIGH | $\begin{array}{ll} L & L \\ L & L \\ L & L \\ L & L \end{array}$ | L $L$ $L$ $L$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | L $L$ $L$ $L$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | H L L L | $L$ $H$ $L$ $L$ | $\begin{aligned} & L \\ & L \\ & H \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $L$ $L$ $L$ $L$ |
| $(P=L)$ | $\begin{array}{ll} L & L \\ L & L \\ L & L \\ L & L \end{array}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{H} \\ \mathrm{~L} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & L \\ & L \\ & H \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ |
| Active-LOW |  | L $L$ $L$ $L$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & H \\ & H \end{aligned}$ | $H$ $L$ $H$ $H$ | $\begin{aligned} & H \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & \text { H } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $H$ $H$ $H$ $H$ |
| $(P=H)$ | $\begin{array}{ll} L & L \\ L & L \\ L & L \\ L & L \end{array}$ | L L L L | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | H <br> H <br> H <br> H | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $H$ $H$ $H$ $H$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ |

[^19]
## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min $\quad$ Typ $\operatorname{Max}$ |  |  |  |
| Iccz | Power Supply Current |  | 37 | 56 | mA |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{VCC}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min Max | Min | Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $A_{n}$ to $O_{n}$ |  | $\begin{array}{r} 11 \\ 7.5 \end{array}$ | $\begin{aligned} & 16 \\ & 11 \end{aligned}$ |  | 6.0 4.0 | $\begin{aligned} & 17 \\ & 12 \end{aligned}$ | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tple tphL | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $O_{n}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 6.5 \end{aligned}$ | $\begin{array}{r} 12 \\ 9.0 \end{array}$ |  | 5.0 4.0 | $\begin{aligned} & 13 \\ & 10 \end{aligned}$ |  |  |
| tpLH tpHL | Propagation Delay $\mathrm{E}_{3}$ or $\mathrm{E}_{4}$ to $\mathrm{On}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 11 \\ & 10 \end{aligned}$ | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ |  | 6.0 5.0 | 17 15 | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tple tphL | Propagation Delay P to On | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 11 \end{array}$ | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ |  | 6.0 6.0 | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E}_{1}$ or $\overline{O E}_{2}$ to $\mathrm{O}_{n}$ | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 8.0 \\ 13 \end{array}$ |  | 3.0 5.0 | $\begin{array}{r} 9.0 \\ 14 \end{array}$ | ns | $\begin{aligned} & 3-1 \\ & 3-12 \\ & 3-13 \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}_{1}$ or $\overline{\mathrm{OE}}_{2}$ to $\mathrm{O}_{n}$ | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 9.0 \end{aligned}$ |  | 2.0 3.0 | 7.0 8.0 |  |  |

## 54F/74F539

## Dual 1-of-4 Decoder <br> (With 3-State Outputs)

## Description

The 'F539 contains two independent decoders. Each accepts two Address (A0, $A_{1}$ ) input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input ( $P$ ) determines whether the outputs are active HIGH ( $P=L$ ) or active LOW $(P=H)$. An active-LOW input Enable $(\bar{E})$ is available for data demultiplexing; data is routed to the selected output in noninverted form in the active-LOW mode or in inverted form in the active-HIGH mode. A HIGH signal on the active-LOW Output Enable $\overline{(\overline{O E})}$ input forces the 3-state outputs to the high impedance state.

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F539PC |  | 9 Z |
| Ceramic DIP (D) | 74F539 DC | 54F539DM | 4E |
| Flatpak (F) |  | 54F539FM | 4D |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0 \mathrm{a}}-\mathrm{A}_{1 \mathrm{a}}$ | Side A Address Inputs | $0.5 / 0.375$ |
| $\mathrm{~A}_{0 \mathrm{~b}}-\mathrm{A}_{1 \mathrm{~b}}$ | Side B Address Inputs | $0.5 / 0.375$ |
| $\mathrm{E}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ | Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{OE}_{\mathrm{a}}, \mathrm{OE}_{\mathrm{b}}$ | Output Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{~Pa}_{\mathrm{a}}, \mathrm{P}_{\mathrm{b}}$ | Polarity Control Inputs | $0.5 / 0.375$ |
| $\mathrm{O}_{0 \mathrm{a}}-\mathrm{O}_{3 \mathrm{a}}$ | Side A 3-State Outputs | $25 / 12.5$ |
| $\mathrm{O}_{0 \mathrm{~b}}-\mathrm{O}_{3 \mathrm{~b}}$ | Side B 3-State Outputs | $25 / 12.5$ |

Logic Symbol


Truth Table (each half)

| FUNCTION | INPUTS |  |  |  | OUTPUTS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{E}}$ | $\mathrm{A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |
| High Impedance | H | X | X | X | Z | Z | Z | Z |
| Disable | L | H | X | X |  | $\mathrm{O}_{\mathrm{n}}$ | P |  |
| Active-HIGH | L | L | L | L | H | L | L | L |
|  | L | L | L | H | L | H | L | L |
| (P = L) | L | L | H | L | L | L | H | L |
|  | L | L | H | H | L | L | L | H |
| Active-LOW | L | L | L | L | L | H | H | H |
|  |  |  |  |  |  |  |  |  |
| (P = H) | L | L | L | H | H | L | H | H |
|  | L | L | H | L | H | H | L | H |
|  | L | L | H | H | H | H | H | L |

[^20]Logic Diagram (one half shown)


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{T}_{A} & =+25^{\circ} \mathrm{C}, \\ \mathrm{VCC} & =+5.0 \mathrm{~V} \\ \mathrm{CL} & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Mil} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| tple tpHL | Propagation Delay $\mathrm{A}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 4.0 \end{aligned}$ | $\begin{array}{r} 11.6 \\ 7.5 \end{array}$ | $\begin{aligned} & 16 \\ & 11 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{E}}$ to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11 \\ & 10 \end{aligned}$ | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Progagation Delay P to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 11 \end{array}$ | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $O_{n}$ | $\begin{aligned} & 3.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 9.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 13 \end{aligned}$ |  |  | ns | $3-1$ $3-12$ |
| tphz | Output Disable Time $\overline{\mathrm{OE}}$ to $\mathrm{O}_{\mathrm{n}}$ | 2.0 3.0 | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 9.0 \end{aligned}$ |  |  |  | 3-13 |

Test limits in screened columns are preliminary.

## 54F/74F543 • 54F/74F544

## Octal Registered Transceiver

## Description

The 'F543 and 'F544 octal transceivers each contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 20 mA while the $B$ outputs are rated for 64 mA . The 'F543 is non-inverting; the 'F544 inverts data in both directions.

- 8-Bit Octal Transceiver
- Back-to-Back Registers for Storage
- Separate Controls for Data Flow in Each Direction
- A Outputs Sink 20 mA , B Outputs Sink 64 mA
- Inverting and Non-inverting Options

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F543PC, 74F544PC |  | 9 N |
| Ceramic DIP (D) | 74F543DC, 74F544DC | 54F543DM, 54F544DM | 6 N |
| Flatpak (F) |  | 54F543FM, 54F544FM | 4M |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\overline{\text { OEAB }}$ | A-to-B Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{O E B A}$ | B-to-A Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{E A B}$ | A-to-B Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\text { EBA }}$ | B-to-A Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\text { LEAB }}$ | A-to-B Latch Enable Input (Active LOW) | $0.5 / 0.375$ |
| LEBA | B-to-A Latch Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | A-to-B Data Inputs or | $1.75 / 0.375$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | B-to-A 3-State Outputs | $25 / 12$ |
|  | B-to-A Data Inputs or | $1.75 / 0.375$ |
|  | A-to-B 3-State Outputs | $25 / 40(30)$ |

Logic Symbols

'F544

$\mathrm{V}_{\mathrm{Cc}}=\operatorname{Pin} 6$
GND $=\operatorname{Pin} 18$

Logic Diagram ('F543 shown)


## Functional Description

The 'F543 and 'F544 each contain two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{\mathrm{EAB}}$ ) input must be LOW in order to enter data from $A_{0}-A_{7}$ or take data from $B_{0}-B_{7}$, as indicated in the Data I/O Control Table. With EAB LOW, A LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches
transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text { LEAB }}$ signal puts the A latches in the storage mode and their outputs no longer change with the $A$ inputs. With $\overline{E A B}$ and $\overline{O E A B}$ both LOW, the 3 -state $B$ output buffers are active and reflect the data present at the output of the A latches. Control of data flow from $B$ to $A$ is similar, but using the EBA, LEBA and OEBA inputs.

Data I/O Control Table $\dagger$

| INPUTS |  |  | LATCH STATUS A-to-B | $\frac{\text { OUTPUT BUFFERS }}{\mathrm{B}_{0}-\mathrm{B}_{7}}$ |
| :---: | :---: | :---: | :---: | :---: |
| EAB | $\overline{\text { LEAB }}$ | $\overline{\text { OEAB }}$ |  |  |
| H | X | X | Storing | High Z |
| X | H | - | Storing | - |
| X | - | H | - | High Z |
| L | L | L | Transparent | Current A Inputs |
| L | H | L | Storing | Previous* A Inputs |

*Before LEAB LOW-to-HIGH Transition
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Immaterial
$\dagger$ A-to-B data flow shown; B-to-A flow control is the same, except using EBA, LEBA and OEBA

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Vor | Output HIGH Voltage$B_{0}-B_{7}$ | XM | 2.0 |  |  | V | $1 \mathrm{OH}=-12 \mathrm{~mA}$ |
|  |  | XC |  |  |  |  | $1 \mathrm{IOH}=-15 \mathrm{~mA}$ |
| Voh | Output HIGH Voltage $A_{n}, B_{n}$ |  | 2.4 |  |  | V | ІОн $=-3.0 \mathrm{~mA}$ |
| Vol | Output LOW Voltage$B_{0}-B_{7}$ | XM | 0.55 |  |  | V | $\mathrm{IOL}=48 \mathrm{~mA}$ |
|  |  | XC |  |  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |
| ІІн | Input HIGH Current Breakdown Test - $A_{n}, B_{n}$ |  |  |  | 100 |  | $\mu \mathrm{A}$ | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| $\mathrm{lin}+\mathrm{lozh}$ | 3-State Output OFF Current HIGH - $A_{n}, B_{n}$ |  |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{Vout}=2.4 \mathrm{~V}$ |
| IIL + Iozl | 3-State Output OFF <br> Current LOW - $A_{n}, B_{n}$ |  |  |  | 0.6 | mA | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{Vout}=0.5 \mathrm{~V}$ |
| los | Output Short-circuit Current$B_{0}-B_{7}$ |  | -100 |  | -225 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |
| Icc | Power Supply Current |  |  | 95 | 140 | mA | $\mathrm{Vcc}=$ Max |

## $543 \cdot 544$

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74 |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \\ & C L=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay <br> Transparent Mode <br> $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 4.0 4.0 | $\begin{array}{r} 7.0 \\ 7.0 \end{array}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-3 \\ & 3-4 \end{aligned}$ |
| tple <br> tpHL | Propagation Delay LEBA to An | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-8 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay LEAB to $B_{n}$ | $5.5$ | $\begin{aligned} & 9.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-8 \end{aligned}$ |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time <br> $\overline{\text { OEBA }}$ or $\overline{O E A B}$ to $A_{n}$ or $B_{n}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time <br> $\overline{O E B A}$ or $\overline{O E A B}$ to $A_{n}$ or $B_{n}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  |  | 3-13 |

AC Operating Requirements: See Section 3 for waveforms

$\square$ Test limits in screened columns are preliminary.

## 54F/74F545

## Octal Bidirectional Transceiver

(With 3-State Inputs/Outputs)

## Description

The 'F545 is an 8 -bit, 3 -state, high-speed transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 20 mA bus drive capability on the A ports and 64 mA bus drive capability on the B ports.

One input, Transmit/Receive ( $T / \bar{R}$ ) determines the direction of logic signals through the bidirectional transceiver. Transmit enables data from A ports to B ports; Receive enables data from B ports to A ports. The Output Enable input disables both A and B ports by placing them in a 3 -state condition.

- Higher Drive than 8304
- 8-Bit Bidirectional Data Flow Reduces System Package Count
- 3-State Inputs/Outputs for Interfacing with Bus-oriented Systems
- 20 mA and 64 mA Bus Drive Capability on A and B Ports, Respectively
- Transmit/Receive and Output Enable Simplify Control Logic
- Hysteresis on Bus Inputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F545PC |  | 92 |
| Ceramic DIP (D) | 74F545DC | 54F545DM | 4E |
| Flatpak (F) |  | 54F545FM | 4D |

Connection Diagram


Vcc $=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\overline{\overline{O E}}$ | Output Enable Input (Active LOW) | $0.5 / 0.875$ |
| $\mathrm{~T} / \mathrm{R}$ | Transmit/Receive Input | $0.5 / 0.625$ |
| $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | Side A 3-State Inputs or | $1.75 / 0.625$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | 3-State Outputs | $25 / 12.5$ |
|  | Side B 3-State Inputs or | $1.75 / 0.625$ |
|  | 3-State Outputs | $25 / 40(30)$ |

## Truth Table

| INPUTS |  | OUTPUTS |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\mathrm{T} / \overline{\mathrm{R}}$ |  |
| L | L | Bus B Data to Bus A |
| L | $H$ | Bus A Data to Bus B |
| $H$ | $X$ | High Z |

$H=H I G H$ Voltage Level
$L=L O W$ Voltage Level
$X=$ Immaterial
$Z=$ High Impedance

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| VOH | Output HIGH Voltage$B_{0}-B_{7}$ | XM | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $V_{C C}=M i n$ |
|  |  | XC |  |  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ |  |
|  | Output HIGH Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ |  | 2.4 |  |  | V | $\mathrm{lOH}=-3.0 \mathrm{~mA}$ |  |
| Vol | Output LOW Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ | XM | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ |  |  | V | $\mathrm{IOL}=48 \mathrm{~mA}$ | $\mathrm{Vcc}=\mathrm{Min}$ |
|  |  | XC |  |  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |
| $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ | Hysteresis Voltage$\mathrm{B}_{0}-\mathrm{B}_{7}$ |  | 200 | 400 |  |  | mV | $\mathrm{Vcc}=\mathrm{Min}$ |  |
| IIH | Input HIGH Current <br> Breakdown Test - $A_{n}, B_{n}$ |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}$ | $=5.5 \mathrm{~V}$ |
| $\mathrm{liH}+\mathrm{lozh}$ | 3-State Output OFF Current HIGH - $A_{n}$, $B_{n}$ |  |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}, \mathrm{V}_{0}$ | UT $=2.7 \mathrm{~V}$ |
| ILL + IozL | 3-State Output OFF Current LOW - $A_{n}, B_{n}$ |  |  |  | 1.0 | mA | $V_{c c}=M a x, V^{\prime}$ | UT $=0.5 \mathrm{~V}$ |
| los | Output Short-circuit Current $B_{0}-B_{7}$, |  | -100 |  | -225 | mA | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{V}$ | UT $=0 \mathrm{~V}$ |
| Icc | Power Supply Current |  |  | 128 | 192 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} T_{A} & =+25^{\circ} \mathrm{C} \\ V C C & =+5.0 \mathrm{~V} \\ C L & =50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}^{2}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, V_{C C}= \\ C o m \\ C_{L}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| tpLH <br> tPHL | Propagation Delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 3.5 3.5 | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 9.1 \\ & 9.1 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time | 4.0 5.5 | 7.0 <br> 8.5 | 10 14 |  |  |  |  | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time | 5.5 4.0 | 8.5 7.0 | 14 10 |  |  |  |  |  | 3-13 |

$\square$ Test limits in screened columns are preliminary.

54F/74F547

## Octal Decoder/Demultiplexer

(With Address Latches and Acknowledge)

## Description

The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, it contains one active-LOW and two active-HIGH Enables to conserve address space. Also included is an active-LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- 3-to-8 Line Address Decoder
- Address Storage Latches
- Multiple Enables for Address Extension
- Open-collector Acknowledge Output

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{gathered} \text { Pkg } \\ \text { Type } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \vee \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F547PC |  | $9 Z$ |
| Ceramic DIP (D) | 74F547DC | 54F547DM | 4E |
| Flatpak <br> (F) |  | 54F547FM | 4D |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{2}$ | Output Select Address Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{E}}_{1}$ | Chip Enable Input (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{E}_{2}, \mathrm{E}_{3}$ | Chip Enable Inputs | $0.5 / 0.375$ |
| LE | Latch Enable Input | $0.5 / 0.375$ |
| $\overline{\mathrm{RD}}$ | Read Acknowledge Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{WR}}$ | Write Acknowledge Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{ACK}}$ | Open-collector Acknowledge Output (Active LOW) | $0 \mathrm{OC}^{*} / 12.5$ |
| $\mathrm{O}_{0}-\overline{\mathrm{O}}$ | Decoded Outputs (Active LOW) | $25 / 12.5$ |

[^21]
## Logic Symbol


$V_{c c}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## Functional Description

When enabled, the 'F547 accepts the $\mathrm{A}_{0}-\mathrm{A}_{2}$ Address inputs and decodes them to select one of eight active-LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. With LE HIGH, the Address latches are transparent and the output selection changes each time the $\mathrm{A}_{0}-\mathrm{A}_{2}$ address changes. When LE is LOW, the latches store the last valid address preceding the HIGH-to-LOW transition of the LE input signal. For applications in which the separation of latch enable and chip enable functions is not required, LE and $\bar{E}_{1}$ can be tied together, such that when HIGH the outputs are OFF and the latches are transparent, and when LOW the latches are storing and the selected output is enabled.

The open-collector Acknowledge ( $\overline{\mathrm{ACK}}$ ) output is normally HIGH (i.e. OFF) and goes LOW when $\bar{E}_{1}, \mathrm{E}_{2}$ and $\mathrm{E}_{3}$ are all active and either the Read $(\overline{\mathrm{RD})}$ or Write ( $\overline{\mathrm{WR}) \text { input is LOW, as indicated in the }}$ Acknowledge Truth Table.

## Decoder Truth Table*

| INPUTS |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | Ao | $\bar{O}_{0}$ | $\bar{O}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{5}$ | $\bar{O}_{6}$ | $\bar{O}_{7}$ |
| L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | H | H | H | H | H | H |
| L | H | L | H | H | L | H | H | H | H | H |
| L | H | H | H | H | H | L | H | H | H | H |
| H | L | L | H | H | H | H | L | H | H | H |
| H | L | H | H | H | H | H | H | L | H | H |
| H | H | L | H | H | H | H | H | H | L | H |
| H | H | H | H | H | H | H | H | H | H | L |

*Assuming $\bar{E}_{1}$, LOW, $\mathrm{E}_{2}$ and $\mathrm{E}_{3} \mathrm{HIGH}$

Latch and Output Status Table

| INPUTS |  |  |  | LATCH status | DECODER OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\mathrm{E}_{2}$ | E | LE |  |  |
| X | X | X | H | Transparent | - |
| L | H | H | L | Storing | Selected Output LOW |
| H | X | X | X | Storing | All Outputs HIGH |
| X | L | X | X | Storing | All Outputs HIGH |
| X | X | L | X | Storing | All Outputs HIGH |

Acknowledge Truth Table

| INPUTS |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $E_{1}$ | $E_{2}$ | $E_{3}$ | $\overline{R D}$ | $\overline{W R}$ | $\overline{\text { ACK }}$ |
| $H$ | $X$ | X | X | X | $H$ |
| $X$ | L | X | X | X | $H$ |
| X | X | L | X | X | $H$ |
|  |  |  |  |  |  |
| L | $H$ | $H$ | $H$ | $H$ | $H$ |
| L | $H$ | $H$ | L | X | L |
| L | $H$ | $H$ | X | L | L |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$X=$ Immaterial

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 22 | 33 | mA | $V_{C C}=$ Max |

AC Characteristics: See Section 3 for waveforms and load configurations


Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Com } \end{gathered}$ |  |  |
|  |  | Min Typ Max | Min Max | Min Max |  |  |
| $\begin{aligned} & t_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to LE | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | ns | 3-15 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to LE | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L} \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to $\bar{E}_{1}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | ns | 3-14 |
| $\begin{aligned} & \operatorname{th}(\mathrm{H}) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to $\bar{E}_{1}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $A_{n}$ to $E_{2}, E_{3}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ |  |  | ns | 3-15 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $A_{n}$ to $E_{2}, E_{3}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |
| $\mathrm{tw}_{\mathrm{w}}(\mathrm{H})$ | LE Pulse Width HIGH | 6.0 |  |  | ns | 3-7 |

Test limits in screened columns are preliminary.

## 54F/74F548

## Octal Decoder/Demultiplexer

## (With Acknowledge)

## Description

The 'F548 is a 3-to-8 line address decoder with four Enable inputs. Two of the Enables are active LOW and two are active HIGH for maximum addressing versatility. Also provided is an active-LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- 3-to-8 Line Address Decoder
- Multiple Enables for Address Extension
- Open-collector Acknowledge Output
- Active-LOW Decoder Outputs

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
| Plastic DIP (P) | 74F548PC |  | 97 |
| Ceramic DIP (D) | 74F548DC | 54F548DM | 4E |
| Flatpak (F) |  | 54F548FM | 4D |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{A}_{0}-\mathrm{A}_{2}$ | Output Select Address Inputs | $0.5 / 0.375$ |
| $\mathrm{E}_{1}, \overline{\mathrm{E}}_{2}$ | Chip Enable Inputs (Active LOW) | $0.5 / 0.375$ |
| $\mathrm{E}_{3}, \mathrm{E}_{4}$ | Chip Enable Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{RD}}$ | Read Acknowledge Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{WR}}$ | Write Acknowledge Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\mathrm{ACK}}$ | Open-collector Acknowledge Output (Active LOW) | OC*/12.5 |
| $\overline{O_{0}-\overline{O_{7}}}$ | Decoded Outputs (Active LOW) | $25 / 12.5$ |

[^22]
## Logic Symbol



$$
V_{C C}=\operatorname{Pin} 20
$$

$$
\text { GND }=\operatorname{Pin} 10
$$

## Functional Description

When enabled, the 'F548 accepts the $A_{0}-A_{2}$ Address inputs and decodes them to select one of eight active-LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. When one or more Enables is inactive, all decoder outputs are HIGH. Thus, the 'F548 can be used as a demultiplexer by applying data to one of the Enables.

The open-collector Acknowledge $\overline{(\overline{A C K})}$ output is normally HIGH (i.e. OFF) and goes LOW when the Enables are all active and either the Read ( $\overline{\mathrm{RD})}$ or Write ( $\overline{\mathrm{WR}}$ ) input is LOW, as indicated in the Acknowledge Truth Table.

Acknowledge Truth Table

| INPUTS |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{1}$ | $\bar{E}_{2}$ | $\mathrm{E}_{3}$ | E4 | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | $\overline{\text { ACK }}$ |
| H | x | X | X | x | x | H |
| X | H | x | X | x | x | H |
| X | X | L | X | X | X | H |
| x | x | x | L | X | X | H |
| L | L | H | H | H | H | H |
| L | L | H | H | L | X | L |
| L | L | H | H | X | L | L |

## Decoder Truth Table

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{1}$ | $\bar{E}_{2}$ | $\mathrm{E}_{3}$ | E4 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\overline{\mathrm{O}}_{0}$ | $\overline{\mathrm{O}} 1$ | $\overline{\mathrm{O}}_{2}$ | $\overline{\mathrm{O}}_{3}$ | $\mathrm{O}_{4}$ | $\overline{\mathrm{O}}$ | $\overline{\mathrm{O}}_{6}$ | $\bar{O}_{7}$ |
| H | X | X | X | X | X | X | H | H | H | H | H | H | H | H |
| X | H | X | X | x | X | x | H | H | H | H | H | H | H | H |
| X | X | L | X | x | X | X | H | H | H | H | H | H | H | H |
| X | X | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | H | L | H | H | H | H | H | H |
| L | L | H | H | L | H | L | H | H | L | H | H | H | H | H |
| L | L | H | H | L | H | H | H | H | H | L | H | H | H | H |
| L | L | H | H | H | L | L | H | H | H | H | L | H | H | H |
| L | L | H | H | H | L | H | H | H | H | H | H | L | H | H |
| L | L | H | H | H | H | L | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | H | L |

$H=H I G H$ Voltage Level $L=$ LOW Voltage Level $X=$ Immaterial

## Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 18 | 27 | mA | $\mathrm{V}_{\text {cc }}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | $54 \mathrm{~F} / 74 \mathrm{~F}$ |  |  | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & V_{C C}=+5.0 \mathrm{~V} \\ & \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| tplH <br> tphL | Propagation Delay $A_{n}$ to $\bar{O}_{n}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | 5.5 5.5 | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| tpLH <br> tphL | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\bar{O}_{n}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | 5.5 5.5 | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\mathrm{E}_{3}$ or $\mathrm{E}_{4}$ to $\bar{O}_{n}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $6.5$ | $\begin{aligned} & 9.0 \\ & 9.0 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| tpLH <br> tphL | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\overline{A C K}$ | $\begin{aligned} & 9.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 5.5 \end{array}$ | $\begin{array}{r} 14 \\ 8.0 \end{array}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tple tphL | Propagation Delay $\mathrm{E}_{3}$ or $\mathrm{E}_{4}$ to $\overline{\mathrm{ACK}}$ | $\begin{array}{r} 10 \\ 4.0 \end{array}$ | $\begin{array}{r} 12.5 \\ 6.5 \end{array}$ | $\begin{aligned} & 15 \\ & 9.0 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-3 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ to $\overline{\mathrm{ACK}}$ | $\begin{aligned} & 9.0 \\ & 3.0 \end{aligned}$ | $\begin{array}{r} 11.5 \\ 5.5 \end{array}$ | $\begin{aligned} & 14 \\ & 8.0 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |

[^23]
## 54F/74F550 • 54F/74F551

## Octal Registered Transceiver

(With Status Flags )

## Description

The 'F550 and 'F551 octal transceivers each contain two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable inputs, as well as a flag flip-flop that is set automatically as the register is loaded. Each flag flip-flop is provided with a clear input, and each register has a separate output enable control for its 3-state buffers. The separate clocks, flags and enables provide considerable flexibility as I/O ports for demand-response data transfer. The 'F550 is noninverting; the 'F551 inverts data in both directions.

- 8-Bit Bidirectional I/O Port with Handshake
- Back-to-Back Registers for Storage
- Register Status Flag Flip-Flops
- Separate Edge-detecting Clears for Flags
- Inverting and Non-Inverting Versions
- A Outputs Sink 20 mA , B Outputs Sink 64 mA

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| CPA | A-to-B Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| CPB | CEA | $0.5 / 0.375$ |
| $\overline{\text { CEB }}$ | B-to-A Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| $\overline{\text { OEA }}$ | A-to-B Clock Enable Input (Active LOW) | $0.5 / 0.375$ |
| OEB | B-to-A Clock Enable Input (Active LOW) | $0.5 / 0.375$ |
| CFAB | A Output Enable Input (Active LOW) | $0.5 / 0.375$ |
| CFBA | B Output Enable Input (Active LOW) | $0.5 / 0.5$ |
| A $_{0}-A_{7}$ | A-to-B Flag Clear Input (Active Rising Edge) | $0.5 / 0.5$ |
| $B_{0}-B_{7}$ | B-to-A Flag Clear Input (Active Rising Edge | $1.75 / 0.375$ |
|  | A-to-B Data Inputs or | $25 / 12.5$ |
| FAB | 3-State B-to-A Outputs | $1.75 / 0.375$ |
| FBA | B-to-A Data Inputs or | $25 / 40(30)$ |

## Logic Symbols

'F550

$V_{C C}=\operatorname{Pin} 8$
GND $=P$ in 22

## Functional Description

Data applied to the $A$ inputs is entered and stored on the rising edge of the A Clock Pulse (CPA), provided that the A Clock Enable ( $\overline{\mathrm{CEA}}$ ) is LOW; simultaneously, the status flip-flop is set and the A-to-B flag (FAB) output goes HIGH. Data thus entered from the A inputs is present at the inputs to the $B$ output buffers, but only appears on the $B I / O$ pins when the B Output Enable ( $\overline{\mathrm{OEB}}$ ) signal is made LOW. After the $B$ output data is assimilated, the receiving system clears the A-to-B flag flip-flop by applying a LOW-to-
'F551


HIGH transition to the CFAB input. Optionally, the $\overline{O E A}$ and CFAB pins can be tied together and operated by one function from the receiving system.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. Inputs $\overline{C E B}$ and CPB enter the $B$ input data and set the B-to-A flag (FBA) output HIGH. A LOW signal on $\overline{O E A}$ enables the A output buffers and a LOW-to-HIGH transition on CFBA clears the FBA flag.

Logic Diagram ('F550 shown)


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Vor | Output HIGH Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ | XM | 2.0 |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ |
|  |  | XC |  |  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ |
| Vor | Output HIGH Voltage <br> $A_{n}, B_{n}$ |  | 2.4 |  |  | V | $\mathrm{IOH}=-3.0 \mathrm{~mA}$ |
| Vol | Output LOW Voltage $\mathrm{B}_{0}-\mathrm{B}_{7}$ | XM |  | 0.55 |  | V | $\mathrm{IOL}=48 \mathrm{~mA}$ |
|  |  | XC |  |  |  | $\mathrm{loL}=64 \mathrm{~mA}$ |  |
| liH | Input HIGH Current Breakdown Test - $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ |  |  |  | 100 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| $\mathrm{liH}+\mathrm{lozh}$ | 3-State Output OFF <br> Current HIGH - $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ |  |  |  | 70 | $\mu \mathrm{A}$ | V CC $=\mathrm{Max}, \mathrm{V}_{\text {Out }}=2.7 \mathrm{~V}$ |
| IIL + IozL | 3-State Output OFF Current LOW - $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ |  |  |  | 0.6 | mA | V cc $=$ Max, $\mathrm{V}_{\text {Out }}=0.5 \mathrm{~V}$ |
| los | Output Short-circuit Current$\mathrm{B}_{0}-\mathrm{B}_{7}$ |  | -100 |  | -225 | mA | $\mathrm{Vcc}=$ Max |
| Icc | Power Supply Current |  |  | 130 | 190 | mA | $\mathrm{Vcc}=$ Max |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & V C C=+5.0 \mathrm{~V} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{CC}}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, V_{C C}= \\ C o m \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min Typ Max | Min Max | Min Max |  |  |
| tpLH tpHL | Propagation Delay CPA, CPB to $B_{n}, A_{n}$ | $\begin{array}{cc\|c} 6.5 & 11 & 15.5 \\ 6.5 & 11 & 15.5 \end{array}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CPA, CPB to FAB, FBA | $\begin{array}{ccr}4.0 & 7.0 & 10 \\ 4.0 & 7.0 & 10\end{array}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CFAB, CFBA to FAB, FBA | $\begin{array}{ccc}5.5 & 9.0 & 12.5 \\ 5.5 & 9.0 & 12.5\end{array}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time OEA or OEB to $A_{n}$ or $B_{n}$ | 6.0   <br> 6.0 10 10 |  |  | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time $\overline{\overline{O E A}}$ or $\overline{\mathrm{OEB}}$ to $A_{n}$ or $B_{n}$ | $\begin{array}{ccc}6.0 & 10 & 14 \\ 6.0 & 10 & 14\end{array}$ |  |  |  | 3-13 |

AC Operating Requirements: See Section 3 for waveforms


Test limits in screened columns are preliminary.

## 54F/74F557 • 54F/74F558

## 8-Bit By 8-Bit Multipliers

(With 3-State Outputs)

## Description

The 'F557 and 'F558 are high-speed combinatorial arrays that multiply two 8 -bit unsigned or signed twos complement numbers and provide the 16 -bit unsigned or signed product. Each input operand $X$ and $Y$ has a mode control input that determines whether the number is treated as signed or unsigned. Additional inputs, Rs and Ru for the 'F558 or R for the 'F557, allow the addition of a bit for rounding to the best signed or unsigned fractional 8 -bit result. For expansion during signed or mixed multiplication, both the true and complement outputs of the most significant bit are available. The 'F557 has output latches that store the results when LE is HIGH. Both devices have 3 -state outputs for bus applications.

- Unsigned, Signed or Mixed Multiplication
- Full 16-Bit Product Outputs
- MSB Complement Output for Signed Expansion
- Rounding Inputs for Fractional 8-Bit Product


## Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | VCC $=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Plastic <br> DIP (P) | 74 F557PC, 74 F 558 PC |  | 9 L |
| Ceramic <br> DIP (D) | 74 F557DC, 74F558DC | 54 F557DM, 54F558DM | 4 W |



Pin assignments shown are for ' F 558. $\overline{\mathrm{LE}}$ and R shown in parentheses are pin assignments for 'F557.

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| $\mathrm{X}_{0}-\mathrm{X}_{7}$ | Multiplicand Inputs | $0.5 / 0.5$ |
| $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ | Multiplier Inputs | $0.5 / 0.5$ |
| $\mathrm{X}_{\mathrm{M}}$ | Multiplicand Sign Control Input | $0.5 / 0.5$ |
| $\mathrm{Y}_{M}$ | Multiplier Sign Control Input | $0.5 / 0.5$ |
| R | Rounding Input ('F557) | $0.5 / 0.5$ |
| RS | Signed Number Rounding Input ('F558) | $0.5 / 0.5$ |
| RU | Unsigned Number Rounding Input ('F558) | $0.5 / 0.5$ |
| LE | Latch Enable Input (Active LOW) ('F557) | $0.5 / 0.5$ |
| OE | 3-State Output Enable Input (Active LOW) | $0.5 / 0.5$ |
| $\mathrm{~S}_{0}-\mathrm{S}_{15}$ | Product Outputs | $50 / 12.5$ |
| $\mathrm{~S}_{15}$ | MSB Complement Output | $50 / 12.5$ |

Logic Symbol

$V_{C C}=\operatorname{Pin} 10$
GND $=\operatorname{Pin} 30$

Logic Diagram

*Pin 11 is $\overline{L E}$ for 'F557 and Ru for 'F558.

Mode Select Table

| OPERATING <br> MODE | INPUT DATA |  | MODE CONTROL <br> INPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{X}_{0}-\mathrm{X}_{7}$ | $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ | $\mathrm{X}_{\mathrm{M}}$ | $\mathrm{Y}_{\mathrm{M}}$ |
|  | Unsigned | Unsigned | L | L |
|  | Unsigned <br> Complement | Twos <br> Complement | L | H |
| Signed | Twos <br> Complement | Twos <br> Complement | H | H |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$X=$ Immaterial

## Functional Description

The 'F557 and 'F558 multipliers are $8 \times 8$ combinatorial logic arrays capable of multiplying numbers in unsigned, signed twos complement or mixed notation. Each 8-bit input operand $X$ and $Y$ has an associated mode control which determines whether the array treats the number as signed or unsigned. If the mode control $X_{M}$ or $Y_{M}$ is HIGH, the operand is treated as a twos complement number with the most significant bit having a negative weight; if the mode control is LOW, the operand is treated as an unsigned number.

The multipliers provide all 16 product bits generated by the multiplication. For expansion during signed or mixed multiplication, the most significant product bit has both true and complement available. Therefore, an adder may be used as a subtractor in many applications and the need for SSI circuits is eliminated.

The 'F557 has latches that store the product for pipelined operations. When LE is LOW the latches are transparent and their outputs change with their inputs. When LE is HIGH the latches are in the storage mode and new data cannot enter.

The 3-state output buffers are controlled by the active-LOW Output Enable $\overline{\mathrm{OE}}$ input. When $\overline{\mathrm{OE}}$ is LOW, the outputs are active; when $\overline{\mathrm{OE}}$ is HIGH, the outputs are in a high impedance (high-Z) state. Several multipliers can be connected on a common bus or used in a pipeline system for multiplications in higher speed systems.

## Rounding

The 16 -bit product can be truncated to eight bits by using the rounding input(s) to add one in either the 27 adder for unsigned numbers or in the 26 adder for signed numbers. The 'F558 has separate rounding
inputs Rs and Ru for signed or unsigned numbers, respectively. The ' $F 557$ has a single rounding input $R$ and develops the proper rounding by internally combining $R$ with $X_{M}$ and $Y_{M}$ as follows:
$R U=\bar{X}_{M} \cdot \bar{Y}_{M} \cdot R=$ unsigned rounding input to 27 addef $R_{S}=\left(X_{M} \pm Y_{M}\right) R=$ signed rounding input to 26 adder

Rounding input levels and results for the various modes are shown in Tables 1 and 2. Figure a shows how Rs and Ru would normally be used for rounding signed and unsigned fractional multipliers.

Table 1 'F557 Rounding Inputs

| INPUTS |  | ADDS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $X_{M}$ | $Y_{M}$ | $R$ | $2{ }^{7}$ | $2^{6}$ |
| $L$ | $L$ | $H$ | Yes | No |
| $L$ | $H$ | $H$ | No | Yes |
| $H$ | $L$ | $H$ | No | Yes |
| $H$ | $H$ | $H$ | No | Yes |
| $X$ | $X$ | $L$ | No | No |

Table 2 'F558 Rounding Inputs

| INPUTS |  | ADDS |  | Normally Used With |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ru | Rs | $2^{7}$ | 26 | $X_{M}$ | $Y_{M}$ |
| $L$ | $L$ | No | No | $X$ | $X$ |
| $L$ | $H$ | No | Yes | $X_{M}+Y_{M}=H$ |  |
| $H$ | $L$ | Yes | No | $L$ | $L$ |
| $H$ | $H$ | Yes | Yes | $*$ | $*$ |

* Most rounding applications require a HIGH level for Ru or Rs, but not both.

Fig. a Rounded Products


## Signed Expansion

The most significant product bit has both true and complement outputs available. When building larger signed multipliers the partial products, except at the lower stages, are signed numbers. These unsigned and signed partial products must be added to give the correct signed product. For example, to obtain the correct signed product when using MSI adders the "carry" from the previous adder stage must be added to the sum of the two negative most significant partial product bits. The result of this addition
must be a positive sum and a negative carry (borrow). The equations are:
$S=A+B+C$
$\mathrm{C}_{0}=\mathrm{A} \cdot \mathrm{B}+\mathrm{B} \cdot \overline{\mathrm{C}}+\overline{\mathrm{C}} \cdot \mathrm{A}$
where $C$ is the Carry In and $A$ and $B$ the sign bits of the two partial products.

An adder produces the equations:
$S=A+B+C$
$C o=A \cdot B+B \cdot C+C \cdot A$

Therefore, if the inversion of $A$ and $B$ is used, then the adder produces the inversion of the negative carry since
and the sum remains the same.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Icc | Power Supply Current |  | 200 | 280 | mA | $\mathrm{V}_{C C}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{C C}= \\ \mathrm{Mil} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCCC}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $X_{n}$ or $Y_{n}$ to $S_{n}, \bar{S}_{15}$ |  | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-10 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay <br> $\overline{L E}$ to $\mathrm{S}_{\mathrm{n}}, \overline{\mathrm{S}}_{15}$ ('F557) | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-8 \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to $\mathrm{S}_{\mathrm{n}}$ or $\overline{\mathrm{S}}_{15}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  | ns | 3-1 |
| tphz tpLZ | Output Disable Time $\overline{\mathrm{OE}}$ to $\mathrm{S}_{\mathrm{n}}$ or $\overline{\mathrm{S}}_{15}$ | 9.0 6.0 | 15 10 | $\begin{aligned} & 21 \\ & 14 \end{aligned}$ |  |  |  | $\begin{aligned} & 3-12 \\ & 3-13 \end{aligned}$ |

Test limits in screened columns are preliminary.

AC Operating Requirements ('F557 Only): See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & V_{C C}=+5.0 V \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW, $X_{n}$ or $Y_{n}$ to LE | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ |  |  |  |  |  |  | ns | 3-14 |
| $\operatorname{th}(\mathrm{H})$ <br> th (L) | Hold Time, HIGH or LOW, $X_{n}$ or $Y_{n}$ to $\overline{L E}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $t_{w}(L)$ | LE Pulse Width LOW | 10 |  |  |  |  |  |  | ns | 3-8 |

Test limits in screened columns are preliminary.

## Applications

## $16 \times 16$ Twos Complement Multiplier

The 'F558 $8 \times 8$ multiplier can be used with standard MSI adder circuits to build larger multipliers. Figure b illustrates the use of four 'F558 multipliers and ten 16-pin 4-bit 54F/74F283 adders to form a $16 \times 16$-bit twos complement multiplier with a typical multiplication time of 90 ns. The 16 -bit operands are split up into 8-bit sections:

$$
\begin{aligned}
X \cdot Y= & \left(X_{0-7}+X_{8-1528}\right) \cdot\left(Y_{0-7}+Y_{8-1528}\right) \\
= & X_{0-7} \cdot Y_{0-7}+2^{8}\left(X_{0-7} \cdot Y_{8-15}+X_{8-15} \cdot Y_{0-7}\right)= \\
& +2{ }^{16}\left(X_{8-15} \cdot Y_{8-15}\right)
\end{aligned}
$$

Since $X_{8}-X_{15}$ and $Y_{8}-Y_{15}$ are signed numbers, the most significant bit of all the partial products (except
the first) carries a negative weight. Therefore, at these negative bit positions the partial product bits must be subtracted rather than added. This subtraction is done in the middle of the network at the 215 bit position by using the inverted output of the most significant product bits from the multipliers to obtain a 'borrow' signal from the last sum output of the appropriate 'F283. This 'borrow' is then used to either add zero or minus 1 to the remaining 8-bit adder section. The mode control inputs of the four 'F558 devices are tied to the logic levels required to produce the correctly signed partial products. Rounding to the best 16-bit fractional product is made by tying the Rs input of one of the middle multipliers to Vcc. Appropriate connection of the adders and mode control logic levels will yield $16 \times 16$ unsigned multiplication.

Fig. b High-speed $16 \times 16$ Twos Complement Multiplication


## 54F/74F568•54F/74F569

## 4-Bit Bidirectional Counters

## (With 3-State Outputs)

## Description

The 'F568 and 'F569 are fully synchronous, reversible counters with 3-state outputs. The 'F568 is a BCD decade counter; the 'F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry ( $\overline{\mathrm{CC}}$ ) and Terminal Count ( $\overline{\mathrm{TC}}$ ) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable $(\overline{\mathrm{OE}})$ input forces the output buffers into the high-impedance state but does not prevent counting, resetting or parallel loading.

- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | $\begin{aligned} & \text { Pkg } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F568PC, 74F569PC |  | 92 |
| Ceramic DIP (D) | 74F568DC, 74F569DC | 54F568DM, 54F569DM | 4E |
| Flatpak (F) |  | 54F568FM, 54F569FM | 4D |



Logic Symbol

$V_{c c}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | 0.5/0.375 |
| $\overline{\text { CEP }}$ | Count Enable Parallel Input (Active LOW) | 0.5/0.375 |
| CET | Count Enable Trickle Input (Active LOW) | 0.5/0.75 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.375 |
| $\overline{P E}$ | Parallel Enable Input (Active LOW) | 0.5/0.375 |
| U/D | Up/Down Count Control Input | 0.5/0.375 |
| $\overline{O E}$ | Output Enable Input (Active LOW) | 0.5/0.375 |
| $\overline{\mathrm{MR}}$ | Master Reset Input (Active LOW) | 0.5/0.375 |
| $\overline{S R}$ | Synchronous Reset Input (Active LOW) | 0.5/0.375 |
| $\mathrm{O} 0-\mathrm{O}_{3}$ | 3-State Parallel Data Outputs | 25/12.5 |
| TC | Terminal Count Output (Active LOW) | 25/12.5 |
| $\overline{\mathrm{CC}}$ | Clocked Carry Output (Active LOW) | 25/12.5 |

Logic Diagrams
'F568

'F569


## State Diagrams

'F568

'F569


## Functional Description

The 'F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9 . The 'F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flipflops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse ( CP ) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs - Master Reset ( $\overline{\mathrm{MR}}$ ), Synchronous Reset ( $\overline{\mathrm{SR})}$, Parallel Enable $\overline{(\mathrm{PE})}$, Count Enable Parallel ( $\overline{C E P}$ ) and Count Enable Trickle $(\overline{C E T})$ - plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select

Table. A LOW signal on $\overline{M R}$ overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on $\overline{S R}$ overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{P E}$ overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flipflops on the next rising edge of $C P$. With $\overline{M R}, \overline{S R}$ and $\overline{\text { PE }}$ HIGH, $\overline{\mathrm{CEP}}$ and $\overline{\text { CET }}$ permit counting when both are LOW. Conversely, a HIGH signal on either $\overline{\text { CEP }}$ or CET inhibits counting.

The 'F568 and 'F569 use edge-triggered flip-flops and changing the $\overline{\mathrm{SR}}, \overline{\mathrm{PE}}, \overline{\mathrm{CEP}}, \overline{\mathrm{CET}}$ or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of $C P$, are observed.

Two types of outputs are provided as overflow/ underflow indicators. The Terminal Count (TC)

## Mode Select Table

| INPUTS |  |  |  |  |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{M R}$ | $\overline{\text { SR }}$ | $\overline{\text { PE }}$ | $\overline{C E P}$ | CET | U/D |  |
| L | X | X | X | X | X | Asynchronous Reset |
| H | L | X | X | X | X | Synchronous Reset |
| H | H | L | X | X | X | Parallel Load |
| H | H | H | H | X | X | Hold |
| H | H | H | X | H | X | Hold |
| H | H | H | L | L | H | Count Up |
| H | H | H | L | L | L | Count Down |

[^24]output is normally HIGH and goes LOW providing $\overline{C E T}$ is LOW, when the counter reaches zero in the Down mode, or reaches maximum ( 9 for the 'F568, 15 for the 'F569) in the Up mode. $\overline{T C}$ will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or $\overline{C E T}$ is changed. To implement synchronous multistage counters, the connections between the $\overline{\mathrm{TC}}$ output and the $\overline{C E P}$ and $\overline{C E T}$ inputs can provide either slow or fast carry propagation. Figure a shows the connections for simple ripple carry, in which the clock period must be longer than the CP to $\overline{\mathrm{TC}}$ delay of the first stage, plus the cummulative $\overline{\mathrm{CET}}$ to $\overline{\mathrm{TC}}$ delays of the intermediate stages, plus the $\overline{C E T}$ to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure b are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up
mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 ('F568) or 16 ('F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to $\overline{T C}$ delay of the first stage plus the $\overline{C E P}$ to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry ( $\overline{\mathrm{CC}})$ output is provided. The $\overline{\mathrm{CC}}$ output is normally HIGH. When $\overline{C E P}, \overline{C E T}$ and $\overline{T C}$ are LOW, the $\overline{C C}$ output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the $\overline{\mathrm{CC}}$ Truth Table. When the Output Enable $\overline{(\overline{O E})}$ is LOW, the parallel data outputs $\mathrm{O}_{0}-\mathrm{O}_{3}$ are active and follow the flipflop Q outputs. A HIGH signal on $\overline{\mathrm{OE}}$ forces $\mathrm{O}_{0}-\mathrm{O}_{3}$ to the high-Z state but does not prevent counting, loading or resetting.

## $\overline{\mathbf{C C}}$ Truth Table

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEP }}$ | CET | $\overline{\text { TC*}^{*}}$ | CP | $\overline{\text { CC }}$ |
| $H$ | $X$ | $X$ | $X$ | $H$ |
| $X$ | $H$ | $X$ | $X$ | $H$ |
| $X$ | $X$ | $H$ | $X$ | $H$ |
| $L$ | $L$ | $L$ | $Z$ | $工$ |

## Logic Equations:

$$
\begin{aligned}
\text { Count Enable } & =\overline{\mathrm{CEP}} \cdot \overline{\mathrm{CET}} \cdot \mathrm{PE} \\
\text { Up ('F568): } \overline{\mathrm{TC}} & =\mathrm{Q}_{0} \cdot \overline{\mathrm{Q}_{1}} \cdot \overline{\mathrm{Q}_{2}} \cdot \mathrm{Q}_{3} \cdot(\mathrm{Up}) \cdot \overline{\mathrm{CET}} \\
\text { ('F569) } \overline{\mathrm{TC}} & =\mathrm{Q}_{0} \cdot \mathrm{Q}_{1} \cdot \mathrm{Q}_{2} \cdot \mathrm{Q}_{3} \cdot(\mathrm{Up}) \cdot \overline{\mathrm{CET}} \\
\text { Down (Both): } \overline{\mathrm{TC}} & =\overline{\mathrm{Q}_{0}} \cdot \overline{\mathrm{Q}_{1}} \cdot \overline{\mathrm{Q}_{2}} \cdot \overline{\mathrm{Q}_{3}} \cdot(\mathrm{Down}) \cdot \overline{\mathrm{CET}}
\end{aligned}
$$

* $=\overline{\mathrm{TC}}$ is generated internally
$H=H I G H$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Fig a Multistage Counter with Ripple Carry


Fig b Multistage Counter with Lookahead Carry


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  | Units | Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | Min | Typ $\quad$ Max |  |  |
| Icc | Power Supply Current | 40 |  | 60 | mA |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ & \mathrm{CL}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \text { Mil } \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{CL}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock frequency | 75 |  |  |  |  |  |  | MHz | 3-1, 3-7 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ ( $\overline{\mathrm{PE}} \mathrm{HIGH}$ or LOW) | $\begin{aligned} & 4.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 10 \\ 12.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay CP to TC | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\overline{\text { CET }}$ to $\overline{T C}$ | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 8.0 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay U/D to TC | $\begin{aligned} & 4.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 10 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-2 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $\overline{C C}$ | $\begin{aligned} & 3.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 7.0 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{C E P}, \overline{C E T}$ to $\overline{C C}$ | $\begin{aligned} & 3.5 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 12 \end{aligned}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-4 \end{aligned}$ |
| tphL | Propagation Delay $\overline{M R}$ to $O_{n}$ | 6.0 | 10 | 14 |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzl } \end{aligned}$ | Output Enable Time OE to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 6.0 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14 \\ & 17 \end{aligned}$ |  |  |  |  | ns | $3-1$ $3-12$ |
| tphz | Output Disable Time $\overline{\mathrm{OE}}$ to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \\ & \hline \end{aligned}$ |  |  |  |  |  | 3-13 |

$\square$ Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Mil } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to CP | $\begin{aligned} & 5.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to CP | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{C E P}$ or $\overline{C E T}$ to CP | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{CEP}}$ or $\overline{\mathrm{CET}}$ to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  | . |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{P E}$ to CP | $\begin{array}{r} 10 \\ 7.0 \end{array}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(\mathrm{H}) \\ & \operatorname{th}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\text { PE to CP }}$ | $0$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW U/D to CP | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $U / \bar{D}$ to $C P$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\mathrm{SR}}$ to CP | $\begin{aligned} & 8.0 \\ & 6.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{SR}}$ to CP | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.5 \\ & 6.5 \end{aligned}$ |  |  |  |  |  |  | ns | 3-7 |
| tw (L) | $\overline{M R}$ Pulse Width LOW | 5.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | $\overline{\mathrm{MR}}$ Recovery Time | 7.0 |  |  |  |  |  |  | ns | 3-11 |
| trec | $\overline{S R}$ Recovery Time | 8.0 |  |  |  |  |  |  | ns | 3-11 |

Test limits in screened columns are preliminary.

## 54F/74F588

## Octal Bidirectional Transceiver

(With 3-State Inputs/Outputs and IEEE-488 Termination Resistors)

## Description

The 'F588 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. The B ports have termination resistors as specified in the IEEE-488 specifications. Current sinking capability is 20 mA at the A ports and 48 mA at the B ports. The Transmit/ Receive ( $T / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from $A$ ports to $B$ ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-impedance condition.

- Non-inverting Buffers
- Bidirectional Data Path
- B Outputs Sink 48 mA , Source 15 mA

Ordering Code: See Section 6


Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW | $1.0 / 0.94$ |
| $\mathrm{~T} / \bar{R}$ | Transmit/Receive Control Input | $0.5 / 0.47$ |
| $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | A Port Inputs or | $1.75 / 0.41$ |
| $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | 3-State Outputs | $75 / 12.5$ |
|  | B Port Inputs or | $\mathrm{T} \star / 2.0$ |

* $\mathrm{T}=$ Restive Termination per IEEE-488 Standard

B Port Input Characteristic with T/R LOW


Truth Table

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :--- | :---: |
| $\overline{O E}$ | $T / \bar{R}$ |  |  |
| $L$ | $L$ | Bus B Data to Bus A |  |
| $L$ | $H$ | Bus A Data to Bus B |  |
| $H$ | $X$ | High Impedance |  |

Logic Diagram


DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter |  | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| VOH | Output HIGH Voltage $A_{0}-A_{7}, B_{0}-B_{7}$ |  | 2.4 |  |  | V | $\begin{aligned} & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{OE}}=\mathrm{LOW}, \\ & \mathrm{~T} / \mathrm{R}=\mathrm{HIGH} \end{aligned}$ |
| Vol | Output LOW Voltage$B_{0}-B_{7}$ | XM | 0.55 |  |  | V | $\mathrm{IOL}=48 \mathrm{~mA} \quad \overline{\mathrm{OE}}=\mathrm{LOW}$, |
|  |  | XC |  |  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ T/ $\overline{\mathrm{R}}=\mathrm{HIGH}$ |  |
| $\mathrm{V}_{\mathrm{NL}}$ | No-load Voltage$B_{0}-B_{7}$ |  | 2.5 |  | 3.7 |  | V | T/R $=$ LOW, Iout $=0$ |
| $\mathrm{V}_{\mathrm{T}}+\mathrm{V}_{\mathrm{T}}$ | Hysteresis Voltage$B_{0}-B_{7}$ |  | 0.2 |  |  | V | $\mathrm{T} / \overline{\mathrm{R}}, \overline{\mathrm{OE}}=\mathrm{LOW}, \mathrm{V}_{\text {cc }}=\mathrm{Min}$ |
| IIH | Input HIGH Current Breakdown Test, $\mathrm{A}_{0}-\mathrm{A}_{7}$ |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| lin | Input HIGH Current$\mathrm{B}_{0}-\mathrm{B}_{7}$ |  | 0.7 |  | 2.5 | mA | $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=\mathrm{LOW}$ |
| ILL | Input LOW Current$B_{0}-B_{7}$ |  | 1.3 |  | 3.2 | mA | V IN $=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=\mathrm{LOW}$ |
| $\mathrm{lIH}+\mathrm{IOZH}$ | 3-State Output OFF Current HIGH, A0-A7 |  |  |  | 70 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=\mathrm{HIGH} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \end{aligned}$ |
| ICC | Power Supply Current |  |  | 128 | 192 | mA | $\overline{\mathrm{OE}}=\mathrm{HIGH}, \mathrm{V}_{\mathrm{Cc}}=$ Max |

AC Characteristics: See Section 3 for waveforms and load configurations


Test limits in screened columns are preliminary.

## 54F/74F673

## 16-Bit Shift Register <br> (Serial-in/Serial-Parallel Out)

## Description

The 'F673 contains a 16-bit serial-in/serial-out shift register and a 16-bit parallel-out storage register. A single pin serves either as an input for serial entry or as a 3-state serial output. In the Serial-out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel transfer. The storage register may be cleared via STMR.

- Serial-to-Parallel Converter
- 16-Bit Serial I/O Shift Register
- 16-Bit Parallel-out Storage Register
- Recirculating Serial Shifting
- Recirculating Parallel Transfer
- Common Serial Data I/O Pin

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg |
| :--- | :---: | :---: | :---: |
|  |  |  |  |
| VCC $=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{TA}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | VCC $=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| DIP (P) | 74 F 673 PC |  | 9 N |
| Ceramic <br> DIP (D) | 74 F 673 DC | 54 F 673 DM | 6 N |
| Flatpak <br> $(F)$ |  | 54 F 673 FM | 4 M |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\overline{\text { CS }}$ | Chip Select Input (Active LOW) | $0.5 / 0.375$ |
| $\overline{\text { SHCP }}$ | Shift Clock Pulse Input (Active Falling Edge) | $0.5 / 0.375$ |
| STMR | Store Master Reset Input (Active LOW) | $0.5 / 0.375$ |
| STCP | Store Clock Pulse Input | $0.5 / 0.375$ |
| R/W | Read/Write Input | $0.5 / 0.375$ |
| SI/O | Serial Data Input or | $1.75 / 0.375$ |
|  | Q-State Serial Output | $25 / 12.5$ |
| Qo-Q15 | Parallel Data Outputs | $25 / 12.5$ |

## Functional Description

The 16 -bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table. A HIGH signal on the Chip Select ( $\overline{(\mathrm{CS})}$ input prevents clocking and forces the Serial Input/Output (SI/O) 3-state buffer into the high-impedance state. During serial shift-out operations, the SI/O buffer is active (i.e., enabled) and the output data is also recirculated back into the shift register. When parallel loading the shift register from the storage register, serial shifting is inhibited.

The storage register has an asynchronous master reset (STMR) input that overrides all other inputs and forces the $\mathrm{Q}_{0}-\mathrm{Q}_{15}$ outputs LOW. The storage register is in the Hold mode when either $\overline{\mathrm{CS}}$ or the Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ ) input is HIGH. With $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ both LOW, the storage register is parallel loaded from the shift register.
To prevent false clocking of the shift register, $\overline{\text { SHCP }}$ should be in the LOW state during a LOW-to-HIGH transition of $\overline{\text { CS. To prevent false clocking of the }}$ storage register, STCP should be LOW during a HIGH-to-LOW transition of $\overline{C S}$ if R/W is LOW, and should also be LOW during a HIGH-to-LOW transition of $R / \bar{W}$ if $\overline{C S}$ is LOW.

## Logic Symbol


$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 24$
GND $=\operatorname{Pin} 12$

## Storage Register Operations Table

| CONTROL INPUTS |  |  |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: |
| STMR | $\overline{\text { CS }}$ | R/ $\bar{W}$ | STCP |  |
| L | X | x | X | Reset; Outputs LOW |
| H | H | x | X | Hold |
| H | X | H | X | Hold |
| H | L | L | - | Parallel Load |

Shift Register Operations Table

| CONTROL INPUTS |  |  |  | $\begin{gathered} \text { SI/O } \\ \text { STATUS } \end{gathered}$ | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | R/ $\bar{W}$ | $\overline{\text { SHCP }}$ | STCP |  |  |
| $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & X \\ & L \end{aligned}$ | X | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | High Z Data In | Hold <br> Serial Load |
| L | H | L | L | Data Out | Serial Output with Recirculation |
| L | H | 乙 | H | Active | Parallel Load; No Shifting |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## Functional Block Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{liH}+\mathrm{lozh}$ | 3-State Output OFF Current HIGH, SI/O |  |  | 70 | $\mu \mathrm{A}$ | V IN $=2.7 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ |
| IIL + Iozl | 3-State Output OFF Current LOW, SI/O |  |  | 650 | $\mu \mathrm{A}$ | $\mathrm{V} \mathrm{IN}=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ |
| Icc | Power Supply Current |  | 106 | 160 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54 |  | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \\ & \mathrm{CL}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \text { Mil } \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min | Max | Min Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 100 | 140 |  |  |  |  | MHz | 3-1, 3-8 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay STCP to $Q_{n}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 13 \\ & 16 \end{aligned}$ | $\begin{aligned} & 18 \\ & 22 \end{aligned}$ |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| tPHL | Propagation Delay STMR to $Q_{n}$ | 6.0 | 10 | 14 |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-11 \end{aligned}$ |
| tPLH tphL | Propagation Delay $\overline{\text { SHCP }}$ to SI/O | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 12.5 \\ \hline \end{array}$ |  |  |  | ns | $\begin{array}{r} 3-1 \\ 3-8 \\ \hline \end{array}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \\ & \hline \end{aligned}$ | Output Enable Time $\overline{\mathrm{CS}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ to $\mathrm{SI} / \mathrm{O}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \\ & \hline \end{aligned}$ |  |  |  | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{CS}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ to $\mathrm{SI} / \mathrm{O}$ | 3.0 3.0 | 5.0 5.0 | 7.0 7.0 |  |  |  |  | 3-13 |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter |  |  |  |  |  |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{Mil}}= \\ = \end{gathered}$ |  | $\begin{gathered} T_{A}, V_{C C}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\mathrm{CS}}$ or R/W to STCP | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(\mathrm{H}) \\ & \operatorname{tn}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{CS}}$ or R/W to STCP | $0$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW SI/O to $\overline{\text { SHCP }}$ | $\begin{array}{r} 3.0 \\ 3.0 \\ \hline \end{array}$ |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(\mathrm{H}) \\ & \operatorname{tn}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW SI/O to $\overline{\text { SHCP }}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\mathrm{CS}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ to $\overline{\mathrm{SHCP}}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{\mathrm{CS}}$ or R/W to $\overline{\text { SHCP }}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & t_{w}(H) \\ & t_{w}(L) \end{aligned}$ | SHCP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  | ns | 3-8 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | STCP Pulse Width, HIGH or LOW | $\begin{aligned} & 5.0 \\ & 10 \end{aligned}$ |  |  |  |  |  | ns | 3-7 |
| $\mathrm{tw}_{\text {w }}(\mathrm{L})$ | STMR Pulse Width LOW | 7.0 |  |  |  |  |  | ns | 3-11 |
| trec | Recovery Time STMR to STCP | 10 |  |  |  |  |  | ns | 3-11 |

[^25]
## 54F/74F674

## 16-Bit Shift Register <br> (Serial-Parallel-in/Serial-out)

## Description

The 'F674 is a 16-bit shift register with serial and parallel load capability and serial output. A single pin serves alternately as an input for serial entry or as a 3-state serial output. In the Serial-out mode the data recirculates in the register. Chip Select, Read/Write and Mode inputs provide control flexibility.

- 16-Bit Serial I/O Shift Register
- 16-Bit Parallel-in/Serial-out Converter
- Recirculating Serial Shifting
- Common Serial Data I/O Pin

Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :--- | :---: | :---: | :---: |
|  | $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  | 74 F 674 PC |  | 9 N |
| Flatpak <br> (F) | 74 F 674 DC | 54 F 674 DM | 6 N |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| $\mathrm{P}_{0}-\mathrm{P}_{15}$ | Parallel Data Inputs | $0.5 / 0.375$ |
| $\overline{\mathrm{CS}}$ | Chip Select Input (Active LOW) | $0.5 / 0.375$ |
| CP | Clock Pulse Input (Active LOW) | $0.5 / 0.375$ |
| M | Mode Select Input | $0.5 / 0.375$ |
| RIW | Read/Write Input | $0.5 / 0.375$ |
| SIO | 3-State Serial Data Input or | $1.75 / 0.375$ |
|  | 3-State Serial Output | $25 / 12.5$ |

## Logic Symbol


$V_{C C}=\operatorname{Pin} 24$
GND $=\operatorname{Pin} 12$

## Functional Description

The 16 -bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table.

Hold - a HIGH signal on the Chip Select ( $\overline{\mathrm{CS})}$ input prevents clocking and forces the Serial Input/Output (SI/O) 3-state buffer into the high-impedance state.

Serial Load - data present on the $\mathrm{SI} / \mathrm{O}$ pin shifts into the register on the falling edge of $\overline{C P}$. Data enters the $Q_{0}$ position and shifts toward $Q_{15}$ on successive clocks.

Serial Output - the SI/O 3-state buffer is active and the register contents are shifted out from Q15 and simultaneously shifted back into $Q_{0}$.

Parallel Load - data present on $\mathrm{P}_{0}-\mathrm{P}_{15}$ are entered into the register on the falling edge of $\overline{\mathrm{CP}}$. The $\mathrm{SI} / \mathrm{O}$ 3-state buffer is active and represents the Q15 output.

To prevent false clocking, $\overline{C P}$ must be LOW during a LOW-to-HIGH transition of $\overline{\mathrm{CS}}$.

## Shift Register Operations Table

| CONTROL INPUTS |  |  |  | SI/O STATUS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | R/ $\bar{W}$ | M | $\overline{\mathrm{CP}}$ |  |  |
| H L | $\begin{aligned} & X \\ & L \end{aligned}$ | X X | ㄱ | High Z Data In | Hold <br> Serial Load |
| L | H | L | L | Data Out | Serial Output with Recirculation |
| L | H | H | L | Active | Parallel Load; No Shifting |

[^26]
## Functional Block Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{lin}+\mathrm{lozh}$ | 3-State Output OFF <br> Current HIGH, SI/O |  |  | 70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ |
| IIL + Iozl | 3-State Output OFF <br> Current LOW, SI/O |  |  | 650 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ |
| Icc | Power Supply Current |  | 53 | 80 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  |  |  |  |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}_{C C}=+5.0 \mathrm{~V} \\ & \mathrm{CL}^{2}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \text { Mil } \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{Com} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\underline{f m a x}$ | Maximum Clock Frequency | 100 | 140 |  |  |  |  |  | MHz | 3-1, 3-8 |
| $\begin{aligned} & \overline{\text { tpLH }} \\ & \text { tpHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{CP}}$ to $\mathrm{SI} / \mathrm{O}$ | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ | $\begin{array}{r} 11 \\ 12.5 \end{array}$ |  |  |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-8 \end{aligned}$ |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{CS}}$ or R/W to SI/O | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  | ns | $3-1$ $3-12$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time $\overline{\mathrm{CS}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ to $\mathrm{SI} / \mathrm{O}$ | 3.0 <br> 3.0 | 5.0 5.0 | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  | 3-13 |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & V_{C C}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}_{\mathrm{Cl}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \text { Com } \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW SI/O to $\overline{\mathrm{CP}}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{SI} / \mathrm{O}$ to $\overline{\mathrm{CP}}$ | $0$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s} ~(H)} \\ & \mathrm{ts}_{\mathrm{s}(\mathrm{~L})} \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{P}_{\mathrm{n}}$ to $\overline{\mathrm{CP}}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $\overline{C P}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW R/W or $\overline{\mathrm{CS}}$ to $\overline{\mathrm{CP}}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CS}}$ to $\overline{\mathrm{CP}}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{tw}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{tw}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | $\overline{\mathrm{CP}}$ Pulse Width, HIGH or LOW | $4.0$ |  |  |  |  |  |  | ns | 3-8 |

[^27]
## 54F/74F675

16-Bit Shift Register<br>(Serial-in/Serial-Parallel Out)

## Description

The 'F675 contains a 16-bit serial-in/serial-out shift register and a 16-bit parallel-out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

- Serial-to-Parallel Converter
- 16-Bit Serial I/O Shift Register
- 16-Bit Parallel-out Storage Register
- Recirculating Parallel Transfer
- Expandable for Longer Words


## Ordering Code: See Section 6

| Pkgs | Commercial Grade | Military Grade | Pkg <br> Type |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | 74F675PC |  | 9N |
| Ceramic DIP (D) | 74F675DC | 54F675DM | 6N |
| Flatpak (F) |  | 54F675FM | 4M |



Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description | 54F/74F (U.L.) <br> HIGH/LOW |
| :--- | :--- | ---: |
| SI | Serial Data Input | $0.5 / 0.375$ |
| $\overline{\text { CS }}$ | Chip Select Input (Active LOW) | $0.5 / 0.375$ |
| SHCP | Shift Clock Pulse Input (Active Falling Edge) | $0.5 / 0.375$ |
| STCP | Store Clock Pulse Input (Active Rising Edge) | $0.5 / 0.375$ |
| R/W | Read/Write Input | $0.5 / 0.375$ |
| SO | Serial Data Output | $25 / 12.5$ |
| Qo-Q15 | Parallel Data Outputs | $25 / 12.5$ |

Logic Symbol


$$
\begin{aligned}
& \mathrm{VCC}=\operatorname{Pin} 24 \\
& \mathrm{GND}=\operatorname{Pin} 12
\end{aligned}
$$

## Functional Description

The 16-bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select ( $\overline{\mathrm{CS}}$, Read/Write (R/W) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse $\overline{(S H C P)}$. In the Shift-right mode, data enters $D_{0}$ from the Serial Input (SI) pin and exits from $\mathrm{Q}_{15}$ via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either $\overline{\mathrm{CS}}$ or R/W is HIGH. With $\overline{\mathrm{CS}}$ and R/W both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, $\overline{\text { SHCP }}$ should be in the LOW state during a LOW-to-HIGH transition of $\overline{\mathrm{CS}}$. To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of $\overline{C S}$ if R/W is LOW, and should also be LOW during a HIGH-to-LOW transition of $\mathrm{R} / \overline{\mathrm{W}}$ if $\overline{\mathrm{CS}}$ is LOW.

Shift Register Operations Table

| CONTROL INPUTS |  |  |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | R/̄W | $\overline{\text { SHCP }}$ | STCP |  |
| H | X | X | X | Hold |
| L | L | L | X | Shift Right |
| L | H | ㄴ | L | Shift Right |
| L | H | L | H | Parallel Load; No Shifting |

Storage Register Operations Table

| INPUTS |  |  | OPERATING MODE |
| :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CS}}$ | R/ $\bar{W}$ | STCP |  |
| $H$ | $X$ | X | Hold |
| L | $H$ | X | Hold |
| L | L | - | Parallel Load |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

Functional Block Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter | 54F/74F |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ICC | Power Supply Current |  | 106 | 160 | mA | $\mathrm{V}_{C C}=\mathrm{Max}$ |

## AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol | Parameter | 54F/74F |  |  | 54F | 74F | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{VCC}=+5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \mathrm{VCC}= \\ & \mathrm{Mil} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A},} \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min Max | Min Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency | 100 | 140 |  |  |  | MHz | 3-1, 3-8 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphe } \end{aligned}$ | Propagation Delay STCP to $Q_{n}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 13 \\ & 16 \end{aligned}$ | $\begin{aligned} & 18 \\ & 22 \end{aligned}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-7 \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & \text { tph } \end{aligned}$ | Propagation Delay SHCP to SO | 4.5 5.0 | 8.0 9.0 | $\begin{array}{r} 11 \\ 12.5 \end{array}$ |  |  | ns | $\begin{aligned} & 3-1 \\ & 3-8 \end{aligned}$ |

AC Operating Requirements: See Section 3 for waveforms

| Symbol | Parameter | 54F/74F |  |  | 54F |  | 74F |  | Units | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \\ & V_{C C}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Mil} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A},}, \mathrm{~V}_{\mathrm{CC}}= \\ \mathrm{Com} \end{gathered}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\text { CS }}$ or R/W to STCP | $\begin{aligned} & 7.0 \\ & 7.0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-5 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW $\overline{C S}$ or R/W to STCP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW SI to $\overline{\mathrm{SHCP}}$ | $\begin{array}{r} 3.0 \\ 3.0 \\ \hline \end{array}$ |  |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(\mathrm{L}) \end{aligned}$ | Hold Time, HIGH or LOW SI to $\overline{\text { SHCP }}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{ts}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CS}}$ to $\overline{\mathrm{SHCP}}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time, HIGH or LOW R/W or $\overline{C S}$ to $\overline{S H C P}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | SHCP Pulse Width, HIGH or LOW | $\begin{aligned} & 4.0 \\ & 5.0 \end{aligned}$ |  |  |  |  |  |  | ns | 3-8 |
| $\begin{aligned} & t_{w}(H) \\ & t_{w}(L) \end{aligned}$ | STCP Pulse Width, HIGH or LOW | $\begin{aligned} & 5.0 \\ & 10 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | ns | 3-7 |

Test limits in screened columns are preliminary.


## 29F01

## 4-Bit Bipolar Microprocessor Slice

## Description

The 29F01 4-bit high-speed bipolar microprocessor slice is available in two speed versions, the 29F01-1 and 29F01-2. It features a 16-word by 4 -bit dual-port Random Access Memory (RAM), a high-speed 8-function Arithmetic Logic Unit (ALU) and associated shifting, decoding and multiplexing circuitry. The microinstruction word consists of three groups of three bits that respectively control ALU operand source, ALU function and ALU result destination. Width of the data path may be increased by cascading with either ripple or full lookahead carry. Data outputs are 3 -state for maximum versatility. Four status flag signals, carry, overflow, zero and sign, are

## Logic Symbol



[^28]provided by the ALU. The microprocessor slice is compatible with Fairchild Advanced Schottky TTL (FAST) devices and can be used with FAST parts in microprogrammed systems to minimize cycle times.

The 29F01-1 and 29F01-2 are plug-in replacements for the 2901 series microprocessors.

## Isoplanar FAST Technology

Plug-in Replacement for Standard 2901
20\% to 30\% Faster than Standard 2901 in Most System Configurations
Clock Pulse LOW Time 20 ns

## 29F10

## Microprogram Controller

## Description

The 29F10 is a high-speed bipolar microprogram controller. It is intended for use in controlling the execution sequence of microinstructions stored in microprogram memory. The 29F10 provides a 12-bit address during each clock cycle. This address comes from one of four sources: direct input from $D_{0}-D_{11}$, the Register/Counter, the Microprogram CounterRegister, or the 5-deep LIFO Stack. Address outputs are 3-state for maximum versatility.

The microprogram controller is compatible with Fairchild Advanced Schottky TTL (FAST) devices and can be used with FAST parts in microprogrammed systems to minimize cycle times.

Addresses up to 4096 Words of Microcode Directly Loadable Down-counter for Counting Loop Iterations
Provides Count Capacity of 4096
Up-counter Provides Sequential Microinstruction Execution
5-Deep Push/Pop LIFO Stack Provides Subroutine Linkage and Branch Capabilities
All Registers Positive Edge-triggered
Plug-in Replacement for Standard 2910

## Logic Symbol



$$
V_{c C}=\operatorname{Pin} 10
$$

$$
\text { GND }=\operatorname{Pin} 30
$$

## 29F705

## 16-Word by 4-Bit

2-Port Random Access Memory

## Description

The $29 F 705$ is a 16 -word by 4 -bit Random Access Memory (RAM). It provides two separate output ports to allow simultaneous reading of any two 4-bit words, and has 3 -state outputs for bussing.

High-speed Version of 29705 16-Word by 4-Bit, 2-Port RAM
Separate 4-Bit Latches on Each Output Port 3-State Outputs


## 54F/74F211

## 144-Bit Random Access Memory

(With 3-State Outputs)

## Description

The 'F211 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16 -word by 9 -bit array. It contains output latches that are transparent when the Latch Enable (LE) is HIGH. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select $(\overline{\mathrm{CS}})$ and Output Enable ( $\overline{\mathrm{OE})}$ are LOW, and Write Enable ( $\overline{\mathrm{WE})}$ is HIGH; otherwise, the outputs are in the highimpedance state.

3-State Outputs for Bus Applications Buffered Inputs for Minimum Loading Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

Logic Symbol

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## 54F/74F212

## 144-Bit Random Access Memory (With 3-State Outputs)

## Description

The 'F212 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16 -word by 9 -bit array. Address inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select $(\overline{\mathrm{CS}}$ ) and Output Enable ( $\overline{\mathrm{OE} \text { ) are LOW, and }}$ Write Enable ( $\overline{\mathrm{WE}})$ is HIGH ; otherwise, the outputs are in the high-impedance state.

## 3-State Outputs for Bus Applications

 Buffered Inputs for Minimum Loading Address Decoding on ChipAddress Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ


## 54F/74F213

## 192-Bit Random Access Memory <br> (With 3-State Outputs)

## Description

The 'F213 is a high-speed 192-bit Random Access Memory (RAM) organized as a 16 -word by 12 -bit array. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select ( $\overline{\mathrm{CS}})$ is LOW and Write Enable ( $\overline{\mathrm{WE}}$ ) is HIGH; otherwise, the outputs are in the high-impedance state.

## 3-State Outputs for Bus Applications

 Buffered Inputs for Minimum Loading Address Decoding on ChipAddress Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ


## 54F/74F269

## 8-Bit Bidirectional Binary Counter

## Description

The 'F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a $U / \bar{D}$ input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

Synchronous Counting and Loading Built-in Lookahead Carry Capability Count Frequency 100 MHz Typ Supply Current 70 mA Typ

## Logic Symbol


$V_{C C}=\operatorname{Pin} 19$
GND $=\operatorname{Pin} 7$

## 54F/74F311

## 144-Bit Random Access Memory <br> (With Open-collector Outputs)

## Description

The 'F311 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16 -word by 9 -bit array. It contains output latches that are transparent when the Latch Enable (LE) is HIGH. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select $(\overline{\mathrm{CS})}$ and Output Enable ( $\overline{\mathrm{OE})}$ are LOW, and Write Enable ( $\overline{\mathrm{WE})}$ is HIGH; otherwise, the outputs are in the OFF state.

Buffered Inputs for Minimum Loading
Address Decoding on Chip
Address Access Time 15 ns Typ
Chip Select Access Time 8 ns Typ
Supply Current 80 mA Typ

Logic Symbol

$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

## 54F/74F312

## 144-Bit Random Access Memory (With Open-collector Outputs)

## Description

The 'F312 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16 -word by 9 -bit array. Address inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select ( $\overline{\mathrm{CS}}$ ) and Output Enable ( $\overline{\mathrm{OE} \text { ) are LOW, and }}$ Write Enable ( $\overline{\mathrm{WE}})$ is HIGH ; otherwise, the outputs are in the OFF state.

Buffered Inputs for Minimum Loading
Address Decoding on Chip
Address Access Time 15 ns Typ
Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

$$
\begin{aligned}
& \mathrm{VCC}=\operatorname{Pin} 20 \\
& \mathrm{GND}=\operatorname{Pin} 10
\end{aligned}
$$



## 54F/74F313

## 192-Bit Random Access Memory

(With Open-collector Outputs)

## Description

The 'F313 is a high-speed 192-bit Random Access Memory (RAM) organized as a 16 -word by 12-bit array. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select ( $\overline{\mathrm{CS}})$ is LOW and Write Enable $(\overline{\mathrm{WE}})$ is HIGH; otherwise, the outputs are in the OFF state.

Buffered Inputs for Minimum Loading
Address Decoding on Chip
Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

$$
\begin{aligned}
& V_{C C}=\operatorname{Pin} 20 \\
& G N D=\operatorname{Pin} 10
\end{aligned}
$$



## 54F/74F401

## Cyclic Redundancy Check Generator/Checker

## Description

The 'F401 Cyclic Redundancy Check (CRC) generator/checker implements the most widely used error detection scheme in serial digital data handling systems. On transmission, the data stream is encoded by dividing it by a set polynomial. The remainder is appended to the message as check bits. Upon reception, this data stream is divided by the same polynomial and if there is no remainder, there are no detectable errors.

## Eight Selectable Polynomials

## Error Indicator

More Efficient than Parity in Checking Errors
High-speed Data Rate
Supply Current 70 mA Typ

## Logic Symbol


$V_{C C}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

## 54F/74F402

## Expandable Cyclic

Redundancy Check
Generator/Checker

## Description

The 'F402 expandable Cyclic Redundancy Check (CRC) generator/checker is an expandable version of the 'F401. It provides an advanced tool for the implementation of the most widely used error detection scheme in serial digital handling systems. A 4-bit control input selects one-of-six generator polynomials. The list of polynomials includes CRC-16, CRC-CCITT and Ethernet, as well as three other standard polynomials (56th order, 48th order, 32nd order). Individual clear and preset inputs are provided for floppy disk and other applications. The Error output indicates whether or not a transmission error has occurred. The CWG Control input inhibits feedback during check word transmission. The 'F402 is compatible with Fairchild Advanced Schottky TTL (FAST) devices and is fully compatible with all TTL families.

## Guaranteed 20 MHz Data Rate

Six Selectable Polynomials Other Polynomials Available Separate Preset and Clear Controls

## Expandable

Automatic Right Justification Error Output Open Collector Typical Applications

Floppy and Other Disk Storage Systems Digital Cassette and Cartridge Systems Data Communication Systems

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

## 54F/74F403

## 16 X 4 First-In First-Out <br> Buffer Memory

(With 3-State Outputs)

## Description

The 'F403 is an expandable fall-through type First-In First-Out (FIFO) buffer memory, optimized for highspeed disk or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or bits (in multiples of 16 and 4 respectively). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

Serial or Parallel Data Rate $10 \mathbf{~ M H z}$
Serial or Parallel Input/Output
Expandable in Width and Depth
3-State Outputs
Supply Current 115 mA Typ

## Logic Symbol



$$
\begin{aligned}
& V_{C C}=\operatorname{Pin} 24 \\
& \text { GND }=\operatorname{Pin} 12
\end{aligned}
$$

## 54F/74F412

## Multi-mode Buffered Latch

(With 3-State Outputs)

## Description

The 'F412 is an 8-bit latch with 3-state output buffers and control and device selection logic. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode. The 'F412 is the functional equivalent of the Intel 8212.

## 3-State Outputs

Status Flip-flop for Interrupt Commands Asynchronous or Latched Receiver Modes Select to Output Propagation Delay 10 ns Typ Supply Current 43 mA Typ

## Logic Symbol



$$
\begin{aligned}
& \text { VCC }=\operatorname{Pin} 24 \\
& \text { GND }=\operatorname{Pin} 12
\end{aligned}
$$

## 54F/74F413

## 64 X 4 First-In First-Out Buffer Memory

(With Serial and Parallel I/O)

## Description

The 'F413 is an expandable fall-through type highspeed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits. The 4-bit input and output registers record and transmit, respectively, asynchronous data in either serial or parallel form. Control pins on the input and output allow for handshaking and expansion. The 4-bit wide, 62-bit deep fall-through stack has self-contained control logic. The outputs are in the high-impedance state when the Output Enable is HIGH.

Separate Input and Output Clocks
Serial or Parallel Input and Output
Expandable without External Logic
15 MHz Data Rate
Supply Current 115 mA Typ

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

## 54F/74F416

## 16-Bit Memory Error Detection And Correction Circuit

## Description

The 'F416 memory Error Detection And Correction (EDAC) circuit contains the logic to generate six check bits on a 16-bit data field, according to a modified Hamming code. The check bits are then stored in memory with the data word. On a subsequent read from memory, the device will detect and correct any single-bit data error, and detect any double-bit error. The 'F416 is a 16-bit version of the 'F418.

## Logic Symbol



Increases Memory System Reliability Corrects Single-bit Errors Detects Double-bit Errors

## 54F/74F418

## 32-Bit Memory Error Detection And Correction Circuit

## Description

The 'F418 memory Error Detection And Correction (EDAC) circuit contains the logic to generate seven check bits on a 32-bit data field, according to a modified Hamming code. The check bits are then stored in memory with the data word. On a subsequent read from memory, the device will detect and correct any single-bit data error, and detect any double-bit error.

The 'F418 is fully compatible with all TTL families. Data and check-bit signals are bidirectional 3 -state lines.

Increases Memory System Reliability Corrects Single-bit Errors in 60 ns Detects Double-bit Errors in 65 ns

## Logic Symbol



[^29]
## 54F/74F430

## Cyclic Redundancy <br> Checker/Corrector

## Description

The 'F430 Cyclic Redundancy Checker/Corrector (CRCC) is a serial burst-error detection/correction circuit, using a 32-order polynomial selected by internal Read Only Memory (ROM). When used at the data transmission source, the 'F430 generates a cyclic redundancy check code and appends it to a data block transmission. When the device is placed at the receiving end of a transmission, it is used to verify the integrity of the data block that now contains the appended check code. Should an error be detected, under user control, the device can be made to correct the bits in error. The CRCC is used in high-performance serial data transmission applications such as disk and tape controllers, as well as communications equipment and serial data interfaces between mainframes and peripherals.

## Logic Symbol



Eight Different Polynomials, up to 32nd Order (e.g. Ethernet)

Clocking Rate 25 MHz
28-Pin Package

## 54F/74F432

## Multi-mode Buffered Latch

(With 3-State Outputs)

## Description

The 'F432 is an 8-bit latch with 3-state output buffers and control and device selection logic. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode.

The ' F 432 is the functional equivalent of the Intel 8212, but with inverting outputs.

## 3-State Inverting Outputs <br> Status Flip-flop for Interrupt Commands <br> Asynchronous or Latched Receiver Modes Select to Output Propagation Delay 10 ns Supply Current 43 mA Typ

## Logic Symbol



## 54F/74F433

## $64 \times 4$ First-In First-Out <br> Buffer Memory

(With 3-State Outputs)

## Description

The 'F433 is an expandable fall-through type First-In First-Out (FIFO) buffer memory, optimized for highspeed disk or tape controllers and communication buffer applications. It is organized as 64 words by four bits and may be expanded to any number of words or bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 'F433 has 3-state outputs for added versatility and is fully compatible with all TTL families.
$64 \times 4$ Version of 'F403
Serial or Parallel Input/Output Expandable without External Logic Serial or Parallel Data Rate 10 MHz 24-Pin Package

## Logic Symbol


$V_{C C}=\operatorname{Pin} 24$
GND $=\operatorname{Pin} 12$

## 54F/74F500

## 6-Bit Analog-to-Digital Converter

## Description

The 'F500 is a 6-bit, fully parallel analog-to-digital converter capable of sampling at rates from 0 to 50 MHz . Conversion is accomplished by 64 comparators spaced one quanta apart on a voltage reference ladder. All comparators measure the analog input against their reference simultaneously. The most significant comparator that finds the analog input to be greater than its reference has its output encoded to a 6-bit, active-HIGH binary number, stored in latches. Two polarity control inputs are provided: $\mathrm{P}_{\mathrm{M}}$ complements the most significant output bit and $P_{N}$ complements the lesser five output bits. The circuit operates from +5.0 V and -6.0 V supplies and has separate digital and analog grounds. Both ends of the reference ladder are brought out, one to $\mathrm{V}_{\mathrm{RT}}$ (nominally zero volts) and the other to $\mathrm{V}_{\mathrm{RB}}$ (nominally -1.0 V ).

## No Sample and Hold Required Sampling Rate 40 MHz Typ <br> Aperture Time 4.0 ns Typ <br> Vcc Supply Current 20 mA Typ <br> Vee Supply Current 102 mA Typ

## Logic Symbol



[^30]
## 54F/74F505

## 8-Bit Analog-to-Digital Converter

## Description

The 'F505 is an 8-bit A-to-D converter using the successive approximation technique. It contains an 8 -bit successive approximation shift register connected internally to an 8-bit D-to-A converter. The converter output drives one input of an on-chip analog comparator. The ' $F 505$ is intended for use where the speed of flash converters is not needed. Its handshaking facilities and 3 -state outputs make it microprocessor compatible.

## Logic Symbol



## 8-Bit Resolution

## Single 5 V Power Supply Required

Input Range 0.2 V
Conversion Time 200 ns Typ
Clock Frequency 40 MHz Typ

## 54F/74F525

## 16-Stage Programmable Counter/Timer

## Description

The ' 5525 is a 16 -bit multimode programmable timer, divider, and frequency generator. It incorporates a 16-bit presettable counter, a 16-bit latch, crystal oscillator circuit and control circuitry. Modes include programmable timer, divider, one shot and terminal count interrupt.

## 28-Pin Package

16-Stage Divider
Clock Frequency 50 MHz Typ
Supply Current 100 mA Typ

## Logic Symbol



## 54F/74F559

## Expandable 8-Bit Twos Complement Multiplier/Divider <br> (With 3-State Outputs)

## Description

The 'F559 implements fast signed twos complement multiplication and division as an asynchronous peripheral in microprocessor and minicomputer systems. It contains an 8-bit ALU, three 8-bit registers, a 4-bit sequence counter and the control logic necessary to perform multiply, rounded multiply, fractional divide and integer divide operations. The two 8-bit operands are entered successively at the 1/O ports, whereupon the circuit operates internally at a rate determined by an externally applied clock frequency of up to 25 MHz . Upon completion, and upon command, results are presented at the I/O ports in successive 8-bit words. Linking inputs and outputs are provided for expansion to longer words by using two or more multipliers operating on the same 8-bit bus.

## Signed Twos Complement Arithmetic Increases Processor Efficiency Low System Parts Count Expandable in 8 -Bit Increments 8-Bit Bus Oriented 3-State I/O <br> 16-Bit Multiply in $1.2 \mu \mathrm{~s}$ Typ <br> 16-Bit Divide in $1.6 \mu \mathrm{~s}$ Typ

## Logic Symbol



Vcc $=$ Pin 24
GND $=\operatorname{Pin} 12$

## 54F/74F579

## 8-Bit Bidirectional Binary Counter

## Description

The 'F579 is a fully synchronous 8 -stage up/down counter with multiplexed 3-state I/O ports for bus oriented applications. It features a preset capability for programmable operation, carry lookahead for easy cascading and a $U / \bar{D}$ input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

## Multiplexed 3-state I/O Ports

 Space Saving 20-Pin Package Built-in Lookahead Carry Capability Count Frequency 100 MHz Typ Supply Current 75 mA Typ
## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 6$

## 54F/74F582

## 4-Bit BCD Arithmetic Logic Unit

## Description

The 'F582 is a 24 -pin expandable Arithmetic Logic Unit ( $A L U$ ) that performs two arithmetic operations ( $A$ plus $B, A$ minus $B$ ), compare ( $A$ equals $B$ ), and binary to $B C D$ conversion. In addition to a ripple carry output, carry Propagate $(\overline{\mathrm{P}})$ and Generate $(\overline{\mathrm{G}})$ outputs are provided for use with the 'F182 carry lookahead generator for high-speed expansion to higher decades. It is functionally equivalent to the 82S82.

## 24-Pin Package

Performs Four BCD Functions
$\bar{P}$ and $\bar{G}$ Outputs for High-speed Expansion
Add/Subtract Delay 14 ns Typ
Lookahead Delay 12 ns Typ
Supply Current 55 mA Typ

## Logic Symbol


$V_{C C}=\operatorname{Pin} 24$
GND $=\operatorname{Pin} 12$

## 54F/74F583

## 4-Bit BCD Adder

## Description

The 'F583 high-speed 4-bit BCD full adder with internal carry lookahead accepts two 4-bit decimal numbers ( $A_{0}-A_{3}, B_{0}-B_{3}$ ) and a Carry Input ( $C_{n}$ ). It generates the decimal sum outputs ( $\mathrm{S}_{0}-\mathrm{S}_{3}$ ), and a Carry Output $\left(C_{n+4}\right)$ if the sum is greater than 9. The 'F583 is the functional equivalent of the 82583.

## Adds Two Decimal Numbers

Full Internal Lookahead
Fast Ripple Carry for Economical Expansion
Sum Output Delay Time 11 ns Typ
Ripple Carry Delay Time 6 ns Typ
Input to Ripple Delay Time 9 ns Typ
Supply Current 50 mA Typ

## Logic Symbol


$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

# 54F/74F604 <br> 54F/74F606 

# Dual Octal Registers <br> (With Multiplexed 3-State Outputs) 

## Description

The 'F604 and 'F606 contain 16 D-type edgetriggered flip-flops with common clock and individual data inputs. Organized as 8 -bit $A$ and $B$ registers, the flip-flop outputs are connected by pairs to eight 2-input multiplexers. A Select (SA/B) input determines whether the A or B register contents are multiplexed to the eight 3 -state outputs. Data entered from the lo inputs are selected when SA/B is LOW; data from the $l_{1}$ inputs are selected when $S A / \bar{B}$ is HIGH. Data enters the flip-flops on the rising edge of the Clock (CP) input, which also controls the 3-state outputs. The outputs are enabled when CP is HIGH and disabled when CP is LOW.

These functions are well suited for receiving 16-bit simultaneous data and transmitting it as two sequential 8-bit words. The 'F606 has glitch-free outputs; the 'F604 has reduced propagation delays.

## Stores 16-Bit Wide Data Inputs Multiplexed 8-Bit Outputs High-speed or Glitch-free Version 3-State Outputs <br> Propagation Delay 10 ns Typ <br> Power Supply Current 140 mA Typ

## Logic Symbol


$V_{C c}=\operatorname{Pin} 28$
$G N D=\operatorname{Pin} 14$

## 54F/74F605 54F/74F607

## Dual Octal Registers <br> (With Multiplexed Open-collector Outputs)

## Description

The 'F605 and 'F607 contain 16 D-type edgetriggered flip-flops with common clock and individual data inputs. Organized as 8 -bit $A$ and $B$ registers, the flip-flop outputs are connected by pairs to eight 2-input multiplexers. A Select (SA/B) input determines whether the $A$ or $B$ register contents are multiplexed to the eight open-collector outputs. Data entered from the 10 inputs are selected when $S A / \bar{B}$ is LOW; data from the $l_{1}$ inputs are selected when SA/ $\bar{B}$ is HIGH. Data enters the flip-flops on the rising edge of the Clock (CP) input, which also controls the open-collector outputs. The outputs are enabled when CP is HIGH and disabled when CP is LOW.

These functions are well suited for receiving 16-bit simultaneous data and transmitting it as two sequential 8-bit words. The 'F607 has glitch-free outputs; the 'F605 has reduced propagation delays.

## Stores 16-Bit Wide Data Inputs <br> Multiplexed 8-Bit Outputs <br> High-speed or Glitch-free Version <br> Open-collector Outputs <br> Propagation Delay 10 ns Typ <br> Power Supply Current 140 mA Typ

## Logic Symbol


$\mathrm{VCC}=\operatorname{Pin} 28$
$\mathrm{GND}=\operatorname{Pin} 14$

## 54F/74F610

## Memory Mapper <br> (With 3-State Outputs and Output Latches)

## Description

The 'F610 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F610 output stages may be transparent or latched. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits
Designed for Paged Memory Mapping
Output Latches
3-State Outputs
Logic Symbol

$V_{C C}=\operatorname{Pin} 40$
GND $=\operatorname{Pin} 20$

## 54F/74F611

## Memory Mapper

(With Open-collector Outputs and

## Output Latches)

## Description

The 'F611 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F611 output stages may be transparent or latched. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits
Designed for Paged Memory Mapping Output Latches
Open-collector Outputs

## Logic Symbol


$V_{C C}=\operatorname{Pin} 40$
GND $=\operatorname{Pin} 20$

## 54F/74F612

## Memory Mapper

(With 3-State Outputs)

## Description

The 'F612 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F612 output stages are transparent. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits Designed for Paged Memory Mapping 3-State Outputs

Logic Symbol

$V_{C C}=\operatorname{Pin} 40$
GND $=\operatorname{Pin} 20$

## 54F/74F613

## Memory Mapper

## (With Open-collector Outputs)

## Description

The 'F613 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F613 output stages are transparent. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits Designed for Paged Memory Mapping Open-collector Outputs

## Logic Symbol


$V_{C C}=\operatorname{Pin} 40$
GND $=\operatorname{Pin} 20$

## 54F/74F630

## 16-Bit Error Detection And Correction Circuit <br> (With 3-State Outputs)

## Description

The 'F630 is a 16 -bit Error Detection And Correction (EDAC) circuit with 3-state outputs. It uses a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit word from the memory is processed by the EDAC to determine if errors have occurred in memory.

Detects and Corrects Single-bit Errors Detects and Flags Dual-bit Errors
Generates Check Word in 20 ns Typ
Flags Errors in 25 ns Typ
Supply Current 120 mA Typ

## Logic Symbol


$V_{c c}=\operatorname{Pin} 28$
GND $=\operatorname{Pin} 14$

## 54F/74F631

## 16-Bit Error Detection And Correction Circuit (With Open-collector Outputs)

## Description

The 'F631 is a 16-bit Error Dection And Correction (EDAC) circuit with open-collector outputs. It uses a modified Hamming Code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit word from the memory is processed by the EDAC to determine if errors have occurred in memory.

Detects and Corrects Single-bit Errors
Detects and Flags Dual-bit Errors
Generates Check Word in 20 ns Typ
Flags Errors in 25 ns Typ
Supply Current 120 mA Typ

## Logic Symbol



## 54F/74F676

## 16-Bit Shift Register <br> (Serial/Parallel In, Serial Out)

## Description

The 'F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode ( $M$ ) input is HIGH, information present on the parallel data ( $\mathrm{P}_{0}-\mathrm{P}_{15}$ ) inputs is entered on the falling edge of the Clock Pulse $(\overline{C P})$ input signal. When $M$ is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select $(\overline{\mathrm{CS}})$ input prevents both parallel and serial operations.

16-Bit Parallel-to-Serial Conversion<br>16-Bit Serial-in, Serial-out<br>Chip Select Control<br>Power Supply Current 53 mA Typ<br>Shift Frequency 100 MHz Typ

## Logic Symbol



$$
\begin{aligned}
& \mathrm{VCC}=\operatorname{Pin} 24 \\
& \text { GND }=\operatorname{Pin} 12
\end{aligned}
$$

## 54F/74F779

## 8-Bit Bidirectional Binary Counter

## Description

The 'F779 is a fully synchronous 8 -stage up/down counter with multiplexed 3-state I/O ports for bus oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.

## Multiplexed 3-State I/O Ports

16-Pin Package for High Packaging Density
Built-in Lookahead Carry Capability
Count Frequency 100 MHz Typ
Supply Current 80 mA Typ

## Logic Symbol


$V C C=\operatorname{Pin} 13$
$G N D=\operatorname{Pin} 4$

## 54F/74F784

## 8-Bit Serial/Parallel Multiplier <br> (With Adder/Subtractor)

## Description

The 'F784 is a serial $n \times 8$-bit multiplier with a final stage adder/subtractor for optional use in adding a $B$ bit to obtain $S \pm B$. A ' $B-1$ ' bit can also be added via an internal flip-flop to achieve a 1-bit delay. The $x$ word is parallel loaded (eight bits wide) into latches and the $y$ word is clocked in serially from a shift register. The 'F784 is particularly useful for high-speed digital filtering or butterfly networks in fast Fourier transforms.

Twos Complement Multiplication Cascadable for any Number of Bits
Full Adder and B-1 Input Included for Maximum Flexibility
Maximum Clock Frequency $100 \mathbf{~ M H z}$ Typ Supply Current 78 mA Typ

## Logic Symbol


$V_{C C}=\operatorname{Pin} 20$
GND $=\operatorname{Pin} 10$

Product Index and Selection Guide
Circuit Characteristics
2

Ratings, Specifications and Waveforms
3

Data Sheets

New Products

Ordering Information and Package Outlines
6

Sales Offices, Representatives and Distributor Locations

5
4

## Section 6

## Ordering Information/ Package Outlines

Specific ordering codes, as well as the temperature ranges and package types available, are listed on each data sheet in Section 4. The Product Index and Selection Guide given in Section 1 list only the "basic device numbers." This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:


Temperature Range - Two basic temperature grades are in common use:

$$
\begin{aligned}
& \mathrm{C}= \mathrm{Commercial} \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{M}= \text { Military } \\
&-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
$$

Package Code - One letter represents the basic package type. Different package outlines exist within each package type to accommodate varying die sizes and number of pins, as indicated below:

$$
\begin{aligned}
& \text { D-Ceramic/Hermetic Dual In-line } \\
& \text { 4E, 6A, 6B, 6N, 7B, 8S } \\
& \text { F-Flatpak } \\
& 2 E, 31,4 D, 4 L, 4 \mathrm{M}, 4 \mathrm{~W} \\
& \text { P- Plastic Dual In-line } \\
& \text { 9A, 9B, 9L, 9N, 9Y, 9Z }
\end{aligned}
$$

Package Outlines - The package outlines indicated by the codes above are shown in the detailed outline drawings in this section.

## 2E

## 28-Pin Ceramic Flatpak



Notes
Pins are tin plated alloy 42 or equivalent Base and cap are alumina, black
Cavity size is $.200 \times .300(5.08 \times 7.62)$
Package weight is 1.0 gram

## 31

## 14-Pin Ceramic Flatpak



## Notes

Pins are tin-plated 42 alloy
Hermetically sealed alumina package Pin 1 orientation may be either tab or dot Cavity size is $.130 \times .130(3.30 \times 3.30)$ Package weight is 0.26 gram

## 4D

## 20-Pin Ceramic Flatpak



Notes
Pins are tin-plated alloy 42
Cap and base are $\mathrm{Al}_{2} \mathrm{O}_{3}$
Package weight is 0.8 gram

## 4E

## 20-Pin Ceramic Dual In-line



## Notes

Pins are tin-plated kovar or nickel alloy 42
Pins are intended for insertion in hole rows on $\mathbf{3 0 0}$ (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .030 ( 0.76 ) diameter pins Hermetically sealed alumina package (black)
Cavity size is $.140 \times .250$ ( $3.56 \times 6.35$
*The .037-.027 (0.94-0.69) dimension does not apply to the corner pins
Package weight is 2.4 grams

## 24-Pin Slim Ceramic Dual In-line



4L

## 16-Pin Ceramic Flatpak



## Notes

Pins are alloy 42
Package weight is 0.4 gram
Hermetically sealed beryllia package

## 4M

## 24-Pin Ceramic Flatpak



## Notes

Pins are tin-plated 42 alloy
Cap material is alumina
Base material is beryllia
Cavity size is $.222 \times .250(5.64 \times 6.35)$
Package weight is 0.8 gram

## 4W

## 40-Pin Ceramic Dual In-line



## Notes

Pin material is kovar
Package material is alumina
Sealing material is vitreous glass
Cavity size is $.260 \times .270(6.604 \times 6.858)$
Package weight is 12 grams

## 6A

## 14-Pin Ceramic Dual In-line



## Notes

Pins are intended for insertion in hole rows on . 300 (7.620) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 ( 0.508 ) diameter pin
Pins are alloy 42
Package weight is 2.0 grams

## 6B

## 16-Pin Ceramic Dual In-line



## Notes

Pins are tin-plated 42 alloy
Pins are intended for insertion in hole rows on .300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 ( 0.51 ) diameter pin Hermetically sealed alumina package
Cavity size is $.110 \times .140(2.79 \times 3.56)$
Package weight is 2.0 grams
*The .037-.027 (0.94-069) dimension does not apply to the corner pins


## 6N

## 24-Pin Ceramic Dual In-line



## Notes

Pins are tin-plated 42 alloy
Package material is alumina
Pins are intended for insertion in hole rows on $\mathbf{6 0 0}$ (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Cavity size is $.230 \times .230(5.84 \times 5.84)$
Package weight is 6.5 grams

## 7B

## 16-Pin Ceramic Dual In-line



## Notes

Pins are tin-plated 42 alloy
Pins are intended for insertion in hole rows on .300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 (0.51) diameter pin
Hermetically sealed alumina package
Cavity size is $.130 \times .230(3.302 \times 5.842)$
*The .037-. 027 (0.94-0.69) dimension does not apply to the corner pins
Package weight is 2.2 grams


## 8S

## 28-Pin Ceramic Dual In-line



## 9A

## 14-Pin Plastic Dual In-line



## 9B

## 16-Pin Plastic Dual In-line



## Notes

Pins are tin-plated kovar or alloy 42 nickel Pins are intended for insertion in hole rows on 300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion Board drilling dimensions should equal your practice for .0210 ( 0.51 ) diameter pin *The .037-0.27 (0.94-0.69) dimension does not apply to the corner pins
**Notch or ejector hole varies depending on the product line
Package weight is 0.9 grams

9L

## 40-Pin Plastic Dual In-line



Notes
Pins are tin-plated alloy 42
Package material is plastic
Pins are intended for insertion in hole rows on . 600 (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Package weight is 7.0 grams

## 9N

## 24-Pin Plastic Dual In-line



## Notes

Pins are tin-plated kovar
Package material is plastic
Pins are intended for insertion in hole rows on . 600 (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion


## 9Y

## 28-Pin Plastic Dual In-line



Notes
Pins are tin-plated kovar, alloy 42 or copper
Package material is plastic
Pins are intended for insertion in hole rows on .600 (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion Assembled package weight is 4.8 grams


## $9 Z$

## 20-Pin Plastic Dual In-line



## Notes

Pins are tin-plated alloy 42 copper o olin 195
Pins are intended for insertion in hole rows on . 300 (7.62) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 (0.51) diameter pin
Package weight is a little over 1.0 gram


2
Ratings, Specifications and Waveforms


Fairchild
Semiconductor

Franchised
Distributors

United States and Canada

## Alabama

Hall Mark Electronics
4900 Bradford Drive
Huntsville, Alabama 35807
Tel: 205-837-8700 TWX: 810-726-2187
Hamilton/Avnet Electronics
4692 Commercial Drive
Huntsville, Alabama 35805
Tel: 205-837-7210 TWX: 810-726-2162

## Arizona

Hamilton/Avnet Electronics
505 South Madison Drive
Tempe, Arizona 85281
Tel: 602-231-5100 TWX: 910-950-0077
Kierulff Electronics
4134 East Wood Street
Phoenix, Arizona 85040
Tel: 602-243-4101
Wyle Distribution Group
8155 North 24th Avenue
Phoenix, Arizona 85021
Tel: 602-249-2232 TWX: 910-951-4282

## Callfornia

Anthem Electronics, Inc.
21730 Nordhoff Street
Chatsworth, California 91311
Tel: 213-700-1000 TWX: 910-493-2083
Anthem Electronics, Inc.
4125 Sorrento Valley Blvd.
San Diego, California 92121
Tel: 714-279-5200
Anthem Electronics, Inc.
174 Component Drive
San Jose, California 95131
Tel: 408-946-8000
Anthem Electronics, Inc.
2661 Dow Avenue
Tustin, California 92680
Tel: 714-730-8000
Arrow Electronics
9511 Ridge Haven Court
San Diego, California 92123
Tel: 714-565-4800 TWX: 910-335-1195
Arrow Electronics
521 Weddell Avenue
Sunnyvale, California 94086
Tel: 408-745-6600 TWX: 910-339-9371
Avnet Electronics
350 McCormick Avenue
Costa Mesa, California 92626
Tel: 714-754-6111 (Orange County)
213-558-2345 (Los Angeles)
TWX: 910-595-1928
Bell Industries
Electronic Distributor Division
1161 N. Fair Oaks Avenue
Sunnyvale, California 94086
Tel: 408-734-8570 TWX: 910-339-9378

Hamilton/Avnet Electronics
3170 Pullman Avenue
Costa Mesa, California 92626
Tel: 714-641-1850 TWX: 910-595-2638
Hamilton Electro Sales
10912 West Washington Blvd.
Culver City, California 90230
Tel: 213-558-2121 TWX: 910-340-6364
Hamilton/Avnet Electronics
4545 Viewridge Avenue
San Diego, California 92123
Tel: 714-571-7527 TWX: 910-335-1216
Hamilton/Avnet Electronics
1175 Bordeaux Drive
Sunnyvale, California 94086
Tel: 408-743-3355 TWX: 910-339-9332
**Sertech Laboratories
2120 Main Street, Suite 190
Huntington Beach, California 92647
Tel: 714-960-1403
Wyle Electronics
124 Maryland Street
El Segundo, California 90245
Tel: 213-322-8100 TWX: 910-348-7111
Wyle Distributor Group
17872 Cowan Avenue
Irvine, California 92714
Tel: 714-641-1600
Telex: 910-595-1572
Wyle Distributor Group
18910 Teller Avenue
Irvine, California 92715
Tel: 714-851-9955
Wyle Distribution Group
9525 Chesapeake
San Diego, California 92123
Tel: 714-565-9171 TWX: 910-335-1590
Wyle Distribution Group
3000 Bowers Avenue
Santa Clara, California 95051
Tel: 408-727-2500 TWX: 910-338-0541

## Colorado

Arrow Electronics
2121 South Hudson
Denver, Colorado 80222
Tel: 303-758-2100 TWX: 910-331-0552
Bell Industries
8155 West 48th Avenue
Wheatridge, Colorado 80033
Tel: 303-424-1985 TWX: 910-938-0393
Hamilton/Avnet Electronics
8765 E. Orchard Rd., Suite 708
Englewood, Colorado 80111
Tel: 303-740-1000 TWX: 910-935-0787
Wyle Distribution Group
451 East 124th Avenue
Thornton, Colorado 80241
Tel: 303-457-9953 TWX: 910-936-0770

## Connecticut

Arrow Electronics
12 Beaumont Road
Wallingford, Connecticut 06492
Tel: 203-265-7741 TWX: 710-476-0162
Hamilton/Avnet Electronics
Commerce Drive, Commerce Park
Danbury, Connecticut 06810
Tel: 203-797-2800 TWX: 710-546-9974

Harvey Electronics
112 Main Street
Norwalk, Connecticut 06851
Tel: 203-853-1515 TWX: 710-468-3373
Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: 203-792-3500 TWX: 710-456-9405

## Florida

Arrow Electronics
1001 Northwest 62nd Street
Suite 108
Ft. Lauderdale, Florida 33309
Tel: 305-776-7790 TWX: 510-955-9456
Arrow Electronics
50 Woodlake Drive West
Building B
Palm Bay, Florida 32905
Tel: 305-725-1480
Hall Mark Electronics
1671 West McNab Road
Ft. Lauderdale, Florida 33309
Tel: 305-971-9280 TWX: 510-956-3092
Hall Mark Electronics
7233 Lake Ellenor Drive
Orlando, Florida 32809
Tel: 305-855-4020 TWX: 810-850-0183
Hamilton/Avnet Electronics
6801 N.W. 15th Way
Ft. Lauderdale, Florida 33309
Tel: 305-971-2900 TWX: 510-955-3097
Hamilton/Avnet Electronics
3197 Tech Drive, North
St. Petersburg, Florida 33702
Tel: 813-576-3930 TWX: 810-863-0374
Schweber Electronics
2830 North 28th Terrace
Hollywood, Florida 33020
Tel: 305-927-0511 TWX: 510-954-0304

## Georgla

Arrow Electronics
2979 Pacific Drive
Norcross, Georgia 30071
Tel: 404-449-8252 TWX: 810-766-0439
Hall Mark Electronics
6410 Atlantic Blvd., Suite 115
Norcross, Georgia 30071
Tel: 404-447-8000 TWX: 810-766-4510

[^31]
## Fairchild

Semiconductor

## Franchised Distributors

## United States and

 CanadaHamilton/Avnet Electronics
5825-D Peachtree Corners East
Norcross, Georgia 30092
Tel: 404-447-7500 TWX: 810-766-0432

## Illinols

Arrow Electronics
492 Lunt Avenue
Schaumburg, llinois 60193
Tel: 312-893-9420 TWX: 910-291-3544
Hall Mark Electronics
1177 Industrial Drive
Bensenville, Illinois 60106
Tel: 312-860-3800
Hamilton/Avnet Electronics
1130 Thorndale Avenue
Bensenville, lllinois 60106
Tel: 312-860-7780 TWX: 910-227-0060
Kierulff Electronics
1536 Landmeier Road
Elk Grove Village, Illinois 60007
Tel: 312-640-0200 TWX: 910-227-3166
Schweber Electronics
1275 Brummel Avenue
Elk Grove Village, Illinois 60007
Tel: 312-364-3750 TWX: 910-222-3453

## Indiana

Arrow Electronics
2718 Rand Road
Indianapolis, Indiana 46241
Tel: 317-243-9353 TWX: 810-341-3119
Graham Electronics Supply, Inc.
133 S. Pennsylvania Street
Indianapolis, Indiana 46204
Tel: 317-634-8486 TWX: 810-341-3481
Hamilton/Avnet Electronics
485 Gradle Drive
Carmel, Indiana 46032
Tel: 317-844-9333 TWX: 810-260-3966
Pioneer Electronics
6408 Castle Place Drive
Indianapolis, Indiana 46250
Tel: 317-849-7300 TWX: 810-260-1794

## Kansas

Hall Mark Electronics
10815 Lakeview Drive
Lenexa, Kansas 66215
Tel: 913-888-4747
Hamilton/Avnet Electronics
9219 Quivira Road
Overland Park, Kansas 66215
Tel: 913-888-8900 TWX: 910-743-0005

## Maryland

Hall Mark Electronics
6655 Amberton Drive
Baltimore, Maryland 21227
Tel: 301-796-9300
Hamilton/Avnet Electronics
6822 Oak Hall Lane
Columbia, Maryland 21045
Tel: 301-995-3500 TWX: 710-862-1861

Pioneer Electronics
9100 Gaither Road
Gaithersburg, Maryland 20760
Tel: 301-948-0710 TWX: 710-828-9784

Schweber Electronics
9218 Gaither Road
Gaithersburg, Maryland 20760
Tel: 301-840-5900 TWX: 710-828-9749

## Massachusetts

Arrow Electronics
Arrow Drive
Woburn, Massachusetts 01801
Tel: 617-933-8130 TWX: 710-392-6770
Cadence Electronics
15 Strathmore Road
Natick, Massachusetts 01760
Tel: 617-879-3000 TWX: 710-346-0397
Gerber Electronics
128 Carnegie Row
Norwood, Massachusetts 02062
Tel: 617-329-2400
Hamilton/Avnet Electronics
50 Tower Office Park
Woburn, Massachusetts 01801
Tel: 617-273-7500 TWX: 710-393-0382

Harvey Electronics
44 Hartwell Avenue
Lexington, Massachusetts 02173
Tel: 617-861-9200 TWX: 710-326-6617
Schweber Electronics
25 Wiggins Avenue
Bedford, Massachusetts 01730
Tel: 617-275-5100 TWX: 710-326-0268
**Sertech Laboratories
1 Peabody Street
Salem, Massachusetts 01970
Tel: 617-745-2450

## Michigan

Arrow Electronics
3810 Varsity Drive
Ann Arbor, Michigan 48104
Tel: 313-971-8220 TWX: 810-223-6020
Hamilton/Avnet Electronics
2215 29th Street S.E.

## Space A5

Grand Rapids, Michigan 49508
Tel: 616-243-8805 TWX: 810-273-6921
Hamilton/Avnet Electronics
32487 Schoolcraft
Livonia, Michigan 48150
Tel: 313-522-4700 TWX: 810-242-8775
Pioneer Electronics
13485 Stamford
Livonia, Michigan 48150
Tel: 313-525-1800
Schweber Electronics
33540 Schoolcraft
Livonia, Michigan 48150
Tel: 313-525-8100 TWX: 810-242-2983

## Minnesota

Arrow Electronics
5230 West 73rd Street
Edina, Minnesota 55435
Tel: 612-830-1800 TWX: 910-576-3125
Hamilton/Avnet Electronics
10300 Bren Road East
Minnetonka, Minnesota 55343
Tel: 612-932-0600 TWX: 910-576-2720
Schweber Electronics
7422 Washington Avenue S.
Eden Prairie, Minnesota 55344
Tel: 612-941-5280 TWX: 910-576-3167

## Missouri

Hall Mark Electronics
13789 Rider Trail
Earth City, Missouri 63045
Tel: 314-291-5350
Hamilton/Avnet Electronics
13743 Shoreline Court, East
Earth City, Missouri 63045
Tel: 314-344-1200 TWX: 910-762-0606

## New Hampshire

Arrow Electronics
1 Perimeter Road
Manchester, New Hampshire 03103
Tel: 603-668-6968 TWX: 710-220-1684

## New Jersey

Arrow Electronics
Pleasant Valley Avenue
Moorestown, New Jersey 08057
Tel: 609-235-1900 TWX: 710-897-0829
Arrow Electronics
285 Midland Avenue
Saddle Brook, New Jersey 07662
Tel: 201-797-5800 TWX: 710-988-2206
Hall Mark Electronics
Springdale Business Center
2091 Springdale Road
Cherry Hill, New Jersey 08003
Tel: 609-424-0880
Hamilton/Avnet Electronics
10 Industrial Road
Fairfield, New Jersey 07006
Tel: 201-575-3390 TWX: 710-734-4388
Hamilton/Avnet Electronics
\#1 Keystone Avenue
Cherry Hill, New Jersey 08003
Tel: 609-424-0100 TWX: 710-940-0262
Harvey Electronics
45 Route 46
Pinebrook, New Jersey 07058
Tel: 201-575-3510 TWX: 710-734-4382
Schweber Electronics
18 Madison Road
Fairfield, New Jersey 07006
Tel: 201-227-7880 TWX: 710-734-4305
Sterling Electronics
774 Pfeiffer Blvd.
Perth Amboy, New Jersey 08861
Tel: 201-442-8000 Telex: 138-679

[^32]
## Fairchild Semiconductor

## Franchised Distributors

## United States and Canada

## New Mexico

Arrow Electronics
2460 Alamo Avenue S.E.
Albuquerque, New Mexico 87106
Tel: 505-243-4566 TWX: 910-889-1679
Bell Industries
11728 Linn Avenue N.E
Albuquerque, New Mexico 87123
Tel: 505-292-2700 TWX: 910-989-0625
Hamilton/Avnet Electronics
2524 Baylor Drive, S.E.
Albuquerque, New Mexico 87106
Tel: 505-765-1500 TWX: 910-989-0614

## New York

Arrow Electronics
900 Broadhollow Road
Farmingdale, New York 11735
Tel: 516-694-6800
TWX: 510-224-6155 \& 510-224-6126
Arrow Electronics
20 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-1000
Arrow Electronics
P.O. Box 370

7705 Maltlage Drive
Liverpool, New York 13088
Tel: 315-652-1000 TWX: 710-545-0230
*Cadence Electronics
40-17 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-6722
Components Plus, Inc.
40 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-9200 TWX: 510-227-9869
Hamilton/Avnet Electronics
5 Hub Drive
Melville, New York 11746
Tel: 516-454-6000 TWX: 510-224-6166
Hamilton/Avnet Electronics
333 Metro Park
Rochester, New York 14623
Tel: 716-475-9130 TWX: 510-253-5470
Hamilton/Avnet Electronics
16 Corporate Circle
E. Syracuse, New York 13057

Tel: 315-437-2642 TWX: 710-541-1560
Harvey Electronics
(mailing address)
P.O. Box 1208

Binghampton, New York 13902
(shipping address)
1911 Vestal Parkway East
Vestal, New York 13850
Tel: 607-748-8211
Harvey Electronics
60 Crossways Park West
Woodbury, New York 11797
Tel: 516-921-8920 TWX: 510-221-2184

Schweber Electronics
Jericho Turnpike
Westbury, L.I., New York 11590
Tel: 516-334-7474 TWX: 910-222-3660
Summit Distributors, Inc.
916 Main Street
Buffalo, New York 14202
Tel: 716-884-3450 TWX: 710-522-1692

## North Carolina

Arrow Electronics
938 Burke Street
Winston Salem, North Carolina 27102
Tel: 919-725-8711 TWX: 510-931-3169
Hall Mark Electronics
1208 Front Street, BIdg. K
Raleigh, North Carolina 27609
Tel: 919-823-4465 TWX: 510-928-1831

Hamilton/Avnet Electronics
2803 Industrial Drive
Raleigh. North Carolina 27609
Tel: 919-829-8030 TWX: 510-928-1836
Pioneer Electronics
103 Industrial Drive
Greensboro, North Carolina 27406
Tel: 919-273-4441
Ohlo
Arrow Electronics
7620 McEwen Road
Centerville, Ohio 45459
Tel: 513-435-5563 TWX: 810-459-1611
Arrow Electronics
6238 Cochran Road
Solon, Ohio 44139
Tel: 216-248-3990 TWX: 810-427-9409
Hamilton/Avnet Electronics
954 Senate Drive
Dayton, Ohio 45459
Tel: 513-433-0610 TWX: 810-450-2531
Hamilton/Avnet Electronics
4588 Emery Industrial Parkway
Warrensville Heights, Ohio 44128
Tel: 216-831-3500 TWX: 810-427-9452
Pioneer Electronics
4800 E. 131st Street
Cleveland, Ohio 44105
Tel: 216-587-3600
Pioneer Electronics
4433 Interpoint Blvd.
Dayton, Ohio 45424
Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics
23880 Commerce Park Road
Beachwood, Ohio 44122
Tel: 216-464-2970 TWX: 810-427-9441

## Okiahoma

Hall Mark Electronics
5460 S. 103rd East Avenue
Tulsa, Oklahoma 74145
Tel: 918-665-3200 TWX: 910-845-2290

## Oregon

Hamilton/Avnet Electronics
6024 S.W. Jean Road
Building C, Suite 10
Lake Oswego, Oregon 97034
Tel: 503-635-8157 TWX: 910-455-8179

## Pennsylvania

Arrow Electronics
650 Seco Road
Monroeville, Pennsylvania 15146
Tel: 412-856-7000
Pioneer Electronics
261 Gibraltar Road
Horsham, Pennsylvania 19044
Tel: 215-674-4000 TWX: 510-665-6778
Pioneer Electronics
259 Kappa Drive
Pittsburgh, Pennsylvania 15238
Tel: 412-782-2300 TWX: 710-795-3122
Schweber Electronics
101 Rock Road
Horsham, Pennsylvania 19044
Tel: 215-441-0600 TWX: 510-665-6540

## Texas

Arrow Electronics
13715 Gamma Road
Dallas, Texas 75234
Tel: 214-386-7500 TWX: 910-860-5377
Arrow Electronics
10700 Corporate Drive, Suite 100
Stafford, Texas 77477
Tel: 713-491-4100 TWX: 910-880-4439
Hall Mark Electronics
12211 Technology Blvd.
Austin, Texas 78759
Tel: 512-258-8848

Hall Mark Electronics
11333 Page Mill Drive
Dallas, Texas 75243
Tel: 214-343-5000 TWX: 910-867-4721
Hall Mark Electronics
8000 Westglen
Houston, Texas 77063
Tel: 713-781-6100
Hamilton/Avnet Electronics
2401 Rutland Drive
Austin, Texas 78758
Tel: 512-837-8911 TWX: 910-874-1319

Hamilton/Avnet Electronics
8750 Westpark
Houston, Texas 77063
Tel: 713-780-1771 TWX: 910-881-5523
Hamilton/Avnet Electronics
2111 W. Walnut Hill Lane
Irving, Texas 75062
Tel: 214-659-4111 TWX: 910-860-5929

## Fairchild <br> Semiconductor

Franchised
United States and

## Distributors

Schweber Electronics, Inc.
4202 Beltway Drive
Dallas, Texas 75234
Tel: 214-661-5010 TWX: 910-860-5493
Schweber Electronics, Inc.
10625 Richmond, Suite 100
Houston, Texas 77042
Tel: 713-784-3600 TWX: 910-881-4836

Sterling Electronics
4201 Southwest Freeway
Houston, Texas 77027
Tel: 713-627-9800 TWX: 910-881-5042
Telex: STELECO HOUA 77-5299

## Utah

Bell Industries
3639 West 2150 South
Salt Lake City, Utah 84120
Tel: 801-972-6969 TWX: 910-925-5686
Hamilton/Avnet Electronics
1585 West 2100 South
Salt Lake City, Utah 04119
Tel: 801-972-2800 TWX: 910-925-4018

## Washington

Arrow Electronics
14320 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-643-4800 TWX: 910-443-3033
Hamilton/Avnet Electronics
14212 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-453-5844 TWX: 910-443-2469
Radar Electronic Co., Inc.
168 Western Avenue W.
Seattle, Washington 98119
Tel: 206-282-2511 TWX: 910-444-2052
Wyle Distribution Group
1750 132nd Avenue N.E.
Bellevue, Washington 98005
Tel: 206-453-8300 TWX: 910-444-1379

## Wisconsin

Hall Mark Electronics
9657 South 20th Street
Oakcreek, Wisconsin 53154
Tel: 414-761-3000
Hamilton/Avnet Electronics
2975 South Moorland Road
New Berlin, Wisconsin 53151
Tel: 414-784-4510 TWX: 910-262-1182

## Canada

Future Electronics Inc.
4800 Dufferin Street
Downsview, Ontario, M3H 5S8, Canada
Tel: 416-663-5563
Future Electronics Inc.
Baxter Center
1050 Baxter Road
Ottawa, Ontario, K2C 3P2, Canada
Tel: 613-820-8313

Future Electronics Inc.
237 Hymus Blvd.
Pointe Clare (Montreal), Quebec, H9R 5C7, Canada
Tel: 514-694-7710 TWX: 610-421-3251
Hamilton/Avnet Canada Ltd.
6845 Rexwood Road, Units 3-4-5
Mississauga, Ontario, L4V 1R2, Canada
Tel: 416-677-7432 TWX: 610-492-8867
Hamilton/Avnet Canada Ltd.
210 Colonnade Road
Nepean, Ontario, K2E 7L5, Canada
Tel: 613-226-1700 Tlx: 0534-971
Hamilton/Avnet Canada Ltd.
2670 Sabourin Street
St. Laurent, Quebec, H4S 1M2, Canada
Tel: 514-331-6443 TWX: 610-421-3731
Semad Electronics Ltd.
620 Meloche Avenue
Dorval, Quebec, H9P 2P4, Canada
Tel: 604-299-8866 TWX: 610-422-3048
Semad Electronics Ltd.
105 Brisbane Avenue
Downsview, Ontario, M3J 2K6, Canada
Tel: 416-663-5670 TWX: 610-492-2510
Semad Electronics Ltd.
864 Lady Ellen Place
Ottawa, Ontario K1Z 5M2, Canada
Tel: 613-722-6571 TWX: 610-562-1923

## Fairchild Semiconductor

## Sales

Representatives

## California

Magna Sales, Inc.
3333 Bowers Avenue, Suite 295
Santa Clara, California 95051
Tel: 408-727-8753 TWX: 910-338-0241

## Colorado

Simpson Associates, Inc. 2552 Ridge Road
Littleton, Colorado 80120
Tel: 303-794-8381 TWX: 910-935-0719

## Illinols

Micro Sales, Inc
54 W. Seegers Road
Arlington Heights, Illinois 60005
Tel: 312-956-1000 TWX: 910-222-1833

## Maryland

Delta III Associates
1000 Century Plaza, Suite 224
Columbia, Maryland 21044
Tel: 301-730-4700 TWX: 710-826-9654

## Massachusetts

Spectrum Associates, Inc 109 Highland Avenue
Needham, Massachusetts 02192
Tel: 617-444-8600 TWX: 710-325-6665

## Missouri

Micro Sales, Inc
514 Earth City Plaza, Suite 314
Earth City, Missouri 63045
Tel: 314-739-7446

## Nevada

Magna Sales, Inc.
4560 Wagon Wheel Road
Carson City, Nevada 89701
Tel: 702-883-1471

## New York

Tri-Tech Electronics, Inc.
3215 E. Main Street
Endwell, New York 13760
Tel: 607-754-1094 TWX: 510-252-0891

Tri-Tech Electronics, Inc
590 Perinton Hills Office Park
Fairport, New York 14450
Tel: 716-223-5720 TWX: 510-253-6356

Tri-Tech Electronics, Inc
6836 E. Genesee Street
Fayetteville, New York 13066
Tel: 315-446-2881 TWX: 710-541-0604
Tri-Tech Electronics, Inc
19 Davis Avenue
Poughkeepsie, New York 12603
Tel: 914-473-3880 TWX: 510-253-6356

## Oregon

Magna Sales, Inc
8285 S.W. Nimbus Avenue, Suite 138
Beaverton, Oregon 97005
Tel: 503-641-7045 TWX: 910-467-8742

## Utah

Simpson Associates, Inc
7324 South 1300 East, Suite 350
Midvale, Utah 84047
Tel: 801-566-3691 TWX: 910-925-4031

## Washington

Magna Sales, Inc
Benaroya Business Park
Building 3, Suite 115
300 120th Avenue, N.E
Bellevue, Washington 98004
Tel: 206-455-3190

## Wisconsin

Larsen Associates
10855 West Potter Road
Wauwatosa, Wisconsin 53226
Tel: 414-258-0529 TWX: 910-262-3160

## Fairchild <br> Semiconductor

Sales
Offices

United States and
Canada

## Alabama

Huntsville Office
500 Wynn Drive, Suite 511
Huntsville, Alabama 35805
Tel: 205-837-8960

## Arizona

Phoenix Office
2255 West Northern Road, Suite B112
Phoenix, Arizona 85021
Tel: 602-864-1000 TWX: 910-951-1544

## California

Los Angeles Office*
Crocker Bank Bldg.
15760 Ventura Blvd., Suite 1027
Encino, California 91436
Tel: 213-990-9800 TWX: 910-495-1776
San Diego Office*
4355 Ruffin Road, Suite 100
San Diego, California 92123
Tel: 714-560-1332
Santa Ana Office*
1570 Brookhollow Drive, Suite 206
Santa Ana, California 92705
Tel: 714-557-7350 TWX: 910-595-1109
Santa Clara Office*
3333 Bowers Avenue, Suite 299
Santa Clara, California 95051
Tel: 408-987-9530 TWX: 910-338-0241

## Colorado

Denver Office
7200 East Hampden Avenue, Suite 206
Denver, Colorado 80224
Tel: 303-758-7924

## Connecticut

Danbury Office
57 North Street, \#206
Danbury, Connecticut 06810
Tel: 203-744-4010

## Florida

Ft. Lauderdale Office
Executive Plaza, Suite 112
1001 Northwest 62nd Street
Ft. Lauderdale, Florida 33309
Tel: 305-771-0320 TWX: 510-955-4098
Orlando Office*
Crane's Roost Office Park
399 Whooping Loop
Altamonte Springs, Florida 32701
Tel: 305-834-7000 TWX: 810-850-0152

## Georgia

Atlanta Sales Office
Interchange Park, Bldg. 2
4183 N.E. Expressway
Atlanta, Georgia 30340
Tel: 404-939-7683

## Illinois

Itasca Office
500 Park Blvd., Suite 575
Itasca, Illinois 60143
Tel: 312-773-3300

## Indiana

Ft. Wayne Office
2118 Inwood Drive, Suite 111
Ft. Wayne, Indiana 46815
Tel: 219-483-6453 TWX: 810-332-1507
Indianapolis Office
7202 N. Shadeland, Room 205
Castle Point
Indianapolis, Indiana 46250
Tel: 317-849-5412 TWX: 810-260-1793

## Kansas

Kansas City Office
8600 West 110th Street, Suite 209
Overland Park, Kansas 66210
Tel: 913-649-3974

## Maryland

Columbia Office
1000 Century Plaza, Suite 225
Columbia, Maryland 21044
Tel: 301-730-1510 TWX: 710-826-9654

## Massachusetts

Framingham Office
5 Speen Street
Framingham, Massachusetts 01701
Tel: 617-872-4900 TWX: 710-380-0599

## Michigan

Detroit Office
21999 Farmington Road
Farmington Hills, Michigan 48024
Tel: 313-478-7400 TWX: 810-242-2973

## Minnesota

Minneapolis Office
4570 West 77th Street, Room 356
Minneapolis, Minnesota 55435
Tel: 612-835-3322 TWX: 910-576-2944
New Jersey
New Jersey Office
Vreeland Plaza
41 Vreeland Avenue
Totowa, New Jersey 07511
Tel: 201-256-9006

## New Mexico

Albuquerque Office
North Building
2900 Louisiana N.E. South G2
Albuquerque, New Mexico 87110
Tel: 505-884-5601 TWX: 910-379-6435

## New York

Fairport Office
815 Ayrault Road
Fairport, New York 14450
Tel: 716-223-7700
Melville Office
275 Broadhollow Road, Suite 219
Melville, New York 11747
Tel: 516-293-2900 TWX: 510-224-6480
Poughkeepsie Office
19 Davis Avenue
Poughkeepsie, New York 12603
Tel: 914-473-5730 TWX: 510-248-0030

## North Carolina

Raleigh Office
1100 Navaho Drive, Suite 112
Raleigh, North Carolina 27609
Tel: 919-876-9643

## Ohio

Dayton Office
5045 North Main Street, Suite 105
Dayton, Ohio 45414
Tel: 513-278-8278 TWX: 810-459-1803

## Oklahoma

Tulsa Office
9810 East 42nd Street, Suite 127
Tulsa, Oklahoma 74145
Tel: 918-627-1591

## Oregon

Portland Office
8285 S.W. Nimbus Avenue, Suite 138
Beaverton, Oregon 97005
Tel: 503-641-7871 TWX: 910-467-7842

## Pennsylvania

Philadelphia Office*
2500 Office Center
2500 Maryland Road
Willow Grove, Pennsylvania 19090
Tel: 215-657-2711

## Tennessee

Knoxville Office
Executive Square II
9051 Executive Park Drive, Suite 502
Knoxville, Tennessee 37923
Tel: 615-691-4011

## Texas

Austin Office
8240 Mopac Expressway, Suite 270
Austin, Texas 78759
Tel: 512-837-8931
Dallas Office
1702 North Collins Street, Suite 101
Richardson, Texas 75081
Tel: 214-234-3391 TWX: 910-867-4757
Houston Office
9896 Bissonnet-2,, Suite 470
Houston, Texas 77036
Tel: 713-771-3547 TWX: 910-881-8278

## Canada

Toronto Regional Office
2375 Steeles Avenue West, Unit 203
Downsview, Ontario M3J 3A8, Canada
Tel: 416-665-5903 TWX: 610-491-1283

## Australlia

Fairchild Australia Pty Ltd.
Branch Office Third Floor
F.A.I. Insurance Building

619 Pacific Highway
St. Leonards 2065
New South Wales, Australia
Tel: (02)-439-5911
Telex: AA20053
Austria and Eastern Europe
Fairchild Electronics
A-1010 Wien
Schwedenplatz 2
Tel: 0222635821 Telex: 75096

## Benelux

Fairchild Semiconductor
Ruysdaelbaan 35
5613 Dx Eindhoven
The Netherlands
Tel: 00-31-40-446909 Telex: 00-1451024

## Brazll

Fairchild Semiconductores Ltda.
Caixa Postal 30407
Rua Alagoas, 663
01242 Sao Paulo, Brazil
Tel: 66-9092 Telex: 011-23831
Cable: FAIRLEC

## France

Fairchild Camera \& Instrument S.A.
121, Avenue d'Italie
75013 Paris, France
Tel: 331-584-55 66
Telex: 0042200614 or 260937

## Germany

Fairchild Camera and Instrument GmBH
Daimlerstrasse 15
8046 Garching Hochbruck
Munich, Germany
Tel: (089) 320031 Telex: 524831 fair d
Fairchild Camera and Instrument GmBH Oeltzenstrasse 15
3000 Hannover
W. Germany

Tel: 051117844 Telex: 0922922
Fairchild Camera and Instrument GmBH
Poststrasse 37
7251 Leonberg
W. Germany

Tel: 0715241026 Telex: 07245711

## Hong Kong

Fairchild Semiconductor (HK) Ltd.
135 Hoi Bun Road
Kwun Tong
Kowloon, Hong Kong
Tel: 3-440233 and 3-890271
Telex: HKG-531

## Italy

Fairchild Semiconducttori, S.P.A.
Via Flamenia Vecchia 653
00191 Roma, Italy
Tel: 063274006 Telex: 63046 (FAIR ROM)
Fairchild Semiconducttori S.P.A.
Viale Corsica 7
20133 Milano, Italy
Tel: 296001-5 Telex: 843-330522

## Japan

Fairchild Japan Corporation
Pola BIdg.
1-15-21, Shibuva
Shibuya-Ku, Tokyo 150, Japan
Tel: 034008351 Telex: 242173
Fairchild Japan Corporation
Yotsubashi Chuo Bldg.
1-4-26, Shinmachi
Nishi-Ku, Osaka 550, Japan
Tel: 06-541-6138/9

## Korea

Fairchild Semikor Ltd.
K2 219-6 Gari Bong Dong
Young Dung Po-Ku
Seoul 150-06, Korea
Tel: 85-0067 Telex: FAIRKOR 22705
(mailing address)
Central P.O. Box 2806

## Mexico

Fairchild Mexicana S.A.
Blvd. Adolofo Lopez Mateos No. 163
Mexico 19, D.F.
Tel: 905-563-5411 Telex: 017-71-038

## Scandinavia

Fairchild Semiconductor AB
Svartengsgatan 6
S-11620 Stockholm
Sweden
Tel: 8-449255 Telex: 17759

## Singapore

Fairchild Semiconductor Pty. Ltd.
No. 11, Lorong 3
Toa Payoh
Singapore 12
Tel: 531-066 Telex: FAIRSIN-RS 21376

## Taiwan

Fairchild Semiconductor Ltd.
Hsietsu Bldg., Room 502
47 Chung Shan North Road
Sec. 3 Taipei, Taiwan
Tel: 573205 thru 573207

## United Kingdom

Fairchild Camera and Instrument Ltd.
Semiconductor Division
230 High Street
Potters Bar
Hertfordshire EN6 5BU
England
Tel: 070751111 Telex: 262835
Fairchild Semiconductor Ltd.
17 Victoria Street
Craigshill
Livingston
West Lothian, Scotland-EH54 5BG
Tel: Livingston 050632891 Telex: 72629
GEC-Fairchild Ltd.
Chester High Road Neston
South Wirral L64 3UE
Cheshire, England
Tel: 051-336-3975 Telex: 629701

54F/74F Family DC Characteristics ${ }^{1}$

| Symbol | Parameter |  | Limits ${ }^{2}$ |  |  | Units | $V_{C c}{ }^{4}$ | Conditions ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{3}$ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V |  | Recognized as a HIGH Signal over Recommended $V_{C C}$ and $T_{A}$ Range |
| VIL | Input LOW Voltage |  |  |  | 0.8 | V |  | Recognized as a LOW Signal over Recommended $V_{C C}$ and $T_{A}$ Range |
| $V_{C D}$ | Input Clamp Diode Voltage |  |  |  | -1.2 | V | Min | $1 \mathrm{~N}=-18 \mathrm{~mA}$ |
| VOH | Output <br> HIGH Völtage | $\frac{\text { Std } 6 \mathrm{Mil}}{\text { Std } 6 \mathrm{Com}}$ | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.4 \end{aligned}$ |  | V | Min | $\mathrm{IOH}=40 \mu \mathrm{~A}$ Multiplied by Output HIGH U.L. Shown on Data Sheet |
| VOL | Output LOW Voltage |  |  | 0.35 | 0.5 | V | Min | $\mathrm{IOL}=1.6 \mathrm{~mA}$ Multiplied by Output LOW U.L. Shown on Data Sheet |
| lIH | Input HIGH Current | 0.5 U.L. <br> 1.0 U.L. <br> n U.L. |  |  | $\begin{array}{r} 20 \\ 40 \\ \mathrm{n}(40) \\ \hline \end{array}$ | $\mu \mathrm{A}$ | Max | $l_{\mathrm{IH}}=40 \mu \mathrm{~A}$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | Input HIGH Current, Breakdown Test, All Inputs |  |  |  | 100 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |
| IIL | Input LOW Current | 0.375 U.L. <br> 0.75 U.L. <br> n U.L. |  |  | $\begin{array}{r} -0.6 \\ -1.2 \\ \mathrm{n}(-1.6) \\ \hline \end{array}$ | mA | Max | IIL $=-1.6 \mathrm{~mA}$ Multiplied by Input LOW U.L. Shown on Data Sheet; $\mathrm{VIN}=0.5 \mathrm{~V}$ |
| Iozh | 3-State Output OFF Current HIGH |  |  |  | 50 | $\mu \mathrm{A}$ | Max | VOUT $=2.4 \mathrm{~V}$ |
| Iozl | 3-State Output OFF <br> Current LOW |  |  |  | -50 | $\mu \mathrm{A}$ | Max | VOUT $=0.5 \mathrm{~V}$ |
| los 5 | Output ShortCircuit Current | $\begin{array}{r} \hline \text { Standard6/ } \\ \text { 3-State } \\ \hline \text { Buffers/ } \\ \text { Line Dvrs } \end{array}$ | $\begin{array}{r} -60 \\ -100 \end{array}$ |  | $\begin{aligned} & -150 \\ & -225 \end{aligned}$ | mA | Max | VOUT $=0 \mathrm{~V}$ |

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.
2. Unless otherwise stated on individual data sheets.
3. Typical characteristics refer to $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$.
4. Min and Max refer to the values listed in the table of recommended operating conditions.
5. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.
6. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs.

## FAIRCHILD

A Schlumberger Company



[^0]:    *Also shown on inside back cover.

[^1]:    1. $3 S=3$-state
    2. Preliminary
    3. NA = Data not available
[^2]:    1. $(3 S)=3$-state
    2. $S=$ Synchronous; $A=$ Asynchronous
    3. Preliminary
[^3]:    *3S $=3$-State; $\quad O C=$ Open-collector

[^4]:    *ICCL is measured with all inputs of one gate open and remaining inputs grounded.

[^5]:    $\square$ Test limits in screened columns are preliminary.

[^6]:    $\square$ Test limits in screened columns are preliminary.

[^7]:    $\square$ Test limits in screened columns are preliminary.

[^8]:    *each bit is shifted to the next more significant position
    $H=H I G H$ Voltage Level
    **arithmetic operations expressed in 2 s complement notation
    L = LOW Voltage Level

[^9]:    $H=H I G H$ Voltage Level
    $L=$ LOW Voltage Level
    $X=$ Immaterial

[^10]:    *Worst-case ('F242 enabled, 'F243 disabled)

[^11]:    *Worst-case (disabled)

[^12]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
    L $=$ LOW Voltage Level
    $X=$ Immaterial
    $(\mathbf{Z})=$ High Impedance

[^13]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
    L = LOW Voltage Level

[^14]:    $\square$ Test limits in screened columns are preliminary.

[^15]:    $\square$ Test limits in screened columns are preliminary.

[^16]:    $\square$ Test limits in screened columns are preliminary.

[^17]:    $1=$ HIGH Voltage Level
    $0=$ LOW Voltage Level
    X = Immaterial

[^18]:    *OC = Open Collector

[^19]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
    L = LOW Voltage Level
    $X=$ Immaterial
    $Z=$ High Impedance

[^20]:    $H=H I G H$ Voltage Level
    $L=$ LOW Voltage Level
    $X=1$ mmaterial
    $Z=$ High Impedance

[^21]:    *OC $=$ Open Collector

[^22]:    *OC $=$ Open Collector

[^23]:    Test limits in screened columns are preliminary.

[^24]:    $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
    L = LOW Voltage Level
    $X=$ Immaterial

[^25]:    Test limits in screened columns are preliminary.

[^26]:    H = HIGH Voltage Level
    L = LOW Voltage Level
    $X=$ Immaterial

[^27]:    Test limits in screened columns are preliminary.

[^28]:    $V_{C C}=\operatorname{Pin} 10$
    GND $=\operatorname{Pin} 30$

[^29]:    $V_{C C}=\operatorname{Pin} 36$
    GND $=$ Pins 13, 37

[^30]:    $\mathrm{V}_{\mathrm{cc}}=\operatorname{Pin} 7$
    $\mathrm{V}_{\mathrm{EE}}=$ Pins 1, 6
    $D_{\text {Gnd }}=\operatorname{Pin} 8$

[^31]:    ** This distributor carries Fairchild die products only.

[^32]:    **This distributor carries Fairchild die products only.

