

## TTL/MONOSTABLE 9600 RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR

DESCRIPT!ON - The TTL/Monostable 9600 Retriggerable, Resettable Monostable Multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. The 9600 has excellent immunity to noise on the $\mathrm{V}_{\mathrm{C}}$ and ground lines. The 9600 uses TTL for high speed and high fanout capability and is compatible with all members of the Fairchild TTL family

- 74 ns TO $\infty$ OUTPUT PULSE WIDTH RANGE
- RETRIGGERABLE 0 TO 100\% DUTY CYCLE
- RESETTABLE
- TTL INPUT GATING - LEADING OR TRAILING EDGE TRIGGERING
- COMPLEMENTARY TTL OUTPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- IMPROVED PULSE WIDTH TEMPERATURE STABILITY

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground (See Note 1)
Input Voltage (dc) (See Note 2)
Input Current (See Note 2)
Voltage Applied to Output When Output is HIGH
Current Into Output When Output is LOW

NOTES:
(1) The maximum $V_{C C}$ value of 8.0 volts is not the primary factor in determining the maximum $V_{C C}$ which may be applied to a number of interconnected devices. The voltage at a HIGH output is approximately $1 \mathrm{~V}_{\mathrm{BE}}$ below the $\mathrm{V}_{\mathrm{CC}}$ voltage, so the primary limit on the $\mathrm{V}_{\mathrm{CC}}$ is that the voltage at any input may not go above 5.5 V unless the current is limited. This effectively limits the system $V_{\text {CC }}$ to approximately 7.0 volts.
(2) Because of the input clamp diodes, excess current can be drawn out of the inputs if the de input voltage is more negative than -0.5 V . The diode is designed to clamp off large negative ac swings associated with fast fall times and long lines. This maximum rating is intended only to limit the steady state input voltage and current.
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +8.0 V
-0.5 V to +5.5 V
-30 mA to +5.0 mA
-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ value
50 mA


## CONNECTION DIAGRAMS DIP (TOP VIEW)



## FAIRCHILD TTL/MONOSTABLE • 9600

FUNCTIONAL DESCRIPTION - The 9600 monostable multivibrator has five inputs, three active HIGH and two active LOW. This allows leading edge or trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 9600 and result in a continuous true output. (See Rule 8.) Retriggering may be inhibited by tying the negation $(\overline{\mathrm{Q}})$ output to an active LOW input. The output pulse may be terminated at any time by connecting either or both reset pins to a LOW logic level pin. Active pullups are provided on the outputs for good drive capability into capacitive loads.

## OPERATION RULES

1. An external resistor ( $R_{X}$ ) and an external capacitor ( $C_{X}$ ) are required as shown in the logic diagram. The value of $R_{X}$ may vary from 5.0 to $50 \mathrm{k} \Omega$ for 0 to $+75^{\circ} \mathrm{C}$ operation and from 5.0 to $25 \mathrm{k} \Omega$ for -55 to $+125^{\circ} \mathrm{C}$ operation. $\mathrm{C}_{\mathrm{X}}$ may vary from 0 to any necessary value available.
2. The following are recommended fixed values of $R_{X}: R_{X}=30 \mathrm{k} \Omega$ for 0 to $+75^{\circ} \mathrm{C}$ operation, $R_{X}=10 \mathrm{k} \Omega$ for -55 to $+125^{\circ} \mathrm{C}$ operation.
3. The output pulse width ( $t$ ) is defined as follows:
$t=0.32 R_{X} C_{X}\left[1+\frac{0.7}{R_{X}}\right]$ Where $R_{X}$ is in $k \Omega, C_{X}$ is in $p F, t$ is in $n s$; for $C_{X}<10^{3} p F$, see Fig. 14.
The value of $C_{X}$ may vary from 0 to any value necessary and obtainable. If however, $C_{X}$ has leakage currents approaching $3 \mu \mathrm{~A}$ or if stray capacitance from either pin 11 or pin 13 to ground exceeds 50 pF , the timing equation may not represent the pulse width obtained.
4. If electrolytic type capacitors are to be used, the following three configurations are recommended.
A. Use with low leakage electrolytic capacitors.

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 volts is less than $3 \mu \mathrm{~A}$, and the inverse capacitor leakage at 1.0 volts is less than $5 \mu \mathrm{~A}$ over the operational temperature range and Rule 3 above is satisfied.
B. Use with high inverse leakage current electrolytic capacitors.

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor.

$\mathrm{t} \approx 0.3 \mathrm{RCX}$
The use of this configuration is not recommended with retriggerable operation.
C. Use to obtain extended pulse widths.

This configuration obtains extended pulse widths because of the larger timing resistor allowed by Beta multiplication.
Electrolytics with high inverse leakage currents can be used.

$R<R_{X}(0.7)\left(h_{F E} Q_{1}\right)$ or $<2.5 \mathrm{M} \Omega$, whichever is less
$R_{X}(\min )<R_{Y}<R_{X}(\max ) \quad R_{Y}$ of 5 to $10 \mathrm{k} \Omega$ is recommended.
$\mathrm{Q}_{1}$ : NPN silicon transistor with hFE requirements of above equations, such as 2 N 5961 or $2 \mathrm{~N}_{\text {PIN }} 962 \mathrm{R}_{\mathrm{X}} \leq \mathrm{R}_{\mathrm{x}}$ (MIN) $t \approx 0.3 R_{X}$
The use of this configuration is not recommended with retriggerable operation.
5. This circuit is recommended to obtain variable pulse width by remote trimming.

6. Under any operating condition, $C_{X}$ and $R_{X}(\min )$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
7. Input Trigger Pulse Rules (see Triggering Truth Table, after Fig. 15).
Input to pin 1 or 2 . Pins 2 or $1,3,4,5$, $9,10=\mathrm{HIGH}$.
$\mathrm{t}_{1}, \mathrm{t}_{3}=\mathrm{Min}$. positive input pulse width $>40 \mathrm{~ns}$.


Input to Pin 3, 4 or 5 Other Inputs $=$ HIGH Pins 1 or $2=$ LOW Pins 9, $10=\mathrm{HIGH}$

$\mathrm{t}_{2}, \mathrm{t}_{4}=$ Min. negative input pulse width $>40 \mathrm{~ns}$.
8. The retrigger pulse width is equal to the pulse width $t$ plus a delay time. For pulse widths greater than 500 ns , $t_{w}$ can be approximated as $t$.

$t_{w}=t+t_{P L H}=0.32 R_{X} C_{X}\left(1+\frac{0.7}{R_{X}}\right)+t_{P L H}$
NOTE: Retriggering will not occur if the retrigger pulse comes within $\approx 0.3 \mathrm{C}_{X}$ ns after the initial trigger pulse (i.e., during the discharge cycle time).
9. Two overriding active LOW resets are provided. A LOW to either or both resets can terminate any timing cycle and/or inhibit any new cycle until both reset inputs are restored to a H $\ddagger \mathrm{GH}$. Trigger inputs will not produce spikes in the output when either or both resets are held LOW.

10. Use of a 0.01 to $0.1 \mu \mathrm{~F}$ bypass capacitor located close to the 9600 is recommended.

TABLE I-ELECTRICAL CHARACTERISTICS $\left(T_{A}=-55^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Part No. $9600 \times \mathrm{M}$ )*

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  | UNITS | CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}{ }^{\text {r }}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | MAX | MIN | TYP | MAX | MIN | MAX |  |  |
| $\overline{\mathrm{V} \text { OH }}$ | Output HIGH Voltage | 2.4 |  | 2.4 | 3.3 |  | 2.4 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I} \mathrm{OH}=-0.96 \mathrm{~mA}$ (Note 2) |
| $\overline{\mathrm{V} \text { OL }}$ | Output LOW Voltage |  | 0.4 |  | 0.2 | 0.4 |  | 0.4 | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOL}=9.92 \mathrm{~mA} \\ & \mathrm{VCC}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{INL}_{\mathrm{OL}}=12.8 \mathrm{~mA} \end{aligned}$ |
| $\overline{\mathrm{V} \text { IH }}$ | Input HIGH Voltage | 2.0 |  | 1.7 |  |  | 1.5 |  | Volts | Guaranteed Input HIGH Threshold Voltage |
| $\overline{V_{\text {IL }}}$ | Input LOW Voltage |  | 0.85 |  |  | 0.90 |  | 0.85 | Volts | Guaranteed Input LOW Threshold Voltage |
| ILL | Input Low Current |  | -1.6 |  | -1.1 | -1.6 |  | -1.6 | mA | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |
|  |  |  | -1.24 |  | -0.97 | -1.24 |  | -1.24 | mA | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }_{\text {IH }}$ | Input HIGH Current |  |  |  | 15 | 60 |  | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |
| $\stackrel{\text { ISC }}{ }$ | Short Circuit Current |  |  |  |  | -25 |  |  | mA | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V}$ (Note 2) |
| IPD | Quiescent Power Supply Drain |  | 24 |  | 19 | 24 |  | 24 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, Gnd Pins 1 \& 2 |
| ${ }^{\text {tpLH }}$ | Negative Trigger Input to True Output |  |  |  | 29 | 45 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \Omega \\ & C_{X}=0, C_{L}=15 \mathrm{pF} \end{aligned}$ |
| ${ }_{\text {tPHL }}$ | Negative Trigger Input to Complement Output |  |  |  | 29 | 40 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \Omega \\ & C_{X}=0, C_{L}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{\text {t }}$ min) | $\begin{aligned} & \text { Minimum True Output } \\ & \text { Pulse Width } \\ & \hline \end{aligned}$ |  |  |  | 74 | 100 |  |  | ns | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{RX}=5.0 \Omega \end{aligned}$ |
|  | Minimum Complement Output Pulse Width |  |  |  |  | 112 |  |  | ns | $C_{X}=0, C_{L}=15 \mathrm{pF}$ |
| $t$ | Pulse Width |  |  | 3.20 | 3.42 | 3.76 |  |  | $\mu \mathrm{s}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |
| $\overline{\text { CSTRAY }}$ | Maximum Allowable Wiring Cap. (Pin 13) |  | 50 |  |  | 50 |  | 50 | pF | Pin 13 to Ground |
| ${ }^{R_{X}}$ | Timing Resistor | 5.0 | 25 | 5.0 |  | 25 | 5.0 | 25 | $k \Omega$ |  |

TABLE II-ELECTRICAL CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ ) (Part No.9600×C)*

| SYMBOL | PARAMETER | LIM ${ }^{\text {T }}$ TS |  |  |  |  |  |  | UNITS | CONDITIONS <br> (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $75^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN | MAX | MIN | TYP | MAX | MIN | MAX |  |  |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Output HIGH Voltage | 2.4 |  | 2.4 | 3.4 |  | 2.4 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOH}^{\prime}=-0.96 \mathrm{~mA}$ (Note 2) |
| $\overline{\mathrm{VOL}}$ | Output LOW Voltage |  | 0.45 |  | 0.2 | 0.45 |  | 0.45 | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, 1 \mathrm{OL}=11.3 \mathrm{~mA} \text { (Note 2) } \\ & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{IOL}=12.8 \mathrm{~mA} \end{aligned}$ |
| $\overline{V_{\text {IH }}}$ | Input HIGH Voltage | 1.9 |  | 1.8 |  |  | 1.65 |  | Volts | Guaranteed Input HIGH Threshold Voitage |
| $\overline{V_{\text {IL }}}$ | Input LOW Voltage |  | 0.85 |  |  | 0.85 |  | 0.85 | Volts | Guaranteed Input LOW Threshold Voltage |
| IL | Input LOW Current |  | -1.6 |  | -1.0 | -1.6 |  | -1.6 | mA | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ |
|  |  |  | -1.41 |  |  | -1.41 |  | -1.41 | mA | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.45 \mathrm{~V}$ |
| TIH | Input HIGH Current |  |  |  | 15 | 60 |  | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| ISC | Short Circuit Current |  |  |  |  | -35 |  |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V}$ (Note 2) |
| PPD | Quiescent Power Supply |  | 26 |  | 19 | 26 |  | 26 | mA | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \text { Ground Pins } 1 \text { and } 2 \end{aligned}$ |
| ${ }_{\text {tplH }}$ | Negative Trigger Input to True Output |  |  |  | 29 | 56 |  |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0 . \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $\overline{\text { tPHL }}$ | Negative Trigger Input to Complement Output |  |  |  | 29 | 47 |  |  | ns | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \mathrm{RX}_{X}=5.0 \mathrm{k} \Omega \\ & \mathrm{C}_{X}=0, \mathrm{C}_{L}=15 \mathrm{pF} \end{aligned}$ |
| $t$ (min) | Minimum True Output Pulse Width |  |  |  | 74 | 120 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \mathrm{k} \Omega \\ & C_{X}=0 . C_{L}=15 \mathrm{pF} \end{aligned}$ |
|  | Minimum Complement Output Pulse Width |  |  |  |  | 130 |  |  | ns |  |
| t | Pulse Width |  |  | 3.08 | 3.42 | 3.76 |  |  | $\mu \mathrm{s}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |
| Cstray | Maximum Allowable Wiring Cap. (Pin 13) |  | 50 |  |  | 50 |  | 50 | pF | Pin 13 to Ground |
| ${ }_{\text {R }}$ | Timing Resistor | 5.0 | 50 | 5.0 |  | 50 | 5.0 | 50 | k $\Omega$ |  |

* $X=$ package type; F for Flatpak, D for Ceramic Dip, $P$ for Plastic Dip. See Packaging Information Section for packages available on this product.

NOTES:
(1) Unless otherwise noted, $10 \mathrm{k} \Omega$ resistor placed between Pin 13 and $V_{C C}$, for all tests. ( $R_{X}$ )
(2) Ground Pin 11 for $V_{\mathrm{OL}}$ Pin 6 or $V_{\mathrm{OH}}$ Pin 8 or ISC Pin 8.

Open Pin 11 for $\mathrm{V}_{\mathrm{OL}}$ Pin 8 or $\mathrm{V}_{\mathrm{OH}}$ Pin 6 or ISc Pin 6.

## TYPICAL ELECTRICAL CHARACTERISTICS

Fig. 1
INPUT LOAD CURRENT VERSUS INPUT VOLTAGE


Fig. 5
MINIMUM PULSE WIDTH TO
TRIGGER VERSUS AMBIENT TEMPERATURE (POSITIVE EDGE TRIGGER INPUT)

$\mathrm{t}_{\mathrm{A}}$ - ambient temperature - ${ }^{\circ} \mathrm{C}$
Fig. 8
NORMALIZED OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE

$\mathrm{I}_{4}$ - AMBIENT TEMPERATURE - ${ }^{\circ} \mathrm{C}$
Fig. 11
NORMALIZED OUTPUT PULSE WIDTH VERSUS SUPPLY VOLTAGE


Fig. 2 input leakage current VERSUS INPUT VOLTAGE


Fig. 3
OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (LOW STATE)

Fig. 6
MINIMUM PULSE WIDTH TO TRIGGER VERSUS AMBIENT TEMPERATURE (NEGATIVE EDGE TRIGGER INPUT)

$\mathrm{t}_{\mathrm{A}}$ - Ambient temperature - ${ }^{\circ} \mathrm{C}$
Fig. 9


Fig. 12
MINIMUM OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE


Fig. 4
OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (HIGH STATE)


Fig. 7

$\mathrm{T}_{\mathrm{A}}$ - AMbient temperature - ${ }^{\circ} \mathrm{C}$
Fig. 10


Fig. 13
NEGATIVE TRIGGER DELAY
TIME VERSUS AMBIENT TEMPERATURE


## FAIRCHILD TTL/MONOSTABLE • 9600



Fig. 14

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS


INPUT PULSE $\mathrm{f} \simeq 100 \mathrm{kHz}$ Amp $\simeq 3.0 \mathrm{~V}$ Width $\simeq 40 \mathrm{~ns}$
ov


NOTE: Capacitance includes Jig and Probe

Fig. 15

## LOADING RULES

TTL INPUT LOAD AND DRIVE FACTORS

| INPUTS | LOAD |  |
| :---: | :---: | :---: |
|  | HIGH | LOW |
| $1,2,3,4,5,9,10$ | 1 U.L. | 1 U.L. |


| OUTPUTS | DRIVE FACTOR |  |
| :---: | ---: | :---: |
|  | HIGH | LOW |
| 6,8 | 16 U.L. | 8 U.L. |

Note: 1 Unit Load (U.L.) $=60 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.

| (PIN NO'S.) |  |  |  |  |  |  | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 3 | 4 | 5 | 9 | 10 |  |
| $\mathrm{H} \rightarrow \mathrm{L}$ | H | H | H | H | H | H | Trigger |
| H | $\mathrm{H} \rightarrow \mathrm{L}$ | H | H | H | H | H | Trigger |
| L | X | $\mathrm{L} \rightarrow \mathrm{H}$ | H | H | H | H | Trigger |
| X | L | $L \rightarrow H$ | H | H | H | H | Trigger |
| L | X | H | $L \rightarrow H$ | H | H | H | Trigger |
| X | L | H | $L \rightarrow H$ | H | H | H | Trigger |
| L | X | H | H | $\mathrm{L} \rightarrow \mathrm{H}$ | H | H | Trigger |
| X | L | H | H | $L \rightarrow H$ | H | H | Trigger |
| X | X | X | X | X | L | X | Reset |
| X | X | X | X | X | X | L | Reset |

$H=H I G H$ Voltage Level $H \rightarrow L=$ Transition from HIGH to LOW
L = LOW Voltage Level
$X=$ Don't Care
Voltage level
$\mathrm{L} \rightarrow \mathrm{H}=$ Transition from LOW to HIGH
Voltage level

# TTL/MONOSTIABLE 9601 RETRIGGERABLE MONOSTABLE MULTIVIBRATOR 

DESCRIPTION - The TTL/Monostable 9601 Retriggerable Monostable Multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. The 9601 has excellent immunity to noise on the $V_{C C}$ and ground lines. The 9601 uses TTL for high speed and high fanout capability and is compatible with all members of the Fairchild TTL family

## FEATURES:

- 50 ns TO $\infty$ OUTPUT PULSE WIDTH RANGE
- RETRIGGERABLE 0 TO 100\% DUTY CYCLE
- TTL INPUT GATING - LEADING OR TRAILING EDGE TRIGGERING
- COMPLEMENTARY TTL OUTPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR VCC AND TEMPERATURE VARIATIONS

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground (See Note 1)
Input Voltage (dc) (See Note 2)
Input Current (See Note 2)
Voltage Applied to Output When Output is HIGH
Current Into Output When Output is LOW
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ -0.5 V to +8.0 V
-0.5 V to +5.5 V -30 mA to +5.0 mA -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ value 50 mA

NOTES:
(1) The maximum $V_{C C}$ value of 8.0 volts is not the primary factor in determining the maximum $V_{C C}$ which may be applied to a number of interconnected devices. The voltage at a HIGH output is approximately $1 \mathrm{~V}_{\text {BE }}$ below the $V_{C C}$ voltage, so the primary limit on the $V_{C C}$ is that the voltage at any input may not go above 5.5 V unless the current is limited. This effectively limits the system $V_{C C}$ to approximately 7.0 volts.
(2) Because of the input clamp diodes, excess current can be drawn out of the inputs if the dc input voltage is more negative than -0.5 V . The diode is designed to clamp off large negative ac swings associated with fast fall times and long lines. This maximum rating is intended only to limit the steady state input voltage and current.


## FUNCTIONAL DESCRIPTION

The 9601 monostable multivibrator has four inputs, two active HIGH and two active LOW. This allows a choice of leading edge or trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 9601 and result in a continuous true output. (See Rule 9.) Retriggering may be inhibited by tying the negation ( Q ) output to an active LOW input. Active pullups are provided on the outputs for good drive capability into capacitive loads.

## OPERATION RULES

1. An external resistor $\left(R_{X}\right)$ and external capacitor $\left(C_{X}\right)$ are required as shown in the Logic Diagram.
2. The value of $R_{X}$ may vary from 5.0 to $50 \mathrm{k} \Omega$ for 0 to $75^{\circ} \mathrm{C}$ operation and from 5.0 to $25 \mathrm{k} \Omega$ for -55 to $+125^{\circ} \mathrm{C}$ operation.
3. $\mathrm{C}_{X}$ may vary from 0 to any necessary value available. If however, the capacitor has leakages approaching $3.0 \mu \mathrm{~A}$ or if stray capacitance from either terminal to ground is more than 50 pF , the timing equations may not represent the pulse width obtained.
4. The output pulse with ( $t$ ) is defined as follaws:
$t=0.32 R_{X} C_{X}\left[1+\frac{0.7}{R_{X}}\right] \quad$ Where $R_{X}$ is in $k \Omega, C_{X}$ is in $p F, t$ is in ns; for $C_{X}<10^{3} p F$, see Fig. 12.
5. If electrolytic type capacitors are to be used, the following three configurations are recommended:
A. For use with low leakage electrolytic capacitors.

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 volts is less than $3 \mu \mathrm{~A}$, and the inverse capacitor leakage at 1.0 volt is less than $5 \mu \mathrm{~A}$ over the operational temperature range, and Rule 3 above is satisfied.
B. Use with high inverse leakage current electrolytic capacitors.

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor.

$$
t \approx 0.3 R C_{X}
$$

C. Use to obtain extended pulse widths:

This configuration obtains extended pulse widths, because of the larger timing resistor allowed by Beta multiplication. Electrolytics with high ( $>5 \mu \mathrm{~A}$ ) inverse leakage currents can be used.

$$
\mathrm{R}<\mathrm{R} \times(0.7)\left(\mathrm{h}_{\mathrm{FE}} \mathrm{Q}_{1}\right) \text { or }<2.5 \mathrm{M} \Omega \text { whichever is lesser }
$$



$$
R_{X}(\min )<R_{Y}<R_{X}(\max )\left(5 \leqslant R_{Y} \leqslant 10 \mathrm{k} \Omega \text { is recommended }\right)
$$

$\mathrm{Q}_{1}$ : NPN silicon transistor with $\mathrm{h}_{\mathrm{FE}}$ requirements of above equations, such as 2N5961 or 2N5962
$t \approx 0.3 \mathrm{RC}_{X}$
Configuration B and C are not recommended with retriggerable operation.
6. To obtain variable pulse width by remote trimming, the following circuit is recommended:

7. Under any operating condition, $C_{X}$ and $R_{X}(\min )$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
8. Input Trigger Pulse Rules. (See Triggering Truth Table on page 5.)

Input to Pin 1 (2)
Pins 2, (1), $3 \& 4=\mathrm{HIGH}$
$\mathrm{t}_{1}, \mathrm{t}_{4}=$ Setup time $>40 \mathrm{~ns}$
$\mathrm{t}_{2}, \mathrm{t}_{3}=$ Release time $>40 \mathrm{~ns}$


Input to $\operatorname{Pin} 3$ (4)
Pin 4 (3) $=$ HIGH
Pins 1 or $2=$ LOW

9. The retrigger pulse width is calculated as shown below:


$$
t_{w}=t+t_{P L H}=0.32 R_{x} C_{x}\left(1+\frac{0.7}{R_{x}}\right)+t_{P L H}
$$

The retrigger pulse width is equal to the pulse width $t$ plus a delay time. For pulse widths greater than $500 \mathrm{~ns}, \mathrm{t}_{\mathrm{w}}$ can be approximated as $t$.

NOTE: Retriggering will not occur if the retrigger pulse comes within $\approx 0.3 \mathrm{C}_{\mathrm{X}} \mathrm{ns}$ after the initial trigger pulse. (i.e., during the discharge cycle time.)
10. Use of a 0.01 to $0.1 \mu \mathrm{~F}$ bypass capacitor between $\mathrm{V}_{\mathrm{CC}}$ and Ground located close to the 9601 is recommended.

TABLE I - ELECTRICAL CHARACTERISTICS (T ${ }_{A}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ ) (Part No. 9601 XM)*

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  | UNITS | CONDITIONS ( Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN. | MAX. | MIN. | TYP. | MAX. | MIN. | MAX. |  |  |
| VOH | Output HIGH Voltage | 2.4 |  | 2.4 | 3.3 |  | 2.4 |  | Volts |  |
| $\mathrm{v}_{\text {OL }}$ | Output LOW Voltage |  | 0.4 |  | 0.2 | 0.4 |  | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOL}=10 \mathrm{~mA}$ (Note 2) |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (Note 3) | 2.0 |  | 1.7 |  |  | 1.5 |  | Volts | Guaranteed Input HIGH Threshold |
| $V_{\text {IL }}$ | Input LOW Voltage (Note 3) |  | 0.85 |  |  | 0.90 |  | 0.85 | Volts | Guaranteed Input LOW Threshold |
| IIL | Input Low Current |  | -1.6 |  | -1.1 | -1.6 |  | -1.6 | mA | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & V_{\text {IN }}=0.4 \mathrm{~V} \end{aligned}$ |
| $\underline{\text { IH }}$ | Input HIGH Current |  |  |  | 15 | 60 |  | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| ISC | Short Circuit Current |  |  | -10 |  | -40 |  |  | mA | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 2) |
| IPD | Quiescent Power Supply Drain |  | 25 |  |  | 25 |  | 25 | $\dot{m} \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Ground Pins 1 and 2 |
| ${ }^{\text {tPLH }}$ | Negative Trigger Input to True Output |  |  |  | 25 | 40 |  |  | ns | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| ${ }_{\text {tPHL }}$ | Negative Trigger Input to Complement Output |  |  |  | 25 | 40 |  |  | ns | $\begin{array}{\|l\|} V_{C C}=5.0 \mathrm{~V} \\ \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega \\ \mathrm{C}_{X}=0, C_{L}=15 \mathrm{pF} \end{array}$ |
| $t(\min )$ | Minimum True Output Pulse Width |  |  |  | 45 | 65 |  |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| t | Pulse Width |  |  | 3.08 | 3.42 | 3.76 |  |  | $\mu \mathrm{s}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, R_{X}=10 \mathrm{k} \Omega, \\ & C_{X}=1000 \mathrm{pF} \end{aligned}$ |
| Cstray | Maximum Allowable Wiring Cap. (Pin 13) |  | 50 |  |  | 50 |  | 50 | pF | Pin 13 to Ground |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistor | 5.0 | 25 | 5.0 |  | 25 | 5.0 | 25 | k $\Omega$ |  |

TABLE II - ELECTRICAL CHARACTERISTICS ( $T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Part No. $9601 \times \mathrm{C}$ )*

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  | UNITS | CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+75^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN. | MAX. | MIN. | TYP. | MAX. | MIN. | MAX. |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 |  | 2.4 | 3.4 |  | 2.4 |  | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOH}_{\mathrm{OH}}=-0.96 \mathrm{~mA} \\ & \text { (Note 2) } \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | 0.45 |  | 0.2 | 0.45 |  | 0.45 | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOL}=12.8 \mathrm{~mA} \\ & \text { (Note 2) } \end{aligned}$ |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (Note 3) | 1.9 |  | 1.8 |  |  | 1.6 |  | Volts | Guaranteed Input HIGH Threshold |
| $V_{\text {IL }}$ | Input LOW Voltage (Note 3) |  | . 85 |  |  | 0.85 |  | 0.85 | Volts | Guaranteed Input LOW Threshold |
| IIL | Input LOW Current |  | -1.6 |  | -1.0 | -1.6 |  | -1.6 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{\text {IN }}=0.45 \mathrm{~V} \end{aligned}$ |
| IIH | Input HIGH Current |  |  |  | 15 | 60 |  | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| ISC | Short Circuit Current |  |  | -10 |  | -40 |  |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 2) |
| TPD | Quiescent Power Supply Drain |  | 25 |  |  | 25 |  | 25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, Ground Pins 1 and 2 |
| ${ }^{\text {tPLH }}$ | Negative Trigger Input to True Output |  |  |  | 25 | 40 |  |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| ${ }_{\text {tPHL }}$ | Negative Trigger Input to Complement Output |  |  |  | 25 | 40 |  |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $t$ (min) | Minimum True Output Pulse Width |  |  |  | 45 | 65 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, R_{X}=5.0 \mathrm{k} \Omega, \\ & C_{X}=0, C_{L}=15 \mathrm{pF} \end{aligned}$ |
| t | Pulse Width |  |  | 3.08 | 3.42 | 3.76 |  |  | ${ }^{\prime} \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=10 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF} \end{aligned}$ |
| Cstray | Maximum Allowable Wiring Cap. (Pin 13) |  | 50 |  |  | 50 |  | 50 | pF | Pin 13 to Ground |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistor | 5.0 | 50 | 5.0 |  | 50 | 5.0 | 50 | k $\Omega$ |  |

$X=$ package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

## NOTES:

(1) Unless otherwise noted, $10 \mathrm{k} \Omega$ resistor placed between Pin 13 and $V_{C C}$, for all tests. ( $R_{X}$ )
(2) Ground Pin 11 for $V_{\mathrm{OL}}$ Pin 6 or $\mathrm{V}_{\mathrm{OH}}$ Pin 8 or ISC Pin $8 . \quad$ Open Pin 11 for $\mathrm{V}_{\mathrm{OL}}$ Pin 8 or $\mathrm{V}_{\mathrm{OH}}$ Pin 6 or ISC Pin 6.
(3) Pulse Test to determine $V_{I H}$ and $V_{I L}$ (Min PW 40 ns ).

FAIRCHILD TTL/MONOSTABLE • 9601

TYPICAL ELECTRICAL CHARACTERISTICS


Fig. 4
output current versus OUTPUT VOLTAGE (HIGH STATE)


Fig. 7


Fig. 2


Fig. 5
POWER DISSIPATION VERSUS


Fig. 8


Fig. 3
OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (LOW STATE)


Fig. 6
NEGATIVE TRIGGER DELAY TIME VERSUS AMBIENT TEMPERATURE


Fig. 9


Fig. 10
PULSE WIDTH VERSUS TIMING RESISTANCE


Fig. 11
OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE


FAIRCHILD TTL/MONOSTABLE • 9601

OUTPUT PULSE WIDTH VERSUS TIMING RESISTANCE AND CAPACITANCE FOR $\mathrm{C}_{\mathrm{X}}<10^{\mathbf{3}} \mathrm{pF}$ $\left[\right.$ For $\left.C_{X} \geq 10^{3} \mathrm{pF}, \mathrm{t}=0.32 \mathrm{R}_{\mathrm{X}} \mathrm{C}_{\mathrm{X}}\left(1+\frac{0.7}{\mathrm{R}_{\mathrm{X}}}\right)\right]$

$C_{X}$-TIMING CAPACITANCE-pF

Fig. 12

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS


NOTE: Capacitance includes
Jig and Probe

LOADING RULES
TTL INPUT LOAD AND DRIVE FACTORS

| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| INPUT LEVEL | LOAD FACTOR |
| HIGH | 1 |
| LOW | 1 |
| OUTPUT STATE | DRIVE FACTOR |
| HIGH | 12 |
| LOW | 6 |

$0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

| INPUT LEVEL | LOAD FACTOR |
| :---: | :---: |
| HIGH | 1 |
| LOW | 1 |
| OUTPUT STATE | DRIVE FACTOR |
| HIGH | 16 |
| LOW | 8 |

# TTL/ MONOSTABLE 9602 DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR 

DESCRIPTION - The TTL/Monostable 9602 Dual Retriggerable, Resettable.Monostable Multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. The 9602 has excellent immunity to noise on the $V_{C C}$ and ground lines. The 9602 uses TTL inputs and outputs for high speed and high fanout capability and is compatible with all members of the Fairchild TTL family.

- 72 ns TO $\infty$ OUTPUT WIDTH RANGE
- RETRIGGERABLE 0 TO 100\% DUTY CYCLE
- TTL INPUT GATING - LEADING OR TRAILING EDGE TRIGGERING
- COMPLEMENTARY TTL OUTPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR VCC AND TEMPERATURE VARIATIONS
- RESETTABLE

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground (See Note 1)
Input Voltage (dc) (See Note 2)
Input Current (See Note 2)
Voltage Applied to Output When Output is HIGH
Current Into Output When Output is LOW
NOTES:

1. The maximum $V_{C C}$ value of 8.0 volts is not the primary factor in determining the maximum $V_{C C}$ which may be applied to a number of interconnected devices. The voltage at a HIGH output is approximately $1 V_{B E}$ below the $V_{C C}$ voltage, so the primary limit on the $V_{C C}$ is that the voltage at any input may not go above 5.5 V unless the current is limited. This effectively limits the system $V_{C C}$ to approximately 7.0 volts.
2. Because of the input clamp diodes, excess current can be drawn out of the inputs if the dc input voltage is more negative than -0.5 V . The diode is designed to clamp off large negative ac swings associated with fast fall times and long lines. This maximum rating is intended only to limit the steady state input voltage and current.

## LOGIC DIAGRAM



CONNECTION DIAGRAMS DIP (TOP VIEW)

*Pins for external timing.

*Pins for external timing.

## FAIRCHILD TTL/MONOSTABLE • 9602

FUNCTIONAL DESCRIPTION - The 9602 dual resettable, retriggerable monostable multivibrator has two inputs per function, one active LOW and one active HIGH. This allows leading edge or trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 9602 and result in a continuous true output. (See Rule 9) The output pulse may be terminated at any time by connecting the reset pin to a logic level LOW. Active pullups are provided on the outputs for good drive capability into capacitive loads. Retriggering may be inhibited by tying $\bar{Q}$ output to an active level LOW input or the $\mathbf{Q}$ output to the active level HIGH input.

## OPERATION RULES

1. An external resistor ( $R_{X}$ ) and external capacitor ( $C_{X}$ ) are required as shown in the Logic Diagram.
2. The value of $R_{X}$ may vary from $5.0 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ for 0 to $75^{\circ} \mathrm{C}$ operation. The value of $R_{X}$ may vary from $5.0 \mathrm{k} \Omega$ to $25 \mathrm{k} \Omega$ for -55 to $+125^{\circ} \mathrm{C}$ operation.
3. The value of $C_{X}$ may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching $3.0 \mu \mathrm{~A}$ or if stray capacitance from either terminal to ground is more than 50 pF , the timing equations may not represent the pulse width obtained.
4. The output pulse with ( $t$ ) is defined as follows:

$$
t=0.31 R_{X} C_{X}\left[1+\frac{1}{R_{X}}\right] \quad \text { Where }
$$

5. If electrolytic type capacitors are to be used, the following three configurations are recommended:
A. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 volts is less than $3 \mu \mathrm{~A}$, and the inverse capacitor leakage at 1.0 volt is less than $5 \mu \mathrm{~A}$ over the operational temperature range and Rule 3 above is satisfied.
B. Use with high inverse leakage current electrolytic capacitors:

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.
$R_{X}$ is in $k \Omega, C_{X}$ is in $p F$
$t$ is in $n s$
for $C_{X}<10^{3} \mathrm{pF}$, see Fig. 14

C. Use to obtain extended pulse widths:

This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be used.
$R_{X}<R_{X}(0.7)\left(h_{F E} Q_{1}\right)$ or $<2.5 \mathrm{M} \Omega$ whichever is the lesser
$R_{X}(\min )<R_{Y}<R_{X}(\max )\left(5 \leqslant R_{Y} \leqslant 10 \mathrm{k} \Omega\right.$ is recommended)

$\mathrm{Q}_{1}$ : NPN silicon transistor with hFE requirements of above equations, such as 2 N 5961 or 2 N 5962

$$
t \approx 0.3 R C_{X}
$$

This configuration is not recommended with retriggerable operation.
6. To obtain variable pulse width by remote trimming, the following circuit is recommended:

7. Under any operating condition, $C_{X}$ and $R_{X}(m i n)$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
8. Input Trigger Pulse Rules. See Triggering Truth Table, following pages.

Input to Pin 5 (11)
Pin $4(12)=$ LOW
Pin 3 (13) = HIGH
$t_{1}, t_{3}=$ Min. Positive Input Pulse Width > 40 ns
$t_{2}, t_{4}=\mathrm{Min}$. Negative Input Pulse Width > 40 ns


Input to Pin 4 (12)
$\operatorname{Pin} 5(11)=$ HIGH
Pin 3 (13) $=$ HIGH
input

$$
\mathrm{tw}=\mathrm{t}+\mathrm{tPLH}=0.31 \mathrm{R}_{X} \mathrm{C}_{\mathrm{X}}\left(1+\frac{1}{\mathrm{R}_{X}}\right)+\mathrm{tPLH}
$$

The retrigger pulse width is equal to the pulse width ( $t$ ) plus a delay time.


For pulse widths greater than 500 ns , tw can be approximated as t .
Retriggering will not occur if the retrigger pulse comes within $\approx 0.3 \mathrm{CX}$ ns after the initial trigger pulse. (i.e., during the discharge cycle)
10. Reset Operation - An overriding active LOW level is provided on each oneshot. By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW.

11. $V_{C C}$ and Ground wiring should conform to good high frequency standards so that switching transients on $V_{C C}$ and $G_{\text {ground }}$ leads do not cause interaction between one-shots. Use of a 0.01 to $0.1 \mu \mathrm{~F}$ bypass capacitor between $\mathrm{V}_{\mathrm{CC}}$ and Ground located near the 9602 is recommended.

FAIRCHILD TTL/MONOSTABLE • 9602

TABLE I - ELECTRICAL CHARACTERISTICS (TA $=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ ) (Part No. $9602 \times \mathrm{M}$ )*

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  | UNITS | CONDITIONS <br> (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN. | MAX. | MIN. | TYP. | MAX. | MIN. | MAX. |  |  |
| $\mathrm{VOH}^{\text {O }}$ | Output HIGH Voltage | 2.4 |  | 2.4 | 3.3 |  | 2.4 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.96 \mathrm{~mA}$ (Note 2) |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.4 |  | 0.2 | 0.4 |  | 0.4 | Volts | $\begin{aligned} & \left.\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOL}=9.92 \mathrm{~mA} \text { (Note } 2\right) \\ & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{IOL}=12.8 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.0 |  | 1.7 |  |  | 1.5 |  | Volts | Guaranteed Input HIGH Threshold Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage |  | 0.85 |  |  | 0.90 |  | 0.85 | Volts | Guaranteed Input LOW Threshold Voltage |
| IIL | Input LOW Current |  | -1.6 |  | -1.1 | -1.6 |  | -1.6 | mA | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |
|  |  |  | -1.24 |  | -0.97 | -1.24 |  | -1.24 | mA | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| Ith | Input HIGH Current |  |  |  | 10 | 60 |  | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| ISC | Short Circuit Current |  |  |  |  | -25 |  |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V}$ (Note 2) |
| ${ }^{\text {PPD }}$ | Quiescent Power Supply Drain |  | 45 |  | 39 | 45 |  | 45 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {PPLH }}$ | Negative Trigger Input to True Output |  |  |  | 25 | 35 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \mathrm{k} \Omega \\ & C_{X}=0, C_{L}=15 \rho \mathrm{~F} \end{aligned}$ |
| ${ }^{\text {tPHL }}$ | Negative Trigger Input to Complement Output |  |  |  | 29 | 43 |  |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{1}$ (min) | Minimum True Output Pulse Width |  |  |  | 72 | 90 |  |  | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{X}}=5.0 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
|  | Minimum Complement Output Pulse Width |  |  |  | 78 | 100 |  |  | ns |  |
| $t$ | Pulse Width |  |  | 3.08 | 3.42 | 3.76 |  |  | $\mu_{\text {s }}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |
| Cstray | Maximum Allowable Wiring Cap. (Pins 2 and 14) |  | 50 |  |  | 50 |  | 50 | pF | Pins 2 and 14 to Ground |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistor | 5.0 | 25 | 5.0 |  | 25 | 5.0 | 25 | k $\Omega$ |  |

TABLE II - ELECTRICAL CHARACTERISTICS (TA $=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ ) (Part No. $9602 \times \mathrm{C}$ )*

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  | UNITS | CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+75^{\circ} \mathrm{C}$ |  |  |  |
|  |  | MIN. | MAX | MIN. | TYP. | MAX . | MIN. | MAX. |  |  |
| $\mathrm{VOH}^{\text {On }}$ | Output HIGH Voltage | 2.4 |  | 2.4 | 3.4 |  | 2.4 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}^{\circ} \mathrm{OH}=-0.96 \mathrm{~mA}$ (Note 2) |
| VOL | Output LOW Voltage |  | 0.45 |  | 0.2 | 0.45 |  | 0.45 | Volts | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=11.3 \mathrm{~mA}(\text { Note } 2) \\ & V_{C C}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=12.8 \mathrm{~mA} \end{aligned}$ |
| $V_{\text {IH }}$ | Input HIGH Voltage | 1.9 |  | 1.8 |  |  | 1.65 |  | Volts | Guaranteed Input HIGH Threshold Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | 0.85 |  |  | 0.85 |  | 0.85 | Volts | Guaranteed Input LOW Threshold Voltage |
| IIL | Input LOW Current |  | -1.6 |  | -1.0 | -1.6 |  | -1.6 | mA | $V_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.45 \mathrm{~V}$ |
|  |  |  | -1.41 |  |  | -1.41 |  | -1.41 | mA | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.45 \mathrm{~V}$ |
| I/H | Input HIGH Current |  |  |  | 10 | 60 |  | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| ISC | Short Circuit Current |  |  |  |  | -35 |  |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V}$ (Note 2) |
| IPD | Quiescent Power Supply Drain |  | 52 |  | 39 | 50 |  | 52 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, Ground Pins 1 and 2 |
| ${ }^{\text {PPLH }}$ | Negative Trigger Input to True Output |  |  |  | 25 | 40 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \mathrm{k} \Omega \\ & C_{X}=0 . C_{L}=15 \mathrm{pF} \end{aligned}$ |
| tPHL | Negative Trigger Input to Complement Output |  |  |  | 29 | 48 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \mathrm{k} \Omega \\ & C_{X}=0 . C_{L}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{t}(\min )$ | Minimum True Output Pulse Width |  |  |  | 72 | 100 |  |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & R_{X}=5.0 \mathrm{k} \Omega \\ & C_{X}=0, C_{L}=15 \mathrm{pF} \end{aligned}$ |
|  | Minimum Complement Output Pulse Width |  |  |  | 78 | 110 |  |  | ns |  |
| $t$ | Pulse Width |  |  | 3.08 | 3.42 | 3.76 |  |  | $\mu \mathrm{s}$ | $V_{C C}=5.0 \mathrm{~V}, R_{X}=10 \mathrm{k} \Omega, C_{X}=1000 \mathrm{pF}$ |
| CSTRAY | Maximum Allowable Wiring Cap. (Pins 2 and 14) |  | 50 |  |  | 50 |  | 50 | pF | Pins 2 and 14 to Ground |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistor | 5.0 | 50 | 5.0 |  | 50 | 5.0 | 50 | $k \Omega$ |  |

* $X=$ package type; F for Flatpak, D for Ceramic Dip, $P$ for Plastic Dip. See Packaging Information Section for packages available on this product.


## NOTES:

1. Unless otherwise noted, $10 \mathrm{k} \Omega$ resistor placed between $\operatorname{Pin} 2(14)$ and $V_{C C}$, for all tests. ( $R_{X}$ )
2. Ground Pin 1 (15) for $V_{O L}$ on $\operatorname{Pin} 7$ (9), or for $V_{O H}$ on $\operatorname{Pin} 6$ (10), or for ISC on Pin 6 (10); also, apply momentary ground to Pin 4 (12). Open Pin 1 (15) for $V_{\mathrm{OL}}$ on Pin 6 (10), or for $\mathrm{V}_{\mathrm{OH}}$ on $\operatorname{Pin} 7$ (9), or for ISC on Pin 7 (9).


## OUTPUT PULSE WIDTH VERSUS TIMING RESISTANCE AND CAPACITANCE FOR $\mathrm{C}_{\mathrm{x}}<10^{3} \mathrm{pF}$

$$
\text { For } C_{x} \geq 10^{3} \mathrm{pF}, \mathrm{t}=0.31 \mathrm{R}_{\mathrm{x}} \mathrm{C}_{\mathrm{x}}\left(1+\frac{1}{\mathrm{R}_{\mathrm{x}}}\right)
$$


$c_{\mathrm{x}}$ - TIMING CAPACITANCE - pF
Fig. 14

LOADING RULES
TTL. INPUT LOAD AND DRIVE FACTORS

| INPUTS | LOAD |  |
| :---: | :---: | :---: |
|  | HIGH | LOW |
| $3,4,5,11,12,13$ | 1 U.L. | 1 U.L. |


| OUTPUTS | DRIVE FACTOR |  |
| :---: | :---: | :---: |
|  | HIGH | LOW |
| $6,7,9,10$ | 16 U.L. | 8 U.L. |

1 Unit Load (U.L.) $=60 \mu \mathrm{~A}$ HIGH/1.6mA LOW
tRiggering truth table

| PIN NO'S. |  |  | Operation |
| :---: | :---: | :---: | :--- |
| $5(11)$ | $4(12)$ | $3(13)$ |  |
| $H \rightarrow L$ | $L$ | $H$ | Trigger |
| $H$ | $L \rightarrow H$ | $H$ | Trigger |
| $X$ | $X$ | $L$ | Reset |

$H=$ HIGH Voltage Level $\geqslant \mathrm{V}_{\mathrm{I}} \mathrm{H}$
$L=$ LOW Voltage Level $\leqslant V_{I L}$
$X=$ Don't Care
$\mathrm{H} \rightarrow \mathrm{L}=\mathrm{HIGH}$ to LOW Voltage Level transition
$\mathrm{L} \rightarrow \mathrm{H}=$ LOW to HIGH Voltage Level transition

SWITCHING CIRCUITS AND WAVEFORMS


Fig. 18

# LPTTL/MONOSTABLE 96L02 LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR 

DESCRIPTION - The TTL/Monostable 96L02 is a low power Dual Retriggerable, Resettable Monostable Multivibrator which provides an output pulse whose duration and accuracy is a function of external timing components. The 96 L 02 has excellent immunity to noise on the $\mathrm{V}_{\mathrm{CC}}$ and ground lines. The 96L02 uses TTL inputs and outputs for high speed and high fan out capability and is compatible with all members of the Fairchild TTL family.

- TYPICAL POWER DISSIPATION OF 25 mW/ONE SHOT
- 50 ns TYPICAL PROPAGATION DELAY
- RETRIGGERABLE 0 TO 100\% DUTY CYCLE
- TTL INPUT GATING - LEADING OR TRAILING EDGE TRIGGERING
- COMPLEMENTARY TTL OUTPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR VCC AND TEMPERATURE VARIATIONS
- RESETTABLE

| PIN NAMES |  | LOADING |  |
| :--- | :--- | :--- | :---: |
|  |  | HIGH |  |
| $\mathbf{B}$ | Trigger (Active LOW) Input | 0.5 |  |
| A | Trigger (Active HIGH) Input | 0.5 |  |
| $\overline{\mathrm{C}}_{\mathrm{D}}$ | Clear (Active LOW) Input | 0.25 |  |
| Q | Output (Active HIGH) | 0.25 |  |
| $\overline{\mathbf{Q}}$ | Output (Active LOW) | 9.0 |  |

1 Unit Load (U.L.) $=40 \mu \mathrm{AHIGH} / 1.6 \mathrm{~mA}$ LOW

LOGIC DIAGRAM


CONNECTION DIAGRAMS DIP (TOP VIEW)

*Pins for external timing.

FLATPAK (TOP VIEW)

*Pins for external timing.

FUNCTIONAL DESCRIPTION - The 96LO2 dual resettable, retriggerable monostable multivibrator has two inputs per function, one active LOW and one active HIGH. This allows leading edge of trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 96 LO 2 and result in a continuous true output. (See Rule 9 ) The output pulse may be terminated at any time by connecting the reset pin to a logic level LOW. Active pullups are provided on the outputs for good drive capability into capacitive loads. Retriggering may be inhibited by tying the $\overline{\mathbf{Q}}$ output to the active level LOW input or the $\mathbf{Q}$ output to the active level HIGH input.

## OPERATION RULES

1. An external resistor ( $R_{X}$ ) and external capacitor ( $C_{X}$ ) are required as shown in the Logic Diagram.
2. The value of $R_{X}$ may vary from $16 \mathrm{k} \Omega$ to $220 \mathrm{k} \Omega$ for 0 to $75^{\circ} \mathrm{C}$ operation. The value of $\mathrm{R}_{\mathrm{X}}$ may vary from $20 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ for -55 to $+125^{\circ} \mathrm{C}$ operation.
3. The value of $C_{X}$ may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching $1.0 \mu \mathrm{~A}$ or if stray capacitance from either terminal to ground is more than 50 pF , the timing equations may not represent the pulse width obtained.
4. The output pulse with $(t)$ is defined as follows:

$$
t=0.33 R_{X} C_{X}\left[1+\frac{3.0}{R_{X}}\right]\left(\text { for } C_{X}>10^{3} p F\right)
$$

Where
$R_{X}$ is in $k \Omega, C_{X}$ is in $p F$ $t$ is in $n s$ for $\mathrm{C}_{\mathrm{X}}<10^{3} \mathrm{pF}$, see Fig. 1
5. If electrolytic type capacitors are to be used, the following three configurations are recommended:
A. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 V is less than $1.0 \mu \mathrm{~A}$, and the inverse capacitor leakage at 1.0 V is less than $1.6 \mu \mathrm{~A}$ over the operational temperature range and Rule 3 above is satisfied.


The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.

$$
t \approx 0.3 \mathrm{RC}_{X}
$$

C. Use to obtain extended pulse widths:

This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be used.

$$
\begin{aligned}
& R<R_{X}(0.7)\left(h_{F E} Q_{1}\right) \text { or }<2.5 \mathrm{M} \Omega \text { whichever is the lesser } \\
& R_{X}(\min )<R_{Y}<R_{X}(\max ) \\
& Q_{1} \text { : NPN silicon transistor with hFE requirements of above } \\
& \text { equations, such as } 2 \mathrm{~N} 5961 \text { or } 2 \mathrm{~N} 5962 \\
& t \approx 0.3 \mathrm{RC}_{X} \\
& \text { This configuration is not recommended with retriggerable operation. } \\
& \text { 6. To obtain variable pulse width by remote trimming, the following circuit is recommended: }
\end{aligned}
$$


7. Under any operating condition, $C_{X}$ and $R_{X}(\min )$ must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
8. Input Trigger Pulse Rules. See Triggering Truth Table, following pages.

Input to Pin 5 (11)
Pin 4 (12) = LOW
$\operatorname{Pin} 3(13)=$ HIGH
$\mathrm{t}_{1}, \mathrm{t}_{3}=$ Min. Positive Input
Pulse Width > 60 ns
$t_{2}, t_{4}=$ Min. Negative Input


Input to Pin 4 (12)
Pin 5 (11) $=$ HIGH Pin 3 (13) = HIGH

9. The retriggerable pulse width is calculated as shown below:

$$
t w=t+t P L H=0.33 R_{X} C_{X}\left(1+\frac{3.0}{R_{X}}\right)+t_{P L H}
$$

The retrigger pulse width is equal to the pulse width (t) plus a delay time.


For pulse widths greater than 500 ns , tw can be approximated as t .
Retriggering will not occur if the retrigger pulse comes within $\approx 0.9 \mathrm{C}_{\mathrm{X}}$ ns after the initial trigger pulse. (i.e., during the discharge cycle)
10. Reset Operation - An overriding active LOW level is provided on each oneshot. By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW.

11. $V_{C C}$ and Ground wiring should conform to good high frequency standards so that switching transients on $V_{C C}$ and Ground leads do not cause interaction between one-shots. Use of a 0.01 to $0.1 \mu \mathrm{~F}$ bypass capacitor between $\mathrm{V}_{\mathrm{CC}}$ and Ground located near the 96 LO is recommended.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
$V_{\text {CC }}$ Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voltage Limit or Input Current is sufficient to protect the inputs.

## GUARANTEED OPERATING RANGES

| PART NUMBER | SUPPLY VOLTAGE (VCC) |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | TEMPERATURE |
| $96 \mathrm{LO} \times \mathrm{M}$ | 4.5 V | 5.0 V | 5.5 V |  |
| 96 L02XC | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; F for Flatpak, $D$ for Ceramic Dip, $P$ for Plastic Dip. See Packaging Information Section for packages available on this product.

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

| SYMBOL | CHARACTERISTIC | LIMITS |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP (Note 4) | MAX. |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.0 |  |  | Volts | Guaranteed Input HIGH Threshold Voltage For all Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage |  |  | 0.7 | Volts | Guaranteed Input LOW Threshold Voltage For all inputs |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 | 3.4 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-0.36 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | 0.14 | 0.3 | Volts | $\mathrm{V}_{C C}=\mathrm{MIN} ., \mathrm{IOL}=4.80 \mathrm{~mA}$ |
| $1_{1 H}$ | Input HIGH Current |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |
|  |  |  |  | 1.0 | mA | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| IIL | Input LOW Current |  | -0.25 | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}$ |
| $\begin{aligned} & \text { Isc } \\ & \text { (Ios) } \end{aligned}$ | Output Short Circuit Current (Note 5) | -2.0 |  | -13 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ |
| 'cc | Power Supply Current |  | 10 | 16 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}$. |

## NOTES:

1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltages extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
4. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, and maximum loading.
5. Not more than one output should be shorted at a time.

FAIRCHILD LPTTL/MONOSTABLE • 96L02

SWITCHING CHARACTERISTICS (TA $=25^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | CONDITIONS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | MIN. | TYP. | MAX. |  |  |

## 96L02XM

| ${ }^{\text {tPLH }}$ | Negative Trigger Input to True Output |  | 55 | 75 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPHL }}$ | Negative Trigger Input to Complement Output |  | 45 | 62 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $t(\min )$ | Minimum True Output Pulse Width |  | 110 |  | ns | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| t | Pulse Width | 12.4 | 13.8 | 15.2 | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistor Range | 20 |  | 100 | k $\Omega$ |  |
| $\Delta t$ | Maximum Change in True Output Pulse Width over Temperature Range |  | 1.3 |  | \% | $\mathrm{R}_{\mathrm{X}}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |

96LO2XC

| tPLH | Negative Trigger Input to True Output |  | 55 | 80 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega$ <br> $\mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| tPHL | Negative Trigger Input to <br> Complement Output |  | 45 | 65 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega$ <br> $\mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}(\mathrm{min})$ | Minimum True Output Pulse Width |  | 110 |  | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{X}}=20 \mathrm{k} \Omega$ <br> $\mathrm{C}_{\mathrm{X}}=0, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| t | Pulse Width | 12.4 | 13.8 | 15.2 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R} \mathrm{X}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |
| $\mathrm{R}_{\mathrm{X}}$ | Timing Resistor Range | 16 |  | 220 | $\mathrm{k} \Omega$ |  |
| $\Delta \mathrm{t}$ | Maximum Change in True Output Pulse <br> Width over Temperature Range |  | 0.3 | 1.6 | $\%$ | $\mathrm{R}_{\mathrm{X}}=39 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{X}}=1000 \mathrm{pF}$ |

OUTPUT PULSE WIDTH ( t$)$ USING LOW VALUES OF $\mathrm{C}_{\mathrm{X}}\left(\mathrm{C}_{\mathrm{X}} \leqslant 1000 \mathrm{pF}\right)$ (FOR $C_{X}>1000 \mathrm{pF}$ SEE OPERATION RULES 4 AND 5.)


Fig. 1

## TYPICAL PULSE CHARACTERISTICS



NORMALIZED OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE


TRIGGERING TRUTH TABLE

| PIN NO'S. |  |  | Operation |
| :---: | :---: | :---: | :--- |
| $5(11)$ | $4(12)$ | 3(13) | Origer |
| $H \rightarrow L$ | L | $H$ | Trigger |
| $H$ | $L \rightarrow H$ | $H$ | Trigger |
| $X$ | $X$ | L | Reset |

$H=H I G H$ Voltage Level $\geqslant V_{I H}$
$L=$ LOW Voltage Level $\leqslant V_{I L}$
$X=$ Don't Care (either $H$ or $L$ )
$H \rightarrow L=H I G H$ to LOW Voltage Level transition
$L \rightarrow H=$ LOW to HIGH Voltage Level transition

## SWITCHING CIRCUITS AND WAVEFORMS

INPUT PULSE


## TTL/MONOSTABLE 9603/54121, 74121 MONOSTABLE MULTIVIBRATOR

DESCRIPTION - The 9603/54121, 74121 is a TTL Monostable Multivibrator with de triggering from positive or gated negative going inputs and with inhibit facility. Both positive and negative going output pulses are provided with full fan out to 10 normalized loads.
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the B input allows jitter-free triggering from inputs with transition times as slow as $1.0 \mathrm{~V} / \mathrm{S}$, providing the circuit with an excellent noise immunity of typically 1.2 V . A high immunity to $\mathrm{V}_{\mathrm{CC}}$ noise of typically 1.5 V is also provided by internal latching circuitry.
Once fired, the outputs are independent of further transitions on the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse lengths may be varied from 40 ns to 40 s by choosing appropriate timing components. With no external timing components (i.e., pin 9 connected to pin 14, pins 10,11 open) an output pulse of typically 30 ns is achieved which may be used as a dc triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.
Pulse width is achieved through internal compensation and is virtually independent of VCC and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.
Jitter-free operation is maintained over the full temperature and $V_{C C}$ range for more than six decades of timing capacitance ( 10 pF to $10 \mu \mathrm{~F}$ ) and more than one decade of timing resistance ( $2 \mathrm{k} \Omega$ to $40 \mathrm{k} \Omega$ ). Throughout these ranges, pulse width is defined by the relationship $t_{p}(o u t)=C_{T}, R_{T} \log _{e} 2$.
Circuit performance is achieved with a nominal power dissipation of 90 mW at 5.0 V ( $50 \%$ duty cycle) and a quiescent dissipation of typically 65 mW .
Duty cycles as high as $90 \%$ are achieved when using $\mathrm{R}_{\mathrm{T}}=40 \mathrm{k} \Omega$. Higher duty cycles are achievable if a certain amount of pulse-width jitter is allowed.

(See Notes

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature (Ambient) Under Bias
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to +5.5 V
*Input Voltage (dc)
-30 mA to +5.0 mA
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
-0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ value
Output Current (dc) (Output LOW)
$+30 \mathrm{~mA}$
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER |  |  | 9603XM/54121 XM |  |  | 9603XC/74121XC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Supply Voltage VCC |  |  | 4.5 | 5.0 | 5.5 | 4.75 | 5.0 | 5.25 | Volts |
| Operating Free-Air Temperature Range |  |  | -55 | 25 | 125 | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Normalized Fan Out from Each Output, N |  |  |  |  | 10 |  |  | 10 | U.L. |
| Input Pulse Rise/Fall Time: |  | Schmitt Input (B) |  |  | 1.0 |  |  | 1.0 | V/s |
|  |  | Logic Inputs ( $\mathrm{A}_{1}, \mathrm{~A}_{2}$ ) |  |  | 1.0 |  |  | 1.0 | $\mathrm{V} / \mathrm{\mu s}$ |
| Input Pulse Width |  |  | 50 |  |  | 50 |  |  | ns |
| External Timing Resistance Between Pins 11 and 14 (Pin 9 open) |  |  | 1.4 |  |  | 1.4 |  |  | k $\Omega$ |
| External Timing Resistance |  |  |  |  | 30 |  |  | 40 | $\mathrm{k} \Omega$ |
| Timing Capacitance |  |  | 0 |  | 1000 | 0 |  | 1000 | $\mu \mathrm{F}$ |
| Output Pulse Width |  |  |  |  | 40 |  |  | 40 | s |
| Duty Cycle: | $\mathrm{R}_{\mathrm{T}}=2 \mathrm{k} \Omega$ |  |  |  | 67\% |  |  | 67\% |  |
|  | $\mathrm{R}_{\mathrm{T}}=30 \mathrm{k} \Omega$ |  |  |  | 90\% |  |  |  |  |
|  | $\mathrm{R}_{\mathrm{T}}=40 \mathrm{k} \Omega$ |  |  |  |  |  |  | 90\% |  |

X= package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.
ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| SYMBOL | PARAMETER |  |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |  | $\begin{aligned} & \text { TEST* } \\ & \text { FIGURE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. (Note 2) | MAX. |  |  |  |  |
| $\mathrm{V}_{\mathrm{T}+}$ | Positive-Going Threshold Voltage at A Input |  |  |  | 1.4 | 2.0 | Volts | $\mathrm{V}_{C C}=\mathrm{MIN}$. |  | 57 |
| $\mathrm{V}_{\mathrm{T}-}$ | Negative-Going Threshold Voltage at A Input |  |  | 0.8 | 1.4 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. |  | 57 |
| $\mathrm{V}_{\mathrm{T}+}$ | Positive-Going Threshold Voltage at B Input |  |  |  | 1.55 | 2.0 | Volts | $\mathrm{V}_{\text {CC }}=$ MIN . |  | 57 |
| $\mathrm{V}_{\mathrm{T} \text { - }}$ | Negative-Going Threshold Voltage at B Input |  |  | 0.8 | 1.35 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. |  | 57 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  |  | 2.4 | 3.3 |  | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$. , | $\mathrm{OH}=-0.4 \mathrm{~mA}$ | 57 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOWVoltage |  |  |  | 0.22 | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} .$, | $\mathrm{IOL}^{\text {O }}=16 \mathrm{~mA}$ | 57 |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  | at $A_{1}$ or $A_{2}$ |  | 2.0 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 60 |
|  |  |  |  | 0.05 | 1.0 | mA | $\mathrm{V}_{\text {CC }}=$ MAX . | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |
|  |  |  | at $B$ |  | 4.0 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 61 |
|  |  |  |  | 0.05 | 1.0 | mA | $V_{C C}=M A X$. | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |
| IIL | Input LOW Current |  |  | at $A_{1}$ or $A_{2}$ |  | -1.0 | -1.6 | mA | $V_{C C}=$ MAX . | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | 58 |
|  |  |  | at B |  | -2.0 | -3.2 | mA | $\mathrm{V}_{\mathrm{CC}}=$ MAX . | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | 59 |
| Ios | Output Short Circuit Current at Q or Q <br> (Note 3) |  |  | -20 | -25 | -55 | mA | 9603/54121 | $V_{C C}=\operatorname{MAX} .$ | 62\&63 |
|  |  |  |  | -18 | -25 | -55 | mA | 9603/74121 |  |  |
| ${ }^{\prime} \mathrm{cc}$ | Supply Current |  | scent (Unfired) State |  | 13 | 25 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 64 |
|  |  |  | State |  | 23 | 40 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | 64 |

NOTES:
(1) For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions for the applicable device type.
(2) Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$.
(3) Not more than one output should be shorted at a time.
*See parameter measurement information in series 9N/54, 74TTL section.

TTL/MONOSTABLE • 9603/54121, 74121

SWITCHING CHARACTERISTICS ( $T_{A}=25^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  | $\begin{aligned} & \text { TEST * } \\ & \text { FIGURE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |  |  |
| tPLH | Turn Off Delay B Input to Q Output | 15 | 35 | 55 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | H |
| tPLH | Turn Off Delay $A_{1} / A_{2}$ Inputs to $Q$ Output | 25 | 45 | 70 |  |  |  |  |
| tPHL | Turn On Delay B Input to $\overline{\mathrm{Q}}$ Output | 20 | 40 | 65 |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{T}}=80 \mathrm{pF} \end{aligned}$ |  |  |
| ${ }^{\text {tPHL }}$ | Turn On Delay $\mathrm{A}_{1} / \mathrm{A}_{2}$ Inputs to $\overline{\mathrm{O}}$ Output | 30 | 50 | 80 |  |  |  |  |
| $t_{\text {pw (out) }}$ | Pulse Width Obtained Using Internal <br> Timing Resistor | 70 | 110 | 150 | ns | $\mathrm{C}_{\mathrm{T}}=80 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | 1 |
| $t_{\text {pw (out) }}$ | Pulse Width Obtained with Zero Timing Capacitance | 20 | 30 | 50 | ns | $\mathrm{C}_{\mathrm{T}}=0 \mathrm{pF}$ | $\begin{aligned} & \mathrm{R}_{\mathbf{T}}=\text { Open } \\ & \text { Pin } 9 \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ |  |
| ${ }^{\text {tpw (out) }}$ | Pulse Width Obtained Using External Timing Resistor | 600 | 700 | 800 | ns | $\mathrm{C}_{\mathbf{T}}=100 \mathrm{pF}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |  |
|  |  | 6.0 | 7.0 | 8.0 | ms | $\mathrm{C}_{\text {T }}=1.0 \mu \mathrm{~F}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=10 \mathrm{k} \Omega \\ & \mathrm{Pin} 9 \text { to Open } \end{aligned}$ |  |
| thold | Minimum Duration of Trigger Pulse |  | 30 | 50 | ns | $\mathrm{C}_{\mathrm{T}}=80 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{T}}=0 \mathrm{Open} \\ & \text { Pin } 9 \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |

*See parameter measurement information in series $9 \mathrm{~N} / 54,74$ section.

## TYPICAL CHARACTERISTICS

Fig. 1
VARIATION IN INTERNAL TIMING RESISTOR VALUE VERSUS AMBIENT TEMPERATURE


Fig. 4
SCHMITT TRIGGER THREShold voltage versus AMBIENT TEMPERATURE


Fig. 2
VARIATION IN OUTPUT PULSE WIDTH VERSUS SUPPLY VOLTAGE


Fig. 5
TURN OFF DELAY TIME B INPUT TO Q OUTPUT VERSUS AMBIENT TEMPERATURE


Fig. 3
VARIATION IN OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE


Fig. 6
TURN ON DELAY TIME B INPUT TO $\overline{\text { OL OUTPUT }}$ VERSUS AMBIENT TEMPERATURE


Fig. 7
OUTPUT PULSE WIDTH
VERSUS TIMING RESISTOR VALUE


Fig. 8
OUTPUT PULSE WIDTH
VERSUS
EXTERNAL CAPACITANCE


GENERAL DESCRIPTION - The $\mu \mathrm{A} 9614$ is a TTL compatible Dual Differential Line Driver. It is designed to drive transmission lines either differentially or single-ended, back-matched or terminated The outputs are similar to TTL, with the active pull-up and the pull-down split and brought out to adjacent pins. This allows multiplex operation (Wired-OR) at the driving site in either the single-ended mode via the uncommitted collector, or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other (See Fig. 5). The active pull-up is short circuit protected and offers a low output impedance to allow back-matching. The two pairs of outputs are complementary providing "NAND" and "AND" functions of the inputs, adding greater flexibility The input and output levels are TTL compatible with clamp diodes provided at both input and output to handle line transients.

- SINGLE 5 VOLT SUPPLY
- TTL COMPATIBLE INPUTS
- OUTPUT SHORT CIRCUIT PROTECTION
- INPUT CLAMP DIODES
- OUTPUT CLAMP DIODES FOR TERMINATION OF LINE TRANSIENTS
- COMPLIMENTARY OUTPUTS FOR ‘NAND', 'AND' OPERATION
- UNCOMMITTED COLLECTOR OUTPUTS FOR WIRED-OR APPLICATION
- MILITARY TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

## Storage Temperature

Temperature (Ambient) Under Bias
$V_{\text {CC }}$ Pin Potential to Ground Pin
Input Voltage
Voltage Supplied to Outputs (Open Collector)
Lead Temperature (Soldering, 60 seconds)
Internal Power Dissipation (Note 1)
Ceramic DIP
Flatpak
NOTE

1. Rating applies to ambient temperatures up to $70^{\circ} \mathrm{C}$. Above $70^{\circ} \mathrm{C}$ derate linearly at $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Ceramic DIP and $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Flatpak.
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.7 V to +7.0 V
-0.5 V to +5.5 V
-0.5 V to +12 V $300^{\circ} \mathrm{C}$

730 mW
570 mW


## EQUIVALENT CIRCUIT (1/2 9614)



# $\mu \mathrm{A} 9615$ <br> DUAL DIFFERENTIAL LINE RECEIVER <br> FAIRCHILD LINEAR INTEGRATED CIRCUITS 

GENERAL DESCRIPTION - The $\mu \mathrm{A} 9615$ is a Dual Differential Line Receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 V supply. It can receive $\pm 500 \mathrm{mV}$ of differential data in the presence of high level ( $\pm 15 \mathrm{~V}$ ) common mode voltages and deliver undisturbed TTL logic to the output.
The response time can be controlled by use of an external capacitor. A strobe and a $130 \Omega$ terminating resistor are provided at the inputs. The output has an uncommitted collector with an active pull-up available on an adjacent pin to allow either "wire-or" or active pull up TTL output configuration.

- TTL COMPATIBLE OUTPUT
- high common mode voltage range
- ChOICE OF AN UNCOMMITTED COLLECTOR OR ACTIVE PULL-UP
- STROBE
- FULL MILItARY temperature range
- SINGLE 5 V SUPPLY VOLTAGES
- frequency response control
- $130 \Omega$ TERMINATING RESISTOR

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC1 Pin Potential to Ground Pin | -0.5 V to +7.0 V |
| Input Voltage Referred to Ground (Pins 5, 6, 7, 9, 10, 11) | $\pm 20 \mathrm{~V}$ |
| Voltage Applied to Outputs for HIGH Output State without Active Pull Up | -0.5 V to +13.2 V |
| Voltage Applied to Strobe | -0.5 V to +5.5 V |
| Lead Temperature (Soldering, 60 seconds) | $300^{\circ} \mathrm{C}$ |
| Internal Power Dissipation (Note 1) | 730 mW |
| $\quad$ Ceramic DIP |  |
| Flatpak | 570 mW |
| OTE <br> Rating applies to ambient temperatures up to $70^{\circ} \mathrm{C}$. Above $70^{\circ} \mathrm{C}$ derate linearly at $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for <br> the Ceramic DIP and $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Flatpak Package. |  |

$$
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

$$
\pm 20 \mathrm{~V}
$$

$$
-0.5 \mathrm{~V} \text { to }+13.2 \mathrm{~V}
$$

$$
300^{\circ} \mathrm{C}
$$

$$
730 \mathrm{~mW}
$$

$$
570 \mathrm{~mW}
$$

NOTE

1. Rating applies to ambient temperatures up to $70^{\circ} \mathrm{C}$. Above $70^{\circ} \mathrm{C}$ derate linearly at $8.3 \mathrm{~mW} / /^{\circ} \mathrm{C}$ for the Ceramic DIP and $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Flatpak Package.


EQUIVALENT CIRCUIT ( $1 / 2 \mu \mathrm{~A} 9615$ )


## FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION - The $\mu$ A9616 is a Triple Line Driver which meets the electrical interface specifications of EIA RS-232-C and CCITT V.24. Each driver in the $\mu \mathrm{A} 9616$ converts TTL/DTL logic level to EIA/CCITT levels for transmission between data terminal equipment and data communication equipment. The $\mu \mathrm{A} 9617$ performs the complementary functions. The output slew rate is internally limited and can be lowered by an external capacitor; all output currents are short circuit limited. The outputs are protected against RS-232-C fault conditions. A logic HIGH level on the inhibit terminal interrupts signal transfer and forces the output to a -VOUT or MARK state. The $\mu \mathrm{A} 9616$ is constructed on a single silicon chip using the Fairchild Planar* process.

## - INTERNAL SLEW RATE LIMITING <br> - NO EXTERNAL CAPACITORS REQUIRED <br> - THREE CHANNELS PER PACKAGE <br> - MEETS EIA RS-232-C AND CCITT V. 24 SPECIFICATIONS <br> - LOGICAL TRUE INHIBIT FUNCTION <br> - SUPPLY INDEPENDENT OUTPUT SWING <br> - OUTPUT CURRENT LIMITING

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Input or Inhibit Voltage
Output Signal Voltage
Maximum Power Dissipation (Note 1)
Storage Temperature Range
Operating Temperature
Lead Temperature (Soldering, 60 seconds)
Note 1: Perate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$
CONNECTION DIAGRAM (TOP VIEW)

TRUTH TABLE

| INPUT |  |  | INHIBIT |
| :--- | :--- | :--- | :--- |

(For Channel C, omit INPUT 2 Column)

EQUIVALENT CIRCUIT (One of three channels)


# $\mu \mathrm{A} 9617$ <br> TRIPLE EIA RS-232-C LINE RECEIVER 

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION - The $\mu \mathrm{A} 9617$ is a Triple Line Receiver designed to meet the terminator electrical requirements of EIA RS-232-C AND CCITT V.24. It receives line signals produced by the $\mu$ A9616, an EIA/CCITT driver, and converts them to TTL compatible logic levels. The inputs have a resistance between $3 \mathrm{k} \Omega$ and $7 \mathrm{k} \Omega$ and can withstand $\pm 25 \mathrm{~V}$. Each receiver can operate in either hysteresis or non-hysteresis (slicing) modes, and each receiver provides fail-safe operation as defined by Section 2.5 of RS-232-C. Noise immunity may be increased by connecting a capacitor between the response control pin and ground. The $\mu \mathrm{A} 9617$ is constructed on a single silicon chip using the Fairchild Planar* process.

- MEETS ALL EIA RS-232-C AND CCITT V. 24 SPECIFICATIONS
- FAIL-SAFE OPERATION
- HYSTERESIS OR NON-HYSTERESIS MODE
- INDIVIDUAL RESPONSE CONTROLS
- TTL COMPATIBLE OUTPUT
- SINGLE +5 V SUPPLY
ABSOLUTE MAXIMUM RATINGS


## Supply Voltage

Input Voltage
Output Current
Maximum Power Dissipation (Note 1) 25 mA 630 mW
Storage Temperature Range
Operating Temperature Range
Lead Temperature (Soldering, 60 seconds)

$$
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}
\end{array}
$$

Note 1. Derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$


EQUIVALENT CIRCUIT (One of three identical circuits)


# $\mu \mathrm{A} 9620$ <br> DUAL DIFFERENTIAL LINE RECEIVER <br> FAIRCHILD LINEAR INTEGRATED CIRCUIT 

GENERAL DESCRIPTION - The $\mu \mathrm{A} 9620$ is a Dual Differential Line Receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges. It can receive $\pm 500 \mathrm{mV}$ of differential data in the presence of HIGH level ( $\pm 15 \mathrm{~V}$ ) common mode voltages and deliver undisturbed TTL logic to the output. In addition to tine reception the $\mu \mathrm{A} 9620$ can perform many functions, a few of which are presented in the applications section. It can interface with nearly all input logic levels including CML, CTL, HLLDTL, RTL and TTL. HLLDTL logic can be provided by tieing the output to $\mathrm{V}_{\mathrm{CC} 2}(+12 \mathrm{~V})$ through a resistor. The outputs can also be wired-OR. The $\mu \mathrm{A} 9620$ offers the advantages of logic compatible voltages ( $+5 \mathrm{~V},+12 \mathrm{~V}$ ), TTL output characteristics, and a flexible input array with a high common mode range. The direct inputs are provided in addition to the attenuated inputs (normally used) to allow the input attenuation and response time to be changed by use of external components.

## - TTL COMPATIBLE OUTPUT

- HIGH COMMON MODE VOLTAGE RANGE
- WIRED-OR CAPABILITY
- DIRECT INPUTS (AD, BD)
- FULL MILITARY TEMPERATURE RANGE
- LOGIC COMPATIBLE SUPPLY VOLTAGES

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{\mathrm{CC}} 1$ Pin Potential to Ground Pin
Input Voltage Referred to Ground (Attenuator Inputs)
Voltage Applied to Outputs for HIGH Output State
$V_{\mathrm{CC} 2}$ Pin Potential to Ground Pin
Lead Temperature (Soldering, 60 seconds)
Internal Power Dissipation (Note 1)
Ceramic DIP
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
$\pm 20 \mathrm{~V}$
-0.5 V to +13.2 V
$\mathrm{V}_{\mathrm{CC} 1}$ to +15 V $300^{\circ} \mathrm{C}$

670 mW
570 mW

NOTE

1. Rating applies to ambient temperatures up to $70^{\circ} \mathrm{C}$. Above $70^{\circ} \mathrm{C}$ derate linearly at $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Ceramic DIP and $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Flatpak Package.

LOGIC DIAGRAM

EQUIVALENT CIRCUIT


## $\mu \mathrm{A} 9621$ <br> DUAL LINE DRIVER <br> FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION - The $\mu \mathrm{A} 9621$ was designed to drive transmission lines in either a differential or a single-ended mode. Output clamp diodes and back-matching resistors for $130 \Omega$ twisted pair are provided. The output has the capability of driving high capacitance loads. It can typically switch $>\mathbf{2 0 0} \mathrm{mA}$ during transients.

- TTL COMPATIBILITY
- TRANSMISSION LINE BACK-MATCHING
- OUTPUT CLAMP DIODES
- HIGH CAPACITANCE DRIVE
- HIGH OUTPUT VOLTAGE
- MILITARY TEMPERATURE RANGE

| ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired) |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Temperature (Ambient) Under Bias |  |
| VCC1 Pin Potential to Ground Pin |  |
| Input Voltage | $-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V}$ |
| Voltage Applied to Outputs | -2 V to $+\mathrm{VCC1}+1 \mathrm{~V}$ |
| $V_{\text {CC2 }}$ Pin Potential to Ground Pin | $\mathrm{V}_{\mathrm{CC}}{ }^{\text {do }}$ to +15 V |
| Lead Temperature (Soldering, 60 seconds) | $300^{\circ} \mathrm{C}$ |
| Internal Power Dissipation (Note) |  |
| Ceramic DIP | 670 mW |
| Flatpak | 570 mW |
| NOTE |  |
| Rating applies to ambient temperatures up the Ceramic DIP and $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Fla | arly at $8.3 \mathrm{~mW} /{ }^{\prime \prime} \mathrm{C}$ for |



## SCHEMATIC DIAGRAM (ONE SIDE ONLY)



# $\mu \mathrm{A} 9622$ <br> DUAL LINE RECEIVER <br> FAIRCHILD LINEAR INTEGRATED CIRCUIT 

GENERAL DESCRIPTION - The $\mu \mathrm{A} 9622$ is a Dual Line Receiver designed to discriminate a worst case logic swing of 2.0 V from a $\pm 10 \mathrm{~V}$ common mode noise signal or ground shift. A 1.5 V threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors and varies only $\pm 5 \%$ ( 75 mV ) over the military and industrial temperature ranges.

The $\mu \mathrm{A} 9622$ allows the choice of output states with the inputs open without affecting circuit performance by use of $\mathrm{S}_{3}{ }^{*}$. A $130 \Omega$ terminating resistor is provided at the input of each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output HIGH level can be increased to +12 V by tieing it to a positive supply through a resistor. The output circuits allow wired-OR operation.
${ }^{*} \mathrm{~S}_{3}$ connected to $\mathrm{V}_{\mathrm{CC}}$-open inputs causes output to be $\mathrm{V}_{\mathrm{OH}}$.
$\mathrm{S}_{3}$ connected to Ground-open inputs causes output to be $V_{\mathrm{OL}}$.

- TTL COMPATIBLE THRESHOLD VOLTAGE
- INPUT TERMINATING RESISTORS
- CHOICE OF OUTPUT STATE WITH INPUTS OPEN
- TTL COMPATIBLE OUTPUT
- HIGH COMMON MODE
- WIRE-OR CAPABILITY
- ENABLE INPUTS
- FULL MILITARY TEMPERATURE RANGE
- LOGIC COMPATIBLE SUPPLY VOLTAGES


## EQUIVALENT CIRCUIT



# $\mu \mathrm{A} 9624$ • $\mu \mathrm{A} 9625$ DUAL TTL, MOS INTERFACE ELEMENTS <br> FAIRCHILD LINEAR INTEGRATED CIRCUITS 

GENERAL DESCRIPTION - The $\mu \mathrm{A} 9624$ is a Dual 2-Input TTL Compatible Interface gate specifically designed to drive MOS. The output swing is adjustable and will allow it to be used as a data driver, clock driver or discrete MOS driver. It has an active output for driving medium capacitive loads.

The $\mu \mathrm{A} 9625$ is a dual MOS to TTL level converter. It is designed to convert standard negative MOS logic levels to TTL levels. The $\mu$ A9625 features a high input impedance which allows preservation of the driving MOS logic level.

Both the $\mu \mathrm{A} 9624$ and $\mu \mathrm{A} 9625$ are available in the 14 -lead Ceramic Dual In-Line Package and the $1 / 4 \times 1 / 4$ Flatpak.

NOTE: The TTL and MOS devices manufactured by Fairchild Semiconductor are considered as positive TRUE logic (the more positive voltage level is assigned the binary state of " 1 " or TRUE). Following MIL-STD-806B logic symbol specifications, the $\mu$ A9624 is represented as a NAND gate and the $\mu \mathrm{A} 9625$ as a non-inverting buffer. This convention (of assuming MOS as a positive TRUE logic) has not been uniformly accepted by the industry; therefore, it is necessary to note that with negative TRUE MOS logic (the more negative voltage level is assigned the binary state " 1 " or TRUE), the $\mu \mathrm{A} 9624$ acts as an AND gate and the $\mu \mathrm{A} 9625$ as an inverter.

## - TTL COMPATIBLE INPUTS/OUTPUT <br> - MOS COMPATIBLE OUTPUT/INPUTS <br> - LOW POWER

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin
Voltage Applied to Outputs for HIGH Output State ( $\mu \mathrm{A} 9624$ )
Voltage Applied to Outputs for HIGH Output State ( $\mu$ A9625)
Input Voltage (dc) ( $\mu$ A9624)
Input Voltage (dc) ( $\mu \mathrm{A} 9625$ )
$V_{D D}$ Pin Potential to Ground Pin
VDD Pin Potential to Tap Pin ( $\mu$ A9624)
VTAP
Internal Power Dissipation (Note 3)
Ceramic DIP
Flatpak
Lead Temperature (Soldering, 60 seconds)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{D D}$ to +10 V
$V_{D D}$ to $+V_{C C}$ value -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ value -0.5 V to +5.5 V
$V_{C C}$ to $V_{D D}$ -30 V to +0.5 V -30 V to +0.5 V
$\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
670 mW
570 mW
$300^{\circ} \mathrm{C}$

LOGIC DIAGRAMS
$\mu \mathrm{A} 9624$

~A9625


# رA9644 <br> DUAL HIGH VOLTAGE, HIGH CURRENT DRIVER FAIRCHILD LINEAR INTEGRATED CIRCUITS 

GENERAL DESCRIPTION - The $\mu A 9644$ is a Dual 4-Input NAND Gate whose output can sink 500 mA in the LOW state, and maintain 30 V in the HIGH state. The outputs are uncommitted collectors in a Darlington configuration which have typical saturation voltages of 0.8 V at low currents and 1.2 V at 500 mA . The inputs are TTL Compatible and feature input clamp diodes. The input fan in requirement is typically $1 / 2$ a normal DTL Unit Load. An input strobe common to both gates in provided, and an expander input node on each gate is available for input diode expansion. Separate ground pins are provided for each gate to minimize ground pin offset voltages at high current levels.

- 500 mA CURRENT SINKING CAPABILITY
- OUTPUT VOLTAGES UP TO 30 V
- LOW AVERAGE POWER, TYPICALLY 30 mW PER GATE
- HIGH SPEED, TYPICALLY 50 ns DELAY TIMES
- TTL COMPATIBLE INPUTS
- INPUT CLAMP DIODES
- LOW FAN IN LOADING REQUIREMENTS
- COMMON STROBE INPUT
- EXPANDER NODE FOR INPUT DIODE EXPANSION


## ABSOLUTE MAXIMUM RATING

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin
Input Voltages (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
Internal Power Dissipation (Note)
Lead Temperature (Soldering, 60 seconds)
note
Rating applies to ambient temperatures up to $70^{\circ} \mathrm{C}$. Above $70^{\circ} \mathrm{C}$ derate linearly at $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for the Ceramic DIP.

$-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +8.0 V
-0.5 V to +5.5 V
-0.5 V to +30 V
640 mA 730 mW
$300^{\circ} \mathrm{C}$


Fig. 1

CONNECTION DIAGRAM

# SN55107•SN75107•SN55108•SN75108 DUAL LINE RECEIVERS <br> FAIRCHILD LINEAR INTEGRATED CIRCUITS 

DESCRIPTION-The SN55107/75107 and SN55108/75108 are high speed, Two-Channel Line Receivers with common voltage supply and ground terminals. They are designed to detect input signals of 25 mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL compatible output logic levels. They feature high input impedance and low input currents which induce very little loading on the transmission line making these devices ideal for use in party line systems. The receiver input common mode voltage range is $\pm 3 \mathrm{~V}$ but can be increased to $\pm 15 \mathrm{~V}$ by the use of input attenuators. Separate or common strobes are available. The SN55107/75107 circuit features an active pull-up (totem pole output). The SN55108/75108 circuit features an open collector output configuration that permits wired-OR connections. The receivers are designed to be used with the SN55109/75109 and SN55110/ 75110 line drivers. The SN55107/75107 and SN55108/75108 line receivers are useful in high speed balanced, unbalanced and party line transmission systems and as data comparators.

- HIGH SPEED
- STANDARD SUPPLY VOLTAGES
- DUAL CHANNELS
- HIGH COMMON-MODE REJECTION RATIO
- HIGH INPUT IMPEDANCE
- HIGH INPUT SENSITIVITY
- INPUT COMMON-MODE VOLTAGE RANGE OF $\pm 3 \mathrm{~V}$
- SEPARATE OR COMMON STROBES
- TTL OR DTL DRIVE CAPABILITY
- WIRED-OR OUTPUT CAPABILITY (SN55108/75108 ONLY)
- HIGH DC NOISE MARGINS

CONNECTION DIAGRAM
(TOP VIEW)


## EQUIVALENT CIRCUIT



NOTE: Components shown with dashed lines are applicable to the SN55107 and SN75107 only.

## SN55109•SN75109•SN55110•SN75110 DUAL LINE DRIVERS <br> FAIRCHILD LINEAR INTEGRATED CIRCUITS

DESCRIPTION - The SN55109/75109 and SN55110 are Dual Line Drivers featuring independent channels with common supply voltage and ground terminals. The major difference between the SN55109/75109 and the SN55110/75110 drivers is the output-current specification. The output current is nominally 6 mA for the SN55109/75109 and 12 mA for the SN55110/75110. The driver circuits have a constant output that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off by appropriate logic levels at the inhibit inputs. The circuit also features an inhibit input that is common to both drivers, providing more circuit versatility. The common-mode voltage range of the driver outputs is -3 V to +10 V , which allows a common-mode voltage on the line without affecting the driver performance. For application information see SN55107•SN75107•SN55108• SN75108 Data Sheet.

- HIGH SPEED
- STANDARD SUPPLY VOLTAGES
- DUAL CHANNELS
- TTL INPUT COMPATIBILITY
- CURRENT-MODE OUTPUT (6mA or 12mA TYPICAL)
- HIGH OUTPUT IMPEDANCE
- HIGH COMMON-MODE OUTPUT VOLTAGE RANGE ( -3 V to 10 V )
- INHIBITOR AVAILABLE FOR DRIVER SELECTION
$\square$ - CO (TOP VIEW)


## EQUIVALENT CIRCUIT

## NOTES:

1. Component values shown are nominal.
2. Resistance values are in ohms.


# SN75450 <br> DUAL PERIPHERAL DRIVER <br> FAIRCHILD LINEAR INTEGRATED CIRCUITS 

GENERAL DESCRIPTION - The SN75450 is a versatile general purpose dual interface driver circuit that employs TTL or DTL logic. The SN75450 features two standard series 74 TTL gates and two uncommitted, high current, high voltage transistors offering the system designer the flexibility to tailor the circuit to his application. The SN75450 is useful in high speed logic buffers, power drivers, lamp drivers, relay drivers, line drivers, MOS drivers, clock drivers and memory drivers.

- HIGH SPEED
- 300 mA CURRENT CAPABILITY
- HIGH VOLTAGE CAPABILITY
- UNCOMMITTED OUTPUT DEVICES
- TTL OR DTL INPUT COMPATIBILITY

| ABSOLUTE NiAXIMUM RATINGS | +7 V |
| :--- | ---: |
| Supply Voltage (Note 1) | 800 mW |
| Internal Power Dissipation (Note 2) | 5.5 V |
| Input Voltage (Note 3) | 35 V |
| VCC to Substrate or Collector to Substrate Voltage | 35 V |
| Collector to Base Voltage | 5 V |
| Emitter To Base Voltage | 30 V |
| Collector to Base Voltage (Note 4) | 300 mA |
| Continuous Collector Current | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $300^{\circ} \mathrm{C}$ |

CONNECTION DIAGRAM (TOP VIEW)

14 LEAD DIP


