## MAINTENANCE

CONTENTS PAGE

1. GENERAL ..... 1
Features ..... 1
2. PHYSICAL DESCRIPTION ..... 2
Power-On-Jump Option ..... 4
3. FUNCTIONAL DESCRIPTION ..... 4
Timing ..... 4
Microprocessor ..... 4
Reset ..... 7
Power-On-Jump ..... 7
Input Output Ports ..... 7
Interrupts ..... 9
4. SPECIFICATIONS ..... 21
5. INSTALLATION ..... 23
Options ..... 23
6. MAINTENANCE ..... 24
Customer Support Service ..... 24
7. REFERENCE ..... 24
S-100 Bus ..... 24
Schematics and Replaceable Parts ..... 24
Engineering Change Orders ..... 24
IL.LUSTRATIONS ..... PAGE
Figure 2.1-Central Processing Unit - 8034393
Figure $2 \cdot 2$ - CPU I/O Cable - 800285 ..... 4
Figure 3-1 - Central Processing Unit Functional Block Diagram ..... 5
Figure 3-2 - Central Processing Unit Timing ..... 6
Table :-1 - S-100 Bus Signals Used By The CPU ..... 8
Table : - 2 - CPU I/O Port Address and Function ..... 11
ILLUSTRATIONS
PAGE
Table 4-1 - Central Processing Unit 803439 Specifications ..... 21
Table 7.1 - Dynabyte S-100 Bus Pin Assignments . ..... 25
Figure 7.1 - Central Processing Unit Logic Diagram ..... 30
Table 7-2 - Central Processing Unit Replaceable Parts List ..... 31
Table 7.3 - CPU Serial and Parallel I/O Port Pin Assignments ..... 36

## 1. GENERAL

1.01 This manual provides a physical and functional description and the operating theory necessary for effective field service of the Central Processing Unit (CPU) 803439. The CPU is sup)plied in the Dynabyte $5100 / 5200$ Computer Units.

Features
1.02 The CPU is designed for operation in the Dynabyte S-100 Bus. Features of the CPU include:

- A Z80 microprocessor.
- Switch-optioned Power-On-Jump to any 4 K byte boundary.
- Two software baud rate selectable I/O ports.
- I/O ports may be either RS-232C or 20 mA current loop interface.
- One 'T'TL 8 -bit parallel I/O port with Strobe and Data Ready lines.
- Solder masked pc board.
- Each CPU carries 30-day warranty on parts and labor.
- Each CPU pc assembly (PCA) is burned in for a minimum of 72 hours.
1.03 Operational features of the Dynabyte S-100 Bus are described functionally in both the 5100 and 5200 Computer Technical Manuals. Table $7-1$ in this manual summarizes the Dynabyte S-100 Bus pins by assignment and function.
1.04 Dynabyte maintains hardware and software compatibility with the Dynabyte S-100 Bus only. The CPU may not operate with all S-100 Bus computers. Contact Dynabyte, Inc., for specific applications.


## 2. PHYSICAL DESCRIPTION

2.01 The CPU is an integrated plug-in unit incorporating all the necessary components for a high-speed S-100 Bus processor including I/O ports. This printed circuit assembly (PCA) contains:
(1) A Z-80 microprocessor.
(2) A 8 MHz crystal-controlled clock for timing signals.
(3) A lateh to hold status information.
(4) Line drivers and receivers connected to the S-100 Bus.
(5) Voltage regulators for powering the CPU logic.

Figure 2-1 illustrates the CPU.

The PCA measures $5 \times 10$ inches. A 100-pin edge connector mates with the $\mathrm{S}-100$ Bus connector of the 5100/5200 Computer motherboard. This connector is offset by $5 / 8$ inch from the pc board centerline, i.e., the PCA cannot be inserted into the motherboard backwards.
2.03 Distinctive white silkscreened marking has been provided on the component side of the PCA.
(1) The card name, Dynabyte part number and a location for the serial number have been marked on the pc board. Some early CPUs have the serial number etched on the pc board.
(2) Component reference designators are marked where practical. They facilitate locating the individual part on the schematic or replaceable parts list. Refer to Part 7.

The CPU integrated circuits and some major components derive their reference designators from the row-column matrix silkscreened onto the pc board. Refer to Figure 2-1. Rows are A to C and columns are 1 to 15 . An integrated circuit located at the lower right corner is C15.
2.04 The PCA has three on-board regulators located at A1, B1 and C14.
(1) B1 provides +12 Vdc and is provided with an insulated heat sink.
(2) A1 provides +5 Vdc and is provided with an insulated heat sink.
(3) C14 provides -5 Vdc and is provided with an insulator.

If it becomes necessary to change one of these regulators, coat the mating surface with a thermal conductive cream. Secure the regulator to the surface with a screw and nut.

NOTE

> The PCA should never be inserted or removed from the bus when the ac line is connected to the computer.


Strap Options



Figure 2.2 - CPU Port I/O Cable - 800285
2.05 The three groups of $1 / 0$ port signals are exchanged with the external data terminals over a 50 -conductor connector located along the top edge. The (PPU I/O Cable, 800285, mates with this connector and extends the signals to the rear panel of the $5100 / 5200$ Computer Unit. This is a 50 -conductor flat cable.

IMPORTANT

Multi-conductor I/O cables are polarized with a painted strip on conductor one. This conducter is terminated at pin One of the connector. This marking convention serves to polarize mating connectors.

Power-On-Jump Option
2.06 A five-position DIPswiteh located at A7 and designated SW1 performs two functions:
(1) Positions 1 to 4 set the high order four-bit address when Power-On-Jump option is enabled. A15, A14, A13 and A12 correspond to 5 to 2 silkscreened next to the switch.
(2) Posithon 5 enables the Power-On-dump frature. The switch is open in Dynabyte Disk Storage Systems.

## 3. FUNCTIONAL DESCRIPTION

3.01 The basic function of a Central Processing Unit (CPU) within a computer system is to accept data and instructions, perform the operations and deliver data back out.
3.02 Figure 3-1 illustrates CPU 803439 in block diagram and should be used in conjunction with the CPU logic diagram in Part 7 for the description which follows. Table 3-1 tabulates the $S-100$ Bus signals used by the CPU.

## NOTE

## A * suffix to a signal name indicates a logical NOT and active low.

## Timing

3.03 CLO(K - An 8 MHz crystal-controlled oscillator establishes the timing reference; for the CPU and the S-100 Bus.
(1) 1 U is the timing reference for UART 1. The UART divides this signal down to a software-controlled data communication line rate of from 110 to 76,800 baud.
(2) 2 U is the timing reference for UART 2. Its function is similar to (1) above.
(3) CLOCK is a $2 \mathrm{MHz} 40 \%-60 \%$ duty cycle clock supplied to the $\mathrm{S}-100$ Bus.
(4) 4 MHZ PHASE 2 is the master timing signal supplied to the S-100 Bus.
(5) $\Phi$ is supplied to the microprocessor. Refer to Figure 3-2.

## Microprocessor

3.04 The principle element of the CPU is the Microprocessor ( $\mu \mathrm{P}$ ). It addresses other CPU elements over an internal 16-Bit Address Bus.
(1) Address Buffers - are tri-state devices which comnect to the S-100 Address Bus,
A0 - A15.
(2) UARTI. I 1 RI and Control - for data communication prit addressing.


Figure 3-1 - Central Processing Unit Functional Block Diagram

Communications are handled by an 8 -Bit bidirectional data bus. The internal data bus is tri-state.
(3) Data In Buffers - connect to S-100 Bus Data In Lines DI0 - DI7.
(4) Data Out Buffers - connect to S-100 Bus Data Out Lines DO0 - DO7.
(5) UART I, UART2-for data communications.
(6) Power-On-Jump - where it conveys the jump address when this feature is enabled.
Refer to 3.07.

The $\mu \mathrm{P}$ initiates five control signals to the $\mathrm{S}-100$ Bus from Control Logic during processing
operations. The Control Logic consists of data latches.
(7) pSYNC identifies the beginning of a processing cycle. Refer to Figure 3-2.
(8) pWR * signifies the presence of valid data on the Data Out Bus, DO0 - DO7.
(9) pDBIN requests data from the Data In Bus, DI0 - DI7.
(10) pHLDA is used in conjunction with HOLD* to coordinate bus master transfer operations.
(11) MWRT is the write to memory.


4 MHz Phase 2


Clock


小1U



Z 80 MREQ


Z80 IORO

pSYNC MREO Cycle

pSYNC IOROCycle


Figure 3－2－Central Processing Unit Timing

In addition, the $\mu \mathrm{P}$ supplies seven status lines to the S-100 Bus from Status Logic during processing operations. The Status Logic consists of latches.
(12) sHL'TA acknowledges a HL'T instruction has been executed.
(13) sM1 indicates the current cycle is an op-code fetch.
(14) sWO* identifies a bus cycle which transfers data from the CPU to a device.
(15) sINTA identifies the bus input cycle(s) that may follow an accepted interrupt request presented on S-100 Bus INT* Line.
(16) sMEMR identifies the bus input cycle(s) which transfer data from memory to the CPU which are not interrupt acknowledge instruction fetch cycle(s).
(17) sINP indicates the data transfer bus cycle is from an input device.
(18) sOUT indicates the data transfer bus cycle to an output device.
3.05 Two S-100 Bus lines are input directly to the $\mu \mathrm{P}$.
(1) HOLD* is the Hold Request line and is used by temporary bus masters to request control of the bus from the CPU. Refer to 3.04 (10) above.
(2) NMI* is the non-maskable interrupt. It has priority over the maskable interrupts. Refer to 3.14 .

## Reset

3.06 The Reset may be activated in either of two ways.
(1) An $\mathrm{S}-100$ Bus request reset is received. The RESET line goes low, e.g., when the computer operator keys the Front Panel RESET.
(2) AC power is applied to the computer system.

A Power On Clear (POC) is issued from Reset to the S-100 Bus POC' line and the CPU Power On $J u m p$ circuit. P()(** is the master reset line for the Dynabyte system.

## Power-On-Jump

3.07 Option switches on the CPU provide a starting address for the CPU after a POC* is issued. The Power On Jump provides for the $\mu \mathrm{P}$ to jump to any high-order 4 -Bit address enabled and set by the 5-position I)IP Switch. This starting address is output to the $\mu \mathrm{P}$ over the internal data bus.

## Input Output Ports

3.08 UARTControl monitors status and supplies controls to two input output (I/O) ports on the CPU.
(1) UART 1 - address 80 H to 8 FH is a serial port.
(2) UART 2 - address 90 H to 9 FH can be configured to be a serial port and a 8 -Bit parallel port.

Both of these ports have their operating parameters, e.g., baud rate, parity check, serial or parallel operation through software. The Operating System initializes the I/O ports when the system is reset.
3.09 I wo serial data communications configurations are supported by the UARTs.
(1) 20 mA current loop.
(2) EIA RS-232C Data In, Out and Signal Common. Terminal Ready is monitored at Pin 5 of the DB-25S connector. All these lines are at RS-232C voltage levels. Modem control and status lines are at TTL levels.

Table 7-3 tabulates the Rear Panel DB-25S receptacle pin assignments for these ports.
3.10 CPU strap options provide for setting four modem control lines to RS-232C high or low. These are labeled on Figure 7-1, CPU schematics, as:
(1) $\mathrm{RTS} 1^{*}$
(2) DTR1*

Table 3-1 S 100 Bus Signals Used By The CPU

| Name | Pin | Function |
| :---: | :---: | :---: |
| 4 MHZ PHASE 2 | 24 | The master timing signal for the bus. |
| $\mathrm{A} 1-\mathrm{A} 15$ | Various | Address bits 0 through 15. |
| ADSB* | 22 | The control signal to disable the 16 address signals. |
| CLOCK | 49 | $2 \mathrm{MHz}(0.5 \%) 40 \%-60 \%$ duty cycle. Not required to be synchronous with any other bus signal. |
| DI0-DI7 | Various | Data in bits 0 through 7. |
| DO0- DO7 | Various | Data out bits 0 through 7. |
| DODSB* | 23 | The control signal to disable the 16 address signals. |
| MWR'T | 68 | A bus memory write signal. pWResOUT* (logic equation). This signal must follow pWR * by not more than 30 ns . |
| NMI* | 12 | Nonmaskable interrupt. |
| POC* | 99 | The Master Reset signal. The Power-On-Clear signal for all devices. When this signal goes low, it must stay low for at least 10 ms . |
| RESET* | 75 | Requests the reset of all bus master devices. Connects to the Front Panel Reset Switch and activates POC*. |
| VI2* | 6 | Vectored interrupt line 2. |
| pDBIN | 78 | The control signal that request data on the DI bus. |
| pHLDA | 26 | A control signal used in conjunction with HOLD* to coordinate bus master transfer operations. |
| HOLD* | 74 | The control signal used in conjunction with pHLDA to coordinate bus master transfer operations. |
| pINT* | 73 | The primary interrupt request line. |
| pSYNC | 76 | The control signal identifying the beginning of a processor cycle. |
| pWR* | 77 | The control signal signifying the presence of valid data on DO bus. |
| sHLTA | 48 | The status signal which acknowledges that a HLT instruction has been executed. |
| sINP | 46 | The status signal identifying the data transfer bus cycle from an input device. |

Table 3-1 - S-100 Bus Signals Used By The CPU (Continued)

| Name | Pin | Function |
| :--- | :--- | :--- |
| sINTA | 96 | 44 |
| sM1 | 47 |  |
| sMEMR | The status signal identifying the bus input cycle(s) that may follow <br> an accepted interrupt requested present on INT*. <br> The status signal which indicates that the current cycle is an <br> op-code fetch. <br> The status signal identifying bus cycles which transfer data from <br> memory to a bus master, which are not interrupt acknowledge <br> instruction fetch cycle(s). <br> sOUT <br> sRFSH* | The status signal identifying bus cycles which reference memory <br> read, write or refresh. <br> The status signal identifying the data transfer bus cycle to an <br> output device. <br> sWO* |
| 65 | The status signal identifying the current address on A0 - A6 is a <br> dynamic memory refresh address. |  |
| The status signal identifying a bus cycle which transfers data |  |  |
| from a bus master to a slave. |  |  |

(3) $\mathrm{RTS} 2 *$
(4) DTR2*

Part 5 explains the installation procedure.
3.11 An 8-Bit parallel I/O port is also supported by $U A R T 2$. The input lines are:
(1) INO - IN7, the Data In lines,
(2) READY*
(3) SENSE
(4) PORT*
(5) OUTBUSY*

The output lines are:
(6) OUT0 - OUT7, the Data Out lines,
(7) OUT STROBE
(8) FLAG1 OUT*
(9) FLAT2 OUT*
3.12 Ten interval timers are part of the two UARTs. Each timer may be counted down from a programmed count of 1 to 255 . Each count is $64 \mu \mathrm{~s}$, resulting in intervals of $64 \mu \mathrm{~s}$ to 16.32 ms . At zero an interrupt pending bit is set and under program control can generate an interrupt to the $\mu \mathrm{P}$.
3.13 Pin 55, Real Time Clock, of the S-100 Bus is monitored. RTC is at the ac line frequency. It's sine wave undergoes wave shaping and is supplied to UARTI sense input. The sense input can be programmed to set a status bit or cause an interrupt in synchronism with the ac line frequency. The Operating System may use this for time-of-day applications.

## Interrupts

3.14 In addition to INT*, the maskable interrupt, and NMI*, the non-maskable interrupt, supplied from the $\mathrm{S}-100$ Bus, the UARTs provide the CPU with sixteen individually maskable interrupts. Group 1 includes:
(1) Timer 1
(2) Timer 2
(3) Real Time Clock
(4) Timer 3
(5) Serial 1 Receive Data Available
(6) Serial 1 Transmitt Buffer Empty
(7) Timer 4
(8) Timer 5 or CTS2* Line.

Group 2 includes:
(9) Timer 6
(10) Timer 7
(11) Parallel Port Int. or S-100 Bus VI2*
(12) Timer 8
(13) Serial 2 Receive Data available
(14) Serial 2 Transmit Buffer empty
(15) Timer 9
(16) Timer 10 or Parallel Port Input Bit 7

Timer 5 and Timer 10 interrupt are under program control and can be changed from the timer to the signal external to UART. The 16 interrupt conditions are listed in order of priority within their group. Group 2 has priority over Group 1 interrupts.
3.15 Table 3-2 lists the I/O ports by address and provides a brief description of the bit functions.

Table 3-2 - CPU I/O Port Address and Function

| Port | Name | Bit | Function |
| :---: | :---: | :---: | :---: |
| 80H | Input Serial 1 Receive Data | 7-0 | Contain the data byte received by Serial 1. |
| 81 H | Input Device Status <br> Terminal Ready <br> Terminal Ready <br> Ready* <br> Sense <br> Out Busy* <br> Real Time Clock | 7 <br> 6 <br> 5 <br> 4 <br> 3 <br> 2 <br> 1 <br> 0 | A high indicates an RS-232C high level at Pin 5 of DB-25S Serial 2. A low indicates an RS-232C low level. <br> A high in Bit 6 indicates a TTL high level at Pin 6 of DB-25S connector Serial 2. A low indicates a TTL low level. <br> Same as Bit 7 above except for Serial 1. <br> Same as Bit 6 above except for Serial 1. <br> A high indicates that Pin 10 of DB-25S parallel I/O connector has been strobed high to low. Bit 2 of Port 87 resets IN-RDY and therefore must be a low before the strobe. A low indicates Ready* has been sent. <br> A high indicates that Pin 11 of DB-25S connector parallel I/O is at a TTL high. A low indicates a TTL low. <br> A high indicates that Pin 23 of DB-25S connector parallel I/O is a TTL low. A low indicates a TTL high. <br> Alternately high and low at the ac line frequency rate. |
| 82H | Input Group 1 <br> Interrupt Address | 7-0 | This port reads the highest priority Group 1 interrupt currently requesting CPU attention. This address is the restart instruction Op-Code that will be executed by the CPU when and if interrupts are enabled and interrupt acknowledge is returned by the CPU. The following table lists port contents in order of priority, highest first. |

Table 3-2 - CPU I/O Port Address and Function (Continued)

| Port | Name | Bit | Function |
| :---: | :---: | :---: | :---: |
|  |  |  | This port can be used to service interrupts by polling. After reading, the highest priority interrupt is reset. If none are pending 0 FFH will be read. When interrupts re-enabled and unmasked, the indicated restart instruction will be executed. |
| 83H | Input Serial 1 Status |  |  |
|  | Start Bit Detect (SBD) | 7 | A high indicates that Serial 1 has received the start bit of an incoming character. This bit remains high until the entire character is received or until a reset command is issued. This bit is used for testing. |
|  | Full Bit Detect (FBD) | 6 | This bit is identical to bit above except that it indicated the first data bit in an incoming character instead of the start bit. |
|  | Interrupt Pending (IPB) | 5 | A high indicates that one or more Group 1 interrupts have been requested and are unmasked. This bit is high when a Group 1 hardware interrupt is requested of the CPU. This bit is used to service interrupts via polling. |
|  | Transmit Buffer Empty (TBE) | 4 | A high indicates that Serial 1 Transmit Buffer is ready to accept a character. The Serial Transmitter is buffered and the user may load a new character even before the previous character is totally transmitted. TBE is set high by the reset command and can request a Group 1 interrupt. |
|  | Received Data Available (RDA) | $\cdots$ | RDA is set high when the Serial 1 Receiver buffer is loaded with a new character and remains high until the buffer is read or a reset Serial 1 command is received. If the buffer is not read before the next character is received, the new character will overwrite the old and set the overrun error flag. RDA can request a Group 1 interrupt. |
|  | Serial Received (SRB) | 2 | Monitors the Serial 1 Data Input Signal which provides break character detection. A high indicates a high at the Serial Data Input and a low indicates a low. |
|  | Overrun Error (ORE) | 1 | A high indicates that a new character has been loaded into the Serial 1 receiver buffer before the old character was read. The old character is lost. ORE is cleared each time Port 83 H is read or when a reset Serial 1 command is received. |

Table 3-2 - CPU I/O Port Address and Function (Continued)


Table 3-2-CPU I/O Port Address and Function (Continued)

| Port | Name | Bit | Function |
| :---: | :---: | :---: | :---: |
|  |  |  | (3) All Group 1 interrupts are cleared except TBE and Timers 1 through 5 are inhibited. <br> (4) If BRK and RST are high together, RST will override. RST is not latched. |
| 85H | Output Serial 1 Baud Rate <br> Stop Bits <br> Rate | 7 <br> 6.0 <br> 6 <br> 5 <br> 4 <br> 3 <br> 2 <br> 1 0 | A high selects one stop bit and a low selects two stop bits for Serial 1. <br> A high in Bit 6 through Bit 0 selects the indicated Serial 1 baud rate as standard or high depending on HBR of Port 84 H . If more than one bit is high, the highest rate will prevail. <br> 9,600 or 76,800 baud <br> 4,800 or 38,400 baud <br> 2,400 or 19,200 baud <br> 1,200 or 9,600 baud <br> 300 or 2,400 baud <br> 150 or 1,200 baud <br> 110 or 880 baud |
| 86H | Output Serial 1 Transmit Data | 7-0 | Loaded with the data byte to be transmitted on Serial 1. |
| 87H | Output Device Control Word <br> Reset In-Ready <br> Out Strobe | 6 5 5 4 | All bits are latched between Port 87 H outputs. <br> A high will output a TTL low at Pin 4 of DB-25S connector Serial 2. A low will output a high. <br> A high will output a TTL low at Pin 20 of DB-25S connector Serial 2. A low will output a high. <br> Same as Bit 7 above for Serial 1. <br> Same as Bit 6 above for Serial 1. <br> A high will reset the parallel ready edge triggered latch. A low will allow ready to go high on the high-to-low transition of Pin 10 of DB-25S parallel I/O. <br> A high will output a TTL low at Pin 24 of DB-25S parallel I/O. A low will output a TTL high. |

Table 3-2 - CPU I/O Port Address and Function (Continued)

| Port | Name | Bit | Function |
| :---: | :---: | :---: | :---: |
|  | Flag 2 Out* <br> Flag 1 Out* | 1 <br> 0 | A high will output a TTTL low at Pin 25 of DB- 25 S parallel I/O. A low will output a TTL high. <br> A high will output a TTL low at Pin 12 of DB-25S parallel I/O. A low will output a TTTL high. |
| 88H | Output Group 1 Interrupt Mask <br> Timer 5 or Serial 2 Terminal Ready <br> Timer 4 <br> TBE (Serial 1) <br> RDA (Serial 1) <br> Timer 3 <br> Real Time Clock <br> Timer 2 <br> Timer 1 | $\begin{aligned} & 7 \\ & 6 \\ & 5 \\ & 4 \\ & 3 \\ & 2 \\ & 2 \\ & 1 \\ & 0 \end{aligned}$ | Each bit of the Group 1 interrupt mask corresponds to one of the eight Group 1 interrupts. A high will enable and a low will inhibit that interrupt. The interrupt request is latched independently of the mask and therefore will remain active if masked until a reset occurs or the mask is changed and the interrupt acknowledged. |
| 89H | Output Timer 1 Count | 7-0 | This port is loaded with the count to start Timer 1. The count is then decremented by one every 64 microseconds until zero. At zero an interrupt is requested at the priority level of the timer if it is unmasked. Maximum time interval is $255 \times 64 \mu \mathrm{~s}=16.32 \mathrm{~ms}$. Loading a zero will cause an immediate interrupt request. A count may be changed any time. If the HBR bit of Port 84 H is high, the count rate is $8 \mu \mathrm{~s}$ instead of 64 for Timers 1 through 5. |
| 8AH | Output Timer 2 Count | 7-0 | Same as Port 89H for Timer 2. |
| 8BH | Output Timer 3 Count | 7-0 | Same as Port 89H for Timer 3. |

Table 3-2 - CPU I/O Port Address and Function (Continued)

| Port | Name | Bit | Function |
| :--- | :--- | :--- | :--- |
| 8CH | Output Timer 4 Count | $7-0$ | Same as Port 89H for Timer 4. |
| 8DH | Output Timer 5 Count | $7-0$ | Same as Port 89H for Timer 5. |

Table 3-2 - CPU I/O Port Address and Function (Continued)

| Port | Name | Bit | Function |
| :---: | :---: | :---: | :---: |
|  | Interrupt Pending (IPB) <br> Transmit Buffer Empty (TBE) <br> Received Data (RDA) <br> Serial Received (SRB) <br> Overrun Error (ORE) <br> Frame Error (FEB) | S | the entire character is received or until a reset command is issued. This bit is used for testing. <br> A high indicates that one or more (iroup 2 interrupts have been requested and are unmasked. This bit is high when a Group 2 hardware interrupt is requested of the CPU. This bit is used to service interrupts via polling. <br> A high indicates that Serial 2 Transmit Buffer is ready to accept a character. The Serial Transmitter is buffered and the user may load a new character even before the previous character is totally transmitted. TBE is set high by the reset command and can request a Group 2 interrupt. <br> RDA is set high when the Serial 2 receiver buffer is loaded with a new character and remains high until the buffer is read or reset Serial 2 command is received. If the buffer is not read before the next character is received, the new character will overwrite the old and the overrun error flag. RDA can request a Group 1 interrupt. <br> Monitors the Serial 2 data input signal which provides break character detection. A high indicates a high (marking) at the serial data input and a low (spacing) indicates a low. <br> A high indicates that a new character has been loaded into the Serial 2 receiver buffer before the old character is lost. ORE is cleared each time Port 93H is read or when a reset Serial 2 command is received. <br> A high indicates that an incorrect number of stop bits have been received on Serial 2. FEB is cleared each time Port 39 H is read or when a reset Serial 2 command is received. |
| 94H | Output Serial 2 Command <br> Test (TB5) | 7 6 | Not used. <br> Not used. <br> TB5 is a test bit that should be low at all times. TB5 is latched between outputs to Port 94 H . |

Table 3-2 - CPU I/O Port Address and Function (Continued)

\begin{tabular}{|c|c|c|c|}
\hline Port \& Name \& Bit \& Function \\
\hline \& \begin{tabular}{l}
High Baud (HBR) \\
Inta Enable (INE) \\
Int7 Select (IN7) \\
BREAK (BRK) \\
RESET (RST)
\end{tabular} \& 4
3
3

2
1
1

0 \& | A high multiplies the Serial 2 standard baud rate by 8 and divides the standard count rate by 8 . A low sets the standard baud rate and count. HBR is latched between outputs to Port 94 H . |
| :--- |
| A high will enable Group 2 unmasked interrupts to gate a restart instruction to the processor during interrupt acknowledge time. A low in INE will cause no restart instruction to be gated even though an interrupt has been generated. An interrupt with no gated restart instruction will default to RST7. NE is latched between outputs to Port 94 H . |
| A high connects an interrupt 7 (RST7) request to the low to high transition of parallel port bit 7. A low of IN7 connects interrupt 7 to timer 10 zero count. IN7 is latched between outputs to Port 94 H . |
| A high will cause Serial 2 transmitter to send a break character (continuous spacing). A low will set Serial 2 to normal operation. If RST and BRK are both high, RST will override (see below). BRK is latched between outputs to Port 94 H . |
| A high will: |
| (1) Clear Serial 2 receive register and set low: SBD, FBD, RDA, ORE and BEF. Receiver buffer will contain last received character 2. |
| (2) Serial 2 transmitter data output is set high (marking) and TBE is set high. |
| (3) All Group 2 interrupts are cleared except TBE and Timers 6 through 10 are inhibited. |
| (4) If BRK and RST are high together, RST will override. RST is not latched. | <br>

\hline 95 H \& | Output Serial 2 Baud Rate |
| :--- |
| Stop Bits |
| Rate | \& 7


$6-0$ \& | A high selects one stop bit and a low selects two stop bits for Serial 2. |
| :--- |
| A high in bit 6 through bit 0 selects the indicated Serial 2 baud rate as standard/high depending on the HBR of Port 94 H . If more than one bit is high, the highest rate will prevail. | <br>

\hline
\end{tabular}

Table 3-2 - CPU I/O Port Address and Function (Continued)

| Port | Name | Bit | Function |
| :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 6 \\ & 5 \\ & 4 \\ & 3 \\ & 2 \\ & 1 \\ & 0 \end{aligned}$ | 9,600 or 76,800 baud <br> 4,800 or 38,400 baud <br> 2,400 or 19,200 baud <br> 1,200 or 9,600 baud <br> 300 or 2,400 baud <br> 150 or 1,200 baud <br> 110 or 880 baud |
| 96H | Output Serial Transmit Data | 7-0 | Loaded with the data byte to be transmitted on Serial 2. |
| 97H | Output Parallel Port Data | 7-0 | Data output on this port will appear latched at TTL levels at the parallel port DB-25S connector. |
| 98H | Output Group 2 Interrupt Mask <br> Timer 10 or Parallel Bit 7 <br> Timer 9 <br> TBE (Serial 1) <br> RDA (Serial 1) <br> Timer 8 <br> Port Interrupt or VI2 <br> Timer 7 <br> Timer 6 |  | Each bit of the Group 2 interrupt mask corresponds to one of the eight Group 2 interrupts. A high will enable and a low will inhibit that interrupt. The interrupt request is latched independently of the mask and, therefore, will remain active if masked until a reset occurs or the mask is changed and the interrupt acknowledged or polled. |
| 99H | Output Timer 6 | 7-0 | This port is loaded with the count to start Timer 6. The count is then decremented by one every $64 \mu \mathrm{~s}$ until zero. At zero an interrupt is requested at the priority level of the timer if it is unmasked. Maximum time interval is: |

Table 3-2 - CPU I/O Port Address and Function (Continued)

| Port | Name | Function |  |
| :--- | :--- | :--- | :--- |
|  |  | $255 \mathrm{x} \quad 64 \quad \mu \mathrm{~s}=16.32 \mathrm{~ms}$ <br> Loading a zero will cause an immediate interrupt <br> request. A count may be changed any time. If the <br> HBR bit of Port 94H is high, the count rate is 8 $\mu \mathrm{s}$ <br> instead of 64 for Timers 6 through 10. |  |
| 9AH | Output Timer 7 Count | $7-0$ | Same as Port 99H for Timer 7. |
| 9BH | Output Timer 8 Count | $7-0$ | Same as Port 99H for Timer 8. |
| 9CH | Output Timer 9 Count | $7-0$ | Same as Port 99H for Timer 9. |
| 9DH | Output Timer 10 Count | $7-0$ | Same as Port 99H for Timer 10. |
| 9EH |  | $7-0$ | Not used. |
| 9FH |  | $7-0$ | Not used. |

## 4. SPECIFICATIONS

4.01 Table 4-1 summarizes the CPU, 803439, functional and physical performance
specifications. Minor deviations from these specifications which do not affect the computer system operation are excluded from the Dynabyte, Inc. warranty.

Table 4-1 - Central Processing Unit 803439 Specifications

| PARAMETER | CHARACTERISTICS |
| :---: | :---: |
| Processor Section <br> Microprocessor <br> Clock Rate <br> Instruction Set <br> Interval Timer <br> Number <br> Time Unit <br> Range <br> Interrupt | ```Z-80A 4MHz 158 10 64 \mus per count 8 s per count under program control 1 to 255 units ( }8\mu\textrm{s}-16.32\textrm{ms} Interrupts on count 0 under program control.``` |
| Real Time Clock <br> Frequency <br> Indication <br> Interrupts <br> Number <br> Priority, highest | Ac line synchronous <br> Sets status bit or causes interrupt <br> 16 <br> Timer 6 <br> Timer 7 <br> Port interrupt <br> Timer 8 <br> Serial 2 Receive Data available <br> Serial 2 Transmit Data available <br> Timer 9 <br> Timer 10 or Parallel Port Input Bit 7 <br> Timer 1 <br> Timer 2 <br> Real Time Clock <br> Timer 3 <br> Serial 1 Receive Data available <br> Serial 1 Transmit Buffer empty <br> Timer 4 |
| Levels of Interrupt Masking <br> Level 1 <br> Level 2 <br> Off-Card Interrupts | Masks all interrupts Individual masking or interrupts <br> One maskable <br> One unmaskable |

Table 4-1 - Central Processing Unit 803439 Specifications (Continued)

| PARAMETER | CHARACTERISTICS |
| :---: | :---: |
| Input/Output Section Serial Ports Rates | 2 <br> $110,150,300,800,1200,2400,4800,9600,19,200,38,400$, 76,800 baud |
| Rate Selection | Software programmable |
| Connector | DB-25S, refer to Table 7-2 for pin assignments |
| Data In | RS-232C |
| Data Out | RS-232C |
| Signal Common | RS-232C |
| Data ln | 20 mA current loop |
| Data Out | 20 mA current loop |
| Parallel Port |  |
| Input | 8 bits |
| Ready flag | Edge triggered |
| Sense | 1 bit |
| Output | 8 bits |
| Strobe | 1 bit |
| Flags |  |
| Connector | DB-25S, refer to Table 7-2 for pin assignments |
| Power Requirements |  |
| +16 Volt Bus | Regulated to +12 Vdc |
| +8 Volt Bus | Regulated to +5 Vdc |
| -16 Volt Bus | Regulated to -12 Vdc |
| Operating 'Temperature | $10^{\circ}$ to $32^{\circ} \mathrm{C}\left(50^{\circ}\right.$ to $\left.95^{\circ} \mathrm{F}\right)$ |
| Relative Humidity | 20\% to $80 \%$ |
| Dimension, width | 25.4 cm (10.0 in.) |
| , depth | 1.5 cm ( $0.6 \mathrm{in}$. ) |
| , height | 12.7 cm ( 5.0 in.$)$ |
| , Weight | $328.9 \mathrm{~g}(11.6 \mathrm{oz}$. |

5. INSTALLATION
5.01 Refer to the 5100/5200 Computer Unit Technical Manual for unpacking, inspection and return of material procedures.

NOTE

> Always check the PCA options agree with the individual system equipment configuration before turning on the Dynabyte computer system.

## Options

5.02 Power-On-Jump is enabled by SW 1 on the CPU. This feature should not be optioned in Dynabyte Disk Operating Systems. In these applications the switches should be set as shown in Figure 2-1. The switch functions by position are silkscreened on the pc board to the right of the switch. Closing switch position:
(1) Sets high order Address Bit 12.
(2) Sets high order Address Bit 13.
(3) Sets high order Address Bit 14.
(4) Sets high order Address Bit 15.
(5) Enables the Power-On-Jump to the address set in positions 1 to 4 .
5.03 RS-232C Levels - CPU modem control lines labled:
(1) RTS1*
(2) DTR1*
(3) RTS2*
(4) DTR*
on CPU schematic, Figure 7-1, can be strapped
 installation requirements. Refer to Figure 2-1 for the procedure which follows.

| STEP | PROCEDURE |
| :---: | :--- |
| 1 | Using a sharp blade, cut one or more <br> Traces at the silkscreened " X " on the <br> pc board. The silkscreened numbers <br> correspond to the control lines listed <br> above. This opens the line(s) between <br> the lines driver(s) and the output <br> line(s). |
| 2 | Install an insulated \#22 strap between <br> the hole marked ( + ) or ( - ) to the hole <br> next to the cut trace. This pulls the <br> control line high or low. |
| 3 | Repeat Step 2 to the next cut line. |

5.04 The CPU can be installed in any of the 12 card cage positions. As a matter of cabling convenience, it should be installed as shown in Figure 2-3 of the 5100/5200 Computer Unit Technical Manual.

| STEP | PROCEDURE |
| :---: | :---: |
| 1 | Install the CPU Port I/O Cable 800285 <br> to the Rear Panel of the 5100/5200 <br> Computer Unit. The Connector PC <br> Assembly is secured to the rear panel <br> by the six 4-40 DB-25S connector <br> nuts. |
| Install the CPU into the card cage. |  |
| The NOTE <br> are polarized with a stripe on <br> conductor 1. |  |
| Connect the Port I/O Cable to the <br> CPU. Be sure the cable connector <br> Pin 1 mates with P1 silkscreened onto <br> the CPU pc board. |  |

## 6. MAINTENANCE

6.01 The CPU 803439 is a result of several years of design, development and modern electronic manufacturing. The pc assembly is designed around the latest semiconductors and integrated circuits. All components operate at relatively low power and components dissipating power are heat sinked. Each CPU is burned in at the Dynabyte factory for 72 hours before shipment.
6.02 No routine maintenance should be performed to the CPU.

## Customer Support Service

6.03

Maintenance and procedures described in this manual should be performed in accordance with local instructions and the individual user's maintenance plan. Maintenance and repair of the CPU during the warranty period should be limited to returning the pe assembly to Dynabyte, Inc. The Dynabyte Customer Support staff is available by telephone for assistance in troubleshooting and recommendations for repairs. All communications and material should be directed to:

> DYNABYTE, INC.
> Customer Support
> 521 Cottonwood Drive
> Milpitas, CA. 95035
> (408) 263-1221

> Telex 346-359

The 5100/5200 Technical Manual, Part 6, outlines the procedure for returning material.

NOTE
D.ynabyte Authorized Service Centers (ASC) are staffed with factory-trained technicians that are supplied with technical manuals and routinely receive service bulletins and design change information on Dynabyte equipment.

## 7. REFERENCE

S-100 Bus
7.01 Table 7-1 tabulates the Dynabyte S-100 Bus pins by assignment and function.

## Schematics and Replaceable Parts Lists

7.02 Figure 7-1 will furnish the user with the schematic diagram for the CPU 803439. Table $7-2$ is the replaceable parts list for the CPU indexed by reference designator appearing on the schematic. Enough information is furnished so the maintenance technician should be able to purchase replaceable parts from a local supplier or make a substitution if necessary. CPUs as completed assemblies, ROMs and other special parts should be ordered directly from Dynabyte Customer Support Service.

## Engineering Change Notices

7.03 Dynabyte makes changes to drawings and products through engineering change notices ( ECN )s. Before a change to a product is approved or made:
(1) The implications to systems in the field are determined,
(2) Rework instructions are included for the equipment in the field when appropriate. Dynabyte Customer Support Services receives copies of all ECNs and advised Dynabyte Authorized Service Centers through seminars and periodic bulletins.
7.04 There are no pertinent ECNs effecting the CPU at the publication date.

Table 7-1 - Dynabyte S-100 Bus Pin Assignments

| Pin <br> No. | Signal - Type | Active <br> Level | Description |
| :---: | :---: | :---: | :---: |
| 1 | +8 Volts (B) |  | Instantaneous minimum greater than 7 Volts, instantaneous maximum less than 25 Volts, average maximum less than 11 Volts. |
| 2 | +16 Volts (B) |  | Instantaneous minimum greater than 14.5 Volts, instantaneous maximum less than 35 Volts, average maximum less than 21.5 Volts. |
| 3 | XRDY (S) | H | One of two ready inputs to the current bus master. The bus is ready when both these ready inputs are true. See pin 72. |
| 4 | V10* (S) | L OC | Vectored interrupt line 0 . |
| 5 | VI1* (S) | LOC | Vectored interrupt line 1. |
| 6 | VI2* (S) | L OC | Vectored interrupt line 2. |
| 7 | VI3* (S) | L OC | Vectored interrupt line 3. |
| 8 | VI4* (S) | LOC | Vectored interrupt line 4. |
| 9 | VI5* (S) | L OC | Vectored interrupt line 5. |
| 10 | VI6* (S) | L OC | Vectored interrupt line 6. |
| 11 | VI7* (S) | L OC | Vectored interrupt line 7. |
| 12 | NMI* (S) | LOC | Nonmaskable interrupt. |
| 13 | Dynabyte Reserved |  |  |
| 14 | Dynabyte Reserved |  |  |
| 15 | Dynabyte Reserved |  |  |
| 16 | Dynabyte Reserved |  |  |
| 17 | Dynabyte Reserved |  |  |
| 18 | SDSB* (M) | L OC | The control signal to disable the 8 status signals. |
| 19 | CDSB* (M) | L OC | The control signal to disable the 5 control output signals. |
| 20 | Dynabyte Reserved |  |  |
| 21 | Dynabyte Reserved |  |  |

Table $7 \cdot 1$ - Dynabyte S-100 Bus Pin Assignments (Continued)

| Pin No. | Signal -- Type | Active <br> Level | Description |
| :---: | :---: | :---: | :---: |
| 22 | ADSB* (M) | LOC | The control signal to disable the 16 address signals. |
| 23 | DODSB* ${ }^{(M)}$ | L OC | The control signal to disable the 16 address signals. |
| 24 | 4 MHz Phase 2 (B) |  | The master timing signal for the bus. |
| 25 | Dynabyte Reserved |  |  |
| 26 | pHLDA (M) | H | A control signal used in conjunction with HOLD* to coordinate bus master transfer operations. |
| 27 | Dynabyte Reserved |  |  |
| 28 | Dynabyte Reserved |  |  |
| 29 | A5 (M) | H | Address bit 5. |
| 30 | A4 (M) | H | Address bit 4. |
| 31 | A3 (M) | H | Address bit 3. |
| 32 | A15 (M) | H | Address bit 15 (most significant). |
| 33 | A12 (M) | H | Address bit 12. |
| 34 | A9 (M) | H | Address bit 9. |
| 35 | DO1 (M) | H | Data out bit 1. |
| 36 | DOO (M) | H | Data out bit 0 . |
| 37 | A10 (M) | H | Address bit 10. |
| 38 | DO4 (M) | H | Data out bit 4. |
| 39 | DO5 (M) | H | Data out bit 5. |
| 40 | DO6 (M) | H | Data out bit 6. |
| 41 | DI 2 (S) | H | Data in bit 2. |
| 42 | DI 3 (S) | H | Data in bit 3. |
| 43 | DI 7 (S) | H | Data in bit 7. |
| 44 | sM1 (M) | H | The status signal which indicates that the current cycle is an op-code fetch. |

Table 7-1 - Dynabyte S-100 Pin Assignments (Continued)

| Pin <br> No. | Signal - Type | Active <br> Level | Description |
| :---: | :---: | :---: | :---: |
| 45 | sOUT (M) | H | The status signal identifying the data transfer bus cycle to an output device. |
| 46 | sINP (M) | H | The status signal identifying the data transfer bus cycle from an input device. |
| 47 | sMEMR (M) | H | The status signal identifying bus cycles which transfer data from memory to a bus master, which are not interrupt acknowledge instruction fetch cycle(s). |
| 48 | sHL'IA (M) | H | The status signal which acknowledges that a HLT instruction has been executed. |
| 49 | CLOCK (B) |  | $2 \mathrm{MHz}(0.5 \%) 40-60 \%$ duty cycle. Not required to be synchronous with any other bus signal. |
| 50 | GND (B) |  | Common with pin 100. |
| 51 | +8 Volts (B) |  | Common with pin 1. |
| 52 | -16 Volts (B) |  | Instantaneous maximum less than -14.5 Volts, instantaneous minimum greater than -35 Volts, average minimum greater than -21.5 Volts. |
| 53 | Dynabyte Reserved |  |  |
| 54 | Dynabyte Reserved |  |  |
| 55 | Dynabyte Reserved |  |  |
| 56 | Dynabyte Reserved |  |  |
| 57 | Dynabyte Reserved |  |  |
| 58 | Dynabyte Reserved |  |  |
| 59 | Dynabyte Reserved |  |  |
| 60 | Dynabyte Reserved |  |  |
| 61 | Dynabyte Reserved |  |  |
| 62 | Dynabyte Reserved |  |  |
| 63 | Dynabyte Reserved |  |  |
| 64 | Dynabyte Reserved |  |  |

Table 7-1 - Dynabyte S-100 Pin Assignments (Continued)

| Pin No. | Signal - Type | Active <br> Level | Description |
| :---: | :---: | :---: | :---: |
| 65 | sMRE(Q* (M) | L | The status signal identifying bus cycles which reference memory read, write or refresh. |
| 66 | sRFSH* (M) | L | The status signal identifying the current address on A0 - A6 is a dynamic memory refresh address. |
| 67 | PHANTOM* | LOC | A bus signal which disables memory during disk controller ROM access. |
| 68 | MWRT (B) | H | A bus memory write signal. pWResOUT* (logic equation). This signal must follow $p W R$ * by not more than 30 ns . |
| 69 | Dynabyte Reserved |  |  |
| 70 | Dynabyte Reserved |  |  |
| 71 | Dynabyte Reserved |  |  |
| 72 | RDY (S) | H OC | See comments for pin 3. |
| 73 | INT** ${ }^{\text {(S) }}$ | L. OC | The primary interrupt request bus signal. |
| 74 | HOLD* ${ }^{(M)}$ | L OC | The control signal used in conjunction with pHLDA to coordinate bus master transfer operations. |
| 75 | RESET ${ }^{*}$ ( ${ }^{\text {( })}$ | LOC | Requests the reset of all bus master devices. Connects to the Front Panel Reset Switch and activates POC*. |
| 76 | pSYNC ( M$)$ | H | The control signal identifying the beginning of a processor cycle. |
| 77 | pWR* (M) | L | The control signal signifying the presence of valid data on DO bus. |
| 78 | pDBIN (M) | H | The control signal that requests data on the DI bus. |
| 79 | A0 (M) | H | Address bit 0 (least significant). |
| 80 | A1 (M) | H | Address bit 1. |
| 81 | A2 (M) | H | Address bit 2. |
| 82 | A6 (M) | H | Address bit 6. |
| 83 | A7 (M) | H | Address bit 7. |
| 84 | A8 (M) | H | Address bit 8. |

Table 7-1 - Dynabyte S-100 Pin Assignments (Continued)

| Pin No. | Signal - Type | Active <br> Level | Description |
| :---: | :---: | :---: | :---: |
| 85 | A13 (M) | H | Address bit 13. |
| 86 | A14 (M) | H | Address bit 14. |
| 87 | A11 (M) | H | Address bit 11. |
| 88 | DO2 (M) | H | Data out bit 2. |
| 89 | DO3 (M) | H | Data out bit 3 . |
| 90 | DO7 (M) | H | Data out bit 7. |
| 91 | DI4 (S) | H | Data in bit 4. |
| 92 | DI5 (S) | H | Data in bit 5. |
| 93 | DI6 (S) | H | Data in bit 6. |
| 94 | DI1 (S) | H | Data in bit 1. |
| 95 | DI0 (S) | H | Data in bit 0 (least significant for 8-bit data). |
| 96 | sINTA (M) | H | The status signal identifying the bus input cycle(s) that may follow an accepted interrupt request presented on IN'T*. |
| 97 | sWO* (M) | L | The status signal identifying a bus cycle which transfers data from a bus master to a slave. |
| 98 | Dynabyte Reserved |  |  |
| 99 | POC* (B) | L | The Master Reset signal. The Power-On-Clear signal for all devices. When this signal goes low, it must stay low for at least 10 ms . |
| 100 | GND (B) |  | System ground and common to Pin 50. |

NOTES:
(1.) Signal Type

| (B) | Bus |
| :--- | :--- |
| (M) | Bus Master |
| (S) | Bus Slave |
| * | Logical NOT |

(2.) Active Level

| H | High |
| :--- | :--- |
| L | Low |
| OC Open Collector |  |



Figure 7-1 - Central Processing Unit Logic Diagram

Table 7-2 - Central Processing Unit Replaceable Parts List


Table 7．2－Central Processing $\cdots$ Replaceable Parts List（Continued）

| Reference | Description | Manufacturer | Manufacturer＇s Part Number | Dynabyte P／N |
| :---: | :---: | :---: | :---: | :---: |
| C． 37 | C：FXI CEF 2O\％12V •1UF | CENTFALAB | UK12－104 | 703294 |
| CFO 0 | MTOXE：SUTTCHETA INYA | MOTOFOL A | 1N914 | 703150 |
| CF 02 | MTOME：SWTTCHETA IN9．4 | MOTOFOLA | 1） 114 | 703160 |
| CF 03 | 円TOME：SWTTCHETA INQ A | MOTOFOLA | 1N914 | 70.3150 |
| CFO4 | 口TOME：SWTTCHETA LN9．4 | MOTOFOLA | 1N914 | 703150 |
| CFO 0 | MTOME：SWTTCHETA INGIA | MOTOFOLA | 1．N914 | 70315 |
| CR O6 | MJOmF：SWTTCHETA INQJA | MOTOFOLA | 1N914 | 70316 |
| CF O\％ | Mrome：SWTTCH ETA ING14 | MOTOROLA | 1N914 | 703160 |
| CF 08 | MTOE：SuTTCH ETA IN914 | MOTOFOLA | 1N91．4 | 703150 |
| 101 | CONNECTOF：GO－COMDUTOE | AF FFOMu\％ | $929838 \cdots 0.0 .26$ | 70304 |
| 001 | TSTF：FNF SWTTCH | Nattonal．． | MFS663A | 702934 |
| 002 | TSTF：FiNF SWITCH | Nat Tival． | MF66534 | 702934 |
| Q 03 | TSTF：NFN SUTTCH | NATTONAL． | MF96531 | 702916 |
| Q 04 | TSTF：NF＇N SWITCH | Nattonal | MFS6S31 | 702910 |
| － 05 | TSTF：NWN SWITCH | Nat TONAL． | MF66531 | 702916 |
| $\square 06$ | TSTF：FNF SWTTCH | NATTONAL． | MF66534 | 702934 |
| $\square 07$ | TSTF：NFN SWTTCH | NATTONAL． | MFSow31 | 702916 |
| Q 08 | TSTF：FNF SWTTCH | NATTONAL． | MFW6世34 | 702934 |
| $Q 09$ | TSTF：NFN SWTTCH | Nat Ional．． | MF66531 | 702916 |
| Fiol | F：FXn CF W\％O．2wW | FOHM | F2w．1104 | 702952 |
| F 02 | F －FXロ CFF\％O．W\％ | FOHM | F2w，102 | 701620 |
| F 03 | F：FXIC CF\％\％O．W\％W 1．OK OHM | ROHM | F\％w，10\％ | 701620 |
| Fi 04 | F：FXM CF W\％0，2wW 100 OHM | FOHM | F25．j101 | 703024 |
| F： 0 | F：FXICFE\％0．25W 820 OHM | FOHM | F2\％．1821 | 70.3060 |
| F 06 |  | FOHM | F25．1104 | 70995 |
| F 07 | F：FXar CF \％\％O．2wW lok OHM | FOHM | F2w．1104 | 7029 w |
| Fio8 |  | FOHHM | F2w，104 | 7029 Q |
| K09 |  | ROHM | R26，1104 | $7099 \%$ |
| F 10 | R：FXIM CF W\％O．25W 1 OK OHM | FOHM | R2Fu104 | 70296 |
| 下 11 | F：FXX CF F\％0．2wW 330 OHM | FOHM | F26， 331 | 703042 |
| F 12 | F：FXI CF W\％0．2WW 100 OHM | FOHM | F2wllod | 703024 |
| F13 | F：FXI CF W\％0．25W 270 OHM | FOH | F2w， | 716620 |
| Fi 14 | Fi：FXI CF w\％0．2wW 270 OHiM | FOHM | F25， 27 | 71.6620 |

Table 7－2－Central Processing Unit Replaceable Parts List（Continued）

| Reference | Description |  |  |  |  | Manufacturer | Manufacturer＇s Part Number | Dynabyte P／N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F15 |  | F× $\times 1$ | CFF\％ | 0．2wW | 270 OHM | FOHM | F26． 27 | 716620 |
| F16 |  | FXII | CFF\％ | 0． 0 こW | 1．OK OHM | FOHM | 下2w102 | 701620 |
| $\mathrm{F} \quad 17$ |  | FXI | CFF W\％ | 0．25w | 1．Oバ OHM | FOHM | F2w，102 | 701620 |
| F18 |  | FXII | CFF W\％ | 0．25W | 4．7K OHM | FOHM | 以2：1472 | 70.3078 |
| F19 |  | FXI | CFF\％ | 0．25W | 4．7バ OHM | FOHM | F2w，14\％？ | 703078 |
| Fi20 |  | Fxa | CF | 0． 2 SW | 4．7バ OHM | FOHM |  | $7030 \% 8$ |
| F21 |  | FXI | CFF | 0．25w | 270 OHM | FOHM | 下ヵw， 2 | 716620 |
| F 23 |  | Fxa | CF\％ | 0．2ww | 4.7 KK OHM | FOHM | 下2w」472 | 70.3078 |
| F 23 |  | FXII | CFF\％ | 0．2「以 | 3.3 K OHM | FOHM | F2w1332 | 701106 |
| $\mathfrak{K} 24$ |  | $1 \times 1$ | CF\％ | 0．3ए以 | 1． W K OHM | ROHM | 下ewat？ | 701674 |
| 氏26 |  | F×0 | CFF $\%$ | 0． 0 W以 | 4． 7 K OHM | FOHM | F2\％14\％2 | 703078 |
| F 26 |  | Fxa | CFF\％ | 0． 5 －5 | 1．OK゙ OHM | ROHM | R2w， 102 | 701620 |
| 下 27 |  | $F \times \mathrm{F}$ | CF\％ | 0．2wh | 4．7K OHM | EOHM | 下2F，14\％ | 703078 |
| F28 |  | FXI | CFF\％ | 0．2以以 | 330 OHim | ROHM | R25．1331 | 703040 |
| F29 |  | Fxa | CF W\％ | 0.256 | 3300 Hm | FOHM | 506331 | 703042 |
| に 30 |  | FXI | CF $5 \%$ | O．2．5W | 270 OHiM | FOHM | 下2\％．57\％ | 71.6620 |
| Fi 31 |  | F×O | CFF\％ | 0． 2 OW | 270 OHM | FOHM | 『－w， 27 | 716620 |
| F 32 |  | FXI | CF W\％ | O． | 1． 5 ¢ OHM | FOHM | F2wJ\％2 | 701674 |
| F． 33 |  | FXI | CF \％\％ | 0．2以W | 12 OH | FOHM | F2， 23 | 703096 |
| 下 34 |  | F×I | CFF\％ | 0．2wh | 330 OHM | ROHM | 526331 | 703042 |
| F： 3 |  | FXI | CF | $0 \cdot 25 W$ | 330 OHM | FOHM | 5251331 | 703042 |
| F 36 |  | F× $\times 1$ | CFF | O．25W | 1．OK OHM | FOH | F2x．loe | 701620 |
| 『 37 |  | FXI | CF $\% \%$ | 0．25W | 1．OK OHM | FOHM | F2w， 0 \％ | 701620 |
| F 38 |  | FXII | C下\％\％\％ | O．25以 | 1．OK OHM | FOOHM | F2w， | 70160 |
| F 39 |  | F×0 | STF 7 | $x$ 2k | 0 Hm | BECCKMAN |  | 703114 |
| F 40 | Fi： | FXII | CF\％\％ | O． O \％W | 3.3 OL OHM | FOHM | F20．33\％ | 701666 |
| Fi 41 | Fi： | FXII | CFF $\quad \%$ | 0．2w以 | 1． 5 K゙ OHM | FOHM | 以2\％ 115 | 701674 |
| F 42 | Fi： | FXI | CFF | 0． 250 | 4．7K゙ OHM | ROHM | F2wJA\％ | $7030 \%$ |
| F 43 | F： | F×01 | CFF\％ | 0． 2 こW | 1．OK OHM | ROHM | N2w，102 | 701620 |
| Fi 44 | Fi： | FXI | CF $5 \%$ | 0．2FW | 4．7ズ OHM | FOHM | F2w，14\％ | 703078 |
| に 4 |  | $F \times \mathrm{I}$ | CFF | 0．25w | 1OK OHM | FOHM | F2w，104 | $7029 \%$ |
| F 40 |  | FXII | CFF\％ | 0．25w | 1OK OHM | FOHM | F2w，104 | 70295 |
| Fi 48 | F： | FXI | CFF | 0．25W | 330 OHM | FOHM | F26．331 | 703042 |
| Fi 49 | F： | F× $\times 1$ | CFF\％ | 0．25w | 820 OHIM | FOHM | F25．1821 | 70.3060 |
| F 50 | Fi： | FXII | CF\％ | 0．25w | 4． 7 K゙ OHM | FOHM | R2w， | 703076 |
| F E！ | F ： | FXII | CF $5 \%$ | 0． 2 EW | 970 OHiM | FOHM | に2w」271 | 716620 |
| F\％ | F： | FXII | CF $5 \%$ | 0． 2 －w | 4.7 K OHM | ROHM | $\mathrm{F} \mathrm{F} \times 47 \mathrm{~m}$ | 703078 |

Table 7.2 - Central Processing Unii splaceable Parts List (Continued)

Table 7-2 - Central Processing Unit Replaceable Parts List (Continued)

| Reference | Description | Manufacturer | Manufacturer's Part Number | Dynabyte P/N |
| :---: | :---: | :---: | :---: | :---: |
| U C14 | IC: 4-BTT SHTFT FEGTSTEF | TI | SN7415995N | 703654 |
| $\cup \mathrm{C} 15$ | IC: TFIFlle 3-IN ANDI | TI. | SN7A1. SIIN | 703510 |
| UF 01 | IC: FEGULATOF +GU | TI | 78050 | 703168 |
| UFi O? | IC: FEGULATOF +12U | TI | 78120 | 701998 |
| VF 03 | IC: FEEGUATOF …EV | TI | 79050 | 703186 |
| Y 01. | XTAL: $8 \cdots \mathrm{MHZ}$ I 10 FFM | NWK | HC 1.80 | 703222 |

Table 7-3 - CPU Serial and Parallel I/O Port Pin Assignments

| Pin | Definitions |  |  |
| :---: | :---: | :---: | :---: |
|  | Serial 1 | Serial 2 | Parallel I/O |
| 1 | Vacant | Vacant | IN 0 |
| 2 | Data In (EIA) | Data In (EIA) | IN 1 |
| 3 | Data Out (EIA) | Data Out (EIA) | IN 2 |
| 4 | Out Port 87 Bit 5 | Out Port 87 Bit 7 | IN 3 |
| 5 | Terminal Ready (EIA) | Terminal Ready (EIA) | IN 4 |
| 6 | In Port 81 Bit 4 | In Port 81 Bit 6 | IN 5 |
| 7 | Signal Common | Signal Common | IN 6 |
| 8 | Vacant | Vacant | IN 7 |
| 9 | Vacant | Vacant | Signal Common |
| 10 | Vacant | Vacant | Ready* |
| 11 | Data Out ( +20 ma ) | Data Out (+20 ma) | Sense |
| 12 | Vacant | Vacant | Flag 1 Out* |
| 13 | Vacant | Vacant | Port Int* |
| 14 | Vacant | Vacant | Out 0 |
| 15 | Vacant | Vacant | Out 1 |
| 16 | Vacant | Vacant | Out 2 |
| 17 | Vacant | Vacant | Out 3 |
| 18 | Data Out (-20 ma) | Data Out (-20 ma) | Out 4 |
| 19 | Vacant | Vacant | Out 5 |
| 20 | Out Port 87 Bit 4 | Out Port 87 Bit 6 | Out 6 |
| 21 | Data $\ln (+20 \mathrm{ma})$ | Data In ( +20 ma ) | Out 7 |
| 22 | Vacant | Vacant | Signal Common |
| 23 | Vacant | Vacant | Out Busy* |
| 24 | Vacant | Vacant | Out Strobe |
| 25 | Data $\ln (-20 \mathrm{ma})$ | Data In (-20 ma) | Flag 2 Out* |

NOTES:
(1.) * Logical NOT.

