

Data Technology Corporation

# DTC-5150 CONTROLLER SPECIFICATIONS

2775 Northwestern Parkway Santa Clara, CA 95051 Telephone (408) 496-0434 TWX 910-338-2044 092 - REV. OO MAY 23, 1983

			DTC5150 SPEC REVISION RECORD
ECO #	Rev	Date	Description
092.2	00		
1			

# 1.0 INTRODUCTION

# 2.0 DTC-5150 BASIC FEATURES

- 2.1 Standard Capabilities
- 2.2 Bus Interface
- 2.3 Interface Register Definition
- 2.4 Theory of Operation
- 2.5 Command Sequence Operation

# 3.0 HARDWARE THEORY OF OPERATION

- 3.1 I/O Logic Operation
- 3.2 Interrupt Logic
- 3.3 DMA Channel

#### 4.0 COMMANDS

- 4.1 Command Format
- 4.2 Status Format
- 4.3 Logical Address
- 4.4 Error Code Descriptions

# 5.0 ELECTRICAL/MECHANICAL SPECIFICATION

# 6.0 INSTALLATION

- 6.1 Inspection
- 6.2 Address, Interrupt and DMA Setup
- 6.3 Initial Checkout

#### 7.0 REFERENCE DOCUMENTATION

#### 8.0 SECTOR FORMAT

- 8.1 256 Byte Sectors
- 8.2 512 Byte Sectors

APPENDIX A Commands/Programming APPENDIX B IBM 5150 System Bus Signal Definition

#### 1.0 INTRODUCTION

The DTC-5150 Controller consists of a microprocessor-based controller with on-board data separator logic, and is able to control a maximum of two industry standard 5 1/4" Winchester disk drives. The DTC-5150 is a single printed circuit board device and can be plugged into any one of the five (5) IBM 5150 Bus I/0 slots. The DTC-5150 Controller presents one unit load to the I/0 Bus.

Commands are issued to the controller over the IBM 5150  $\rm I/O$  bus under program  $\rm I/O$  mode and data is transferred via direct memory access mode or program  $\rm I/O$  mode.

The on-board data separator/"serdes" logic serializes bytes and converts to MFM data, and deserializes MFM data into 8-bit bytes.

Due to the microprogrammed approach utilized in the controller, extensive diagnostic capabilities are implemented. This methodology increases fault isolation efficiency and reduces system down time. Error detection and correction will tolerate media imperfections up to 4-bit burst errors.

# 2.0 DTC-5150 BASIC FEATURES

The DTC-5150 has a full set of features that enables it to be an integral part of an IBM 5150 system.


# 2.1 Capabililties supplied as standard with the DTC-5150:

DMA OR PROGRAM I/O	Commands are transferred under program I/O mode. Data can be tranferred under either program I/O or DMA mode. The controller can connect to any of the three DMA channels on the IBM 5150 computer.
VECTORED INTERRUPTS	The DTC5150 can connect to any of the six levels of interrupts on the IBM 5150 computer.
AUTOMATIC SEEK AND VERIFY	A seek command is implied in every data transfer command (READ,WRITE, CHECK,etc). If the heads are not positioned over the correct cylinder, a seek is initiated, and a cylinder verification is performed after the seek completes.
FAULT DETECTION	Two classes of faults are flagged to improve error handling.
	* Controller faults * Disk faults
AUTOMATIC HEAD AND CYLINDER SWITCHING	If during a multi-block data transfer the end of a track is reached, the controller automatically switches to the next track. If the end of a cylinder is reached, the controller issues a seek and resumes the transfer.
DATA ERROR SENSING AND CORRECTION	If a data error is detected during a disk data transfer, the controller indicates whether or not it is correctable. If correctable, either a pointer and mask can be requested by the host for applying the correction or the error can be automatically corrected.
LOGICAL TO PHYSICAL DRIVE CORRELATION	Logical unit numbers (LUN's) are independent of physical port numbers. All accesses specify LUN's.
ON BOARD SECTOR BUFFER	A sector buffer is provided on the controller to eliminate the possibility of data overruns during a data transfer.
SECTOR INTERLEAVE	Sector interleaving is programmable with up to 16 way interleave.

256/512 BYTES PER SECTOR	Jumper selectable sector size. 256 or 512 bytes/sector 256 bytes/sector - 33 sectors/track 512 bytes/sector - 18 sectors/track
NUMBER OF DRIVES	The controller will connect to a maximum of two (2) 5 $1/4$ " disk drives.
PROGRAMMABLE DISK PARAMETERS	The disk parameters (step pulse width, step period, step mode - buffered, fast step mode; number of heads number of cylinders and reduced write current) can be passed to the controller to define the drive characteristics.
ALTERNATE DISK TRACK ASSIGNMENT	The host can assign an alternate track for a defective track. Subsequent accesses to the defective track will cause the controller to transfer data from the new track automatically. The maximum number of alternate tracks is half the total number of tracks on the disk. The alternate track must be assigned to one level only, i.e., the new track that is assigned as an alternate track can not have another new track assigned to it.

#### 2.2 IBM 5150 I/O BUS INTERFACE

The DTC-5150 Controller is designed to operate in the IBM 5150 personal computer. It features 10-bit I/O addressing and 8-bit data paths. The DMA arbitration operates according to the scheme described in the IBM 5150 Technical Reference Manual. The IBM 5150 standard I/O channel pin description is outlined in Appendix B. The system configuration is shown in the Figure 2.1.



J1 - 34-pin drive control connector location 1F J2 & J3 - 20-pin read/write connector location 1A,1B P1 - IBM PC edgecard connector

#### FIGURE 2.1

#### 2.3 INTERFACE REGISTER DEFINITION

The interface registers for the DTC-5150 Controller are listed below "b" represents the 8 most significant bits of the I/0 address. (See Section 3.1, 6.2.1)

HEX Address	Register	
bO	Data in/out Register	DIOR
b1	Control Register (write only)	CR
b1	Status Register (read only)	SR
b2-b3	reserved	

#### 2.3.1 REGISTER DEFINITION

DATA INPUT/OUTPUT REGISTER [DIOR] - Disk read/write data, command bytes, completion status, and controller sense bytes are passed through this register. The data is held for each handshake cycle.

CONTROL REGISTER [CR] - This write only register contains the interrupt enable and controller reset bits.

STATUS REGISTER [SR] - This read only register contains controller status bits that enable the device driver to monitor the status of the controller during command execution.

# 2.3.2 REGISTER BIT DEFINITION

I. The Completion Status Register contains the status of the command that has just completed. (Refer to the SR description below.) The bit definition for this byte follows. This byte is held in the DIOR upon the completion of the command.

Completion Status Register (CSTAT)	Input Address bO
Bit 7 Bit 6 Bit 5	Device Logic Unit Number (msb) Device Logic Unit Number Device Logic Unit Number (lsb)
Bit 4	Not used
Bit 3	Error - The device driver must issue the Request Sense command for a detailed error description.
Bit 2 Bit 1 Bit O	Not used Not used Not used

II. The control register is a write only register. The bits are defined below.

Control Register (CR)	Output Address b1
Bit 7	Not used
Bit 6	Interrupt Enable-enables the interrupt upon the completion of the transfer of each block of data, and at the end of each command.
Bit 5	Not used
Bit 4	Controller Reset - Resets the controller. The internal state of the controller is initialized as if a power up had occurred.
Bit 3	Not used
Bit 2	Not used
Bit 1	Not used
Bit O	Not used

III. The Status Register is a read-only register. The bits are defined below.

Status Register (SR)	Input Address b1
Bit 7	REQ - indicates the controller requests data or has data for host. Also indicates that bits 6 and 5 in the SR are valid.
Bit 6	IN/OUT - A low indicates data to host, a high indicates data to controller.

Bit 5	5	COM/DTA - A low indicates that the bytes transferred through the Data Register are data bytes. A high indicates that the bytes are command or status bytes. SEE TABLE BELOW.
Bit 4	ŀ	Not used
Bit 3	3	Not used
Bit 2	2	Not used
Bit 1		Not used
Bit O		Not used
Note that	when REQ is	set bits 5 & 6 are interpreted as follows:
IN/OUT	COM/DTA	Meaning of bytes passed through Data Register
0	0	Data out of controller (i.e. disk read).
Ō	1	Completion status byte out of controller.
1	0	Data into controller (i.e. disk write).
1	1	Command byte into controller.

#### 2.4 THEORY OF OPERATION

#### 2.4.0 COMMAND INITIATION

Disk commands are issued to the DTC-5150 Controller via program I/0 mode. The data bytes can be transferred either by program I/0 or DMA mode. The controller will request 6 command bytes. Upon receipt of the last command byte the controller will begin execution of the command.

#### 2.4.1 COMMAND EXECUTION

For the data transfer commands, a check is performed on the disk address and an error is flagged if the disk address exceeds the physical limits of the drive. The data is stored in a sector buffer in the controller before it is transferred to the host or disk drive. This buffer eliminates any possibility of data overruns between the host and the disk. Upon the completion of each block transfer, the controller will interrupt the device driver (if the interrupt enable bit is set). After the last block has been transferred, the controller will interrupt the driver after the Completion Status byte is loaded into the DIOR. (If no data transfers are required see section 2.4.2.)

#### 2.4.2 COMMAND COMPLETION

Upon completion of the command, the controller will output the completion status to the DIOR and generate an interrupt if the Interrupt Enable bit is set in the SR. If the Error bit is set in the SR more detailed error information is available by issuing the Request Sense Command.

#### 2.5 COMMAND SEQUENCE OPERATION

The method by which a command is executed is as follows:

1 - The device driver reads the SR to determine whether the controller is REQuesting command bytes. When REQ is set, IN/OUT and COM/DTA are valid. The decode of the two bits should indicate command byte transfer (IN/OUT & COM/DTA are both set).

2 - If the decode indicates a command transfer, the device driver then writes the first command byte into the DIOR. REQ will be cleared at this time. When REQ is set again, the second command byte may be written. The controller will set REQ and expect a command byte to be written into the DIOR until all command bytes are received from the driver. The driver does not need to keep a count of the number of command bytes transferred to the controller. The controller will request only enough bytes to complete the command.

3 - After the command bytes have been transferred, the driver should wait until REQ is again set to determine the next phase of the command. By decoding the IN/OUT & COM/DTA bits the driver can dispatch to either the data transmit, data recieve, or status receive routines. If the command is a READ, WRITE, REQUEST SENSE, or REQUEST SYNDROME command, data will be transferred through the DIOR. In which case the driver can determine the direction of the command by reading the IN/OUT bit in the SR.

If the data is transferred under program I/O, the driver can use similar procedure as that described in the command byte transfer. If the data is transferred under DMA mode, the driver must program the appropriate 8237 channel for the address of the data buffer in the system memory. The word count should be programmed for the maximum count (65536 bytes). The direction is determined by the IN/OUT bit in the SR. (The 8237 channel must be programmed in the Demand Transfer Mode.)

In either case the controller will transfer a block of data to, or from, the host cpu whenever the data is ready to be transferred. If the command is a READ data command, the controller will store the data block in the sector buffer before it is transmitted to the host cpu. If the command is a WRITE data command the controller will fetch the data block from the host cpu before it is transferred to the disk. This sequence is repeated until all data blocks are transferred between the controller and the host cpu. The device driver need not keep a count of the data bytes transferred.

4 - Upon the completion of the command due to normal or abnormal conditions, the controller will load the Completion Status byte into the DIOR and issue an interrupt to the driver (if the Interrupt Enable bit is set). The driver must then read the SR to handshake the byte with REQ. After the Completion Status byte has been read the controller will set REQ, IN/OUT, and COM/DTA to indicate that it is ready to accept the first byte of the next command. (This is the idle state of the controller.)

If the error bit is set in the Completion Status byte, the driver should issue a Request Sense Command to recieve detailed error information.

#### 3.0 HARDWARE THEORY OF OPERATION

The DTC-5150 has three basic modes of operation - slave mode, interrupt mode and DMA mode. The functional description is discussed below.

#### 3.1 I/O LOGIC OPERATION (BUS SLAVE)

The controller occupies 4 locations in the I/O address space. The address is set with an eight position dipswitch (Address bits 9 to 2). Upon the assertion of the IOR or IOW signals the data on the bus will be transferred to, or from, the appropriate register. Refer to section 6.2 for address setup. The address decode is indicated below.

#### 3.2 INTERRUPT LOGIC

The DTC-5150 can generate an interrupt if the interrupt enable is set in the CR. An interrupt will be generated at the end of the command after the completion status byte is loaded into the DIOR. When an interrupt is generated, the interrupt request line is asserted until the SR is read. Refer to 6.2.3 for the interrupt jumper assignment.

#### 3.3 DIRECT MEMORY ACCESS LOGIC

The DMA channel in the DTC-5150 is always enabled. DREQ is asserted whenever the controller sets REQ in the SR for a data transfer. If the data is transferred under programmed I/0 mode the controller will still assert DREQ onto the IBM bus if the DMA jumpers are installed. Under DMA mode the data transfer is assumed to be in the Demand Transfer mode of the 8237. For each byte that is transferred, DREQ is asserted. DREQ will be asserted only for data transfers. Refer to section 6.2.2 for DMA jumper configuration.

# 4.0 COMMANDS

An I/O request to a disk drive is performed by passing a command descriptor block (CDB) to the controller. The first byte of a CDB is the command class and opcode. The remaining bytes specify the drive logical unit number (LUN), block address, control bytes, number of blocks to transfer or the destination device ID. The controller performs an implied seek and verify when required to access a block. Commands are categorized into three classes as indicated:


Class O	-	Non-data Transfer, Data Transfer and Status Commands
Class 1-5	-	Reserved
Class 6	-	Disk Parameter Assign Command
Class 7	-	Diagnostic Commands

The command descriptor blocks in Command Class 0, 6 and 7 are 6 bytes in length. Although all 6 command bytes must be sent to the controller, some commands may not require that all command bytes, or command fields, be specified. In which case those command bytes, and fields, that need not be specified should be zero. The description for each command will indicate which command fields must be specified.

#### 4.1.0

# CLASS O COMMAND FORMAT

The format of the command block for Class 0 commands is shown below. Byte 0 is the first byte sent to the controller.



LUN = Logical Unit Number for the drive - 0,1,2,or 3.

Drive Select 1 = LUN O Drive Select 2 = LUN 1

If LUN 2 through 7 is specified the controller will return an error type 2 and error code 1 indicating Illegal Disk Address.

- LOGICAL ADR (0-2) = Logical Sector Address of specified sector. LOGICAL ADRO is the LSB. Sectors start at zero (cyl=head=sector=0). After the end of the track is reached the next logical sector is located on the next track. If the end of the cylinder is reached, the next logical sector is located on the first track on the next cylinder. (Refer to section 4.3.1 for Logical Address Computation.
- NUMBER OF BLOCKS = Contains the number of blocks (sectors) to transfer per command. A value of 0 will result in a transfer of 256 sectors. This byte also indicates the interleave factor for FORMAT, CHECK TRACK commands only. The interleave values of 0 & 1 result in the identical track format. Refer to section 4.3.1 for interleave computation.

The control field is defined as follows:

If the DISABLE RETRY bit is 1. the controller will not attempt to retry the command.

If the DISABLE RETRY bit is O, the following errors result in a retry attempt:

a) Records not found, b) seek error, c) uncorrrectable data error, d) correctable data error, e) no ID address mark, f) no Data address mark. For error conditions (a) & (b), a recalibrate, reseek, and reread are performed. For error condition (c) thru (f) only a reread is performed. A total of eight attempts are performed before an error is reported. If the retry is successful, the controller will not report the error to the host. The retry count is incremented for any retry attempted (refer to REQUEST LOGOUT command).

Note, no retry attempt is made if a No ID address mark error during the CHECK TRACK command occurs.


If the DISABLE DATA ERROR CORRECTION bit is O, the controller will correct the data if a correctable data error occured. The controller will continue with the command as though there was no data error. The error is not reported to the host. An uncorrectable data error will result in the termination of the command after the transfer of the erroneous data block to the host has completed.

If the DISABLE DATA ERROR CORRECTION bit is 1, the controller will not correct the data if a correctable data error occured. The command will terminate as if an uncorrectable data error occurred. The controller terminates the command after the block is transferred to the host and the error is reported to the host. The host must issue a REQUEST SYNDROME command (class 0 opcode 2) before it performs the correction.

The permanent error count (refer to REQUEST LOGOUT command) is incremented by one in both cases (disable/enable data error correction).


#### OPCODE CLASS O COMMAND DESCRIPTION (Hex)

- 00.....TEST DRIVE READY. Selects the drive and verifies drive ready and seek in progress. Specify CLASS, OPCODE, and LUN fields.
- 01.....RECALIBRATE. Positions the R/W arm to TrackOO, clears possible error status in the drive. Specify CLASS, OPCODE, and LUN fields.
- 02.....REQUEST SYNDROME. This command returns four bytes of ECC syndrome (Bit offset and Mask) to the host as DATA (C/D deasserted). Specify CLASS, OPCODE, and LUN fields. The syndrome returned by the controller as data has the following format:



- 03.....REQUEST SENSE. This command must be issued immediately after an error. It returns 4 bytes of drive and controller sense as Data (C/D deasserted) for the specified LUN. Specify CLASS, OPCODE, and LUN fields. Refer to 4.2.2 for format and description
- 04.....FORMAT DRIVE. Formats all blocks with ID field and data field according to the interleave factor. The data field contains E5 Hex. Specify CLASS, OPCODE, LUN, and INTERLEAVE fields.
- 05.....CHECK TRACK FORMAT. Checks format on the specified track for correct ID and interleave. Does not read the data field. All command fields must be specified.
- O6......FORMAT TRACK. Formats the specified track with bad block flag cleared in all blocks of that track. Writes E5 Hex in the data fields. Specify CLASS, OPCODE, LUN, LOGICAL ADDRESS, and INTERLEAVE fields.
- 07......FORMAT BAD TRACK (bad block flag). Formats the specified track with bad block flag set in the ID fields. Writes E5 Hex in the data fields. Specify CLASS, OPCODE, LUN, LOGICAL ADDRESS, and INTERLEAVE fields.
- O8.....READ. Reads the specified number of blocks starting from initial block address given in the CDB. All command fields must be specified.
- OA.....WRITE. Writes the specified number of blocks starting from initial block address given in the CDB. All command fields must be specified.
- OB.....SEEK. Initiates seek to specified block and immediately returns command completion status immediately after the seek is issued for those drives capable of overlap seek. Specify CLASS, OPCODE, LUN, and LOGICAL ADDRESS fields.

OE.....ASSIGN ALTERNATE DISK TRACK. This command is used to assign an alternate track address to the specified track so that any accesses made to the sectors in the specified track causes the controller to automatically access the sectors in the alternate track. This command sets the 'alternate track assigned' flag in the sector ID field and writes the alternate track address in the data field of all the sectors of the specified track. All command fields must be specified. The alternate track address (four bytes) is passed to the controller as Data (C/D deasserted). The alternate track address format is as follows:




#### NOTE

The track can be assigned one level only. That is, the alternate track must not have another alternate track address assigned to it.

# CLASS 6 COMMAND FORMAT

The commands in this class are used to change the characteristics of the drive. NOTE: All unspecified bits in the CDB must be set to 0.



#### CLASS 6 COMMAND DESCRIPTION

#### OPCODE

02.....ASSIGN DISK PARAMETERS. This command allows the host to setup the disk step pulse width, step period, step mode, max head address, max cylinder address, cylinder address to apply reduced write current, for the specified LUN. Specify CLASS, OFCODE, and LUN fields. The following ten bytes of disk parameters are passed as Data (C/D deasserted).

\_\_\_\_\_

Byte #	7   6   5   4   3   2   1   0
0	step pulse width
1	step period
2	step mode
3	max head adr
4	max cylinder adr hi
5	max cylinder adr lo
6	reduced write current cyl
7	overlap seek enable
8	not used - set to zero
9	not used - set to zero

The bytes are defined below.

# Byte O

Step Pulse Width is the time the step signal is asserted. The value in this byte specifies the number of usec (1 usec increments) the step signal is asserted during a step operation. See 4.1.1.1.

#### Byte 1

Step period is the time the between two step pulses. For the purpose of simplifying logic, this is the time the step signal is deasserted between two step pulses. The value in this byte defines the time in approximately 0.049 msec increments.

#### Byte 2

Step mode defines the type of stepping.

Mode Description

OBuffered or Normal	
1Seagate fast step algorithm (refer to Seg	ate
application note MLOO2)	
2Tandon fast step algorithm	

#### Byte 3

Max head address (number of heads minus one). The maximum head address is 7. (seven). ie., 3 = 4 heads

# Byte 4 and Byte 5


Max cylinder address (number of cylinders minus one). Maximum cylinder address is 1023. I.e. 255 = 256 cylinders

#### Byte 6

Reduced write current address specifies the cylinder address where the reduced write current and write precompensation are first applied. If the value is 0 REDUCED WRITE CURRENT is not asserted. e.g. 128 = the reduced write current is applied for all cylinders greater than or equal to 128 (during write operation).

#### Byte 7

Bit 6 - Overlap Seek. Set the bit to 0 if the drive is not capable of overlap seek. Set the bit to 1 if the drive is capable of overlap seek. When the controller executes the seek-command, it will terminate the command after the step pulses are issued to the drive, but before the seek is complete. The default drive parameters are as follows : (numbers shown in decimal).




These parameters are correct for use with an ST506 drive.

#### 4.1.1.1 STEP PULSE WIDTH TABLE

Value in Byte O	Actual Pulse Width	
(decimal)		
1 to 9	7.8us	
10 to 13.	11.4us	
14 to 17.	15us [(((x-2)/4)*3.6)+4.2] u	
x > 18	[((((x-2)/4)*3.6)+4.2] u	s

## 4.1.2 CLASS 7 COMMAND FORMAT



\*\*Refer to section 4.3 Logical Address.

The control field is defined as follows:


# CLASS 7 COMMAND DESCRIPTION

# OPCODE DESCRIPTION

(Hex)

03.....DRIVE DIAGNOSTIC O. Performs a drive diagnostic. Reads Sector O on all cylinders sequentially. Reads Sector O on 256 random cylinders. Specify CLASS, OPCODE, LUN, LOGICAL ADDRESS, and CONTROL fields.

06.....REQUEST LOGOUT. This command returns four bytes of error log for the specified LUN as Data (C/D deasserted) to the host. Each device has its own error log area which is set to zero after transferring the error log areas to the host. Specify CLASS, OPCODE, and LUN fields. The format of the status bytes that are returned from the controller is shown below.



The following errors cause the log area to be incremented:

- 1. Uncorrectable error in ID field.
- 2. Uncorrectable data error.
- 3. No ID address mark
- 4. No. data address mark.
- 5. Seek error.
- 6. No record found.
- 7. Correctable data error.


Retry - Each time the disk access generates an error, a retry is performed.

Permanent Error - After eight (8) retries, the error is considered permanent.

# 4.2 STATUS FORMAT

# 4.2.1 COMPLETION STATUS BYTE

Upon the completion of the command, the controller will store the completion status into the CCSR. The bits are decoded as follows.



Bit 3 Error occurred during command execution. Bit 5-7 Logical unit number of the drive.

Refer to the description of the Completion Status Byte in the interface register definition.

#### 4.2.2 DRIVE AND CONTROLLER SENSE BYTES

The REQUEST SENSE Command returns 4 data bytes that provide more detailed information on the error that occurred during the execution of the preceeding command. The data bytes are passed to the host system as data bytes and are decoded below.

# 4-3 LOGICAL ADDRESS COMPUTATION

The logical address is computed as follows: Logical adr = (CYADR \* HDCYL + HDADR) \* SETRK + SEADR Where: CYADR = cylinder adress HDADR = head address SEADR = sector address HDCYL = number of heads per cylinder SETRK = number of sectors per track Bit 0 of Logical adr0 = the least significant bit. Bit 4 of Logical adr2 = the most significant bit.

# 4.3.1 INTERLEAVE COMPUTATION

The interleave mechanism on a track can be represented as follows:

Example: Interleave Code = 10 (decimal) Maximum Sector Number = 32

The physical sectors are assigned the following logical sector numbers:

Phy.Sec. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 Log.Sec 0 10 20 30 1 11 21 31 2 12 22 32 3 13 23 4 14 24 5

Phy.Sec. 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Log.Sec. 15 25 6 16 26 7 17 27 8 18 28 9 19 29

The algorithm is to start with 0 and increment by IC until the number is greater than max sector number, then start over with 1, etc.

# 4.4 ERROR CODE DESCRIPTIONS

# 4.4.1 SENSE COMMAND RESULTS

Numbers in this table are expressed in hexadecimal.

# Type O (Drive) Error codes.

0	No status
1	No Index signal.
2	No Seek Complete.
3	Write fault
4	Drive not ready
5	Drive not selected.
6	No Track00
7	Multiple drives selected.

Type 1 (Controller) Error codes.

0 1	ID read error. ECC error in the ID field. Uncorrectable data error during a read.
2	ID Address Mark not found.
3	Data Address Mark not found.
4	Record not found. Found correct cylinder and head but not sector.
5	Seek error. $\ensuremath{\mathbb{R}}/\ensuremath{\mathbb{W}}$ head positioned on a wrong cylinder and/or selected a wrong head.

- 8 Correctable data field error.
- 9 Bad block found.

A	Format Error.	The	controller	detected	that du	ring the Check
	Track command,	the	format on t	he drive	was not	expected.
С	Unable to read	the	Alternate T	rack addı	cess.	

# Type 2 (Command) Error codes.

0 Invalid Command received from the host.

1 Illegal disk address. Either the LOGICAL ADDRESS specified in the command block is beyond the maximum address configured for the disk drive, or, the LUN specified is not LUN 0 or 1.

# HOST ADAPTER PHYSICAL PARAMETERS

(The DTC-5150 fits into a single IBM 5150 system expansion slot)

Width	3.90	inches	
Length	13.375	inches	(max)
Height	0.94	inches	

# ENVIRONMENTAL PARAMETERS

Temperature	Operating:	Storage:
(degrees F/C)	32/0 to 131/55	-40/-40 to 167/75
Relative Humidity (@ 40 degrees F, wet bulb temp., no condensation)	10% to 95%	10% to 95%
Altitude	sea level to 10K feet (3000 meters)	sea level to 15K feet (4500 meters)

# POWER REQUIREMENT

Voltage @ current

+5 VDC @ 2.6 A(max)

# 6.0 INSTALLATION

# 6.1 INSPECTION

Inspect all shipping containers for damage. If a container is damaged the contents should be checked and the DTC-5150 Controller verified electrically. If the controller is damaged, call Data Technology Corporation Customer Service for Return Material Authorization (RMA) number. Please retain all shipping lablels and documentation.

#### 6.2 ADDRESS, INTERRUPT AND DMA SETUP

Before the DTC-5150 Controller can be used, initial setup may be required. Be sure the power requirements for the controller are met (section 5.0). The controller is installed in a vacant slot in the IBM 5150 backplane. (NOTE: BECAUSE OF THE PLACEMENT OF THE SPEAKER, DO NOT MOUNT THE DTC-5150 IN THE FAR LEFT SLOT).

Two mass-terminated cables, a 20-pin and a 34-pin connect the controller to the external peripheral drive (s). Refer to figure 2.1 for connection of the controller to the disk drives. Note that all cables, including drive cables, are of the mass-terminated type, so no inadvertant signal swapping can occur.

The following sections describe in detail the proper jumper settings on the DTC-5150 controller. Coordinates of board locations are referenced to letters across the top of the board and numbers down the right side.

For detailed installation instructions, see DTC-5150 Installation Guide, DTC part #IG-092-00.

# 6.2.1 ADDRESS SWITCH

The address switch is located at 6M.

Note: If the switch is on, the logic compares for zero (OV to 0.8V) on the IBM 5150 bus. Bit assignment is as follows:

Position	Address	Standard	Setting	(hex	2FO)
8	A9	1 0	FF		
7	A8	0 0	N		
6	Α7	1 C	)FF		
5	A6	1 0	FF		
4	A5	1 C	)FF		
3	A4	1 0	)FF		
2	A3	0 0	N		
1	A2	0 0	N		

# 6.2.2 DNA JUMPER

Only one pair can be installed. The DAK and DRQ jumpers must refer to the same channel. DAK is near 6N. DR2 is near 4N.

Jumper	Function	Standard Setting
W15	DAK3	Jumper in
W14	DAK2	No jumper
W13	DAK1	No jumper
W5	DRQ 3	Jumper in
₩4	DRQ2	No jumper
W6	DRQ1	No jumper

#### 6.2.3 INTERRUPT JUMPER

The interrupt request output is connected to the I/O bus vectored interrupt channel as follows. Only one jumper may be installed. Interrupt jumpers are located near 5N.

Jumper	Function	Standard Setting
W12	IRQ2	No jumper
W7	IRQ3	No jumper
W8	IRQ4	No jumper
W9	IRQ5	Jumper in
W11	IRQ6	No jumper
W10	IRQ7	No jumper

#### 6.2.4 OTHER JUMPERS

Jumper	Function
W1 W2	Clock for Controller (always in) located at 6C. Bytes/Sector Select (out for 256 bytes and in for 512 bytes) located at 3M.

# 6.3 INITIAL CHECKOUT

The initial verification of the disk subsystem can be done via an appropriate monitor program, or through a debugging utililty such as DEBUG.

Verify that all the interface registers are accessible through the correct addresses and that the registers can be read/written with the expected results.

# 7.0 REFERENCE DOCUMENTATION

This section provides information regarding the documentation available for using the DTC-5150 Controller.

# 7.1 IBM 5150

a. IBM Hardware Reference Manual (first edition August 1981)

b. IBM Disk operating System V2.0 (first edition, January 1983) (Especially Chapter 14, Device Drivers).

# 7.2 DISK DRIVE DOCUMENTATION

Use the appropriate drive manufacturer's manual for your disk drive.

#### 7.3 DTC 5150 DRIVER AND INSTALLATION GUIDE

Software to allow use of hard disks with the DTC 5150 Controller under IBM PC DOS V2.00 is available from DTC. An Installation Guide, DTC part #IG-092-00, describes installation of the controller and use of the driver software.

#### 8.0 WINCHESTER DISK DRIVE SECTOR FORMAT

# 8.1 256 BYTES/SECTOR FORMAT

The track layout for the 256 bytes/sector 33 sectors/track is shown below.

1 | | | a F c h s e 0 0 m E y d e c 0 0 l c c a F m 8 e|0|0 13 13 256 10 | c | 0 | 0 | | c | bytes bytes bvtes bvtes 00's 00's data 4E's į ----am, FE, cyl, hd, sec, OO, F8 = 1 byte ecc = 3 bytes Track Capacity = 10416 16 = Index Gap (4E) = 33 sectors @ 309 bytes/sector 10197 = Speed Tolerance Gap (4E) 203 \_\_\_\_ 10416

309 bytes/sector including ID and overhead This track format provides 1.77% speed tolerence.

#### 8.2 512 BYTES/SECTOR FORMAT

The track layout for the 512 bytes/sector, 18 sectors/track is shown below.

aFchse00 1 1 1 1 aF e|0|0 13 13 512 14 mEydec00 bytes m8 bytes c00 bytes bytes |c|c| 00's 1 data c 4E's 00's 11 i 1 am, FE, cyl, hd, sec, OO, F8 = 1 byte ecc = 3 bytes Track Capacity = 10416 16 = Index Gap (4E) = 18 sectors @ 569 bytes/sector 10242 158 = Speed Tolerance Gap (4E) \_\_\_\_\_ 10416

569 bytes/sector including ID and overhead This track format provides 1.29% speed tolerence.

#### APPENDIX A

#### COMMANDS/PROGRAMMING

An I/O request on the DTC controller is performed by passing a command descriptor bolck (CDB) to the controller. The first byte of a CDB is the command class and opcode. The remaining bytes specify the drive logical unit number (LUN), block address, control bytes, and number of blocks to transfer. The controller performs an implied seek and verify when command to access a block.

Due to the different types of commands the controller recognizes, the command format for the DTC-5150 Controller will only indicate the skeletal representation of the command. The reader is directed to Section 4.0 of this specification for more detailed command information.

#### A.1 COMMAND FORMAT

#### A.1.1. COMMANDS REQUIRING 6 BYTES

	7	6	5	4	3	2	1	0			
		Co Co Co Co Co	nma mma mma mma mma	nd nd nd nd nd	Byt Byt Byt Byt Byt Byt	e 0 e 1 e 2 e 3 e 4				XXXX XXXX + 1 XXXX + 2 XXXX + 3 XXXX + 4 XXXX + 5	
i -									· i		

XXXX is the HEX address at which the command bytes are located.

#### A.2 REQUEST SYNDROME COMMAND

The REQUEST SYNDROME Command returns 4 bytes of information. The data returned from the REQUEST SYNDROME Command is transferred in the following order.

	7	6	5	4	3	2	1	0	
			Dat Dat Dat Dat	a B a B	yte yte	1 2			XXXX XXXX + 1 XXXX + 2 XXXX + 3
ł								!	

XXXX is the HEX address at which the data bytes are loaded into the system memory under DMA mode.

# A.3 DRIVE AND CONTROLLER SENSE INFORMATION

Upon execution of the REQUEST SENSE Command, the controller returns four bytes of information in the following format. (Refer to Drive and Control Sense in Section 4.2.2 of this specification for a detailed interpretation of these bytes).

7	6	5	4	• 3	2	1	0	
		Dat Dat Dat Dat	a B a B	yte yte	1 2			XXXX XXXX+1 XXXX+2 XXXX+3

XXXX is the HEX address that is loaded into the DMA location.

Note: Data that is received from the controller as well as data that is sent to the controller will be transferred in the above order.

# APPENDIX B

# IBM 5150 SYSTEM BUS SIGNAL DEFINITION

# IBM 5150 I/O Channel Bus Component Side Pins

Pin	Signal	Descriptions
A1	-I/O CH CK	Failure in I/O channel or Memory parity
A2	+D7	Data Bit 7 (Most significant bit)
A3	+D6	Data Bit 6
A4	+D5	Data Bit 5
A5	+D4	Data Bit 4
A6	+D3	Data Bit 3
A7	+D2	Data Bit 2
A8	+D1	Data Bit 1
A9	+DO	Data Bit 0 (Least significant bit)
A10	+I/O CH RDY	I/O Channel Ready (no wait state)
A11	+AEN	DMA Channel on
A12	+A19	Address Bit 19
A13	+A18	Address Bit 18
A14	+A17	Address Bit 17
A15	+A16	Address Bit 16
A16	+A15	Address Bit 15
A17	+A14	Address Bit 14
A18	+A13	Address Bit 13
A19	+A12	Address Bit 12
A20	+A11	Address Bit 11
A21	+A10	Address Bit 10
A22	+A9	Address Bit 9
A23	+A8	Address Bit 9
A24	+A7	Address Bit 7
A25	+A6	Address Bit 6
A26	+A6	Address Bit 5
A27	+A4	Address Bit 5
A28	+A3	Address Bit 3
A29	+A2	Address Bit 2
A30	+A1	Address Bit 1
A31	+A0	Address Bit 0

# IBM 5150 I/O Channel Bus Circuit Side Pins

B1GNDGROUNDB2+RESET DRVPositive I/O resetB3+5V+5 Volt supplyB4+IRQ2interrupt request no. 2B5-5V-5 Volt supplyB6+DRQ2DMA Request no. 2B7-12V-12 Volt supplyB8ReservedB9+12V+12 Volt supplyB10GNDB11-MEMWMemory Write StrobeB13-IOWI/O Write StrobeB14-IORI/O Read StrobeB15-DACK3DMA Acknowledge no. 1B16+DRQ3DMA Request no. 1B19-DACK0DMA Acknowledge of (Refresh)B20CLOCK4.77 Mhz system clockB21+IRQ7Interrupt Request 7B22+IRQ6Interrupt Request 5B24+IRQ3Interrupt Request 4B25+IRQ3Interrupt Request 3B26-DACK2DMA Acknowledge no. 2B27+T/CDMA Acknowledge no. 2B29+5V+5V Volt SupplyB30+OSC14. 31818 Mhz ClockB31GND	Pin	Signal	Descriptions
B29 +5V +5V Volt Supply   B30 +0SC 14. 31818 Mhz Clock	B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26	GND +RESET DRV +5V +IRQ2 -5V +DRQ2 -12V Reserved +12V GND -MEMW -MEMR -IOW -IOR -DACK3 +DRQ3 -DACK1 CLOCK +IRQ3 -DACK0 CLOCK +IRQ7 +IRQ6 +IRQ5 +IRQ4 +IRQ3 -DACK2	GROUND Positive I/O reset +5 Volt supply interrupt request no. 2 -5 Volt supply DMA Request no. 2 -12 Volt supply +12 Volt supply +12 Volt supply +12 Volt supply Memory Write Strobe Memory Read Strobe I/O Write Strobe DMA Acknowledge no. 1 DMA Request no. 1 DMA Acknowledge no. 1 DMA Acknowledge no. 1 DMA Acknowledge 0 (Refresh) 4.77 Mhz system clock Interrupt Request 7 Interrupt Request 5 Interrupt Request 5 Interrupt Request 3 DMA Acknowledge no. 2
B23+IRQ5Interrupt Request 5B24+IRQ4Interrupt Request 4B25+IRQ3Interrupt Request 3B26-DACK2DMA Acknowledge no. 2B27+T/CDMA Terminal CountB28+ALEAddress Latch EnableB29+5V+5V Volt SupplyB30+OSC14. 31818 Mhz Clock	B21	+IRQ7	Interrupt Request 7
B22+IRQ6Interrupt Request 6B23+IRQ5Interrupt Request 5B24+IRQ4Interrupt Request 4B25+IRQ3Interrupt Request 3B26-DACK2DMA Acknowledge no. 2B27+T/CDMA Terminal CountB28+ALEAddress Latch EnableB29+5V+5V Volt SupplyB30+OSC14. 31818 Mhz Clock	B19	-DACKO	DMA Acknowledge O (Refresh)
	B20	CLOCK	4.77 Mhz system clock
B22+IRQ6Interrupt Request 6B23+IRQ5Interrupt Request 5B24+IRQ4Interrupt Request 4B25+IRQ3Interrupt Request 3B26-DACK2DMA Acknowledge no. 2B27+T/CDMA Terminal CountB28+ALEAddress Latch EnableB29+5V+5V Volt SupplyB30+OSC14. 31818 Mhz Clock	B19	-DACKO	DMA Acknowledge O (Refresh)
	B20	CLOCK	4.77 Mhz system clock
B23+IRQ5Interrupt Request 5B24+IRQ4Interrupt Request 4B25+IRQ3Interrupt Request 3B26-DACK2DMA Acknowledge no. 2B27+T/CDMA Terminal CountB28+ALEAddress Latch EnableB29+5V+5V Volt SupplyB30+OSC14. 31818 Mhz Clock	B19	-DACKO	DMA Acknowledge O (Refresh)
	B20	CLOCK	4.77 Mhz system clock
	B21	+IRQ7	Interrupt Request 7
B27+T/CDMA Terminal CountB28+ALEAddress Latch EnableB29+5V+5V Volt SupplyB30+0SC14. 31818 Mhz Clock	B22	+IRQ6	Interrupt Request 6
	B23	+IRQ5	Interrupt Request 5
	B24	+IRQ4	Interrupt Request 4
	B25	+IRQ3	Interrupt Request 3
	B27 B28 B29 B30	+T/C +ALE +5V +OSC	DMA Terminal Count Address Latch Enable +5V Volt Supply

# NOTES

i.e

