The 14-pen 51/52 MP:

We've just made the best plotter better!


Holding up to 14 self-capping pens in a unique carriage assembly, the DMP-51/52 MP responds to any drafting-intensive demand. Whether your plots require multi-color capability or a variety of line widths, the DMP-51/52 MP quickly and efficiently meets the challenge. This multiple pen capability means your days of multi-stroking lines or constantly changing pens are over — which allows you to dramatically reduce your drafting throughput time when creating C and D size plots.

Redefining state-of-the-art. . . The DMP-51/52 MP offers all the best features of Houston Instrument's phenomenally successful DMP-51/52 series. The multi-pen version features a maximum speed of up to 22 inches per second, a user-selectable acceleration rate of up to 4 Gs and a resolution of .001 inches. We've also added a constant velocity control to ensure uniform inking regardless of the angle of pen movement.

We're confident you'll be impressed with our newest plotter. Call us at 1-800-531-5205 (512-835-0900 for Texas residents) for the name of your nearest dealer or distributor, or write Houston Instrument, 8500 Cameron Road, Austin, Texas, 78753. In Europe, contact Houston Instrument Belgium NV., Rochesterlaan 6, 8240 Gistel, Belgium. Tel.: 059-27-74-45. Tlx. 846-81399.

Visit Us at NCC Booth 5063

houston instrument

Circle 34 on Reader Inquiry Card

* U.S. suggested retail price

DM/PL is a trademark of Houston Instrument
Introducing the first family of frame grabbers: The Datacube 128 Family of full function, single boards for real-time image acquisition and color display.

Our new IVG-128, for example, instantly turns any IBM PC into an economical, multi-feature image processing system.

Our VVG-128 double high Eurocard for the VMEbus tames the harshest machine vision and inspection environments.

While our VG-128 for the Multibus and iLBX bus provides on-board arbitration logic for fast video data transfers between two host CPUs.

Each 128 Family board provides reliable, real-time digital video for machine vision inspection, teleconferencing, medical imaging, surveillance, and many other applications.

And each Datacube 128 Family board bears a striking family resemblance to each other.

The 384H x 512V x 8-bit frame store's throughput rate matches solid state CCD camera outputs exactly.

Enhanced video input phase lock loop for rock-steady picture stability.

Digitizing, storage and display for one high-resolution image or two medium resolution images under software control.

And the ability to lock three boards together for true color RGB applications.

Each 128 Family board also gives you 7.16 MHz 8-bit digitization. Multiple banks of input and output look-up tables. And red, green and blue outputs.

All as standard features. All on a single board. And all for an incredible grabber of a price. Just $2,995.

To get your new 128 Family album of products, write: Datacube Incorporated, 4 Dearborn Road, Peabody, MA 01960. Or call (617) 535-6644 today.
FORCE COMPUTERS
System 68000 VMEbus

Single board solutions for 16/32 bit "open systems" in industrial, business, and scientific environments

If your application requires advanced technology available in production quantities if quality, reliability, and price/performance ratio are the major criteria for supplier selection—then compare our product portfolio with other alternatives.

- Three CPU's for most applications from intelligent I/O controllers to multiuser/multitasking environments with powerful UNIX* or real time operating software PDOS* and up to 1M byte of on-board memory: CPU-1B, CPU-2, CPU-3.
- Two DRAM Boards: 512KB and 2MB; two SRAM Boards: 128KB and 512KB. RAM/ROM Board: 512KB (max.); DRAM-1, DRAM-2, SRAM-1/2, RR-1/S/E
- Mass memory interface boards with either direct control of up to seven drives (WFC-1) or intelligent VMEbus interface to SASIbus with DMAC (SASI-1).
- Six-channel serial I/O board with Multi-Protocol-Communications-Controller (SIO-1).
- 32-channel parallel I/O boards either optically isolated (1000V) with DMAC (OPIO-1) or TTL-level with 64 mA drive capability signals (PIO-1).
- Intelligent high resolution graphics subsystem (master/slave) with resolution of 1024 x 1024 pixels and up to 12 bits of pixel depth. Powerful graphics operation through local 68000 MPU in parallel with 7220 graphics controller(s) GDC-1M/1S.
- Winchester/Floppy drive modules with up to 80 M bytes: WFMOD-20/80.
- Auxiliaries: Backplanes, chassis, power supplies.
- A variety of Software Products, e.g.:
  - PDOS* — Real-Time, Multi-Tasking, with Basic interpreter, Pascal, Fortran 77, and C Compilers.
  - COHERENT* — UNIX* V.7 compatible with C Compiler, Pascal and Fortran 77 in preparation.
  - UNIX* — System V, Multi-User, Multi-Tasking.
  - In development: memory boards with byte parity and 32 bit addressing; dedicated LAN-Controller; high performance communication I/O.

Supported by a worldwide network of distributors and representatives, FORCE Computers is recognized by its customers (and competitors) as the leading supplier of 68000/VMEbus board products.

*PDOS is a trademark of Eyring Research, COHERENT is a trademark of Mark Williams Co., UNIX is a trademark of AT&T.

Consider, compare, and contact: FORCE COMPUTERS, INC.
TECHNOLOGY TRENDS

19 Imaging / Image Processing With The IBM PC • Automatic Digitizers Target Document Storage Applications

22 Software / Thermal Analysis Package Rapidly Assesses Heat Characteristics Of Design

24 Graphics / Custom Chips Provide Raster Operations

26 Design Tools / Back Annotation Speeds Up Gate Array Design • Cell Library Gains 32-Bit CMOS Bit-Slice Processor

30 Boards / Disk And Tape Controllers For 32-Bit Systems Emerge On VMEbus

32 ICs / Disk Controllers In The Chips

36 Peripherals / 5¼" Half-High Winchester Rise To Meet High-Performance System Needs

38 Systems / Digital Announces MicroVAX II

15 Editor’s Comment 88 New Products

17 Hotline 99 New Literature

70 Letters 100 Calendar

80 New Product Focus 100 Advertiser Index

81 Reader Service

**TABLE OF CONTENTS**

**FEATURES**

**ELECTRONIC IMAGING**

40  **Machine Vision Finds New Applications**  
by Hugh Aldersey-Williams  
The extended range of applications for machine vision systems is made possible by advances in the technology of the sensors and processing architectures used.

**SYSTEMS ARCHITECTURE**

49  **Speech Recognition: Not A Typical Engineering Problem**  
by Brita Meng  
Whether a speech recognition system is speaker-independent or speaker-dependent, isolated or continuous, the problem of recognition remains the same: how to develop a machine which emulates the way humans interpret speech.

59  **Serial A/D Eases Speech Synthesis System Design**  
by Paul Brokaw  
Of the various methods used for digital speech synthesis, pulse code modulation (PCM) is probably the most flexible.

**SEMICONDUCTOR TECHNOLOGY**

62  **CMOS Changes System Design Considerations**  
by Ronald Collett  
While CMOS has made tremendous inroads in the past few years, TTL and ECL logic families are not likely to disappear.

72  **Effects Of Pipelining On Algorithms In The MC68020**  
by David Olsen  
In the past, the performance of an algorithm on a microprocessor was determined by how fast the processor ran and how many instructions the algorithm required. This has been changed by the advent of pipelining found in today's 32-bit microprocessors.

**DESIGN TOOLS**

75  **Advanced Microprocessors Demand High-Level Language Support**  
by Joe Aseo  
Microprocessor software development has changed in character from individual programmers working on a monolithic piece of code to teams of programmers working on individual modules for later integration into a larger program.

**ON THE COVER**

A modular approach to machine vision hardware provides designers with increased system flexibility and expandability. Datacube's MaxVideo line of vision hardware modules includes VFIR, shown on the front cover, a real time 10-point image processor. Improved digital video interconnect design allows for operation in harsh environments. Gloria Simmons created the color enhanced VFIR image using a northwest directional filter. Photography by Steve Grahe.
**THE FPS 64-BIT FAMILY: CONSIDER WHY THE MOST ACCESSIBLE SUPERCOMPUTERS MAY BE THE FASTEST WAY TO DO YOUR JOB.**

The new 38 MFLOPS FPS-264, with 64-bit accuracy, large storage, and architecture refined to achieve a high percentage of its peak speed. For many applications, it can provide half the performance of the most popular supercomputer. Its moderate price and exceptional support liberates supercomputing from the realm of major corporate investment and puts it within the practical reach of departments and teams.

**How fast can you get a supercomputer up and running is as important as how fast it runs.** When you look beyond peak computing speeds to the practical realities of compute-intensive analysis and simulation, odds are that nothing else can take your job from start to finish as fast as the FPS 64-bit supercomputer family. Here's why:

1. **FPS protects and utilizes your existing software resources.** FPS offers you an exceptional, proven software tool set. If your investment in FORTRAN is typical, the FPS Compiler will alone be a compelling advantage.

2. **More applications software than for any other comparable computer.** Compare quantity and quality of compatible third-party software packages—for structural analysis, circuit design, reservoir simulation, fluid flow analysis, chemistry and much more—and the FPS advantage widens.

3. **The FPS 64-bit family makes supercomputing speeds affordable at the department level.** Even teams with remote access to Crays® and Cybers™ are...
likely to find that the advantage of immediate, local access is well worth the sacrifice of standing in line for the "fastest" machines. System prices start at $300,000 (U.S.) for the 11 MFLOPS FPS-164. The new 38 MFLOPS FPS-264, starting at $640,000, achieves 4-5 times the speed of the FPS-164 on many applications programs. The multiple parallel processing units and peak 341 MFLOPS of the FPS 164/MAX can run many matrix computations faster than supercomputers, for less than one-tenth the price.

**Family Specifications**

<table>
<thead>
<tr>
<th>Specification</th>
<th>FPS-264</th>
<th>FPS-164/MAX</th>
<th>FPS-164</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak speed, MFLOPS</td>
<td>38</td>
<td>33-341</td>
<td>11</td>
</tr>
<tr>
<td>Dynamic range</td>
<td>2.8 x 10^309 to 9.0 x 10^307</td>
<td>2.8 x 10^309 to 9.0 x 10^307</td>
<td>2.8 x 10^309 to 9.0 x 10^307</td>
</tr>
<tr>
<td>Word size</td>
<td>64</td>
<td>64</td>
<td>64</td>
</tr>
<tr>
<td>Main memory capacity</td>
<td>4.5 MWords</td>
<td>15 MWords</td>
<td>7.25 MWords</td>
</tr>
<tr>
<td>Maximum disk storage capacity</td>
<td>16 Gbytes</td>
<td>3 Gbytes</td>
<td>3 Gbytes</td>
</tr>
<tr>
<td>Precision</td>
<td>15 decimal digits</td>
<td>15 decimal digits</td>
<td>15 decimal digits</td>
</tr>
<tr>
<td>Vector registers</td>
<td>4 x 2K</td>
<td>124 x 2K (max.)</td>
<td>4 x 2K</td>
</tr>
<tr>
<td>Scalar registers</td>
<td>64</td>
<td>184 (max.)</td>
<td>64</td>
</tr>
<tr>
<td>Host interfaces</td>
<td>IBM, DEC</td>
<td>IBM, DEC, Sperry, Apollo</td>
<td></td>
</tr>
<tr>
<td>Program Development Software</td>
<td>FORTRAN Compiler, Overlay Linker, Assembler, Object Librarian, Interactive Debugger</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Family Performance Measures**

<table>
<thead>
<tr>
<th>Specification</th>
<th>FPS-264</th>
<th>FPS-164/MAX</th>
<th>FPS-164</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak MFLOPS</td>
<td>38</td>
<td>341</td>
<td>33</td>
</tr>
<tr>
<td>Peak MOPS</td>
<td>190</td>
<td>1705</td>
<td>165</td>
</tr>
<tr>
<td>Peak MIPS</td>
<td>19</td>
<td>5.5</td>
<td>5.5</td>
</tr>
<tr>
<td>(Instructions are multi-parcel)</td>
<td>9.9</td>
<td>20.0</td>
<td>6.0</td>
</tr>
<tr>
<td>Typical MFLOPS, LINPACK Benchmark</td>
<td>9.9</td>
<td>20.0</td>
<td>6.0</td>
</tr>
<tr>
<td>Whetstones, KWIPS</td>
<td>19,000</td>
<td>5440</td>
<td>5440</td>
</tr>
<tr>
<td>(64-bit)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000x1000 matrix multiply, seconds</td>
<td>53</td>
<td>10</td>
<td>66</td>
</tr>
<tr>
<td>$K/MFLOPS (system price/peak speed)</td>
<td>$17K</td>
<td>$2.5K</td>
<td>$12K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$27K</td>
</tr>
</tbody>
</table>

4. The FPS family is expandable. Proven dependable. Well-supported. In other words, a safe, farsighted investment. You can upgrade your existing FPS computer, or evolve from one level of performance to another, with minimal disruption. And you can bank on a record of reliability that begins with exhaustive manufacturing testing and extends to our 30 field office service facilities worldwide.

Ask your local Floating Point sales representative to help you develop your own strategy for accessible supercomputing. Contact Floating Point Systems, Box 23489, Portland, OR 97223. Telex 360470 FLOATPOIN BEAV. Sales offices worldwide. Call (800) 635-0938.

**The PROVEN POWER IN ACCESSIBLE HIGH-SPEED COMPUTATION.**
Complete Development Station. EZ-PRO 2.1 connects to your personal computer via RS-232 and supports the widest selection of in-circuit emulators. Check the tabulation for the microprocessors you're planning to use.

Single-Vendor Responsibility. Each In-Circuit Emulator is supplied by American Automation with class assembler, linker, and symbolic debugger. With EZ-PRO 2.1 you get exceptional development capability at modest cost.

**EZ-PRO 2.1 SUPPORTS:**

<table>
<thead>
<tr>
<th>Intel:</th>
<th>Motorola:</th>
<th>Rockwell:</th>
</tr>
</thead>
<tbody>
<tr>
<td>8038</td>
<td>6800</td>
<td>6800</td>
</tr>
<tr>
<td>8028</td>
<td>6801</td>
<td>6801</td>
</tr>
<tr>
<td>8018</td>
<td>6802</td>
<td>6802</td>
</tr>
<tr>
<td>8048</td>
<td>6803</td>
<td>6803</td>
</tr>
<tr>
<td>8048</td>
<td>6804</td>
<td>6804</td>
</tr>
<tr>
<td>8048</td>
<td>6806</td>
<td>6806</td>
</tr>
<tr>
<td>8050</td>
<td>6807</td>
<td>6807</td>
</tr>
<tr>
<td>8050</td>
<td>6809</td>
<td>6809</td>
</tr>
<tr>
<td>8065A</td>
<td>680A-2</td>
<td>680A-2</td>
</tr>
<tr>
<td>8066</td>
<td>680C</td>
<td>680C</td>
</tr>
<tr>
<td>8066</td>
<td>680D</td>
<td>680D</td>
</tr>
<tr>
<td>8080</td>
<td>680E</td>
<td>680E</td>
</tr>
<tr>
<td>Harris:</td>
<td>Hitachi:</td>
<td>RCA:</td>
</tr>
<tr>
<td>8008</td>
<td>6301</td>
<td>1802</td>
</tr>
<tr>
<td>8016</td>
<td>6303</td>
<td>1805</td>
</tr>
<tr>
<td>Zilog:</td>
<td>Signetics:</td>
<td>8X3000</td>
</tr>
<tr>
<td>280A</td>
<td>6303</td>
<td>8X3000</td>
</tr>
<tr>
<td>280B</td>
<td>6303</td>
<td>8X3005</td>
</tr>
<tr>
<td>280C</td>
<td>6303</td>
<td>8X3005</td>
</tr>
</tbody>
</table>

**National:**

<table>
<thead>
<tr>
<th>National:</th>
<th>TI: 32030 NMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8080</td>
<td>32030 NMOS</td>
</tr>
</tbody>
</table>

...and more

**REPRINTS**

DIGITAL DESIGN will reprint any article from past or present issues. Reprints are custom printed. Minimum order: 1,000 copies. Purchase order or letter of authorization required.

Allow one month from receipt of order for delivery, unless previously arranged and confirmed.

Advertisements alone can also be reprinted. Call (617) 232-5470, and ask for reprints.
At last, color display units equal to the minds that use them.

Too often, great ideas are lost or diluted in the translation from mind to monitor, diminishing the capabilities and productivity of the people behind it all. But, not any longer. Not with color displays from Barco Industries.

Premium Barco high resolution color display units and monitors bring ideas and information to vivid life with extreme clarity, stability and precision. From the simplest tables for process monitoring to the most highly complex graphic material, the high technical specifications and deflection technologies inherent in Barco color displays ensure unsurpassed image detail and quality.

From textile pattern design to complex data interpretation and beyond. Barco's strength in quality control, research, design and production keeps our color display units and monitors on the leading edge of technology, meeting and exceeding the demands of a progressive market...and progressive minds.

For more information, contact Barco Industries, Inc., 2211-B Executive Street, Charlotte, NC 28208 Ph. 704/392-9371 Telex 802-019.
Barco Industries, n.v. Th. Sevenslaan 106 B-8500 Kortrijk, Belgium Ph. (0) 36/21.11.24 Telex 85 842 barind b.

BARCO INC.

Circle 35 on Reader Inquiry Card
LET RETICON
PUT THE VISION
INTO YOUR
NEXT DESIGN.

Because we offer the broadest range of image sensors available—from linear to area and circular arrays—it’s easier for you to find the right one for your application. And in case you can’t, we’re prepared to put our experience and expertise to work for you in developing a cost-effective custom configuration that meets your needs. □ Thousands of EG & G RETICON solid state image sensors are already in use in applications such as page and character scanning, spectroscopy, robotics, and non-contact inspection instruments. □ Contact us today for complete information. At RETICON, the solution to your imaging application is within sight. □ EG & G RETICON 345 Potrero Ave., Sunnyvale, CA 94086-4197 (408) 738-4266 □ Chicago (312) 640-7713; Boston (617) 745-7400; Japan 03-343-4411; England (0734) 788666; Germany (089) 92692-666.

Circle 6 on Reader Inquiry Card
We run with a great crowd.

Complete hardware/software compatibility.

Talk about easy interfacing. You can take a ZETA 824 or ZETA 836 plotter and plug it into virtually any computer made.

What's more, you'll be ready to run because our plotters understand a variety of computer protocols. Select the model for your application then just plug in and plot.

In fact, we're a plug compatible replacement for many plotters from HP, CalComp and Tektronix. Some models of our plotter can even run directly from your IBM cluster controller. Now that's easy interfacing.

When it comes to your favorite application packages, you'll be on safe ground too. Packages such as CADAM, TechniCAD, Euclid, P-CAD, AutoCAD and many more.

The most productive plotter for the money.

You'll be getting the highest output plotters for the money with our new ZETA 824CS and ZETA 836CS. More finished plots. More productivity. Plus, these “D” and “E” format plotters let you run either single sheet or roll media.

Easy-to-use touch controls.

Your time is valuable. So we've made our touch controls simple - yet powerful. Set speed, pen pressure, liquid ink parameters, electronic limit sensing, windowing, scaling - all at the touch of a finger. Self-test and diagnostic plots too. Let us show you dozens of other time-saving operations in a brief demonstration.

Plotter specialists.

We've been designing hardware interfaces, plotting language emulators and high performance pen plotters for over 14 years. Nicolet also provides you with worldwide sales and service support.

Give us a call. See how easy it is to join the crowd.

Call (415) 372-7568.
Nicolet Computer Graphics
Division, 777 Arnold Drive,
Martinez, CA 94553
TWX 910-481-5951

Circle 18 on Reader Inquiry Card
TWO $325 CHIPS REPLACE A $5,000 BOARD
New floating point chip set cuts cost, space, power and design time.

8 & 10 MFLOPS VERSIONS NOW AVAILABLE

Now, total floating point capabilities at 1/5 the price, 1/20 the power—and faster than board-level processors!

This revolutionary chip set (comprised of a WTL1032 32-bit multiplier and WTL1033 32-bit ALU) has brought real-time floating point technology to market at a down-to-earth price and size.

If your design specialty is instrumentation, graphics, telecommunications, CAD, CAE, aerospace or mini/micro applications, you'll want to use these powerful tools for faster, smaller designs while lowering your overall system costs.

In 100+ quantities, for example, each chip costs $325 ($650 for the set); floating point boards typically cost about $5000. And our complete two-chip set is only 1/50th the size of the old 15" boards, allowing your system to shrink before your eyes!

There's more. Through advanced NMOS technology and state-of-the-art circuit design, each device offers a throughput of 5 megaflops, letting you process data faster than ever before.

With less than 2 watts dissipation in each chip, power supplies can be smaller, and your system will run longer. In addition, the chips' circuitry is based on the IEEE 754 standard, assuring you greater software portability and compatibility.

Available on leadless chip carriers and 64-pin DIPS for even lower power-consumption and broader interfacing alternatives, the new chips undergo an exhaustive proprietary burn-in process that assures reliable performance.

Best news of all, you can start designing now with these advanced floating point chips. So call or write today for complete literature.

INNOVATIONS IN MICROSYSTEM TECHNOLOGY
501 MERCURY DRIVE
SUNNYVALE, CA 94086
Telephone: 408/738-8400
TWX 910 3399545 WEITEK SVL

Circle 11 on Reader Inquiry Card
A unique combination

Introducing a digitizer with a built-in mouse.

A unique combination unmatched by any digitizer on the market today, the MM™ Series can perform all your cursor steering, menu picking and graphics digitizing tasks. The MM outputs both absolute coordinate data like a digitizer and delta coordinate data like a mouse.

The MM Series was designed to offer builders of today's lower-cost terminals, graphic workstations and personal computers Maximum performance at Minimum cost. Maximum performance because you'll get all the features you need from a high resolution, remotely-controlled digitizer plus the versatility of a cursor steering mouse in one compact package. And Minimum cost because MM was designed, right from the start, to be inexpensive to purchase, integrate and maintain.

Advanced packaging combining light weight, small overall size, and slim profile with built-in tilt mechanism make the MM Series an ideal addition to your user-friendly system.

Every MM Series digitizer is backed by Summagraphics, the leader in digitizers, and the emerging leader in graphics input devices.

Call or write Summagraphics Corporation, 35 Brentwood Avenue, PO. Box 781, Fairfield, CT 06430. Telephone (203) 384-1344. Telex 96-4348.
As the commercialization of artificial intelligence techniques takes hold, many in the field question whether AI can live up to its overblown promise. There is disagreement about what the term artificial intelligence means, although most researchers would include machines that merely appear to think. (The Turing Test?) Perhaps we should crawl before we run and try to model nonhuman intelligence first — my dog for instance. Although he's not very intellectual, he can accurately sort through thousands of smells, catch a ball in midair, and so on. He is also friendlier than most computers.

Obviously, this whole notion of intelligence remains slippery because it is based on subjective assessments. We don't really know what intelligence is or how to describe it to a computer so that it can be emulated. Instead we must be content to nibble away at the edges of the problem. Human expertise, ironically, proves to be easiest to model. Common sense and tying shoelaces are harder to deal with. That's not surprising since expert behavior is most likely to be codified in formal rules, inferences, rules of thumb and common sense criteria that tell when to override the rules. Despite that, it's not easy to pull all this out of an expert so that an expert system can be programmed. Once built, however, such a system only represents artificial intelligence of a crude sort — more of an electronic idiot savant than human-like intelligence.

Designing real machine intelligence may take far longer for there are serious sensory input problems that must be dealt with. For example, global, pattern recognizing vision is an important input because so much of our information comes to us visually. But, visual pattern recognition is not necessarily intelligence (my dog does it quite well), although it's a necessary input. Perhaps even harder is natural language recognition with all its ambiguities. It's hard because we don't know how we do it. We can build systems that recognize a limited number of words or phrases from a limited number of speakers. In this technology my dog isn't much better than the more sophisticated systems on the market.

Such sensory input systems will have to be well developed before we can build artificial intelligence systems that exhibit that one universally agreed upon sign of intelligence — the ability to learn. We use our senses to acquire information and our intelligence to sift through, categorize and store it. A machine that only knows what we tell it can't really be classified as intelligent by human standards. It must be able to adapt to new situations and learn from mistakes, as even a dog can do.

AI techniques, as they presently exist, have the ability to solve problems that don't easily yield to conventional approaches. As we solve more difficult problems, we will undoubtedly learn more. So the correct approach may just be to solve increasingly intractable problems, inventing the necessary incremental techniques as we go along. This is the approach that the AI industry will almost certainly use. It should result in much more powerful hardware. According to Richard Morley and William Taylor of Gould Inc., today's supercomputers can process roughly about the same amount of information as a mosquito or bee. They need to be about 10,000 times more powerful to reach the chimpanzee level and perhaps a bit more for humans. Such computing power could be available by the year 2000, given the present rate of advance in silicon.

Availability of such massive computing power, however, will not guarantee the existence of human-like artificial intelligence. It will primarily be software that determines the rate of AI advancement. Conversely, AI software advances will cause hardware architectural changes that permit more efficient computing — as it already has in the case of LISP processors.

The main problem is not lack of hardware or software but lack of insight. AI companies will make improvements in hardware and software that will advance the state of the art. But a real understanding of intelligence must continue to come from the research community because there remain fundamental questions. We need to understand how we learn. We also must understand common sense — that ability to make decisions when rules and information are incomplete. For true intelligence we must also consider the nature of consciousness and self-awareness and find ways to copy such abstract concepts in our machines.

Meanwhile, I'll be happy if we can build some helpers that are just a bit more competent and reliable than my doctor, plumber or mechanic — and at least as user friendly as my dog.

— John Bond, Editor in Chief
Six reasons why professionals continue to choose Vectrix for quality IBM XT/PC graphics.

Even though IBM offers a color graphics card, professionals still choose Vectrix. It's not surprising. Especially once they've seen us in action. Professionals know that our VX/PC Board Set delivers the quality and performance they need for serious color graphics.

The VX/PC Board Set provides advanced features that help simplify sophisticated graphics design. Besides displaying 512 simultaneous colors from a palette of 16.8 million, the VX/PC supports an extensive library of on-board graphics macros for ease of programming and fast design, as well as full emulation of the IBM color card. And, an on-board 16-bit microprocessor frees your computer to concentrate on other tasks.

What you will find most surprising, however, is the price. Our VX/PC Board Set was designed with the OEM in mind. So when comparing the performance of Vectrix with the competition, check the price too. You'll like what you see.

For more information, contact Vectrix Corporation, 2606 Branchwood Drive, Greensboro, North Carolina 27408. Phone (919) 288-0520. Telex 574417.

Vectrix
THE COMPUTER GRAPHICS COMPANY

Distributor inquiries welcome.

Circle 55 on Reader Inquiry Card
TOTAL SYSTEM SIMULATION AT 1 BILLION EVENTS/SEC The System Development Engine from Zycad, to be available early next year, will be able to simulate up to 1.5 million gates at 1 billion events/sec. Interfaced with VAX, IBM or Apollo computers, the engine will simulate a complete system, including software.

WE32100 32-BIT MICROPROCESSOR OFFERED COMMERCIALY AT&T has announced the seven-chip family of 32100 processor and six peripherals in 1.5µm CMOS.

1-MBIT CMOS EPROM TO BE IN PRODUCTION THIS SUMMER AMD has announced that quantities of its 1-Mbit CMOS EPROM will be available by the end of the summer. The Am27Cl024, organized as 64K X 16, contains a special user feature called two-word programming that allows the part to be programmed 32 bits at a time.

MULTIBUS 286 SBC TO COMPETE WITH INTEL In direct competition with the Intel line of single-board Multibus computers, Metacomp has announced the MPA-1000, a 286-based CPU board with up to 2 Mbytes of memory that supports the ILBX private memory interconnect.

FOUR CMOS VIDEO D/A CONVERTERS DEBUT Brooktree Corp. will announce a 50 MHz triple 8-bit D/A converter, a single 75 MHz 8-bit converter and a 75 MHz triple 4-bit D/A converter. Analogic has also announced a new device, the AH8308TC 8-bit video DAC.

HALF-MICRON CIRCUITS FABRICATED Scientists at IBM's Watson Research Center have fabricated the first circuits with half-micron line widths. An 8.5 square mm one-transistor memory cell has been fabricated on a memory array. A programmable logic array with 1700 transistors in a 0.1 mm silicon area is the densest logic circuit ever fabricated.

SMALL OPTICAL DISK R&D TO LEAD TO PRODUCT THIS YEAR A shared R&D agreement between Tallgrass Technologies, CPT Corp. and Information Storage Inc. is to produce small optical nonerasable disk drives by the end of the year.

VHSIC SIGNAL PROCESSING ICs ANNOUNCED Honeywell Data Conversion Product Center intends to market a set of VHSIC signal processing chips. The core of the chip set is the Electro-Optical Signal Processor (EOSP), a 3-chip set optimized for real-time image and video signal processing.

GRAPHICS BOARD FOR IBM PC WILL SPEED DISPLAY At next month's Siggraph show in San Francisco, Xtar will introduce an add-in graphics card for the PC. Intended for OEM applications, the Polygone board will feature a 100M pixel/sec polygon display speed.
PROBLEMS WITH VIDEO DACs?

Consider the Analogic Solution:

Engineered Performance
+ Complete Family
= No Compromise

Has your video display system design been compromised by inferior video DACs that fail to perform to your expectations? Have you had to add heat sinks or cooling fans to maintain acceptable operating temperatures? Have you been plagued by unacceptable video artifacts? Have you had to build in piggy-back boards to accommodate synchronization circuits that should have been in the DAC? Then check out the guaranteed performance features available off-the-shelf from Analogic's video DAC family.

Analogic engineered the AH8000 series of hybrid video DACs to offer a choice from many combinations of conversion rate, bit resolution, and logic compatibility. In addition, all members of the family meet such critical design criteria as low power dissipation, very low glitch area, fast settling time, full RS330/343 compatibility, and the choice of either synchronous or asynchronous blanking control.

The table below summarizes a few of the key parameters for some of our currently available units. Even if your requirements differ, give us a call! Using our proprietary chips and hybrid subassemblies, we have often configured custom DACs for our OEM customers—at surprisingly low cost.

We've helped many others solve their problems with video DAC performance. We would like to help you. Call our Data Conversion Products Group and ask for the Video DAC Literature Pack at (617) 246-0300 X2291. Or write to: Analogic Corporation, Data Conversion Products Group, 360 Audrey-on Road, Wakefield, MA 01880.
TECHNOLOGY TRENDS

IMAGING

Image Processing With The IBM PC

Current estimates say that there are five million IBM PC or IBM PC-compatible computers in use in the US and that this figure is growing at the rate of two million per year. Because of this, a large number of vendors are putting the PC to work in applications ranging from business accounting to waveform analysis. In image processing, over 20 vendors are now supplying add-on boards and software to allow the PC to be used for industrial, medical and seismic applications (Electronic Imaging, March 1985, pp. 44-51).

This month, five more vendors entered the PC image processing field with a range of peripherals. At Biflyx (Irvine, CA), a full color frame grabber and software have been introduced which allow images to be captured in 1/60 of a second. Resolution of the captured image is 256 x 256 x 4 bits. Because the entire frame is bitmapped, users can combine computer-generated graphics with the video image. Also, the company is offering its 1600 video printer which uses a thermal printing technique and color dye sheets to provide color hard copy with more than 4,000 hues (Figure 1).

US Video (Washington, DC) has also recognized the potential of PC imaging with the introduction of its RM-110, a PC add-on board that fits into the short slot of an IBM PC. The RM-110 superimposes computer images onto video and displays the output on a monitor. Input video can be any composite video or NTSC source while the computer-generated images can be generated from any PC-compatible graphics card.

Photographic communications is the primary market for the PC/Com system from Computer Systems (St. Clair Shores, MI). The system is a document-scanning and transmission system using PC/AT-compatible computers for image digitizing, processing and forwarding capabilities in information networks. Offering camera resolution of up to 400 dots per inch, the system can transmit documents to laser printers, color display terminal or IBM or DEC mainframes. At Princeton Scientific Instruments (Kingston, NJ), a self-contained image data acquisition system has been introduced for the XT or AT computers. The Model V CCD system uses a slow-scan CCD, interfaces for the XT or AT and associated software. The camera system provides optically isolated electrical outputs for the control of calibration lamp shutters that may be a part of the user's application. The CCD is in a cooled housing to reduce the CCD dark currents to levels compatible with long exposures. A list of the CCD types that can be used with the system is shown in Table 1. Software provided with the system is FORTh-based and allows CCD camera operation, data acquisition and reduction.

Following in the successful footsteps of Cubicomp's (Berkeley, CA) solid modeling system, the Modelmaker and Picturemaker which was first introduced two years ago, is Laserus Productions' (Berkeley, CA) Megamachine (Figure 2). It is a multiprocessor system for the PC/XT/AT, capable of animating three-dimensional textured objects. Megamachine system is capable of displaying 4096 colors from a palette of 16 million in 1024 x 768 x 8 or x 16 mode. Resolution is optionally expandable to 4096 x 4096. An optional digitizing frame buffer allows capture and manipulation of video images.

—A. Wilson

Table 1: A number of different CCDs can be used with the Model V data acquisition system from Princeton Scientific.

<table>
<thead>
<tr>
<th>CCD</th>
<th>V x H Pixels</th>
<th>Pixel Size, Microns</th>
<th>Output Noise Electrons, RMS</th>
<th>Peak QE</th>
<th>Illuminated Surface</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCA SID-501</td>
<td>512 x 320</td>
<td>30 x 30</td>
<td>50</td>
<td>80</td>
<td>BACK</td>
</tr>
<tr>
<td>RCA SID-504</td>
<td>256 x 403</td>
<td>20 x 16</td>
<td>50</td>
<td>70</td>
<td>BACK</td>
</tr>
<tr>
<td>RCA SID-503</td>
<td>1024 x 640</td>
<td>15 x 15</td>
<td>50</td>
<td>60</td>
<td>BACK</td>
</tr>
<tr>
<td>GEC 8602</td>
<td>576 x 385</td>
<td>22 x 22</td>
<td>15</td>
<td>30</td>
<td>FRONT</td>
</tr>
<tr>
<td>RCA ICCD</td>
<td>256 x 403</td>
<td>30 x 30</td>
<td>50</td>
<td>20</td>
<td>S-20 PHOTOCATHODE</td>
</tr>
<tr>
<td>TEKTRONIX</td>
<td>512 x 512</td>
<td>27 x 27</td>
<td>~15</td>
<td>80</td>
<td>BACK</td>
</tr>
<tr>
<td>TEKTRONIX</td>
<td>2048 x 2048</td>
<td>27 x 27</td>
<td>~15</td>
<td>80</td>
<td>BACK</td>
</tr>
<tr>
<td>TI VPCCD</td>
<td>800 x 800</td>
<td>15 x 15</td>
<td>~25</td>
<td>50</td>
<td>FRONT</td>
</tr>
</tbody>
</table>

Figure 1: Video hardcopy image produced on the Biflyx videoprinter.

Figure 2: Laserus Productions' Megamachine is a multiprocessor system for the PC/XT/AT, capable of animating three-dimensional textured objects. A frame grabber will be available next quarter.
Automatic capture of engineering drawings to improve, among other things, design and drafting productivity, has long been a sought-after technology of companies with large engineering databases. Up until last year, there was no effective way to digitize large-format drawings or photographs into computer systems.

Realizing this, Eikonix (Bedford, MA) will enter the scanner market. The company's EZ Scan Model 44/34 is based on the 850 series 4096 x 1 CCD camera and is capable of digitizing drawings of up to 46" x 36" (Figure 1). This flatbed scanner can be interfaced to computer systems via the Multibus, Unibus, Q-Bus and later this year by any IEEE-488 interface. Priced at $35,000, the scanner is capable of digitizing documents to a resolution of 110 lines per inch. Eikonix sees applications of the scanner in architectural drawing, civil engineering and mapping applications.

Last year, Skantek Corp. (Warren, NJ) introduced an automatic digitizer, the SK-1010, capable of digitizing documents up to 40" wide by any length. The machine, which was introduced at the 1984 NCGA, uses a fixed-assembly scanning head consisting of two 40" long parallel lines of 10,000 fiber optic light pipes. One line conducts light from an incandescent source to the surface of the document to be digitized. The other picks up the reflected light and feeds it to a 2 cm square grid, consisting of 100 x 100 pixels. A CCD camera then scans the grid for the presence or absence of reflected light. A 32-bit microcomputer then vectorizes and compresses the data, converting it to computer files which can be stored on magnetic tape in IGES, CADAM and other CAD/CAE system file formats.

Because of the relatively complex technology used in the scanner, the SK-1010 costs between $125,000 and $140,000 depending on the software options selected. Ronald Gerow, vice president of Industrial Vision Systems (Lowell, MA), sees this as one of the major setbacks to large scale use of the Skantek machine. The company's own scanner, the E/Scan, uses a less elegant but more manufacturable technique to digitize documents. In the design of the scanner, Industrial Vision employs four 2048 x 1 CCD cameras supported on an optical bench. These cameras face upwards toward the paper being scanned. The maximum eight pixel overlap is controlled by software to ensure correct digitization of the whole image. A single 8-bit A/D converter then digitizes the serial video stream into a logic board for image processing. Unlike the SK-1010, rasterized drawings are displayed not vectorized.

"CAD is a niche market at best," says Gerow of Industrial Vision. The firm has shipped 100 scanners to date, interfacing to either the Multibus, the IBM PC/XT or the Wang PC. The company is presently at work writing image processing algorithms to run on the ZIP-3216 from Mercury Computer Systems (Lowell, MA) which will be incorporated into the scanner. List price of the scanner is also lower than the Skantek 1010. At $60,000, the scanner is able to digitize documents up to 36" wide by any length at 200 dots per inch. Figure 2 shows the type of image processing capable with the scanner.

---

Figure 1: Eikonix EZ/Scan Model 44/34 scanner is capable of digitizing documents up to 46" x 36".

Figure 2: (a) Original image as scanned by the E/Scan from Industrial Vision Systems and (b) Image after pre-processing on the scanner.

— A. Wilson
Here's the fastest dual-port memory available on the Multibus today, breaking the industry speed barrier with a 145ns typical LBX read data available time on our super-fast version (195ns for our standard board). The super-fast board even runs zero-wait-states with an iSBC 286/10* CPU!

Both versions offer top system speed and performance for up to 2 megabytes (512K for super-fast version) of dual-ported RAM. The board can be strapped for either 64K or 256K RAMs to allow easy upgrading. Parity checking is standard, with both Multibus and LBX cycles optionally generating parity error interrupts. And quiet, reliable operation is assured by the board's six-layer construction.

Central Data's design engineers are always available to answer your questions about board selection, configurations and applications. Call them toll-free for more information on our new 512K-2M Dual-Port Dynamic RAM Board or on our full line of more than 35 quality Multibus boards.

And more frontrunners in the Multibus memory field. Central Data offers a complete line of Multibus memory boards to meet every system need. Call us for full details.
As circuits get both faster and denser, power dissipation problems mount. Analyzing the thermal properties of a printed circuit board is a tedious process; calculating the effects of fans, packaging and adjacent boards adds complexity to the problem. The EDA-2500 program from Telesis (Chelmsford, MA) analyzes heat characteristics of a PC board during design. Using a software package rather than an actual prototype, thermal properties can be predicted before a design is finished. The program's calculation speed allows various system designs to be explored for optimum thermal characteristics.

Component junction and case temperatures are predicted as well as overall board temperature profiles. Conduction, convection and radiation heat transfer are all considered in this analysis. The analyzer spots hot and cold regions of the board and summarizes results in a report or an isothermal plot. Various factors can be changed to explore design, packaging and cooling options. Telesis' IBM PC-based system or a DEC terminal is used for display and interaction. For speed, the calculations run on its 32-bit coprocessor or a VAX as a batch process.

The software consists of two programs, one for before component placement and another for after. For 'quick-check' pre-placement analysis, the designer inputs overall board size and total power dissipation, orientation, airflow, power dissipation of adjacent boards and board-to-board spacing. The preprocessing analysis shows whether natural convection will alleviate heat problems or whether fans will be needed. This prediction can actually drive board placement.

By changing parameters, a designer can assess trade-offs of various configurations early in the design cycle. It will be clear not only which areas of the board will generate the most heat, but whether heat sinks could diffuse enough heat to eliminate the fan. The effect of changing board spacing or enclosure size can also be accurately predicted.

Post-placement analysis allows a more detailed look at thermal characteristics of a board. Once a design has been entered and placed at a Telesis workstation, the EDA-2500 automatically extracts placement information. The designer specifies only parameters not in the design database, like altitude, boundary conduction and local heat sinks. Up to 52 parameters can be adjusted to create various 'what if' scenarios.

An important feature for figuring actual performance that even prototypes cannot provide is worst case analysis. The EDA-2500 thermal analyzer can automatically increase power dissipation for all components and recompute the temperature profile. This worst-case analysis could result in designs that fail less frequently once in production.

The trend toward smaller, denser systems will certainly not reverse. In higher performance systems, components are densely packed because going off-board to the backplane is unattractively slow. In addition, complex semicustom and standard ICs are often packaged with many pins on a small package, for very dense boards. This pin density as well as the high speed of current devices creates more potential heat problems.

Other PC board CAD vendors indicate that they are working on similar products. Thermal problems are mounting quickly and must be included in complete design cycle solutions. Early views of design trade-off options are increasingly important. Avoiding heat problems at the pre-layout stage may allow complex designs to become products within short market windows.

—Pingry
Even under real-world conditions, THE EYE™ from Analog never blinks.

At last, there's a practical way to achieve increased productivity with zero defects. Because despite the tough demands of factory life, The Eye never blinks.

We've optimized our IVS-100 intelligent vision system for the real world, not idealistic test lab settings. Its unmatched 256 gray level capability and high resolution (512 x 512 pixels) enable it to compensate for uneven lighting and still pinpoint subtle defects. It's the first system to incorporate Intel 80286/287 microprocessors and the Intel 80186 I/O processor, so it can handle images and make decisions in sync with the highest production speeds. What's more, The Eye can communicate with host computers, and it interfaces with plenty of peripherals. And because it adapts readily to specific applications and configurations, The Eye can be integrated into your factory's plans with amazing ease.

As for the price, it's surprisingly down-to-earth.

Best of all, The Eye is backed by Analog Devices, a $300,000,000 company with the factory automation know-how to match our state-of-the-art technology. We'll be here today and tomorrow, offering all the support you'll ever need. We'll tell you up front whether The Eye is right for your application. And if it is, we'll work with you to find the best possible solution —and make it a reality.

So look into The Eye. For the full story on our IVS-100, call Sandra Perry or Alan Berger at (617) 329-4700, or write Analog Devices, Inc., P.O. Box 280, Norwood, MA 02062.

The first machine vision system designed to cope with reality.
Raster operations are important in computer graphics for controlling repetitive graphics functions. Although these functions are typically implemented in software, there is a growing trend to use hardware for faster results and lower costs.

The raster operation (raster-op) called Bit-Blt is an example of a commonly used graphics primitive. Bit-Blt, or bit boundary block transfers, grew from the attempt to treat text and bitmap graphics similarly with Xerox’s Smalltalk language. The function allows rapid transfer of hidden graphics or text characters onto a bitmap-ped screen.

Bit-Blt modifies a rectangular destination of a bitmap using data from an external source bitmap. The rectangular region is typically 16 x 16 pixels. The alternative is drawing the characters serially, which consumes more time.

Bit-Blt allows Boolean operations where characters can be copied to a destination in the frame buffer in a particular mode such as XOR. XORing characters or graphics allows the overlay of new data while retaining the graphics information underneath. After XORing once more, the original image is displayed intact. This capability is used extensively in nondestructive cursors and pop-up menus. The Bit-Blt function also facilitates rapid implementation of highlight-ing, scrolling screens, region filling and window manipulation.

Sun Microsystems (Mountain View, CA) was one of the first companies to use a custom chip for the Bit-Blt raster-op. A single chip replaced about 60 TTL chips. A bitmap of each character is stored in a separate memory location. The Bit-Blt chip swaps this memory onto the display bitmap. The Sun system allows one, two or three operands which are referred to as destination, source and mask operand. Any one of the 256 possible combinations of Boolean functions can be selected.

Two companies now offer the Bit-Blt raster-op on a chip. Sun Microsystems’ chip was developed via silicon compilation at Silicon Compilers Inc. (Los Gatos, CA). It is now manufactured and sold through VLSI Technologies (San Jose, CA). A more recent Bit-Blt chip is the PMR 96016 from Pacific Mountain Research (Seattle, WA). This chip was also designed by means of silicon compilation at Seattle Silicon (Seattle, WA).

The RasterOp from VLSI is very similar to the Blt chip from Pacific Mountain Research. Both chips are available in 28-pin packages with similar pinouts. Operation is also similar. In a typical application, the Bit-Blt chip intercepts data from main memory on read cycles from the host and substitutes new data into the display buffer during write cycles. The host is only used as a source and destination address generator for the Bit-Blt chip.

The memory controller of the Bit-Blt chip causes write cycles from the host CPU to be converted into read-modify-write cycles. Data is first read from a destination such as a display bitmap to the Bit-Blt chip. New data from another location is then written to the display bitmap. The result is that a horizontal row of 16 pixels can be read from the display bitmap, combined logically with the new data and written back to the bitmap. This process takes approximately two bus cycles for 16 pixels using the PMR 96016.

Implementation of the RasterOp on the Sun workstation results in 20 µsec for writing a 16 x 16 pixel character. At this rate, the whole screen can be filled with characters in 64 msec.
LEXIDATA.
LOOKING GOOD.

HIGH-PERFORMANCE COLOR GRAPHICS SYSTEMS.
We’re looking good for a lot of good reasons.
Our family of high-performance, raster graphics display processors
and subsystems are recognized worldwide for their ability to cost-effectively reduce the picture-processing workload of host computers.
They’re being used to find oil, design motorcycles, treat hospital patients, compose magazines, and trace the movement of military troops. And as many applications as there are now, there are many more to come.

HIGH-PERFORMANCE COMPANY.
For over a decade, Lexidata™ has been advancing color graphics technology, especially in the area of computer-aided design, where our systems are being successfully integrated by OEMs and end-users.
We’ve set some very high standards for our systems. And we see to it that they’re built cost-effectively so they can be priced the same way.

OUR RESOLUTION:
INTELLIGENT SOLUTIONS.
We offer a variety of systems with a variety of resolutions.
LEX 90™ is Lexidata’s newest family of raster display processors. There’s a LEX 90 model that can support up to 24 planes of 1280x1024 display memory at 60Hz non-interlaced refresh.
There’s SimulRes, which allows the simultaneous display of 640x512 and 1280x1024 images on the same screen.
There’s GEOVIEW™, a three-dimensional geological interpretation package.
And for solid modelers, there’s the extraordinary capability of SOLIDVIEW™ Lexidata’s patented z-buffer technology for the display of solid models.
If you need an intelligent low-cost color or monochrome 1280x1024 graphics terminal, with PLOT 10™ or VT100™ emulation, our Series 2000 is available featuring a powerful 16/32-bit 68000 microprocessor.
And, of course, all Lexidata systems are compatible with a variety of leading third party application software packages for mechanical design/analysis, business graphics, mapping, and geological interpretation.

TAKE A CLOSER LOOK.
Lexidata systems are hard at work around the world, helping companies realize their goals in all kinds of applications. These companies have found powerful, cost-effective solutions that can do the job for them now, yet grow with them later.
If that sounds like your kind of company – or your kind of customer – then we should talk.

Call us at 1-800-472-4747. In Massachusetts, call 617-663-8550.
For the first time, gate arrays can be designed from start to finish on an engineering workstation without the need for a large mainframe computer. Gould AMI (Santa Clara, CA) now provides back annotation capabilities for its CMOS gate array family to customers using the design tools on Mentor Graphics' (Beaverton, OR) workstations. As a result, both companies estimate that total design time can be reduced by two weeks or more.

Back annotation provides the ability to download timing delay information garnered from the physical layout process back to the workstation (see Digital Design, February 1985, p. 66). Comprehensive timing analysis is crucial to the successful design of a CMOS gate array fully packed with logic elements since such factors as device propagation delay and wiring delays can impact performance at high operating speeds (above 20 MHz).

Gate array vendors typically provide timing analysis tools for use on workstations. These are used prior to actual routing with estimated values for wiring delays. A final timing analysis based on the actual values gathered from the routing process is also done to ensure that the chip will function properly. This is usually performed on the vendor's mainframe-based CAD/CAE system. Packages using such an approach include Design Verifier from LSI Logic (Milpitas, CA) and Easygate from International Microcircuits (Santa Clara, CA).

Should timing problems arise, the customer has two alternatives. One is to use the gate array vendor's CAD/CAE system to rectify the problem. However, the customer may not be familiar with the CAD/CAE tools used on the vendor's system. The other option is to try to solve the problem working with the vendor's applications engineers over the telephone. Since the gate array vendor does not have an intimate knowledge of the circuit design, this can lengthen the design process by two weeks or more.

In contrast, Gould AMI allows postlayout timing analysis to be performed on the customer's workstation rather than just on the vendor's CAD/CAE system. The advantage to this approach is that the customer can alter the circuit when timing problems occur and recheck the timing on the workstation after rerouting.

Back annotation also proves useful when a customer seeks to optimize a gate array for either size or speed. Tom Vonderach of Gould AMI notes that wiring-delay estimates are often conservative to provide adequate margins over the intended speed and operating range of a gate array. These margins are needed because place-and-route software often spreads logic for a particular function across the array to maximize the number of gates that can be automatically routed. However, significant propagation delays can occur as the array becomes more densely packed and fewer cell sites are available for routing. By using the actual wire-length delays rather than the estimated values, a customer can readily determine which paths need to be rerouted so that the overall performance of the circuit is enhanced.

By this fall, expect to see back annotation capabilities extended to gate arrays from other vendors. International Microcircuits is working on providing this capability on workstations from Mentor Graphics and Daisy Systems (San Jose, CA), and LSI Logic has announced similar plans for the Valid Logic (San Jose, CA) Scalsystem. Mentor Graphics is also working with Mostek (Carrolton, TX) and Motorola Semiconductor (Austin, TX) for similar support.

—Aseo
Eikonix® high-performance digital imaging cameras offer unique capabilities that clearly distinguish them from all others.

**CCD or Photodiode Technology**
Only Eikonix offers a choice of high-resolution cameras employing either linear CCD (charge-coupled device) or photodiode technology. In fact, Eikonix offers the highest-resolution CCD camera available anywhere, with up to 20 million pixels per image (4096 x 5200). You can choose the economy and low-light capabilities of a CCD camera, or the greater dynamic range of a photodiode camera, without sacrificing high resolution.

**Color or Monochrome**
Only Eikonix has a family of high-resolution cameras available for either monochrome (256 gray-scale levels) or color (a palette of 16 million colors) applications.

**More User Control**
Only Eikonix cameras use a precision stepping-motor/lead-screw/ball-slide stage mechanism, which provides precise positioning of the array and eliminates one-dimensional smearing. In addition, this mechanism allows asynchronous operation, so the user can control both scan speed and data collection rate. This eliminates the need for a separate "frame grabber" or dedicated processor, and frees the host computer for multi-tasking.

**Buy Just What You Need**
Only Eikonix' broad product line lets OEMs and end users match needs precisely. Configurations range from bare-bones digital camera heads through complete image acquisition subsystems, including cameras, light sources, control electronics, imaging software, and interfaces for many widely used computers (including most DEC and Multibus-based systems).

**More Applications**
Only Eikonix offers the performance and flexibility to handle the broadest range of the most demanding applications, including mapping, engineering drawing digitizing, graphic arts, CAD/CAM input, office automation, X-ray storage and analysis, textile pattern design, geological imaging, communications, animation and microscopy.

**Eikonix Know-How**
Only Eikonix digital imaging products are backed by our 17 years of experience in matching advanced electro-optical technology to a widening world of applications.

To find out what we can do to support your digital imaging applications, contact Eikonix, 23 Crosby Drive, Bedford, MA 01730, (617) 275-5070.

© Copyright 1985 Eikonix® Corporation. DEC is a trademark of Digital Equipment Corporation. Multibus is a trademark of Intel Corporation.
Cell Library Gains 32-Bit CMOS Bit-Slice Processor

Standard cell technology continues to move ahead rapidly. Most analysts agree that standard cells will become the preferred semicustom technology by the end of the decade. Compared to gate arrays, standard cells offer two primary advantages. First is the small die size, which approaches the area consumed by a comparable full-custom handcrafted chip. Many of today's off-the-shelf VLSI chips are designed using standard cells. Handcrafting of these devices is usually not cost-effective because laying out the large number of transistors is excessively time-consuming. The second advantage is that microprocessors and memory are available as macrocells in a cell library. Until recently, most vendors' libraries contained an ALU and perhaps one core microprocessor, if any at all.

WaferScale Integration (Fremont, CA) recently announced the addition of a 32-bit CMOS bit-slice processor to its standard cell library. Designated the 59C032, the processor runs at 15 MHz, has a datapath delay time of 82 nsec and dissipates 300 mW of power. In addition, the 59C032 includes a scratch-pad 32-word x 32-bit static RAM. The cell is fabricated in 2-micron CMOS, and its die size is 0.150 mils on a side. In comparison, when eight 4-bit bipolar 2901 processors from Advanced Micro Devices (Sunnyvale, CA) are linked together, the resulting 32-bit function has a datapath delay of 91 nsec and dissipates 12.1W.

Other cells in WSI's library include PLAs, CMOS EPROMs, CMOS static RAMs, ROMs, 4- and 16-bit bit-slice processors and over 100 SSI/MSI random logic devices. WSI supports engineering workstations from Daisy Systems, Mentor Graphics, DEC (VAX running Silvar Lisco's [Menlo Park, CA] CASS schematic capture program) and IBM (PC AT).

For designers not using a standard cell approach who need the high performance of the 59C032, WSI is introducing a packaged version of the processor. The chip will be available in the third quarter of this year. It will have a 0.200 mil per side die size and will be housed in a 100-pin pin grid array. Performance is expected to be around 15 MHz.

WSI will not remain alone in the bit-slice standard cell arena. Ricoh Co. (Santa Clara, CA) plans to include the 2901 in its library by the third quarter. Established manufacturers such as Zymos (Sunnyvale, CA) and NCR (Fort Collins, CO) presently offer core micros. Zymos provides the 80C49 processor and the ZycompII, a 4-bit microcontroller. NCR has its 65CX02, an extended version of the 6502 microprocessor.

Standard cell libraries that include core micros offer designers an excellent solution to protecting proprietary designs. Moreover, high density cells like ROM and RAM can be combined with core micros and glue logic on a single application-specific IC. This results in efficient silicon usage while optimizing performance.

Nonrecurring engineering (NRE) costs are usually higher for standard cell designs than for gate array designs. The bulk of the additional cost is due to tooling. Unlike a gate array, each standard cell design is fabricated using a unique set of masks. In a gate array, only the metallization masks are tailored for the particular design. However, as the use of standard cells becomes more widespread, NRE costs will likely decline.

-Collett
We earned our reputation on the 6 o'clock news!

It took real innovation to earn our first Emmy for technical excellence in broadcast television. And a proven track record to record America's first manned space flight. Which explains, perhaps, why Ikegami is rapidly becoming the first name in electronic imaging components.

Today, you'll find us wherever award-winning performance counts. Providing original equipment manufacturers with the precision components demanded by a Space Age environment. With the same reliability that keeps the 6 o'clock news in focus night after night.

Outer space or inner space, you'll find us wherever products and their end users demand proven performers. We're Ikegami. We can make a difference in how you do business. And what your business can do for you.

We'll stake our reputation on it.
Disk And Tape Controllers For 32-Bit Systems Emerge on VMEbus

The need for systems integrators to migrate to a 32-bit bus structure has resulted in success for the VMEbus. Although its closest contender, Multibus II, is vying for a piece of the same marketplace, the momentum behind the Intel bus structure has yet to emerge. In the high-performance disk and tape controller marketplace, major manufacturers are turning to the VMEbus. However, all these vendors have suggested they will provide Multibus II products when the market is large enough, even though the architecture is a radical departure from Multibus I.

The first evidence of VMEbus boards from traditional Multibus disk and tape controller makers is the Interphase (Dallas, TX) V/SMD 3200 SMD Winchester controller (Figure 1). Xylogics (Burlington, MA) and Ciprico (Plymouth, MN), two other high-performance Multibus controller manufacturers, have announced matched VMEbus SMD disk controllers and \( \frac{1}{2} \)" tape controllers that will be in production by this fall.

The first VME product from Multibus manufacturer Minicomputer Technology (San Jose, CA) is a \( \frac{1}{4} \)" tape controller, admittedly not particularly high performance. A matched ESDI disk controller and \( \frac{1}{2} \)" tape controller board set on the VME should follow soon.

Since the main impetus to designing with a 32-bit bus is added speed, it is critical that disk-to-bus transfers are fast. Two bipolar state machines on the Interphase 3200 control data movement; one is used for transactions between the controller and the VMEbus, the other for those between the controller and one or two SMD drives. Twelve Mbytes of onboard memory act as virtual buffers, available to either disk or VMEbus processes. Disk read operations begin at the first sector the head encounters, not necessarily the first sector requested; this ensures rapid disk-to-controller transfers. Data is transferred from controller buffers to main system memory when disk read begins, without waiting for the entire sector to be read.

Xylogics has addressed the disk-to-bus speed issue by using FIFOs. The advantage to using FIFOs rather than buffers is speed; emptying a buffer may use extra cycles. Interphase contends that its buffer-to-memory scheme provides performance similar to FIFOs without the data overruns and underruns inherent in FIFO-based systems. The Xylogics 751 and Interphase 3200 use custom silicon for DMA to improve speed. Ciprico, Xylogics and Interphase all find that microprocessor DMA is too slow.

A standard feature for fast system interaction with disk drives is cache. Interphase uses an extended read-ahead caching algorithm on the 3200 for raw speed between the disk and controller. Minicomputer Technology has a 32-Kbyte buffer in the initial specification for its ESDI controller. According to Minicomputer, some designs demand complex cache algorithms, but simpler, faster cache is best for many systems.

UNIX systems tend to fragment data on a disk, so caching physically contiguous sectors is not advantageous. Caching of logically contiguous blocks is relatively ineffective for multiuser and multitasking systems because consecutive disk reads tend to be from different tasks. Ciprico intends to use a very large cache on its VME Rimfire 3200 and segment it to optimize for multiuser systems. A proprietary algorithm will determine which segment of cache to swap out.

Xylogics has chosen not to implement data cache, but uses "command caching." This command optimization algorithm makes no assumption of system data needs, but instead queues command requests to optimize disk accesses. This allows the controller to service system requests in rapid succession.

To optimize bus usage for multitasking, both Xylogics' 751 and Ciprico's 3200 will use throttles. Xylogics has used a software programmable throttle to determine how long the controller remains on the system bus in several products. Ciprico intends to provide both this time throttle and a byte throttle, selectable on system configuration.

Software interface and drivers are also critical to high-performance system design. Interphase, Xylogics and Minicomputer Technology are all planning to provide matched high-performance disk and tape controllers for 32-bit VME systems with a consistent interface. The
Knows all... Tells all... in plain English

New Cherry Message Center:
Four lines—each with 24 spaces—give you 96 alphanumeric characters.

Our W424-4040 PC Enhancer tells it like it is. Or will be. So anyone can read it. And understand. And know what to do.

It's loaded with features you'll want:
• Battery backed RAM memory for message storage
• 5 to 24 volt input on parallel lines
• Accepts serial and parallel ASCII
• Simultaneous real time data with canned messages
• NEMA 12 compatible bezel
• Fully housed with built in 115/230 VAC power supply

Write for complete information today.

SINGLE LINE, TOO!
Cherry W424-105B: 24 characters in 1 line. Accepts serial or parallel ASCII inputs.

Circle 8 on Reader Inquiry Card
standard backup device for 32-bit systems is expected to be ½" tape. Either similar or identical ½" tape and disk controller interfaces for operating systems including UNIX are planned.

Now that there is a standard format for SMD bad block recording, the Xylogics controller will read defect information off the drives. The defect management system on the 751 controller will use sector slipping. This scheme provides spare sectors on the same track, so no head movement is required to skip from a bad sector to its substitute.

Interphase gives the user a choice of this spare sector per track or alternate track defect mapping. With large sectors, more disk space is taken by a sector-per-track scheme, but speed is greatly enhanced since no head seeking is needed. Sparse tracks for defects may use disk space more efficiently, but may slow average access. Minicomputer Technology's ESDI controller will offer the track or sector choice and support loading a defect table from the disk into the controller.

There may also be a need to look into new disk and tape interfaces for high-end systems. ESMD, at a 3 Mbytes/sec data transfer rate, pushes the limits of drivers and receivers; currently, ECL parts are used. For faster data transfer, serial interfaces like SMD will need to be replaced by parallel schemes. The most likely candidate for replacing SMD is IPI. IPI provides byte-wide or even 16-bit transfers. IPI Level 2 is nearly defined and should be implemented on products by next year. IPI Level 3 is an intelligent interface with half of the controller in the disk drive. Because of the close coordination needed between disk and controller manufacturers in intelligent interfaces, IPI Level 3 may take much longer to be defined.

In the meanwhile, SMD and ½" GCR tape controllers on VME boards will provide systems designers with options for full 32-bit performance. Those moving into higher performance from the Multibus I may be comfortable with the suppliers of disk and tape controllers supporting VME now. And in the near future, high-performance VMEbus, Multibus I and Multibus II products may all be available from these vendors.

—Pingry

ICs

Disk Controllers In The Chips

Chip sets to control rigid disks are moving from concept to full production. These highly integrated controllers will begin to appear on both disk drives and host CPUs. Traditional board-level disk controllers will also change as they assume the added responsibilities of floppy disk and tape drive control. As a consequence, system designers can tailor a controller to fit the application rather than be tied to an off-the-shelf solution.

Experience with disk controllers may be an initial advantage for vendors such as Adaptec (Milpitas, CA), Data Technology (Santa Clara, CA), OMTI (Mountain View, CA) and Western Digital (Irvine, CA). However, merchant semiconductor manufacturers are also entering the fray; Advanced Micro Devices (Sunnyvale, CA), Intel (Santa Clara, CA), National Semiconductor (Santa Clara, CA) and NEC Electronics (Natick, MA) are all moving from sampling to mass production.

The key question for prospective users centers around the trade-off between functionality and flexibility. ICs from Advanced Micro Devices, Intel, NEC Electronics and Western Digital provide full functionality. They implement the data path (e.g., encoding/decoding, error correction, data separation) and the control electronics (e.g., handshaking signals) for a limited number of disk interfaces (e.g., ST-506, ESDI, SCSI). The disadvantage of this level of integration is reduced flexibility for handling variable record sizes, different data transfer rates or different encoding schemes.

This may prove less troublesome for the lower-performance ST-506 interface than either ESDI or SCSI. Disk drive and controller vendors have largely agreed to fixed parameters (e.g., 512-byte sectors) for ST-506 drives in both the 5¼" and sub-4" arenas. There is less agreement among disk drive vendors for standard configurations for either ESDI or SCSI, so designers may want more flexibility to choose their own implementations.

In fact, chip implementations from Adaptec, Data Technology, National Semiconductor and OMTI allow users to select these parameters as well as the control signals and data path electronics for various device- and system-level interfaces. This imposes more responsibility on the system designer, who must determine which blend of parameters work best in the application, rather than accepting the limited options that the other chip sets provide.

Using these programmable chip sets, the designer must focus on three different aspects of the controller: the specific device-level interface, the core controller functions (serial/deserialization, formatting, data separation and error correction) and the interface to the host CPU itself. Most system designers can design the host interface, but may lack the expertise to properly fine-tune the remaining two functions.
A CRASH COURSE IN DISK AND DRIVE TESTING:

Disk Testing
ADE RVA instruments will show you how to test excessive acceleration, flatness, radial waviness, datum positioning, axial run-out and thickness.

Spindle Testing
Learn the nuances of testing axial and radial runouts, bearing quality, axial/radial acceleration, non-repetitive runout, radial resonance, wobble, and high frequency vibration.

Head/Assembly Testing
ADE RVA instruments give you advanced instruction on head positioning accuracy, head motion studies, dynamic flight characteristics, pitching and rolling.

ADE RVA instruments maintain quality control from design through production. Only ADE systems can measure dynamic displacements from tenths of microinches to thousandths of an inch from 0 to 50 KHz frequency response.

ADE Corporation
77 Rowe Street
Newton, MA 02166
Telephone: (617) 969-0600
Telex: 922415

Circle 29 on Reader Inquiry Card
As a result, the fixed-function chip sets that specify all functions will have a much larger clientele than chip sets offering full flexibility. One area where programmable chip sets are being used now is multifunction controllers that support rigid and floppy disk drives as well as tape backup. Floppy and rigid disk drive functions are so similar (the primary difference being the data transfer rate) that the same chip set could easily handle both types of drive. In contrast, a separate chip set may be needed to handle tape backup in a multifunction controller since tape drives are serial access rather than random access.

Fully-featured hard disk controller chips may move control functions from a standalone board to either the host CPU or the disk drive. Harry Laswell, peripheral product manager at Intel, notes that these chips should prove no more difficult to integrate onto the host CPU than other microprocessor peripherals like DMA controllers.

The effort required to move the controller onto the drive may be more difficult than integrating it with the CPU. Larry Boucher, president of Adaptec, notes that disk drive manufacturers may eventually gain the design expertise to include the control function with the read/write electronics. However, few of these vendors will invest in fabricating the controller chips. Instead, they will probably buy them from Adaptec, Western Digital and other vendors.

The benefits for a drive manufacturer bringing the controller on board include increased performance and reduced cost. Phil Devin of Xebec notes that the drives can be built with lower grade heads and media since error correction and data separation is controlled by the drive vendor. By using a system-level interface like SCSI that requires block-oriented transfers, drives can operate without interleaving sectors for increased data transfer rates.

Which manufacturers prove to be more adept at building controller chips is still open for debate. Boucher notes that it remains to be seen whether the large semiconductor manufacturers like Advanced Micro Devices, Intel, National Semiconductor and NEC Electronics will devote the necessary personnel and capital resources to design the controller chips needed by both disk drive and board-level controller vendors. The only chip sets available in production quantities are from Adaptec and OMTI, whereas the others are still in the sampling stage. The wide availability of these chips will alter the face of the disk controller business.

---

National Semiconductor's three-chip controller allows designers the flexibility to implement a wide variety of device- and system-level interfaces for rigid disk drives. The various interfaces are listed in the lower left-hand corner of the figure. Dotted lines show how much functionality each interface specification includes.
INTRODUCING LARGE-DISK PERFORMANCE IN DRIVES HALF THE SIZE

MODEL 9715 FSD. With 160 Mbytes in a sealed module, you get the same capacity speed and performance as the CDC® Mini Module Drive (MMD) in a unit one-half the size.

FSD NOW ALSO AVAILABLE 340 AND 515 MEGABYTE MODELS

MODEL 9710 RSD. With 80 Mbytes in removable data packs for unlimited storage. Has the same capacity, speed and performance as a CDC Storage Module Drive (SMD) in a unit one-half the size.

AUTOMATIC CARRIAGE AND SPINDLE LOCKS allow for quick set-up, prevent HDA damage during shipment.

NO SCHEDULED MAINTENANCE. Built-in reliability also includes high parts commonality and universal power supply (100-240V, 50/60 Hz) for easy installation worldwide.

HIGH TORQUE BRUSHLESS DC DRIVE MOTORS. They deliver a higher degree of data integrity by providing rapid disk acceleration with minimum head drag.

THE FSD™ / RSD™ SERIES

Both 9710 and 9715 Drives use LSI circuitry for all read and write, fault, transmitter/receiver functions and a μP for servo control, for full performance in half the space. For more data call your local Control Data OEM Sales Representative or write: OEM Product Sales, HQW08X, Control Data Corporation, P.O. Box 0, Minneapolis, MN 55440.

Information Hot Line 1-800-828-8001
In Minnesota 612-921-4400, ext. 82

CONTROL DATA
Despite a push to small system enclosures such as the narrow desk-high and desk-deep tower, 8" and standard 5 ¼" WINchesters are used in most multiuser systems. Half-height 5 ¼" drives are attractive in size, but have not offered adequate capacity or performance for superminis and supermicros. However, by the end of the year, an intelligent 5 ¼" half-high drive will be available offering 53 or 80 Mbytes of formatted storage and sub-30 msec access times.

The Q250 and the Q280 intelligent half-high drives from Quantum (Milpitas, CA) with built-in system-level SCSI controllers could be a breakthrough for small high-performance systems. 5 ¼" intelligent SCSI drives have been available for some time from Xebec (Sunnyvale, CA), which plans to introduce models with 20 and 40 Mbytes this month. Tandon (Chatsworth, CA) plans the same type of product. However, only Quantum has announced plans to pack over 50 Mbytes in a half-high.

Unlike Xebec's intelligent SCSI drives for single-user systems, Quantum's products are designed for high-performance multiuser systems. The 53 Mbyte Q250 uses two platters; the 80 Mbyte Q280, three. Both use sputtered thin-film media and Whitney heads. An embedded servo system saves on both electronic and mechanical parts. Following the SCSI spec, a 1.25 Mbyte/sec speed can be sustained. To equalize between this speed and the sub-30 msec average disk access time, a 16-Kbyte FIFO acts as a buffer.

High-performance systems need low error rates as well as speed. The Q200 drives use a Reed-Solomon ECC with an interleave of three. This provides one in 10^14 unrecoverable sectors and one in 10^21 miscorrected sectors.

One of the biggest challenges has been squeezing drive and control electronics into a single 5 ¼" form-factor board. Both the actuator and the motor speed are controlled by one microprocessor; Quantum has used two in other products. Only one off-the-shelf SCSI chip is used; gate arrays save space and optimize SCSI for Quantum's drive design. A 16 Kbyte buffer is included as well.

Advantages to a built-in controller begin with reliability. When the drive arrives to go into a system, there can be no doubt whether it will play properly with the controller. In addition, an intelligent system interface like SCSI allows defect mapping to be done before the drive is shipped. The Q250 and the Q280 format around defects, and once in the field, dynamically map defects in conjunction with the CPU.

System builders can integrate the drive without performing physical defect mapping or using special utilities. The goal is to ship drives to system builders' stock, without incoming test. Quantum quotes 25,000 hours MTBF.

SCSI not only permits system upgrades without new device-level interfaces for each peripheral type, it performs many I/O functions without host intervention. A copy command, for example, permits data backup with the CPU only issuing one command and the rest of the process occurring without host intervention or traffic on the bus. Quantum also implements the SCSI disconnect/arbitration/reconnect command, so peripherals can disconnect from the SCSI bus while performing a time-consuming operation and, when finished, arbitrate for the bus and reconnect.

Thin-film media and small heads permit good density on the disk. By using 1.7 run length limited code, only 15,000 flux changes per inch are needed to record 20,000 bpi; with 876 tpi 13 ½ Mbytes can be stored per disk surface. One servo burst is embedded for each of the thirty-two 512-byte sectors on a track. An in-spindle motor helps fit three platters plus controller into the 1.65" high box. Some systems with this motor design have suffered thermal problems. However, Quantum feels that its two- and three-platter drives will have less problem than full-high drives with six to eight disks. The base plate is also thermally coupled to the spindle to dissipate heat.

Evaluation drives are not scheduled until October, with volume production to begin near the end of the year. Although Xebec and Tandon are aiming to launch 5 ¼" drives with an integrated controller in the near future, probably neither company's product will top 40 Mbytes. And suppliers of higher-performance products, like Priam (San Jose, CA), have not yet announced comparable intelligent 5 ¼" drives. Makers of small multiuser systems, LAN file servers and graphics workstations will have more freedom with the combination of small size and high capacity. A tape backup or second disk drive can be used in a standard full-height 5 ¼" space. No slot is used for a controller. In addition, system builders or users will not need to match drive to controller or worry about defect mapping.

---

Pingry
Colorado Video manufactures a wide variety of video memories for industrial and scientific applications.

- Model 274C/D Video Frame Store captures a monochrome or NTSC color video picture in 1/30th of a second for instant viewing. A DMA option allows transfer of data in and out of memory for image analysis, modification, or storage.

- Model 491 is a compact, general purpose, Video Frame Store unit, available with up to four separate memories with simultaneous video outputs. The 491 is an ideal unit for full gray scale R-G-B image storage and manipulation.

- Model 492 Video Subtractor uses two memories to produce high quality image subtraction in both static and dynamic modes. Great for seeing what's missing or out of registration.

- Model 493 Video Peak Store is a unique device that lets you take "time exposures". A true solution looking for problems. Ask us about it!

Colorado Video memories are available in both single field and full frame configurations, and with memory sizes to 512 x 512 pixels and 8 bits of gray scale. 625-line and 50 Hertz operation are available.
Digital Announces MicroVAX II

Two VLSI devices, a single chip processor with on-board memory management and a matching floating point device, form the heart of the latest MicroVAX product from Digital Equipment Corp.—MicroVAX II. Unlike its predecessor the MicroVAX I which implemented the CPU on two separate Q-Bus boards, the memory controller and the data path module, MicroVAX II takes advantage of VLSI devices to integrate the entire CPU on a single Q-Bus board. An over-the-top ribbon cable provides true 32-bit access to system memory; the Q-Bus is relegated to the task of I/O.

In terms of horsepower, existing customers of the MicroVAX II say that they are experiencing at least a two to one improvement over the MicroVAX I. Early benchmark tests run at Carnegie-Mellon University indicate that the machine runs at 75% the speed of the VAX 11/780 in a worst case scenario and normally at 80% to 90%. Some applications that were heavily register-oriented actually ran faster. The machine also seems to load down at the same level as the 11/780.

Although some initial concern was voiced about the limitations of the Q-Bus, it does not appear to be a performance-limiting factor for systems with a small number of users. Most customers are pleased at the range of drivers that DEC is providing, allowing them to configure the machine with a range of disk and tape drives. The only negative comments regarded the lack of color graphics in the workstation, a slack that will inevitably be picked up by third party vendors.

The basic system configuration includes a MicroVAX II processor and floating point unit with 2 Mbytes of memory, RX50 dual 400-Kbyte 5 1/4" floppy drives and an internal 31-Mbyte Winchester disk. A second configuration has the same components as the basic configuration with the addition of two new DEC products, the RD53 71-Mbyte disk and a 95-Mbyte TK50 cartridge tape drive in lieu of the RX50 floppy drive and 31-Mbyte hard drive. Both of these configurations are packaged in the BA23 enclosure that DEC has previously used for the MicroVAX I and MicroPDP-11 line.

A third MicroVAX II system is intended for larger work groups and is packaged in a new BA123 enclosure. This system contains 3 Mbytes of main memory, an RD53 drive, an RX50 floppy and the TK50 streaming tape unit. In the same form factor, the fourth MicroVAX II configuration contains 5 Mbytes of main memory and three RD53 drives together with the TK50 tape drive. DEC will also provide a MicroVAX I to MicroVAX II upgrade kit.

Building on the MicroVAX II, DEC also introduced two VAXstation II workstations. They are both multiwindow, multiprocessing monochrome systems that come with a 19" bit-mapped monitor, a keyboard and a three-button mouse. The screen provides resolution of 864 x 1024, and both configurations are in the BA23 box. They include 2 Mbytes of main memory and Ethernet adapter, run Digital's MicroVMS operating system and workstation software and feature GKS graphics software as well as VT100 and Tektronix 4014 emulation. The basic VAXstation II includes the RD52 drive and the RX50 floppy. The enhanced version includes the RD53 drive and the TK50 streaming tape.

Expected early next year, MicroVAX III is expected to depart from the Q-Bus and use DEC's new BI bus structure. This may be of concern to some OEMs, since it may be impossible to upgrade MicroVAX I and II systems to MicroVAX III. However, DEC may cultivate third party vendors to provide a range of board-level products by the time of the announcement. Furthermore, the higher performance of the new bus will be worth the upgrade penalty. Over the next four to five years, DEC's PDP-II architecture, limited by its addressing space, may be phased out as users demand the higher performance, lower cost VAX demand paged virtual memory machines.

—D. Wilson
THE ELECTRONIC IMAGING WORLD IS GOING DRY

With 3M's improved Dry Silver Papers and Films

In the past 20 years, we've helped a lot of people — from all areas of electro-optical imaging — go dry. We've simply convinced them, with 3M Dry Silver Papers and Films, that dry is definitely better. That it's faster, cleaner and more economical than conventional wet-processed materials.

Working with OEM's, our product improvements have helped the imaging industry make giant strides in hardcopy system design, with fresh ideas and new solutions to problems. For a wide range of imaging applications requiring photographic quality with dry instant processing, 3M Dry Silver continues to be the answer.

So it's no wonder the electronic imaging world is going dry. And now there are more reasons why you should, too: 3M's new generation of high performance Dry Silver Papers and Films. You'll get fast, permanent hardcopies of your data that are sharper, cleaner and easier to process than before. Here's why:

Spectral sensitivity from UV to IR
The 3M Dry Silver process uses photo-sensitive compounds which can now be tailored to obtain desired spectral sensitivity, from roomlight handling ultraviolet sensitive materials to infrared sensitive materials suitable for use with IR semiconductor lasers.

Photographic resolution and quality
3M Dry Silver Papers and Films offer photographic quality similar to wet-process materials. Plus they're faster and more economical. Resolution in excess of 150 line pairs/mm is possible with our papers and 300 line pairs/mm for films.

Increased sensitivity
Significant increases in sensitivity over our previous materials are now a reality. If faster writing rates or low energy light sources are problems, this improvement may be your answer.

Faster, totally dry processing
New processing techniques and systems have increased the quality and access time associated with dry processing. We now offer our processing know-how, OEM sub-assemblies and finished units to OEM's and end-users interested in going dry.

Don't be content to watch your world go dry around you. Find out how you can too. Contact us today!

Imaging Products
Imaging Systems Division 3M
223-25W, 3M Center
St. Paul, MN 55144

3M hears you...

3M

Circled on Reader Inquiry Card
Machine vision has come a long way in the last year. This much was clear at the Society of Manufacturing Engineers’ (SME) first Vision ’85 show, held in Detroit at the end of March. Machine vision systems are beginning to make their mark in a range of industries. Certainly, heavy manufacturing will remain one area where much vision equipment is installed. Now, however, the technology has advanced to a point where it is applicable to packaging and to the manufacturing of consumer goods. Aside from manufacturing, it is being used in processed food production and in agriculture.

The extended range of applications for machine vision systems is made possible by advances in the technology of the sensors and processing architectures used. Faster processing in more highly parallel architectures allows images of higher resolution with gray scale or color information content to be analyzed at rates compatible with the rate of an industrial production line. Such added detail is vital to the inspection of nonstandard items (produce, for example) and items where a number or range of colors may occur. Food inspection needs this requirement with the additional demands placed by very high production throughput.

The addition of high resolution, gray scale and color detecting and processing capability is an indicator of one trend in the evolution of machine vision systems—toward a general-purpose multitask apparatus. On the other hand, more specialized systems are also being developed, tailored to specific applications.

Development Directions

The dichotomy between the two sorts of machine vision system—the general and the task-tailored—demands development along different technological lines. The most obvious trend is to devise a system that most closely imitates the operation of the human eye. This is the route being followed by those companies now introducing gray scale, high resolution, and color processing capabilities at high update rates.

Machine vision systems have developed to the point where some are capable of handling images of up to $1000 \times 1000$ picture elements. Up to 32 bits per pixel of gray scale (more than four billion shades) can be offered, though six or eight (64 or 256 shades) are more common. Update rates of images are typically 30 Hz. Some color perception and processing is being developed, and depth ranging to give three-dimensional vision is also on the way. However, these qualities are not all simultaneously available on any system.

The eye does combine these areas of functionality. It can process images at least the equivalent of $10,000 \times 10,000$ pixels at over 30 frames per second. It has no trouble accepting three-dimensional data and simultaneously perceiving many levels of gray (generally put at something less than the 64 levels of 6-bit data) and millions of colors. Commercially available machine vision systems processing images at video rates are limited to scenes of up to about $80,000$ (240 $\times$ 320, for example) elements with a 6-bit gray scale. This means that the processing power behind the vision sensor must operate at $80,000 \times 6 \times 30$ operations per second or around 14 MOPS. This capacity must be built into the buses and A/D converters used in the vision system. The problem can be multiplied when the application demands that more than one camera send data to the central processor.

The new Vision Inspection Processor (VIP I) and the existing
Figure 1: True color processing is used by International Robomation/Intelligence. This sequence of images shows: (a) black-and-white video input, (b) color video input, (c) hue-encoded black-and-white output, (d) sampled black-and-white output, and (e) sampled encoded color output.

8000 from Itran (Manchester, NH) provide examples of systems with an option of high resolution. Up to $1024 \times 1024$ image resolution is available at a frame rate of 15 Hz. This makes possible inspection in more detail and of larger areas, says Itran's president, Stanley N. Lapidus. Up to 13 times the area coverage of other vision systems is also possible. VIP I can support up to eight cameras and is software-expandable. A second new product, the VIP II, does not accept the high resolution option. It has standard software and can support up to four cameras.

Because the higher resolution allows larger areas to be seen, it cuts the number of cameras needed in certain applications. Less space is needed for system installation; and easier maintenance, faster system programming and faster inspection speed result, claims Itran.

Machine vision systems are now doing more than checking car and electronic components, thanks to faster processing architectures.

Itran's 8000 was an early system which incorporated gray scale processing capability. The Pixie-5000 system from Applied Intelligent Systems (Ann Arbor, MI) is another design that offers both high resolution ($1024 \times 1024$) and gray scale to eight bits deep. The system can also operate at $256 \times 256$ resolution with 32 bits per pixel and at various intermediate stages in resolution and gray scale capability.

The Pixie-5000 uses cellular automata technology whereby areas of the image are allocated to individual processors. Similar technology is used in equipment from two other Ann Arbor companies, Machine Vision International and Synthetic Vision Systems (Electronic Imaging, February 1985, p. 46). The cellular automata or Cytocomputer idea was developed locally at the Environmental Research Institute of Michigan (ERIM). The AIS design uses up to $1024$ tightly coupled processors and static CMOS memory. The company claims this architecture gives a rate of up to 3.5 billion neighborhood operations per second. The bottleneck now, according to Stephen S. Wilson, vice president of research and development at AIS, becomes the camera throughput. He cites ceramic inspection as one area where very high resolution is needed to spot very fine faults.

True gray level vision capability has come about, according to Gary Rutledge of GMF Robotics (Troy, MI), as a result of available hardware which allows image data to be processed at video rates. GMF Robotics is making the move to incorporate vision in its robots with the announcement of three vision systems—GMF Arcweld, GMF V300 Grayscale Vision, and GMF V200 Grayscale Vision. "By 1990," says president Eric Mittelstadt, "if it doesn't have vision, you won't call it a robot."

According to Rutledge, many of the separate elements we see today will be integrated in a robot of the future, particularly vision that can cope with standard ambient lighting and contrast variation among its parts for inspection. The eventual aim is also to integrate two- and three-dimensional guidance.

Analysts estimate that only 10%-15% of the machine vision market will be for "robot eyes" in systems like the GMF V300, which allows for six degrees of freedom enabling the robot to perform an operation on a car body only loosely oriented on an
assembly line. Until now, it has been more cost-effective to locate parts to be inspected precisely. This type of system may be expensive to reprogram when there are changes in the model being assembled. Instead, it is now economical to build the flexibility into the inspection end of the setup. Rather than assembling doors and hood placement within the automotive industry being assembled. Instead, it is now economical to be accurate in the part for assembly.

Perceptron (Farmington Hills, MI) MV-60 Visual Fixture system is an example. The system has been configured on a Detroit car production line to apply sealant to a body placed by the system to within 0.5 mm. Three stereo feature sensors and auxiliary floor lighting are used to give fixturing within five seconds.

The GMF V300 is intended for use in car windshield insertion, doors and hood placement within the automotive industry. The GMF V200 has only the one camera and therefore two-dimensional vision capability. Uses are limited to applications where identical parts are accurately positioned.

The gray scale ability of both GMF devices allows them to work by picking out edge detail even where the contrast is very low. Eight-bit gray scale is possible on the IVS-100 machine vision system from Analog Devices (Norwood, MA). The machine comprises an Intel 80286-based CPM, a frame grabber board for 512 x 512 x 8-bit images and an optional array processor on a 10 Mbyte/sec bus. In addition to the 256 gray levels there is a 512 x 512 x 1-bit memory for overlay to highlight features on an acquired image. Multiplexing allows the IVS-100 to process new images while slower robotic systems respond to commands as a result of previous image frames.

Datacube (Peabody, MA) is one of the companies supplying boards for machine vision applications. It has recently announced a range of boards on the VMEbus, the bus that currently looks most likely to achieve widespread acceptance in the machine vision field. Datacube's product, Maxvideo, provides for storage, display, signal processing and real-time image acquisition. The boards are comprised of Digimax, for A/D and D/A conversion; Framestore, a storage module with three 384 x 512 x 8-bit frame stores on a single VMEbus card using 256K DRAM technology; VFIR, for linear pixel processing; SNAP, a systolic neighborhood array processor operating on a 3 x 3 kernel; Featuremax, for real-time histogram and feature list extractions; and Max-SP, a general-purpose signal processor module.

A seventh board, Protomax, acts as a prototyping aid to allow the user to develop Maxvideo-compatible modules suited to a specific application. The boards communicate along a 10 MHz Maxbus. Datacube's aim in developing the Maxvideo architecture was to meet the machine vision industry's need for system configuration. Maxvideo is not a true general-purpose design, according to Datacube, but can be configured in a number of ways to meet a range of user needs. Another supplier of image processing boards, Imaging Technology (Woburn, MA), has agreed with Machine Vision International to sell $2.4 million of its IP-512 modules for MVI's product range.

**Dabbling With Color**

Some machine vision systems are also able to detect color. AIS's Pixie-5000 has three parallel 7 MHz input channels optionally available to operate as a real-time full color true image processor. This is one of a few systems at present offering true color capability (not to be confused with the pseudocoloring sometimes used to highlight areas of interest in inspection tasks where there is human verification).

International Robomation/Intelligence (Carlsbad, CA) is another company looking at color vision. An easily overlooked problem in color vision processing, according to IRI's James C. Solinsky, is that the processing is multiplied not just three-fold (for red, green and blue channels) but nine-fold to allow for both individual channel processing and correlation. The advantage of color is that it rapidly provides accurate information. Color processing will allow machine vision to be applied in industries where it is currently useless in its limitation to monochrome image analysis. Food, agriculture and color printing will be among the areas to benefit.

Solinsky favors a two-channel system, capable of handling color and black-and-white scenes. This allows maximum flexibility of operation, with gray scale better at separating some colors, and encoding better for others. Eight-bit black-and-white output, for example, could be used either to give pseudocolor for a global view or contrast colors for local detail. Eight-bit RGB output gives true color reproduction.

The addition of more gray scale, color and higher resolution contributes to machine vision systems with greater similarity to the human eye. These general-purpose machine vision sys-
PAINLESS IMAGE PROCESSING

At last. Someone has taken the pain out of image processing. Imaging Technology now offers low-cost, easy-to-use, interactive software that makes the most of its popular and powerful PCVISION™ Frame Grabber.

Now professionals in any field can perform sophisticated image processing operations using their personal computers. Radiologists can enhance X-ray images; astronomers can find new stars; microbiologists can explore intracellular space; educators can teach the world to see. What can you do? Imagine the possibilities.

The PCVISION Frame Grabber fits into any empty slot in your IBM, PC, XT, or AT (or 100% compatible). It features 8-bit digitization, input and output look-up tables, and 512x512x8-bit (256K bytes) onboard frame memory, not to mention RGB or pseudocolor output. All the raw power you need for your application.

ImageAction™ is our new menu-driven image processing software package. Over 80 functions — arithmetic, geometric, convolutions, and more — are available at the touch of a mouse button. OEMs and system integrators can use ImageAction to test concepts and procedures, then implement products with ITEX/PC, a callable library of ImageAction subroutines.

No complicated installation. No programming. No debugging. No waiting. No pain. Image processing at your fingertips.

For more information about these products or our complete line of Multibus® and Q-Bus™-compatible image processing modules, call our Sales Department at (617) 938-8444 or write to the address below. Dealer inquiries are also invited.

Imaging Technology Inc. 600 West Cummings Park/Woburn, MA 01801/(617) 938-8444/Telex: 948263

PCVISION, ImageAction, Imaging, and the Imaging logo are trademarks of Imaging Technology Incorporated. Multibus is registered trademark of Intel Corporation. Q-Bus is a trademark of Digital Equipment Corporation.
tems take a more global view of the environment within which they are expected to work. Such an approach is clearly valid when the task is one where the eye functions well. For example, a vision-guided vehicle would need to take such a view to interpret the variety of scenes that it will intercept and to negotiate its path through a range of surroundings.

The human eye, on the other hand, is notoriously bad at repetitive inspection tasks. According to research done at the University of Iowa, people asked to perform the visual sorting task of picking out a small minority of black ping-pong balls from a production line of white ones, reduced efficiency to only 85%. Even with several operators at the same line, no more than a 95% success rate was achieved.

It is not always appropriate, therefore, to follow the example of the eye and build in more and more processing power. The mistake many people are making is to fall into the classic entrepreneur's trap of regarding the technology as the end and not the means to the end. The failure to provide the necessary application focus was a rallying cry at the Vision '85 conference.

The increased availability of faster processing hardware does not demand that vision systems architects necessarily incorporate it into their designs. Many tasks can be performed adequately with simpler equipment. To incorporate more vision power is one answer; pinning down the exact nature of the problem to be solved is another.

**Lack Of Understanding**

High-powered processing may be overemphasized. There has been some concern that there is more technology now than is needed and a lack of understanding of manufacturers' real problems. Some experts don't believe the human model is a proper model for vision systems. Just as man never made an airplane that flapped its wings or a car with legs, so makers of machine vision equipment should stop looking to the human visual system for their inspiration. According to James West, vice president of Perceptron and chairman of the Vision '85 conference, "Successes of the last few years can be attributed to getting away from the human model." Nonetheless, this greater processing power is one factor opening up new fields of application for machine vision systems.

Whereas previous systems were limited to manufacturing applications, high-powered vision equipment is starting to move toward other applications. "Machine vision transcends manufacturing," says Nello Zuech, a consultant at Vision Systems International (Yardley, PA). He believes the Machine Vision Association should cut its ties with the Society of Manufacturing Engineers.

Zuech is looking ahead to new applications. "The impact of machine vision on services will be vast," he says. Systems will find uses in analytical laboratories for automatic sample preparation and in construction where vision-guided robots could perform tasks such as bricklaying. But agriculture and food production will be one of the largest and most immediate of the new markets. Machine vision here, says Zuech, could be applied right from crop planting and picking through process and quality control of the final form of the food product.

Processed food is already being inspected by computer. Octek (Burlington, MA) has a gray scale machine vision system which examines the color of pizza crusts to see if they are burnt. Key Technologies (Grosse Ile, MI) has a similar system for looking at french fries. In both cases, although it is the color of the product that is being examined, the camera is monochrome with an appropriate color filter and gray scale capability. The Key Technologies design makes do with a linear array, illustrating the comparative simplicity of a technique that can still be used to meet exacting inspection requirements.

Where gradations of one color are being examined, as in these applications, a filtered monochrome camera suffices. Where a number of known colors are expected, gray scale inspection can still be used, with suitable thresholding of the gray levels to separate the different colored parts in the image for analysis. Work at Arthur D. Little (Cambridge, MA) has con-
What is the precise flying head height?

We can tell you in seconds.

Using white light interferometry and a proprietary algorithm, the SpectraScan fast scanning SpectraRadiometer measures flying head height with 0.2 µ in. accuracy and 0.01 µ in. repeatability. Measurement time is less than 2 seconds.

PHOTO RESEARCH®
The Light Measurement People*
A Division of Kollmorgen Corp.
3000 No. Hollywood Way, Burbank, CA 91505
Telephone (818) 843-6100 - Telex 69-1427
ELECTRONIC IMAGING

centrated on gray scale techniques in the inspection of mixed vegetables and TV dinners by this method. The problem is more complex where a number of colors are expected, but it is not known exactly what colors may occur. Here, true full color processing, with its attendant greater demand on computer time, is the only answer.

Texture analysis is another technique which offers valuable analysis powers, but which has been too expensive in processing time in the past to incorporate into vision equipment. The surface texture is conveyed not in the pixel values only, but in the variations of gray level or intensity between the image pixels. Texture as perceived by a vision camera may vary greatly, depending on the prevailing lighting conditions and direction. Humans can easily understand such variations and still correctly inspect an object. For a computer, an averaging operation may be needed before further texture analysis to balance the lighting level across the object.

The degree of randomness of light reflected from a surface is what is being measured. However, it is very difficult for a computer vision system to distinguish between different types of randomness. We know what we mean when a surface is dimpled (a golf ball) or wrinkled (a walnut), but the problem is less trivial for the computer.

Agricultural Challenge

The convenient constraints of uniform size, color and orientation that may apply to man-made objects cannot be exploited in agriculture. For machine vision to make the transition from the factory, where environmental conditions and product uniformity are guaranteed within known tolerances, to the outside world, where conditions vary and where there is no standard product, is the result of image processing hardware advances.

Machine vision must overcome the problem of texture and color analysis to gain a hold in the enormous food and agriculture industries where quality is largely judged by these criteria. Coupled with a robot arm, there is great applications potential for such equipment. In current machine harvesting, for example, harvesters pick all the crop in one pass. A more sophisticated harvester with a machine vision system aboard could select just the ripe items by their size and color. Unripe produce would remain on the plant for picking at a later date. According to Roger Brook, of the Agricultural Engineering Department at Michigan State University, a machine vision system could select between ripe and over-ripe red strawberries and unripe strawberries in both white and green stages of growth. At present, machine-picked strawberries are a mixture of this type and are only suitable for low-grade uses. Machine vision would allow the selection of the more valuable berries only.

Other agricultural machine vision applications are also the current subject of university research. At the University of Florida, researchers are looking at a system to pick citrus fruit. Citrus fruit are comparatively easy to detect using a filtered monochrome camera because they contrast well with the leaves of their plants and have a long time slot during which most of the fruit is ripe. The prototype system evaluates the centroid of the fruit at 1/15 second intervals as the robot arm swings in to pick it.

Today's machine vision systems are having a profound effect on not only heavy manufacturing industries but also consumer goods, processed food and agricultural industries. At present machine vision is generally a "black and white" technology; however, the industry will progress to using color for applications which will need color differentiation. Because of this, parallel processors and systolic architectures will lead the way to high-performance machines capable of emulating the human visual process. One final barrier, that of interpreting these images in a rapid and knowledgeable fashion, will be overcome by the use of artificial intelligence techniques, now in development.

[Figure 6: (a) Apparatus at Louisiana State University for measurement of shape and volume of sweet potatoes. This work will form the basis of a sorting and grading system, and as a way of evaluating harvester effectiveness. (b) Average shapes of two sweet potato varieties.]

How useful did you find this article? Please circle the appropriate number on the Reader Inquiry Card.

Very Useful .................................................. 601
Useful .................................................. 602
Somewhat Useful .................................. 603
Powerful, affordable, push-button image processing.

Introducing Crystal. The new digital image processing system by MCI/Quantel. Powerful image processing is finally affordable. And finally friendly.

No other system in its class offers more power, features, or flexibility.

Brighten a low-light picture. Control an SEM scan rate. Generate line and frame drive ramps. Perform real-time subtraction, contrast stretching, frame averaging, edge enhancement. Even store original and enhanced images simultaneously.

All at the touch of a button.

Two 512 x 512 x 16-bit framestores and a real-time recursive video processor enhance Crystal's powerful integration capabilities. So it's perfect for a wide range of real-time applications.

Including semiconductor photo-resist inspection on scanning electron microscopes.

Crystal allows your SEM to operate at very low voltage. So “charging” is kept to a minimum, your specimen remains intact.

The system accepts a wide range of slow-scan inputs, as well as normal TV rate signals. It stores image data as it's generated, eliminates noise, and presents a bright, clear picture on a full screen—without distracting scan lines.

And Crystal is now available with optional line width measurement, an archiving disk with “browse” capability, and programmable spatial filtering.

For details, write MCI/Quantel, P.O. Box 50810, Palo Alto, CA 94303. Or call (415) 856-6226.
Put your PC in Pictures™

With PC-EYE™ your IBM PC can capture real-life pictures of people, products, drawings, text - anything a video camera can see. Add one or more of CHORUS' software packages and you can perform sophisticated graphic arts, data base management, security and long distance communications tasks.

Start with the PC-EYE™ video capture system. There are three models to choose from with up to 640 x 512 resolution — 16, 64, and 256 gray levels or color combinations. Then add one or more of the following software packages for your application.

**PhotoMail™** - Two-way Communications using pictures, text and voice.
Transmit pictures over ordinary telephone lines to remote computers. Pictures of people, diagrams, text, houses, construction sites - anything you can capture with standard video equipment you can display and transmit at resolutions up to 640 x 400 x 16 levels of gray or color. You can edit pictures with text and labels. Dual cursors permit simultaneous pointing to common pictures. PhotoMail supports alternate voice and image transmission, disk storage, and hardcopy printout. File conversion is included to support "electronic mail" systems.

**ImiGIT™** - Graphic Arts Capability
ImiGIT is icon driven and ideal for creating traditional or exotic illustrations using combinations of art, text and photos for slide presentations, video graphics, CAD, medical, advertising and publishing applications. IMiGIT PLUS delivers high quality true color graphics you can manipulate and edit with text, painting, air brushing, curve fitting, filled and unfilled circles, boxes and much more via mouse or digitizer pad.

PhotoBase™ - Integrates pictures with your data base
Compatible with dBase II, R:Base 4000 and the IBM Filing Assistant and others, PhotoBase lets you use your data base system as you now do. BUT, now you can add a quarter screen picture captured by a video camera or VCR and display data, pictures, and signatures on the screen simultaneously. Applications include real estate, bank security and signature verification, medical record keeping, product cataloging and more.

Great Value Added Opportunities
OEMs and software developers can incorporate high quality pictures into their products. Systems can be upgraded with PC-EYE digitizing expansion boards using an EIA RS-170 or RS-330 video source and PC-EYE imaging subroutines.

Call us about our other imaging products like Colorverter™, ScreenMaster™ and CompressIT™ to help meet your application needs. 1-800-CHORUS or 603-424-2900.
Or write for our "Seeing is Believing" comprehensive brochure.

TM: All are trademarks of CHORUS DATA SYSTEMS, INC.

* dBase II is a trademark of Ashton-Tate; R:Base 4000 is a trademark of Microim, Inc.; IBM Filing Assistant is a trademark of International Business Machines Corporation.
Speech Recognition: Not A Typical Engineering Problem

Speech recognition systems designers have the task of making machines understand speech like humans, although the human process is not completely understood.

by Brita Meng, Technical Editor

Human Factors

Human perception of speech is a complicated procedure, involving both frequency and temporal analysis of information. When speech enters the outer ear, it does so as instantaneous pressure waves. These waves cause the tympanic membrane (eardrum) to vibrate; the resulting mechanical impulses are transduced to neural and electrical ones inside the cochlea, where small hair cells connect with the neurons that feed the central nervous system.

Because each neuron responds to a distinct frequency within the sound stream, a frequency analysis of the speech information occurs. This frequency mapping is maintained throughout the central nervous system. In addition to frequency, the auditory neurons code the pressure waveform into time domain electrical spikes for relay to the central nervous system. The discharge rate and the timing of the spikes aid in decoding the original waveform into perceptual information.

Whereas humans employ both temporal and frequency analysis to perceive speech, most speech recognition systems utilize only frequency domain analysis. It is much more difficult for
a machine to separate the various words and phonemes from each other within a constant stream of sound, as in continuous speech (Figure 1). Isolated or discrete speech, where words are separated by the speaker, sounds less natural to the human ear (Figure 2); however, it takes the job of finding beginning and end points of words away from the recognizer and puts the burden of clear boundaries on the speaker.

Strictly speaking, no available machine or system is capable of continuous speech recognition. Rather, those recognizers which do not fall into the isolated or discrete category are connected word recognizers. Dave Crabbs, senior engineer at Interstate Voice Products (Orange, CA) compares connected speech to the speaking style a person uses when dictating; the speech maintains a certain amount of distinct articulation. Continuous speech is the form of speech to which humans are most accustomed. Humans have no problem recognizing a phrase pronounced "Didja wanna go" as "Did you want to go."

Humans also have an innate capability, difficult to duplicate in a machine, to disregard factors affecting speech. Voice patterns vary from speaker to speaker depending upon sex, age, education and geographic origin; a syllable, word or other speech element may sound different because of loudness, speaker stress and pronunciation rates. Many recognition systems manufacturers have therefore concentrated on developing speaker-dependent recognizers which can be trained to specific users, rather than speaker-independent machines.

Speaker-independent speech recognition systems offer the advantage of unknown user access, even though their vocabularies are not as robust as those in speaker-dependent machines. The differences in vocabulary size between the two technologies have been somewhat overcome by using operational grammars for speaker-independent recognizers. Memory requirements, usually the main constraints on vocabularies for speaker-dependent systems, are not as stringent. In speaker-independent technology, the memory needed for one user is the same as that needed for 1,000 users. However, the biggest disadvantage today with a speaker-dependent system is the fact that it can only use a fixed vocabulary. There is no way to retrain the system for new words.

Speaker-dependent technology has several advantages over speaker-independent technology. High performance is, relatively speaking, easier to achieve—even at vocabularies of over 40 words. The primary advantage of speaker-dependent systems is word flexibility. Changing vocabularies can be accomplished by merely retraining a system. Another important aspect of these machines is the ability to change speaker microphones by retraining. On the other hand, depending on the size of the vocabulary, training may be an exhaustive process, a disadvantage that results from the system's benefits.

More designers and users are becoming aware of system training, a necessity for all speaker-dependent recognition systems. In many ways, the quality of training for each user reflects upon the performance of the machine. Training a machine is not a complicated task: a speaker must create templates (digitized representations of vocal input), the parameters against which input speech is later compared for recognition, by speaking each vocabulary word into the machine for analysis and storage.

Depending on the number of words in the vocabulary and the number of times the system needs a word repeated in order to create an averaged template, this procedure for a speaker-dependent recognizer takes time and computer memory. According to Paul Mangione, director of marketing at Speech Systems Inc. (Tarzana, CA), a training period of more than 30 minutes may deter some users from employing the machine. For example, Interstate Voice Products, which makes several recognition products using template matching techniques, recommends that at least three passes during training be made for high accuracy recognition.

Speech Systems Inc., a company developing a speaker-dependent, connected speech-to-text dictation machine, is attempting to limit user enrollment time for its machine to less than 15 minutes by providing templates of various accents, dialects and sexes with the system. To train the machine, the user simply inputs selected words which determine speech patterns; the recognizer chooses the group of templates which most closely resemble the patterns of the user. Those templates are
"Our DT2750 graphics processing board puts on the whole show."

Here's a new breakthrough that'll be music to your ears.

Data Translation introduces the DT2750. It's intelligent graphics for your Q-Bus™ that bands together everything for your complete graphics processing needs.

It has dual memory capabilities, working in a shuttle mode, for continuous motion sequences and instant screen update.

There's an on-board processor that gives you both graphics and text.

It performs graphics in color, with as many as 8 colors from a palette of 512 available for display at any one time.

You can even generate a superimposed cursor to focus on various parts of the screen.

And there's lots of software included:

- a graphics subroutine package for DEC's RT-11™ and RSX-11M™, command utilities and diagnostics. There's also an optional high level CORE package for more advanced graphics capabilities.

And the price? Unbeatable. You get all these features for less than $2,000.

Can you blame us for blowing our own horn?

Call (617) 481-3700

Call for our new 576 pg. catalog/handbook or see it in Gold Book 1985.
then used whenever the user works with the machine. This training procedure is similar to the one used at IBM's Thomas J. Watson Research Center (Yorktown Heights, NY) for its experimental office dictation machine. A training document of 1500 words must be read in order for the machine, which has a statistical data base of 5000 words, to be able to recognize the speaker's voice.

**System Factors**

In speech recognition systems, the software models and algorithms, not necessarily the computer hardware, are the vital components. This is not to say, however, that hardware requirements are not important. A speech recognizer typically includes some form of analog-to-digital (A/D) converter; a processor, which supervises input signal analysis and pattern matching; and memory, which stores the reference patterns. With memory and converter prices rapidly dropping, the processor has become the primary hardware expense in building and developing a recognition system.

Several companies use off-the-shelf digital signal processing chips such as the Texas Instruments (Houston, TX) TMS-32010 in recognition systems. The chip was considered a breakthrough by many system designers because of its ability to address large instruction memories, a requirement imposed upon a system because of spectral analysis. Among the products using the chip are Votan's (Fremont, CA) VPC 2000, Texas Instruments' Speech Command and Verbex's (Bedford, MA) Model 4000.

With the availability of the TMS-32020, manufacturers may be able to shrink board and system sizes because of its increased processing capability. One company currently evaluating the chip uses three 32010s in its recognizer; it may be able to replace those three digital signal processors with one TMS-32020.

The alternative to using such off-the-shelf processors is custom-designed filter and processing chips. According to Thomas Schalk of Voice Control Systems (Dallas, TX), such VLSI processors, which are optimized to run proprietary pattern matching algorithms, may be the best way to maintain high performance recognition as well as to develop relatively low-cost speech recognizers.

The KVW under development from Kurzweil Applied Intelligence (Waltham, MA) is a 10,000- to 15,000-word, isolated, speaker-dependent voice-activated typewriter. The primary element in the system is a customized VLSI filter circuit, the KSC 2408, which can sample at rates of 125 kHz with 24-bit data coefficients. Eight second-order filters can be programmed to create up to sixteenth-order filters. Bob Joseph, director of marketing at Kurzweil, claims each one of the filter circuits provides the equivalent of forty 68000 processors in speed to run the company's algorithm. The KVS-3000, a 1,000-word recognizer scheduled for production in the third quarter this year from Kurzweil, contains eight of the filter chips; the KVW contains twenty-five.

Several companies, including Kurzweil, either sell or plan to sell the filter and processing chips used in their recognizers separately from the systems. Interstate Voice Products produces the VCR100-2A, a chip set included in its board-level product, the VRT300, which is aimed at the DEC VT100 terminal and compatibles. The chip set, as well as the board, has a vocabulary of 200 words and is a speaker-dependent, isolated-word system. NEC Electronics (Mountain View, CA) has produced a three-chip speech recognition set which allows a speaker-dependent, isolated-word system to be implemented with a

---

**Performance Issues in Recognition**

by Thomas B. Schalk and
Amy H. Snodgrass, Voice Control Systems

Commercially available speech recognizers exhibit a wide range of recognition performance. To assess performance, recognition accuracy refers to the percentage of time that the recognizer correctly classifies an input utterance. Recognition accuracy depends on a number of factors: whether the system is speaker-dependent or speaker-independent, whether the system is a discrete- or connected-word recognizer, the difficulty of the vocabulary, the cost of the system and the environment in which the system is used. If one had a recognizer that operated on continuous speech, did not require user training, operated on very large vocabularies and rarely made an error even in noisy environments, it would be a human. Technology cannot duplicate the capability of the human in speech recognition, although this is the objective of many research activities in the technology.

There are three types of errors that a recognizer can make. One type, called a substitution error, is said to occur when an incorrect word is hypothesized for a valid input utterance. For example, if a "two" is hypothesized when a "nine" was actually spoken, then the recognizer is said to have made a substitution error. In general, substitution error rates must be less than 3% for user acceptance.

Another type of recognition error is a rejection error. A rejection is said to occur when a valid input utterance is not classified by the recognizer. When rejections occur, the user simply repeats the utterance until it is recognized. These errors are as obnoxious as substitutions and should not occur more than 5% of the time. Substitution and rejection error rates tend to decrease as the user becomes more accustomed to using the system. A third type of recognition error is a spurious response error. A spurious error occurs when an invalid input sound, such as the sound caused by dropping the microphone or uttering a word not found in the vocabulary, is classified as a vocabulary word. It is not feasible to quantitatively measure the spurious response error rate for a given recognizer. To do so would involve collecting a database of all possible sounds that can occur. Nevertheless, if such a database did exist, spurious response error rates of 50% would not be surprising for a typical recognizer. Ideally, a recognizer should reject all spurious input, but today, no recognizer is immune to it. Spurious responses can be minimized by either using push-to-talk microphone arrangements or close-talk microphones or a combination of the two.
Before you say, "It can't be done," check out these stories.

give us the custom line rates we needed to interface with flight hardware."

Johns Hopkins detects cell changes in early cancer with IP8000.

Quantitative Cytopathology Laboratories chief, Norman J. Pressman, Ph.D., states, "...aided by the IP8000 processor, qualitative visual interpretation of cell and tissue patterns is taking

You may be surprised. Gould's powerful IP8000 image processor is changing imaging improbabilities to startling realities with high-resolution answers for a world of applications.

ESL explores better data integration with IP8000.

Patrick Hu, ESL product manager, commented, "Gould’s IP8000 is perfect-fit hardware for our IDIMS digital data integration system. With the IP8000 as the IDIMS display, we can now offer the most advanced interactive digital image manipulation system available world-wide."

McDonnell Douglas improves flight simulation training with IP8000.

"Real time image processing is crucial to our radar display simulator," says Dennis Gawera, McDonnell Douglas systems manager. "Gould was the only company that could

a powerful stride forward in early cancer detection and diagnosis. And earlier treatment, of course, means the opportunity to save more lives."

Gould provides full system support.

Complete support is available for the IP8000 System including Gould’s Library of Image Processing Software (LIPS). Support also includes full installation, documentation, user training, and on-going field maintenance. Join us at SIGGRAPH Booth 236.

Gould Inc., Imaging & Graphics Division
1870 Lundy Ave., San Jose, California 95131
Telephone (408) 263-7155 TWX (910) 338-7656

European Headquarters
Tagernsee Landstrasse 161,
D-8000 Munchen 90, West Germany
Telephone (089) 6-92-79-06
Telex 5218078-GOUI D
minimum amount of hardware. The MC-4760 acts as the analog interface, the µPD7761 as the analysis and matching processor and the µPD7762 as the system control processor. Intel (Santa Clara, CA) and Dragon System Inc. (West Newton, MA) are examples of other companies offering chips or chip sets for recognition.

Some recognition methods require such massive amounts of computing power for real-time operation that array processors and mainframe computers are not fast enough. In such cases, some designers have resorted to parallel processing. Kurzweil uses its filter because it provides a degree of processor parallelism needed to achieve large vocabulary, real-time recognition. IBM's experimental speaker-independent, isolated-word dictation machine uses an IBM 4341 mainframe coupled with two array processors. Verbex (Bedford, MA) uses a bit-slice architecture to carry out signal processing and pattern matching for its speech systems. Until products which can process the tremendous amounts of information needed for speech recognition become readily available, various combinations of architectures and processors must be utilized.

Some manufacturers of recognition systems believe that adding hardware to or including specialized chips in a recognizer are neither feasible nor adequate solutions to the problem. Adding computing power will not help an inefficient speech algorithm become more efficient, but rather speed up its inefficiency. Many manufacturers are concentrating on developing algorithms which reduce the number of searches necessary for decision networks. Dragon Systems Inc. is one company which, through algorithmic improvements in stochastic modeling, has been able to cut the computation time needed during speech recognition.

Three basic approaches exist for speech recognition, each suited to particular combinations of speaker-dependent or speaker-independent and isolated or connected speech. Template matching, phonetic-based analysis and hidden Markov modeling all use some form of pattern matching between the spoken input data and information stored within the system. The differences between the three methods are mainly due to which features are extracted from the input and how the algorithms compare and match those identifying parameters contained in the digitized patterns or templates.

**Template Recognizers**

**Figure 3** illustrates a typical template-based recognizer, the most prevalent type of speech recognizer. A template recognizer requires that whole words be stored separately on each template. The user sets the sensitivity for the recognizer to negate any problems resulting from variations in speaker loudness. The analog signal is digitized into a spectral representation. Parameters are taken from the digitized speech sample at designated intervals by operations such as filtering, Fourier transforms or linear predictive coding (LPC). An algorithm, usually proprietary, normalizes and compresses the extracted parameters for pattern matching by determining the beginning and the end of each isolated word.

Among the features that can be examined for pattern matching are the word's formants and fundamental frequencies. A matrix of features in numerical form results. This data is then compared with each of the templates stored within the recognizer. Word recognition results when an appropriate match is found between the input data and a template.

The matrix is the most elementary approach to classifying words or utterances; it is two-dimensional with time on one axis and frequency energy on the other. Computing the distance between corresponding matrix elements in unknown matrices (the input speech) and the reference matrices (the stored speech) for all elements determines a match.

Dynamic programming, an alternative to matrix comparison, is essentially an algorithm which chooses the minimum path between a series of points from among several potential paths. Using dynamic programming in a speech recognition system can increase computation burdens dramatically. However, the development of more efficient path searching algorithms have been able to reduce this load down to the scale of matrix comparison.

Certainly, the most obvious benefit from using dynamic programming techniques in speech recognizers is their ability to adjust to the variations inherent in speech. A speaker cannot reliably reproduce segment durations or pronounce all the syllables in words all of the time. As a result, the recognizer may be presented with a valid input which it cannot classify. Dynamic programming determines how to time-align the segments of the unknown speech with the reference speech.

Another normalization procedure is frequency-axis normalization. Whereas dynamic programming concentrates on the time-axis and therefore consonant matching, frequency normalization is more important for vowel recognition—a key concern of designers of speaker-independent recognizers.

Speaker-dependent systems generally store one template per desired word of vocabulary. As a result, there is some degree proportional to the number of templates which must be compared to the input data. The response rate is also dependent upon the computing power available to calculate the similarities between the input parameters and each of the templates.

Most of the speech recognizers available today are speaker-dependent, isolated-word template-based recognizers. Interstate Voice Products, which has probably sold more recognizers than any other vendor, recently announced the SRB board for the IBM PC, which is an isolated-word product handling up to 240 utterances. NEC manufactures a connected-word system, the DP-200, as well as some board-level recognizers which are isolated-word. Scott Instruments (Denton, TX) manufactures a connected-speech input terminal called the VET-232SD which provides the option of speaker-independence. Other companies with connected-word, speaker-dependent recognizers include Verbex, Votan and Texas Instruments.

In a speaker-independent system, template matching can be a very inefficient recognition method because such systems store up to 10 or 15 templates per word in the vocabulary. Therefore, if a speaker-independent recognizer had a 15 word vocabu-
YOUR VAX IS MULTI-USER.
YOUR ARRAY PROCESSOR SHOULD BE TOO.

Up to four VAX users can perform computationally-intensive scientific and engineering tasks simultaneously on Mini-MAP Plus4, CSPI's 32-bit floating point array processor. When you team your VAX with Mini-MAP Plus4, multi-user/multi-tasking applications are shifted off the VAX, freeing it for other tasks. No degradation of performance. No need to unload programs and data between jobs. And no "roll-in/roll out" overhead. These are three unique contributions that Mini-MAP Plus4 makes to array processing technology. And three reasons why Mini-MAP Plus4 is especially effective in systems where continuous AP production processing and AP program debugging must be simultaneously carried out.

**High Throughput:** To the VAX team, Mini-MAP Plus4 brings 28 MFLOPS and 13 MIPS of computational speed. That power, plus Mini-MAP Plus4's 64 MBytes of physical data memory, can speed your VAX-11/780 by a factor of 5 to 20 times.

**FORTRAN Convenience:** Mini-MAP Plus4’s compiler lets you program directly in FORTRAN. And CSPI's Scientific Subroutine Library provides 300 highly optimized routines.

**Compact and Energy-efficient:** Mini-MAP Plus4 enters your work space easily. It requires a mere 10.5" (26.7 cm) in your DEC rack and is self-cooling. And if you need less capability now but want to upgrade later, CSPI offers a modular system that lets you build in increments.

So when user pressure is heavy and your computational tasks push against tight deadlines, you'll be glad to have Mini-MAP Plus4 on your VAX team. To find out how Mini-MAP Plus4 can work for you, call toll free 1 800 325-3110.

---

**CSPI**
THE ARRAY PROCESSORS
40 Linnell Circle, Billerica, Massachusetts 01821
617/272-6020 • TWX: 710-347-0176

DEC and VAX are trademarks of Digital Equipment Corporation. Mini-MAP Plus4 is a trademark of CSPI.
Phonetic Recognizers
Phonetic-based recognition systems analyze the individual phonetic units of any utterance rather than the word as a whole. Figure 4 is a block diagram of the speaker-independent phonetic recognition system developed by Voice Control Systems (Dallas, TX). A microphone transcend the speech input; it is then digitized by an A/D converter, and an analysis of background noise adjusts the input gain of the A/D converter. Every 10 msec, 20 time domain parameters are computed, some of which are then used for frequency domain analysis.

The triggering algorithm separates voiced sounds from unvoiced sounds to determine if a speech utterance exists. After capturing the utterance, the voicing boundaries of a word can be determined; other phonetic transitions are also determined. Once those boundaries and transitions are located, the individual phonetic elements are analyzed and identified. A recognition hypothesis occurs after this process.

For example, consider the word "listen." Four voicing boundaries exist in the word: at the beginning of the "i," at the end of the "i," at the beginning of the "e" and at the end of the "n." Two phonetic transitions would be located by the analyzer, between the "i" and the "i" and between the "e" and the "n."

The primary disadvantage of general phonetic-based recognition is that the segmentation problem has not been completely solved. This makes it difficult to create a fully adequate model for speech, and if a speaker does not pronounce a certain phoneme as it is stored, a match may not occur simply because the utterance does not fit into the developed model.

Unlike template-based speaker-independent systems, only one set of reference data is needed to characterize each phonetic unit. Another advantage of a phonetic-based system is that it is more similar to how a human recognizes speech—by phonetic sounds and not word by word. As a result, such a system may be more extendable to a continuous speech system than a template-based recognizer. A finite number of phonemes exist in human speech, so in theory, every one of those phonemes can be programmed into a recognizer; the thought of trying to train a template-based recognition system for every word in the dictionary is ridiculous.

The company most associated with phonetic-based recognition is Voice Control Systems. The company has developed a customized 27-word, isolated, speaker-independent system for General Motors and plans to introduce a connected-speech, speaker-independent digit recognizer early next year. Kurzweil is the other company with definite plans to enter into the phonetic-based systems arena with an isolated 1,000-word speaker-dependent (or 101-word speaker-independent) system, the KVS-3000.

Hidden Markov Modeling
Hidden Markov modeling, a subset of more general stochastic modeling, is a statistic-based method of recognition. It represents the variations possible in sequences of words and sounds and bases its decisions on the sound combinations. In some ways, Markov modeling resembles dynamic programming: it works with a state model for feature extraction. However, it differs from dynamic programming because it does not actively select the best path for assembling a word. Instead, it considers all paths and computes the probability of a match from all possible paths. Therefore, separate segments are not examined but rather the probabilities. The path with the highest probability is assumed to be the next element in the input speech.

Well-defined word combinations require less computation; however, more complex ones may necessitate up to 10 times the number of calculations—and at hidden levels transparent to the designer. IBM's experimental dictation machine is an example of a hidden Markov-based recognizer. Input utterances enter a VLSI signal processor performing vector quantizations which analyze the speech signal. This process segments the speech into pieces that are parameterized and quantized into a set of Markov codes. About 200 codes are used in the machine to reconstruct the word by probability.

Other companies currently investigating the possibilities of Markov modeling in speech recognizers are Dragon Systems and AT&T Bell Laboratories (Murray Hill, NJ). However, as yet, the recognition scheme generally is an experimental one. One reason for this may be that the matching algorithms required for Markov modeling are much more complex than those needed for either phonetic-based or template-matching recognizers. As a result, the hardware needed to implement those algorithms is more difficult to build. Only two products using statistical recognition techniques exist on the market; the Apricot Portable from Apricot Inc. (Fremont, CA) includes the recognition chip from Dragon Systems which is based on stochastic modeling. Verbex's algorithm for its 4000 system also utilizes hidden Markov technique.

Markov recognizers may also take a longer time to train because so many lexicons need be stored to define the general speech model. If a speaker does not fit the model, the system will certainly exhibit lower performance accuracies. Nevertheless, a Markov modeling recognition system is well-suited to large vocabularies. The statistical modeling may enable the system to distinguish between words that sound alike by considering their context.

The Natural Man-To-Machine Interface
Speaking commands to a computer is the ultimate in natural human-to-machine interface. As a result, users of speech
recognition systems place more stringent performance demands upon designers. Industry experts indicate that for complete user acceptance of a recognizer, the accuracy exhibited by the system must be approximately 99+%. Unfortunately, performance is a very difficult term to define. It is also difficult to determine. Some consider it to be the system throughput or the percentage of time a recognizer simply responds to speech input. These definitions do not take into consideration errors such as substitution, when the machine incorrectly classifies a valid utterance, or rejection, when the user is forced to repeat valid input. If the recognizer reacts with any word or reprompt, it is considered to have performed. Clearly, this definition is inaccurate and is unfair to present and potential users of speech recognition systems.

Performance accuracy depends upon many factors: vocabulary, speakers and environment. Standard vocabularies for evaluating performance, such as the TI vocabulary and the National Bureau of Standards vocabulary, have evolved to help rectify that problem. However, some systems are tested in environments which are not representative of the places many recognizers are installed. Designers of systems may find that the performance they get from a recognizer is higher than that achieved by inexperienced users, because the designers have become accustomed to the quirks in algorithms and adjust their vocal input accordingly.

In general, the market for the voice recognition industry is developing more slowly than predicted from market surveys. Consumers may have become trapped in an unsatisfactory trade-off between high cost and high performance. The solution is the development of a low-cost, high-performance recognizer, and a trend towards such a system, driven by hardware and speech technology advances, exists. Many industry experts indicate that the general-purpose speech recognition system is no longer a viable product in such a potentially competitive field; approximately 25 companies are involved, to various extents, in speech recognition. Only application-specific products will be successful, even with dropping prices.

Humans receive a lifetime of training in grammar, logic and syntax—all of which provide vital contextual clues to understanding speech. A speech recognition system may only receive one hour of training before it is expected to comprehend spoken input. Continuous recognizers have the additional burden of needing to understand grammar, semantics and syntax. For these reasons, most recognition researchers believe that a continuous, large vocabulary, speaker-independent speech recognition system must rely heavily upon expert system and artificial intelligence technologies. And that, of course, is as human a computer can get.

---

How useful did you find this article? Please circle the appropriate number on the Reader Inquiry Card.

<table>
<thead>
<tr>
<th>Very Useful</th>
<th>Useful</th>
<th>Somewhat Useful</th>
</tr>
</thead>
<tbody>
<tr>
<td>607</td>
<td>608</td>
<td>609</td>
</tr>
</tbody>
</table>

---

High-resolution, ruggedized vidicons.
Off the shelf or made to order.

What features do you need in a high-resolution vidicon? Chances are, Westinghouse makes one that will meet your requirements. We have 35 different models to choose from. And if we don’t have exactly what you need, we’ll custom-design a vidicon to your exact specifications.

We offer high-resolution, ruggedized vidicons in sizes ranging from 1/4-inch to 3-inch diameters. Faceplates of hard glass, quartz or fiber optics. Antimony trisulfide, selenium alloy or silicon diode array photoconductors. You can choose either slow-scan or RS 170 scanning formats with resolution from 500 to 4,000 TVL. And we can supply bare tubes or encapsulated tube coil configurations, both with focus and deflection assemblies designed for optimum tube performance.

For more information, contact Westinghouse Electric Corporation, Industrial & Government Tube Division, Westinghouse Circle, Horseheads, NY 14845. Or call (607) 796-3350.

You can be sure... if it’s Westinghouse
Even though specifications may look the same, there can be big differences in how competitive monitors perform. For thousands of OEMs, those differences make Hitachi the deciding factor.

CONSISTENCY—With some of the most highly automated assembly lines on earth, Hitachi achieves a high degree of consistency in production, so that all units meet specification.

RELIABILITY—Ultra precise manufacturing, complete control of the production process (including tubes), and sophisticated quality control systems have earned Hitachi a worldwide reputation for quality.

FULL LINE—NSA can meet virtually any OEM requirement with either chassis type or ergonomic cabinet models for a broad range of applications.

TECHNOLOGY—Reduced glare, sharper color registration, higher resolutions, improved picture clarity—With the R&D resources of one of the world's largest manufacturers, you can count on Hitachi for state-of-the-art technology.

PRICE—Across the full Hitachi line, you'll find a level of R&D, technical support and product consistency that few companies can match—all while keeping prices extremely favorable.

Call NSA for complete details.

Boston: 40 Washington Street, Wellesley Hills, MA 02181, (617) 237-9643
San Francisco: 460 E. Middlefield Road, Mountain View, CA 94043, (415) 969-1100
O f the various methods used for digital speech synthesis, pulse code modulation (PCM) is probably the most flexible. Since it can reproduce essentially any waveform within a band-limited spectrum, PCM can synthesize not only speech, but also music, sound effects and any other signal. Adaptive Differential PCM (ADPCM) is a way of further encoding a sequence of PCM codes to reduce the total bit rate, the bandwidth requirements of a transmission channel and the necessary capacity of storage medium. The code, stored in either disk, read-only memory (ROM), random-access memory (RAM) or another type of memory can be used to reproduce speech, music and specific sounds on demand.

The Oki Semiconductor (Santa Clara, CA) MSM5218 combines analysis and synthesis modes on one chip. It can be used either to compress PCM code into ADPCM format for storage or to restore such code to linear PCM form. The chip includes a 10-bit D/A converter to reproduce the originally coded waveform and can be operated in both modes simultaneously as a demonstration and monitor of encoding quality.

In order to complete the analysis process, the MSM5218 requires the addition of a linear PCM encoder. The analyzer encodes a serial input data stream from an A/D converter; a sample and hold circuit and an antialiasing filter complete the linear encoder. The Analog Devices' (Wilmington, MA) 10-bit AD575 provides good speech quality with a data stream of the same resolution as the MSM5218 synthesizer D/A converter.

The serial output of the AD575 makes the device much simpler to interface than standard parallel output A/Ds, which require parallel to serial converters to provide the serial data stream used by the analyzer chip. Because of such special features as an internal clock, a continuous conversion mode and a short cycle and terminate (SCAT) line, the AD575, unlike most serial converters, needs only a quad gate and dual D-flip package to interface to the MSM5218. Figure 1 shows all the circuitry required to analyze and to synthesize the speech waveform as well as a digital interface which can be used to control the encoded data.

The MSM5218 is powered from +5V and generates its own clock using a 384 kHz ceramic resonator. It can also be driven with an external clock if preferred. The analyzer calls for A/D conversions at an 8 kHz rate (as shown) with the ST CONV signal, which is the signal that sets the D-flip driving the CONV input to the AD575. The ST CONV signal initiates an A/D conversion by unblocking the data path from DO of the converter to DA IN of the analyzer. By remaining high, the signal puts the AD575 into continuous conversion mode. The data bits are clocked into the analyzer by the CO clock signal as the conversion progresses. When EOC goes low, signaling the end of the 10-bit conversion, a new conversion begins immediately after the last data bit is clocked into the analyzer.

Paul Brokaw is a division fellow at Analog Devices' Semiconductor Division in Wilmington, MA.

---

**Figure 1**: A Linear PCM interface for the MSM5218 analyzer/synthesizer using the AD575.
The start of this conversion resets the upper D-flop to block the data path so that a third conversion will not be initiated. After two more clock pulses have been generated, the lower D-flop drives the SCAT line, terminating the conversion. The two extra clock pulses, which effect the second short conversion, shift the 10 valid data bits to the most significant slots of the analyzer's 12-bit input register. The last two bits of the register are filled with complemented zeros by the blocked data path.

This data is compressed and is available for storage at the microprocessor interface. Upon subsequent reconstruction, the data drives the synthesizer portion of the MSM5218. The internal 10-bit D/A converter reconstructs an audio output signal after the signal is smoothed by the ALP/4 active filter.

The audio input must be conditioned before it is encoded by the AD575. An ALP/4 low-pass filter is used as an antialiasing device to prevent high frequency signals from masquerading as extraneous low frequencies in the reconstructed signal. This effect is similar to what happens during optical sampling when a strobe light makes a rapidly spinning wheel appear to be spinning slowly. The filter accepts signals up to 10V peak-to-peak, filters them with a gain of two and drives the Analog Devices AD582 sample and hold. The sample and hold incorporates a gain of five to AD575. The EOC signal from the A/D converter controls the input of the sample and hold so that it tracks the input signal between conversions and holds a sample fixed during a conversion.

The MSM5218 can be used with PCM data up to 12 bits per word; however, in this configuration, the speech quality obtained with the 10-bit converter is practically indistinguishable from a similar arrangement with a 12-bit converter. Higher quality filters with improved frequency response and lower distortion improve performance. In addition, the MSM5218 can be operated in an expanded PCM mode which makes 12 bits available for an external serial input D/A converter. Other options include reduced sampling rates of 4 and 6 kHz and a data compression mode resulting in three rather than four data bits corresponding to each PCM input word. Each of these options reduces the amount of data which must be either stored or transmitted for a given speech utterance—the result may be intelligible speech, but of noticeably reduced quality.

This circuit, together with the options on the MSM5218, includes separable analysis and synthesis functions. It can be used to transmit compressed digital speech or to store the ADPCM code for later computer controlled synthesis.

---

**Attention Readers... Free Samples!**

Analog Devices will provide a free sample of the AD575 to the first 100 readers who write in their requests on company letterhead stationery. Only those requests submitted on company letterhead are eligible for these parts.

Direct requests to: AD575 Offer, Converter Marketing, Analog Devices Semiconductor, 804 Woburn Street, Waltham, MA 01887.

---

**How useful did you find this article? Please circle the appropriate number on the Reader Inquiry Card.**

- Very Useful ................. 616
- Useful ........................ 617
- Somewhat Useful ............ 618

---

**Timing Interface For Synthesis**

General timing diagrams are available for both the AD575 from Analog Devices and MSM5218 from Oki Semiconductor. This diagram illustrates important timing relationships between the circuits as well as signals generated by the two glue chips.

The Oki MSM5218 chip produces S.CON 13µs after VCK to initiate conversion, which should finish during the positive half of the VCK. A CONV signal, generated by one of the flip-flops in response to the inverted S.CON also sets the other flip-flop re-storing SCAT. The CONV into the AD575 clears EOC and causes the D0 to output 10 complemented binary signal bits (MSB first) representing the analog signal. The signal will be stable during conversion, since EOC high causes the Analog Devices AD582 SHA to go into the hold mode. An eleventh data bit during the first CO pulse is invalid, but this bit will be pushed through the MSM5218 input buffer and discarded. This function is performed by the two CO pulses following the 10-bit conversion.

At the end of the conversion, EOC will go low; since CONV remains high, a second conversion will commence immediately and EOC will be set by the falling edge of the eleventh CO pulse. This edge will clock the flip-flop clearing CONV, disabling the data path from D0 to ADSI, the serial input of the Oki Chip. The second conversion continues to produce additional clock pulses which shift the 10 data pulses to the MSB positions in the MSM5218 input register. The trailing edge of the first "extra" CO pulse (the twelfth) clocks the lower flip-flop switching the SCAT line low, which causes the conversion to terminate after the next clock pulse, producing 13 total CO pulses.

The thirteen clock pulses shift the data consisting of a leading invalid bit, ten good data bits and two trailing zeros (signaled by a high level at ADSI) so that the valid MSB is in the MSB slot of the analyzer input register. At the end of the sequence the AD575 is ready for the next conversion, and EOC is low so that the AD582 can acquire the signal. The data is processed by the MSM5218 during the remainder of VCK; a new conversion starts with the next S.CON pulse.
Simpact Solves Your DEC Communications Problem!

We started with DEC's MICRO/T-11 16-bit PDP-11 microprocessor so you can use your host's software development tools to write programs using the familiar PDP-11 instruction set.

Then we married the MICRO/T-11 to multiple Z8030 Serial Communications Controllers to create a family of front-end processors that can support nearly all serial protocols, standard or custom.

All ports on our FEPs are individually programmable for baud rates, synchronous and asynchronous protocols, RS-232C, RS-449 (RS-422, RS-423), MIL-188C and MIL-188-114.

We also built in 22-bit hardware memory management so you can download sophisticated application tasks and still have plenty of room for data storage.

Finally, we added firmware for boot loading, self-test diagnostics, and program debugging. But the hardware is only half the story...

**Powerful Package of Software Tools**

Because we understand what it takes to develop and support a communications system, we created a software toolkit to make our family of FEPs easy to use. Starting with our proven, memory-resident Real-Time Executive, we added a sysgen program to develop down-loadable, runtime images. We also designed efficient drivers for RSX and VMS operating systems so host applications programs can easily talk to our FEPs with simple QIO calls. To help you get started with your project we provide complete software documentation and hands-on training classes.

**Standard Protocol Software**

We can also provide turnkey packages for Telenet certified X.25 LAPB protocol software (CCITT 1980, Levels 1, 2, and 3) and HDLC (LAPB) frame and link level software. More standard protocols are on the way.

For the UNIBUS
Model ICP1600:
Eight fully programmable comm ports
256K RAM, DMA transfers to host
Single hex-height card
Up to eight ICP1600s per UNIBUS
$4975. (single quantity)

For the Q-BUS
Model ICP1622V:
Four fully programmable comm ports
128K dual ported RAM
Single quad-height card
Up to eight ICP1622s per Q-BUS
$3000. (single quantity)

Port Expander,
Model EXC1612:
Gives the ICP1600 or the ICP1622V
twelve additional programmable
RS-232C comm ports
Optional DMA capability for two ports
Single quad-height module for UNIBUS
or Q-BUS
$2400. (single quantity)

Software Toolkit
Model QX100:
For RSX or VMS operating systems
Includes Training Class
$5000. (one time charge)

Let us solve your DEC communications problem. Call us today at (619) 565-1865.


*DEC, UNIBUS, Q-BUS, PDP-11, MICRO/T-11, RSX and VMS are Trademarks of Digital Equipment Corporation.
CMOS will replace NMOS as the dominant technology used in system design. Incorporating one million components on an IC is within the range of many semiconductor manufacturers. This sophistication means that the number of NMOS transistors on a dense chip may exceed the packages' power dissipation capability. Thus, increasing VLSI chip density motivates IC makers to convert existing NMOS devices to CMOS. Moreover, CMOS devices with 1-micron geometries are approaching operating speeds on par with their TTL counterparts.

Aside from the advantage of decreased power consumption, CMOS offers excellent noise immunity, low input currents, wide operating supply voltage and operation over a broad temperature range. However, there are disadvantages including latch-up, numerous on-chip interconnections and lack of current drive capability.

Designers using a bipolar technology like TTL are accustomed to trading speed for power. In many instances, engineers prefer using TTL to CMOS when given the choice. Even when the design is to operate at low speeds, CMOS device failures caused by electrostatic discharge (ESD) have led designers to opt for low-speed bipolar logic. Until recently, CMOS components could withstand only a few hundred volts of ESD. This has been a particularly troublesome problem during the system manufacturing stage where the chips undergo continuous handling. Now, many manufacturers' devices are well above the accepted industry standard of 2000V.

Much research effort has been expended on improving the various problems with CMOS. Most major semiconductor manufacturers including Intel (Santa Clara, CA), Signetics (Sunnyvale, CA), Texas Instruments (Dallas, TX) and Advanced Micro Devices (Sunnyvale, CA) are banking on CMOS becoming the preferred technology. In hopes of capturing a share of the market, other smaller companies such as Zytrex (Sunnyvale, CA) and Integrated Devices Technology (Sunnyvale, CA) recently introduced CMOS parts offering bipolar operating speeds and drive capability.

While CMOS has made tremendous inroads in the past few years, TTL and ECL logic families are not likely to disappear. Research effort is continuing in bipolar technology as well as CMOS. Since advances are being made in both, exceptionally high speed devices will remain bipolar. Most systems using CMOS are designed with a combination of CMOS and bipolar components. As a result, CMOS manufacturers are making...
their chips TTL compatible. When interfacing the two types of components, design considerations include decreased noise immunity and increased power dissipation. Because the majority of applications do not require ECL-type speeds, engineers are currently making the transition from TTL to CMOS. At the same time, however, CMOS is not a panacea. High performance CMOS lends itself more readily to a particular class of designs.

**CMOS, NMOS And TTL**

When TTL and CMOS are compared, speed is the characteristic that receives the most attention. CMOS has traditionally been the slower of the two technologies, but new families of CMOS logic from Zytrex and Integrated Devices Technology are changing this. Zytrex claims its metal gate 54/74 AHCT logic offers the speed of TTL with the advantages of CMOS. The logic family has also been subjected to 1 MRad of total dose radiation, and tests reveal that it remains operational. Figures 1 and 2 compare the Zytrex offering with competing logic families.

<table>
<thead>
<tr>
<th></th>
<th>TTL</th>
<th>ICEMOS</th>
<th>OTHER CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operating Voltage Range (Commercial)</strong></td>
<td>4.75V to 5.25V</td>
<td>4.5V to 5.5V</td>
<td>4.5V to 5.5V</td>
</tr>
<tr>
<td><strong>Operating Temperature Range (Commercial)</strong></td>
<td>0°C to 70°C</td>
<td>0°C to 70°C</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td><strong>Maximum Propagation Delay (C = 50 pF)</strong></td>
<td>18 ns (Vcc = 5V, VoH = 3.84V)</td>
<td>10 ns (Vcc = 5V, VoH = 3.84V)</td>
<td>8 ns (Vcc = 5V, VoH = 3.84V)</td>
</tr>
<tr>
<td><strong>Maximum Quiescent Current</strong></td>
<td>54 mA</td>
<td>27 mA</td>
<td>90 mA</td>
</tr>
<tr>
<td><strong>Typical Power Dissipation</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Output Drive Currents</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- <strong>IOL</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Vcc = 5V)</td>
<td>12 mA</td>
<td>12 mA</td>
<td>12 mA</td>
</tr>
<tr>
<td>(Vcc = 5V)</td>
<td>24 mA</td>
<td>24 mA</td>
<td>24 mA</td>
</tr>
<tr>
<td>(Vcc = 5V)</td>
<td>64 mA</td>
<td>24 mA</td>
<td>24 mA</td>
</tr>
<tr>
<td></td>
<td>(Vcc = 0.4V)</td>
<td>(Vcc = 0.4V)</td>
<td>(Vcc = 0.4V)</td>
</tr>
<tr>
<td>(Vcc = 0.5V)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Input Threshold Voltages</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- <strong>VIH</strong></td>
<td>0.8V</td>
<td>0.8V</td>
<td>0.8V</td>
</tr>
<tr>
<td><strong>Voltage</strong></td>
<td>2.0V</td>
<td>2.0V</td>
<td>2.0V</td>
</tr>
<tr>
<td><strong>Input Currents</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- <strong>IS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Vcc = 5V)</td>
<td>-0.2 mA</td>
<td>-0.1 mA</td>
<td>-1.0 mA</td>
</tr>
<tr>
<td>(Vcc = 0.4V)</td>
<td>(Vcc = 0.4V)</td>
<td>(Vcc = 0.4V)</td>
<td>(Vcc = 0.4V)</td>
</tr>
<tr>
<td>(Vcc = 0.5V)</td>
<td>(Vcc = 0.5V)</td>
<td>(Vcc = 0.5V)</td>
<td>(Vcc = 0.5V)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Vcc = 0.33V)</td>
<td>(Vcc = 0.33V)</td>
</tr>
<tr>
<td>(Vcc = 4.5V)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Vcc = 4.5V)</td>
<td>3.15V</td>
<td>2.0V</td>
<td>2.0V</td>
</tr>
<tr>
<td><strong>Input Currents</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- <strong>IIL</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Vcc = 5V)</td>
<td>20 mA</td>
<td>20 mA</td>
<td>20 mA</td>
</tr>
<tr>
<td>(Vcc = 5V)</td>
<td>20 mA</td>
<td>20 mA</td>
<td>20 mA</td>
</tr>
</tbody>
</table>

Figure 1: Zytrex's recently announced CMOS families (HCTL and AHCT) are capable of bipolar speeds with power dissipation found in typical CMOS devices. Shown are the key performance characteristics for the 74XXX244 octal buffer.
are usually clocked at the highest rate possible. As a result, AC power dissipation determines the heat dissipated by the unit. Charging and discharging of capacitors within a CMOS device is the primary source of power dissipation. At a certain frequency, known as the crossover point, CMOS will dissipate more power than bipolar. Until recently, the crossover frequency of low power Schottky and high speed CMOS was around 10 MHz. Zytrex claims that its CMOS has a crossover frequency of 50 MHz.

Estimating the AC power of a system can often prove to be difficult. The power is dependent on the number of nodes toggling within each clock cycle, and this varies among systems. In most situations, taking a direct power measurement is the only practical method to determine power consumption. Bipolar logic typically consumes up to 10 times the power of CMOS; the ratio depends on the operating frequency and the particular type of bipolar device.

In terms of die size, CMOS and bipolar gates offer comparable functional density. NMOS logic has a density advantage over both bipolar and CMOS logic. Nonetheless, the functional capability per 1W package of a bipolar or NMOS chip is lower than a CMOS IC because more CMOS gates can be put inside a 1W package. Enhanced photo lithography used in IC fabrication is resulting in NMOS transistor densities exceeding packaging capabilities. This problem has become apparent in 32-bit NMOS microprocessors and dense NMOS static RAMs. A comparison of the CMOS die sizes from various manufacturers is shown in Figure 3.

As far as speed is concerned, 25 nsec to 35 nsec access times represent present state-of-the-art technology in 64K CMOS static RAMs. ECL 4K static RAMs offer 10 nsec to 15 nsec access times, which is the highest performance currently available.

CMOS is a highly load dependent technology. As fan-out grows, signal rise and fall times become significantly slower because the gate's output capacitive loading is increased. As the capacitance grows, the RC constant becomes longer. An equivalent effect takes place with interconnections between chips since lengthy signal paths are accompanied by increased resistance and capacitance.

Because CMOS is more sensitive to loading than bipolar devices, architectural and logic design concessions are often necessary to improve speed. An example of this is gate width. CMOS gates become slower as more inputs are added. To alleviate the problem, several two-input gates could replace a single multiple-input gate. Although performance improves, gate count rises—a problem in IC design, where gate count and die size are critical parameters.

CMOS gates are sized according to their drive needs. Increasing transistor size at the output of a CMOS device is necessary for driving TTL and overcoming long interconnect paths. To raise the output current of buffers in CMOS gate arrays, several buffers are often connected in parallel. This is usually the
Look like DEC for LESS.

Less cost.
Immediate delivery.
Just two reasons system houses have looked to us for DEC compatible cabinets during the past seven years.
Want more? Ask about our superior quality. And our complete physical and functional interchangeability including DEC compatible power sources.
Choose from our complete line of the most popular DEC enclosures. But choose us. We look like DEC, you'll look like a hero.

Everest Electronic Equipment, Inc.

2100 E. Orangewood Ave.
Anaheim, California 92806
(714) 634-2200

*DEC is a trademark of Digital Equipment Corporation

Circle 67 on Reader Inquiry Card
signal paths having large capacitances. Bipolar drive advantages are apparent at both the chip and the board levels.

In comparing the noise immunity of bipolar and CMOS there are two schools of thought. Most experts agree that CMOS offers greater noise immunity, but debate the degree of superiority. The voltage noise immunity of CMOS is usually $V_{cc}/2$. For bipolar technology, this estimate is usually several hundred millivolts. However, bipolar proponents stress that this comparison is deceiving since energy noise (thermal and shot) is often more damaging than man-made voltage noise (EMI pick-up, mechanical vibrations converted to electrical disturbances) and erratic noise (effects of electrical storms, sudden and unexpected voltage changes). When comparing the noise sources, lower levels of energy noise will drive a CMOS gate into a false state because CMOS logic inputs have a higher input impedance than bipolar logic. Also, CMOS logic thresholds are set by the supply voltage and ground, whereas bipolar thresholds depend primarily on ground. Hence, bipolar devices are less susceptible to power supply noise. Designers using CMOS point out that ground noise can be substantially reduced by connecting a capacitor between troublesome signal lines and ground. With this common-mode technique, noise in the ground plane is coupled into the signal line and canceled out.

There is less controversy about CMOS' noise immunity advantage over NMOS. Unlike NMOS circuits, transistor widths used in CMOS logic are not critical. Ratioless is the term often given to this characteristic. Operating currents do not have to be delicately balanced between the transistor pairs. NMOS transistor widths and lengths are chosen to balance currents between the transistors and ensure that this balance does not deviate with varying operating temperatures.

When interfacing TTL to CMOS, the result is an increase in power dissipation and a decrease in noise immunity. Higher power dissipation occurs when one of the two transistors in the CMOS device remains on when being driven by a TTL level. In a CMOS to CMOS interface, one transistor of the driven pair is turned either completely on or completely off since the voltage swing extends from $V_{cc}$ to ground. With a TTL to CMOS interface, a TTL voltage swing is approximately 0.1V to 3.6V. Consequently, when a TTL logic high is driving a CMOS gate, the n-channel transistor is on, and the p-channel device is slightly activated.

**Architectural Considerations**

Integrated circuit architectures can be divided into two categories: local communication and global communication. Local communication chips have internal elements communicating primarily with neighboring functional elements. Because of the short signal paths within the chip, little internal drive current is necessary. CMOS readily lends itself to this category of architectures. Multiplier chips, whose speeds are critical, are an example of this architecture.

Global communication ICs are those whose internal functions communicate with each other over buses or long distances. Processors and controller chips make up the bulk of this category. Because of its limited drive capability, internal CMOS logic is not well suited to this kind of architecture. When the same device is implemented in both CMOS and bipolar, the architecture of the two chips may be slightly different. Semiconductor manufacturers must often modify a bipolar chip's design when fabricating the same function in CMOS.

Converting an existing NMOS part to CMOS also requires some modifications. In particular, the number of interconnections drastically increases. In NMOS, n-type polysilicon and n-type drain or source regions are easily connected with buried contacts, but this is not feasible with CMOS. The nature of NMOS logic permits the two transistors to be connected by diffusion. But in CMOS, the transistors are separated by a well and must be connected by wiring. In addition, there are more transistors to hook-up per function in CMOS than in NMOS circuits. Semicustom chips, for example, demand maximum wir-
Expertly Crafted
VME System Solutions

DY-4 SYSTEMS INC., one of North America's most successful producers of board level products, now offers a fine array of expertly crafted VME modules and UNIX based development systems - perfect for all your demanding 16/32 bit applications. Stringent manufacturing and quality control ensure a reliable product with maximum power and integrity.

DY-4 realizes the full potential of the powerful VMEbus architecture by using an extended depth Eurocard format of 233mm x 220mm. By increasing functionality and allowing processor, memory and I/O combinations, and bus controller functions on a single board, DY-4's format offers higher performance than competitors' equivalent configurations.

DY-4's commitment to R&D is reflected in its continuing new VME product development, including intelligent communications controllers, SMD/ESMD controllers and 9-track tape controllers. DY-4's VME series currently includes:

- **DSM-6816** - a UNIX based development system.
- **DVME-102** - 68000/68010 CPU with MMU, dual-ported serial I/O and 256K/512K/1Mbyte DRAM.
- **DVME-105** - 68000/68010 CPU with dual-ported serial I/O and 14 bytwide sockets.
- **DVME-201** - with 8 serial RS-232C/422 channels and 2 parallel I/O ports.
- **DVME-351** - A 512K Byte memory board with 1 Megaword per second raster video port. Supports 16/32 bit VMEbus read/writes.
- **DVME-503** - Universal memory board with 32 8-pin bytwide sockets. Supports 16/32 bit VMEbus read/writes.
- **DVME-712** - Intelligent Z80A peripheral controller with RS-232C/422 I/O, 64K DRAM with parity, floppy disk controller, SASI interface and DMA.
- **DVME-778** - Colour graphics controller supporting 640 x 480 x 4 (1024 x 768 x 2), NEC 7220 GDC, look up table, 3 4-bit D/A converters, mouse input and parallel printer port.
- **DVME-909** - A 19-inch rack-mountable system chassis with 9 slot VME card cage, power supply and forced air cooling.
CMOS presently holds 16% of the semiconductor market share.

Pipelining is one technique used to circumvent the global communication problem. VLSI CMOS chips often include pipeline registers placed at various points in data and control paths to improve throughput rates. However, this brings diminishing returns if done excessively. Intermediate calculations needed for the input to the next operation may be stuck within the arithmetic pipeline. This often occurs in pipelines between arithmetic blocks. Problems of this nature can be solved by either waiting for the intermediate data to reach the pipeline's output or overlapping other operations. But both solutions have drawbacks; waiting for the intermediate result to move through the pipeline reduces throughput, and overlapping adds to programming complexity.

Engineers designing digital signal processing systems have two hardware configuration alternatives: a single chip solution or multichip solution. Single-chip digital signal processors are growing in numbers. Fujitsu (Kawasaki, Japan) and Hitachi (Tarrytown, NY) are among the vendors focusing on this niche. Fujitsu developed the MB8764 (Figure 4) which is fabricated in 2.3-micron CMOS and includes an ALU, a multiplier, 256 words of RAM and 1K words of ROM. Using pipelining, this device provides exceptional speed, but at a price of reduced flexibility. In a single 100 nsec machine cycle, the MB8764 loads both a coefficient and a data sample from RAM into the multiplier's input stage, multiplies previously loaded inputs together, accumulates partial products and increments index registers for the coefficient and the data sample.

With a 250 nsec instruction cycle, Hitachi's HD61810 DSP operates at lower speed than the MB8764, but provides greater flexibility. DSP performance is typically evaluated according to the speed of its repeated multiply/accumulate operation. Voiceband signal processing applications, an area where the HD61810 is finding use, demand at least the repeat rates of the HD6180. Fabricated in 3-micron CMOS, the part (Figure 5) includes a floating point ALU and a floating point multiplier, 200 x 16 bits of data memory (RAM), 128 x 16 bits of coefficient memory (ROM) and 512 x 22 bits of instruction memory (ROM). To reach a 250 nsec processing speed, this device relies on a pipelined architecture, a parallel operation, a high-speed multiplier and a Multibus configuration. According to Hitachi, these elements consume more than 2W when implemented in NMOS.

Single-chip processors continue to grow in sophistication, but most still cannot handle the more demanding DSP applications. Very high-speed image processing systems and graphics workstations frequently require a multichip solution. Likewise, detecting signals buried in noise often requires high-speed cross-correlation. Discrete multibit and single-bit CMOS correlators (models TMC2221 and TMC2220) are available from TRW's LSI Products Division (La Jolla, CA).

NCR Microelectronics (Dayton, OH) is another manufacturer attacking the CMOS discrete component market. Its NCR-45CM16 directly interfaces to a 16-bit bus without additional logic. The chip performs successive multiply-accumulate operations at a 5 MHz rate and consumes a maximum of 10 mA. NCR claims that when used in a 68000-based system, the chip's multiply-accumulate operations are executed three times faster than the same system using the 68000's internal multiply-instruction.

Advanced Micro Devices plans to introduce several new CMOS ICs in the third and fourth quarters of this year. Parts to be available include the 29C101, a 16-bit processor that uses four 2901 bit-slice processors and a 2902 carry look ahead; the 27C1924, a 1 Mbit CMOS EPROM; the 29C510, a CMOS 16 x 16 multiplier/accumulator; the 29C16A, a 16-bit microcontroller; and two CMOS Integrated Services Digital Network chips, the 79C30 digital subscriber controller and the 79C31 digital exchange controller. The 29300 family will also be fabricated in CMOS.

Most designers using a CMOS multichip DSP solution agree that minimizing signal delay among communication devices is crucial. Ensuring the integrity of printed circuit board layout becomes critical in this situation. Similarly, communication rates among chips must keep pace with the processing speeds of the devices themselves.

Latch-Up

Latch-up is the most significant problem of CMOS. It disrupts the functional capability of the device and, in some instances, causes permanent damage. Latch-up is caused by the formation of parasitic bipolar transistors, products of the CMOS n-channel and p-channel transistors. The resulting configuration of the bipolar elements is a silicon-controlled rectifier (SCR) which acts as a short circuit between Vcc and ground. A schematic of the parasitic SCR is shown in Figure 6.

Device susceptibility to latch-up depends on the starting material of the die, the chip layout, the circuit design and the processing procedure. Several conditions trigger latch-up, and once triggered, the parasitic SCR can be disabled only by turning the power off. Operating voltages above Vce or below ground, internal transients or ionizing radiation can each cause...
GEN. III:
THOMSON-CSF's PRESENT LIIs

Thanks to its solid experience in light image intensifiers, Thomson-CSF brings in the new technology of low-light level vision with:

- GaAs photocathodes for high sensitivity in the near infrared.
- Fiber-optic output image inverter options.

We'll take you into the third generation.

![Graph showing radiant sensitivity vs. wavelength](image)

THOMSON-CSF COMPONENTS CORPORATION
Electron Tube Division
301 Route Seventeen North
RUTHERFORD, NEW JERSEY 07070
Tel.: (201) 438.23.00
TWX: 7109897286

THOMSON-CSF ELECTRON TUBES

<table>
<thead>
<tr>
<th>Country</th>
<th>Phone Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Belgium</td>
<td>Tel: (32-2) 646 84 85</td>
</tr>
<tr>
<td>Brazil</td>
<td>Tel: (55-11) 342 47 27</td>
</tr>
<tr>
<td>Germany</td>
<td>Tel: (49-89) 79 79 0</td>
</tr>
<tr>
<td>Spain</td>
<td>Tel: (34-11) 425 16 75</td>
</tr>
<tr>
<td>France</td>
<td>Tel: (33-13) 695 32 48</td>
</tr>
<tr>
<td>Italy</td>
<td>Tel: (39-2) 264 63 66</td>
</tr>
<tr>
<td>Japan</td>
<td>Tel: (81-3) 224 24 73</td>
</tr>
<tr>
<td>Sweden</td>
<td>Tel: (46-8) 63 58 60</td>
</tr>
<tr>
<td>United Kingdom</td>
<td>Tel: (1) 2024 42 23 60</td>
</tr>
<tr>
<td>U.S.A.</td>
<td>Tel: (212) 438 23 00</td>
</tr>
</tbody>
</table>

Circle 26 on Reader Inquiry Card
a current pulse that triggers the condition. The current pulse can be generated either internally or externally. When either of the base-emitter junctions are forward biased, the parasitic vertical npn and lateral pnp transistors may induce a latch-up condition. Once this occurs, the problem can spread to other sections of the chip.

Several techniques are used to combat latch-up. Careful attention is given to layout when designing the chip; manufacturers attempt to split the pnp SCR into two independent circuits that are incapable of latching up. Separating the n-channel from the p-channel with guard rings is another method commonly used. Other isolation techniques include deep-trench and twin-well isolation.

Adding an epitaxial layer to the substrate is one of the ways to avoid latch-up. The additional layer shunts the emitter-base junctions of the parasitic transistors. In p-well CMOS devices, a thin n-layer is grown on a heavily doped n+ substrate. A lower substrate resistance is formed around the pnp transistor’s emitter-base junction. By reducing the substrate resistance, voltage will not reach the levels necessary to activate the lateral pnp transistor. Intel, like several manufacturers, combines several latch-up prevention techniques, including an epitaxial layer, for maximum immunity.

The Future Of Bipolar, CMOS And NMOS

Many CMOS advocates throughout the industry claim that the death of TTL is imminent. Although it can be said that CMOS is a formidable challenger, the widespread use of TTL makes it difficult to eliminate overnight. Most designers are comfortable with TTL logic, and changing to CMOS will probably occur only if mandated by system design requirements. Moreover, the architectural flexibility of bipolar continues to outpace CMOS in many designs. The large base of TTL-compatible systems may also slow the expected rapid growth of CMOS.

Another consideration is a new 3V CMOS power supply standard to be released by JEDEC that will require some mixed TTL/CMOS systems to include both 5V and 3V supplies. A 5V to 3V voltage converter could perform the same function, but would waste substantial amounts of power.

As for NMOS, there is little doubt that its extinction is near. CMOS has made tremendous strides forward over the past few years and is now ready to replace NMOS. The once crippling latch-up and ESD problems are becoming less of a handicap as manufacturers gain more experience with the technology. Fewer interconnections within the device is the only significant advantage that NMOS has over CMOS. An increased number of interconnections introduce more capacitance throughout the chip, which leads to deteriorating chip performance. In addition, ICs with multiple wiring levels have a greater chance of being flawed.
Prime Time Reading

Upcoming Editorial Preview

To provide you with the most balanced design coverage in the industry, each month DIGITAL DESIGN will cover four major technology areas: Systems Architecture, Electronic Imaging, Semiconductor Technology, and Design Technology. It's reading you won't want to miss!

JULY

- Floppy Drives, High Level Languages — Systems Architecture
- Array Processors, Graphics Processors — Electronic Imaging
- EPROMS/EEPROMS — Semiconductor Technology
- Logic Simulation — Design Technology

AUGUST

- Printers/Plotters — Systems Architecture
- High Resolution Graphics Boards — Electronic Imaging
- Digital Signal Processors — Semiconductor Technology
- Standard Cells — Design Technology

SEPTEMBER

- STD Bus, High Capacity Winchesters — Systems Architecture
- Imaging Software — Electronic Imaging
- Microcontrollers — Semiconductor Technology
- Silicon Compilers — Design Technology

A Morgan-Grampian Publication, 1050 Commonwealth Avenue, Boston, MA 02215, (617) 232-5470 • (800) 223-7126
In the past, the performance of an algorithm on a microprocessor was determined by how fast the processor ran and how many instructions the algorithm required. This has been changed by the advent of pipelining found in today's 32-bit microprocessors. Now, the order in which instructions are executed, location of the instruction on an even or odd boundary in memory and the form of the algorithm affect the performance.

The execution of instruction can be broken down into six distinct phases: instruction fetch, instruction decode, effective address calculation, operand fetching, execution and storage of data. In simpler microprocessors, all these stages will be completed before execution of the next instruction is started. The pipelining in the 68020 allows for the starting of these phases on the following instructions before the completion of the current instruction. The 68020 has three units which are responsible for these functions, the pipeline, the bus controller and the sequencer.

The pipeline has three stages; the first stage holds an operand, and the second and third stages hold an operand or an operand extension word (Figure 1). An operand extension word is the second word of a two-word instruction. For example, the instruction "MOV %FFFF, D1" shows the holding of intermediate data. The pipeline is responsible for decoding the instructions and supplying the sequencer with any operand extension words. The bus controller is responsible for all activity on the address and data bus, including instruction fetch, instruction prefetch, operand fetching, data fetching and storage of data. The sequencer is responsible for the effective address calculation, that is, determining bus address for all the addressing modes and activity involving the ALU.

The 68020 differs from the 68000 in that these three units perform independently. In the 68000, the bus controller can prefetch instructions when not needed to fetch or to store operands. In the 68020, the sequencer has a degree of independence. If the

David Olsen is Associate Engineer Senior at Lockheed Space Systems Division, Sunnyvale, CA.
The performance of today's microprocessors is being affected by the increasing use of pipelining.

The effect of pipelining can be illustrated by a simple algorithm for adding up an array of numbers. The most obvious way of implementing this algorithm is as follows (D5 contains the length of the array):

```
LOOP: ADD (A1)+,D1 
DBT D5,LOOP
```

The timing for these instructions running on the 68020 is shown in Figure 2. The times the sequencer and the bus controller are active are shown. The sequencer is idle during the first ADD instruction, clock cycle 4. This is because the ADD D1,D2 instruction requires the data be fetched from memory, (A), and loaded into register D1 before it can add D1 to D2. Therefore, the sequencer must wait for the bus controller to complete before performing the addition.

The first algorithm requires 12 clock cycles to sum an element in an array. However, to maximize the instruction overlap, this algorithm can be rewritten as follows:

```
LOOP: MOV (A1)+,D1 
ADD D3,D4 
MOV (A2)+,D3 
ADD D1,D2 
DBT D5,LOOP 
ADD D4,D2
```

The time associated with this algorithm is shown in Figure 3. The array is broken in half, and each half is summed separately. During the first instruction when the sequencer is finished with its task or calculating the effective address and incrementing the address register A1, the sequencer can start executing the next instruction in the pipeline (ADD D1,D2). This is at the end of clock cycle 4. Because the second instruction, ADD D3,D4, does not require the data being fetched by the first MOV instruction, there is no interlock between the sequencer and the bus controller; that is, the sequencer can continue processing instructions in the pipeline. This is called an instruction independent sequence. Compare the first two instructions of each algorithm and notice that for the first algorithm the sequencer must wait for the data being fetched before being able to continue processing instructions in the pipeline. The second algorithm eliminated idle sequencer time. By alternating the additions, the idle sequencer time, which occurs when the ADD (A1)+,D1 instruction is waiting for data to be fetched, is eliminated. The sequencer is never idle.

Performing two additions takes 18 cycles, or 9 cycles per addition of array element. This is a savings of 3 cycles, or 67% of the time required in the first algorithm. However, this requires more memory and initiation and uses two extra registers, which might require being restored if used in a subroutine. However, an array size larger than 10-15 elements is the approximate crossover point for improved performance.

One criterion for using this type of algorithm separation is that the algorithm must be highly repetitive, a loop. Also, the calculations within the repetitive part must be associative; i.e., the order in which they occur does not matter or the elements being operated on are independent of each other. It does not matter what order an array is summed or what order an array is searched for an element.

The performance of today's microprocessors is being affected by the increasing use of pipelining. The firmware programmer must gain familiarity with the effects of pipelining and how it will enable him to increase the performance of the system. For the person involved in the selection of a high level language for the microprocessor where high performance is important, the idea of pipelining must be kept in mind. New compilers will undoubtedly take advantage of the pipelining, and optimizing compilers will become available which have pipeline reorganizers.
“Ciprico’s Tapemaster 1000 gives us raw Multibus speed plus data throttling...”


...to maximize bus efficiency in our engineering workstations.

Silicon Graphics designs engineering workstations with high level graphics capabilities. Controller boards that Chase Bailey designs into his systems must pass rigid performance criteria. Ciprico’s Tapemaster® 1000 Multibus ½-inch tape drive controller included.

Bailey wanted to maximize bus efficiency, thereby increasing system response time. Two design criteria would accomplish this—high transfer speed and data throttling. The Tapemaster 1000 offered bus transfer rates up to 4 Mbytes/second. The tape drive transfer capability up to 1.5 Mbytes/second insures that the board works with the newer, faster GCR drives. Onboard data throttling provides precise control over data traffic and is programmable by either byte count or time in microseconds.

Tapemaster 1000 offers system designers like Chase Bailey total flexibility plus a host of support features.

Ciprico written, fully documented and supported software drivers are compatible with most major operating systems including UNIX® 4.2, UNIX Systems III & V, and RMX-86.® Tapemaster 1000 can be counted on to get your total system up and running from the moment it is plugged in.

Extensive diagnostic support is offered, from an onboard self-check at power up to a separate diagnostic board for customers’ incoming inspection.

Systems designers who choose Ciprico, know they are getting the support of a dedicated team offering same-day call-back on service requests, 48-hour repair turnaround, and the availability of field application engineers.

Ciprico offers a complete line of high performance disk and tape controllers. As good listeners, we work with customers early in the design process and follow through with a highly personal level of customer support. Experience the Ciprico spirit and maximize the efficiency of your Multibus system by calling us: 612/559-2034.

Multibus and RMX-86 are registered trademarks of Intel Corp. UNIX® is a trademark of Bell Laboratories. Tapemaster and Ciprico are registered trademarks of Ciprico Inc.

Ciprico Inc.
2955 Xenium Lane
Plymouth, MN 55441
612/559-2034

European Office:
United Kingdom
Phone (0276) 682-149
Telex: 858306

...where people listen—and respond.

Circle 27 on Reader Inquiry Card
Advanced Microprocessors Demand High-Level Language Support

by Joe Aseo, Western Technical Editor

From engineering workstations to image processing, the applications being considered for the current generation of 16- and 32-bit microprocessors have moved emphasis away from hand-coded assembly language routines to complex programs coded in high-level languages such as C and Pascal. Microprocessor software development has also changed in character from individual programmers working on a monolithic piece of code to teams of programmers working on individual modules for later integration into a larger program. As a result, development system vendors are scrambling to provide the appropriate tools to meet these changing needs. No single vendor has the total solution, yet the pieces are rapidly falling in place—source code symbolic debuggers, sophisticated in-circuit emulators and powerful development hosts.

To aid programmers in their efforts to develop code in high-level languages, microprocessor development system vendors are providing source code symbolic debugging with the ability to single step through not only source code statements but also entire routines. A related approach has the symbolic debugger work at the assembly language level, referencing the source code statements that generate the assembly output.

The ability to perform this task effectively requires that the symbol tables generated by the high-level language compiler be accessible by the linker, loader and symbolic debugger. For example, many compilers for the 8086 family from Intel Development Systems (Hillsboro, OR) generate an output database called the Object Module Format (OMF). This database contains such information as variable names, data types and source code line numbers. This information is preserved during the linking and loading process and allows the object module loaded into absolute addresses to be referenced to the relocatable source code. Other vendors using this approach for compilers include Boston Systems Office (Waltham, MA), Emulogic (Norwood, MA), First Systems (Manhattan Beach, CA), Hewlett-Packard Logic Systems (Colorado Springs, CO), Motorola Microsystems (Tempe, AZ) and Tektronix Microcomputer Development Products (Beaverton, OR).

Beyond the retention of symbolic information, source code symbolic debuggers must also have the ability to insert breakpoints at either the source code or assembly language level. This allows program execution to be halted when necessary, as well as trigger a trace history of bus transactions. Symbolic debuggers can be classified according to the type of breakpoint that they implement—software or hardware.
In general, software debuggers first insert probes, or flags, into a program and then monitor its execution until the flagged statement is reached. This class of debugger does not run at the same speed as actual CPU execution since every program statement, in addition to the flagged statement, must be examined. Likewise, such debuggers can only simulate the actual CPU state, that is, internal registers and status of the stack, since they lack the means to access this information. As a result, software debuggers are largely used to examine the program logic of individual routines. Such software debuggers include BSO/Debug from Boston Systems Office, Softscope from Concurrent Sciences (Moscow, ID), Microscope from First Systems, Pscope from Intel and c5d from Mark Williams (Chicago, IL).

To monitor program execution in real time, hardware debuggers access the breakpoint and trace facilities of in-circuit emulators or hardware probes such as M-Probe or PC-Probe from Atron (Saratoga, CA). These facilities allow program execution to occur at full speed until the flagged instruction is reached. At this point, the emulator can continue to operate in a transparent fashion or to intrude into the operation of the system to examine the internal CPU state.

Transparent operation typically involves producing a trace history of instruction execution either before or after the breakpoint is reached. The emulator works in a background mode so that the target system is unaware of its operation. From the disassembly of the data and instruction accesses that occur on the bus, the internal CPU state can be inferred. With this information, software designers can garner execution times for individual routines, in addition to statistics on time spent in execution, number of intermodule references and memory usage. Development system vendors active in this area include Emulogic, Hewlett-Packard, Intel, Microtek (Gardena, CA) and Motorola. Tektronix plans to implement such timing analysis in future products.

If a closer inspection of the CPU status is required, intrusive measures, for example, forcing a hardware interrupt, can be used to dump the internal control registers. If a program is being executed by instruction by instruction, the CPU must have wait states inserted so that the monitor logic can gain access to the changing CPU state. Although this procedure is much faster than the software approach, it still incurs enough overhead to not be considered real time. Still, the performance is such that several software debuggers—Microscope, Pscope, Softscope and Source Probe from Atron—are being integrated with in-circuit emulators.

Source code debugging accounts for only a fraction of the responsibilities expected of current in-circuit emulators. The process of hardware and software integration further demands that emulators become more sophisticated to monitor the activities of such complex CPU features as pipelining, on-chip cache and on-chip memory management. Single-chip microcontrollers like the Intel 8051 put additional burdens on emulators with peripheral functions such as counter/timers, serial communications and DMA control integrated on the same chip.

The most troublesome aspect of monitoring these complex processors is the inability to gain access to control registers and other functions that are seldom seen on the external bus. Many emulators can only access the information that occurs on the physical pins and reconstruct the internal CPU state via disassembly of the data and instruction cycles. However, integrated features like pipelining and instruction cache have no effect on the external bus and are totally transparent. In fact, such features must often be disabled during the debugging process.

To overcome this dilemma, semiconductor vendors such as Intel, Motorola and Zilog have plans to produce special versions of each company's microprocessor chips that bring out these internal functions via additional bonding pads, as well as integrating the emulation logic directly on the chip (see "The Bond-Out-Based Emulator"). However, the use of bond-out devices has been restricted to each vendor's proprietary emulators. Whether they choose to supply these chips to independent development system vendors, such as Emulogic, Hewlett-Packard, Tektronix and Zax Corp. (Irvine, CA), is still undecided.

This support could be an important factor for hardware and software designers to consider as they evaluate advanced 16- and 32-bit microprocessors for new designs. For example, the iAPX286 emulator from Hewlett-Packard supports only code being transferred from other 8086-based applications and ignores protected mode features such as memory management and task switching. Although Hewlett-Packard and other universal development system vendors have plans to support all iAPX286 functions, these companies may not incorporate the features found in Intel's emulator for as long as a year.
How do you stay abreast of the fastest moving technology around? No problem. Just spend a few enlightening hours at Electronic Imaging 85 — the only annual conference to concentrate on the all-important visual techniques that interface man with machine.

Come see the latest and best in this $27 billion industry, and enhance your image of the dozens of major disciplines involved.

See displays and attend professional papers (sponsored by the Institute for Graphic Communication) on a wide variety of topics, such as: Professional & Engineering Workstations; Electronic Communicating Copiers; Optical & Videodisk; Electronic Printing & Publishing; Intelligent Vision; Computerized Slide Making; Direct Broadcast Satellite; Videotex & Teletext; Photo Sensors — Visible, Infrared, Pyroelectric, X-ray, UV-Sensors; Image Processing; Displays & Hard Copy Output; Digital Facsimile; High Definition Television; Electronic Photography; Scientific Applications; Medical Imaging; Graphic Arts; Video Teleconferencing; Computer Graphics; Fiberoptics; Optical Memories; Laser Printers.

Produced by MG Expositions Group, Conference organized by The Institute for Graphic Communication. Sponsored by digital design magazine and The Society of Photographic Scientists and Engineers.

MG Expositions Group 1050 Commonwealth Ave. Boston, MA 02215 617-232-EXPO or 1-800-223-7126

International Electronic Imaging Exposition & Conference

SHERATON-BOSTON HOTEL • BOSTON, MA • OCTOBER 8-10, 1985
Send today for your Free Pre-Registration Form
To encourage new design-ins, microprocessor vendors with bond-out chips have considered supplying them to independent vendors. However, there is controversy about this approach. Gordon Reid, marketing manager at Intel, notes that bond-out chips may not be the ideal means to support universal emulators since the chips will require the same type of application support as the production versions—support that may not be justified because of their limited volume and increased complexity.

From the perspective of the independent development system vendors, bond-out chips can prove to be more of a curse than a blessing. Roger Crooks, emulator product manager for Tektronix, states that bond-out chips may be of dubious value if they do not exactly match the current versions of the production chip (quite often they lag by one or more mask revision levels) or cannot be easily integrated into the architecture of a vendor’s emulator. As a result, both sides are discussing which avenues of cooperation will provide adequate support of these advanced microprocessors without incurring additional headaches.

The very nature of microprocessor development is changing as processors and software increase in complexity. For example, emulators have changed their basic character to embrace functions formerly reserved for dedicated instruments like logic and timing analyzers. As a result, software and hardware designers have an integrated instrument that allows them to work equally with source code statements as well as with waveforms.

Bruce McCreary, emulator product manager with Motorola Microsystems, notes that software designers need such analytical tools to allow them to debug and to integrate high-level language programs into the target hardware. No longer is there a one-to-one correlation between the source program and the object code and the conventional method of using logic analyzers and disassemblers falters.

The Bond-Out-Based Emulator

by Garth Eimers, Intel Corp. Development Systems Operation, Hillsboro, OR

The performance and functionality of current generations of microprocessors and microcontrollers has reached a level where only an emulator with a bond-out device can emulate all of the functions of these ICs. Current examples include the 8051 and the 80286. Projecting these trends in the future leads to an increased use of the bond-out to achieve an effective in-circuit emulator.

There are several different types of bond-out devices. The first type is typically associated with microcontrollers. Physically, on the device die, the area conventionally used for the on-chip ROM or EPROM is used to implement the appropriate emulation logic after the ROM is removed. The resulting device is the same die size as the basic device, provides access to additional processor functions and does not disturb the basic processor layout and risk timing and functional differences between the standard microcontroller and its associated emulation device.

For example, the 8051 basic device package is 40 pins with no address or data lines brought out to its pins. Using the 4K of on-board ROM and a 64-pin package, the emulation device provides all the pin access of the basic device plus 8 pins of address and 8 pins of data, additional power and ground pins and a pin for the RESET ICE signal. ROM simulation executes the code intended to be in the missing ROM area. The limitation of this style is the absence of the implementation of the trace function on the bond-out device. The trace function is implemented in the ICE hardware externally from the bond-out.

The second distinct type is the true bond-out device. The basic microprocessor design has added functions (i.e., signals) at the die level to support the emulation function. These differences are seen at the packaging level where the emulation features are bonded-out to external pins. The result in this case is that every device carries a small overhead of die area, typically 2% to 4%, associated with the internal conductors and pads supporting the emulation features. Examples of this type of bond-out are the 80186 which brings out an extra pin supporting RESET ICE instruction and the 80286 which brings out both RESET ICE and ICE BREAK instructions associated with task switching. All trace, break and mapping functions are performed off the bond-out.

The third type of bond-out only deserves that name as a convention because it is really an emulation chip. Its design and intent are clearly to support the emulation function with the highest level of integration on the device. The device contains the microprocessor core, support for RESET ICE and ICE BREAK instructions, multiple mode control access, multiple sets of word recognizers, state machine capability and mechanics and access for trace bus. The die size is significantly larger than that of the standard microprocessor. The ICE system has the ability to track the speed enhancements of the microprocessor using the same speed enhancement applied to the emulation device.

The most important advantage of bond-out devices is the increased integration of the emulation system to the target system. This certainly maintains and, in most cases, improves the performance of the emulator. Another advantage is the ability to provide the user with emulation capability for increasingly complex microprocessors at about the same cost. Finally, use of the bond-out or emulation device allows the ICE system to keep up with the speed enhancements of associated microprocessor.
Just as the increasing use of high-level languages has put a strain on today's emulators, it has also taxed the resources of standalone development systems. The complex programs being developed for these processors often demand that superminicomputers or mainframe computers serve as the principal host for source code editing, compilation, linking and loading. The code is then transferred to a standalone development station for debugging as well as final hardware and software integration. These larger hosts also serve as a central archive for source code control to ensure that revisions can be made in an orderly manner.

Another emerging trend is the increasing use of personal computers like the IBM PC as a low-cost alternative to the standalone development system. Here, the trend is to provide each software and hardware engineer with a dedicated workstation, rather than having to share a more costly standalone development system or minicomputer. Still, personal computers could be connected to a larger host such as a Digital Equipment Corp. VAX-11/780 for source code control and master archive via RS-232 serial links or local area networks.

At issue is the proper distribution of processing power needed for the various design functions. For instance, there is wide agreement that the intensive software debugging as well as the final step of hardware and software integration work best in a dedicated environment; i.e., dedicated development systems or personal computers with in-circuit emulators. Dave Baker, president of Real-Time Control Systems, stated, "It's hard to reset a minicomputer when a program goes haywire."

However, there is wide disagreement among development system vendors about the processing requirements associated with program editing, compiling and linking. Advocates of cross-development maintain that only time-shared minicomputers or mainframes can economically serve large programmers (above 10 programmers). In fact, Mary Avera of First Systems estimates that a Digital Equipment Corp. VAX-11/750 can support 20 programmers at about $5,000 per user, whereas a comparable IBM PC-AT configuration is estimated at about $6,500 per user.

Although not disputing the apparent cost savings accrued from a time-shared system, those who advocate dedicated development workstations note that such minicomputers cannot support large numbers of concurrent users who burden the host CPU with compute-intensive compiles and links. Jerry Kirk, president of Microtec Research (Santa Clara, CA), states that such an environment would effectively limit the numbers that could be served simultaneously to about 10 (using the example discussed previously). As a result, the per-user cost is higher in favor of the personal computer approach.

The ideal development configuration is still far from being decided. Perhaps with the increased use of high-speed local area networks to link minicomputers with personal computers, such distinctions will blur as end users, hardware or software designers focus more on the development tools rather than on which host they reside.

How useful did you find this article? Please circle the appropriate number on the Reader Inquiry Card.

Very Useful ........................................ 604
Useful ........................................ 605
Somewhat Useful ........................................ 606
Inexpensive Fiber Optic Components Can Be Autoinserted

The HFBR-0400 family of fiber optic transmitters and receivers from Hewlett-Packard (Palo Alto, CA) are packaged in 8-pin plastic DIPs for auto-insertion and wave soldering onto PC boards. Two transmitters and two receivers handle five common fiber sizes and both analog and digital signals. The HFBR-402 standard transmitter is designed for 85, 100 or 200 µm core fibers. A high-performance 1404 transmitter operates with 50 and 62.5 µm core fibers. The HFBR-2402 receiver for digital transmission has 5V TTL/CMOS logic level output. Analog is addressed by the 2404 25 MHz pre-amp receiver. Transmitters use an 820-nm GaAlAs emitter. All of the components measure 9.5 mm high, excluding pins, x 12.7 mm wide x 22.2 mm deep including the threaded connector port.

The devices are designed for large-volume production, with a special high-strength flame-retardant molded plastic for the housing. The molded housing also forms and positions leads into the device, eliminating painstaking internal alignments. A double lens system increases light coupling between the fiber and the active emitter or detector. The outer lens protects the device and is made of the same plastic as the housing, assuring a thermal match.

In addition to increasing coupled power, the dual lens scheme combined with an efficient emitter material allows low current drive. With the resulting lower device heating, reliability increases. Reliability data is to be published in the third quarter, but HP is quoting the emitter at greater than 60,000 hours MTBF.

Quantity 1000 prices: $18 each for the 1402 standard transmitter, $23 each for the 1404 high-performance transmitter, $19 each for the 2402 5 Mbaud TTL receiver and $12.50 each for the 2404 25 MHz analog receiver.

—Pingry
Circle 230

Color Monitor Has On-Board Intelligence

The VM-8860 monitor from Vermont Microsystems Inc. (VMI) (Winookski, VT) provides compatibility with many existing programs through its use of the IBM Professional Graphics Controller (PGC) command set. For example, the resident firmware-based graphics command interpreter allows another host, or an IBM PC, to control graphics functions in a CAD system. Advantages include better segmentation of computer functions, versatility of system design and easy upgrading.

The VM-8860 has all of the functional capabilities of the IBM PGC. PGC is important because it represents a firm and immediately functional standard for graphics primitives. The 75 commands support 2D and 3D functions as well as clipping (in 3D space), scaling, perspective and translation.

The 8860 intelligent monitor can display 256 colors from a palette of 4096, with a resolution of 640 x 480 pixels. An 8 MHz 8088 CPU is used for display list interpretation of the PGC's graphics primitives. VMI has expanded the command set to include such extra features as cross-hair definition, blinking or any color and bit-block transfer. For high-speed data transfer, the command set can be transmitted in compressed hexadecimal or mnemonic ASCII. The enhanced command set allows 256 macros in the current display list. The command set also allows the user to define specific text areas. Of the 320K of display RAM, 300K is viewable and 20K is used for the system program. The standard low-resolution IBM color card functions are not supported. The system works in high-resolution mode only.

The VM-8860 uses a 13” monitor display with an antiglare surface. The scan rate is 60 Hz noninterlaced. BNC output connectors are provided for driving another monitor.

Communication to the monitor is through an RS-232 serial port. The system operates at baud rates up to 38.4K and has a 512 byte buffer; it slows only during display transfers. An optional parallel port is available as well as a serial port for communication with a mouse. A driver for the mouse is resident in ROM.

The intelligent monitor is targeted for use with CAD or business packages based on the PGC command set. A PC or an almost-compatible PC system may act as host and drive an intelligent display using standard commands.

—MacNicol
Circle 234
NEW PRODUCTS

ize a video source within seconds and encode it into (256 × 210 pixels) NAPLPS-standard videotex graphics. Price starts at $35,000. Sony, Park Ridge, NJ

Compact Modular Video Frame Freezer

A complete digital image storage system, the DR72 Microfreezer is a “functional block” that can replace large frame storage devices. It is switchable to 525 or 625 scan standards, with either single- or dual-frame capability, field or frame selectable. Frame composition is 512 pixels × 480 lines, with 7-bit (128) gray level resolution for NTSC video. With a digital sampling rate of approximately 10 MHz, memory storage capability is 256K words × 7 bits. Measuring 8” × 2” × 5” at 9 lbs., the DR72 is priced from $3,495-3,995. Toko America, Skokie, IL

High-End Graphics Cluster System

Operating at up to 3.6 MIPS, the GW/10000 SX Graphics Cluster System consists of two display monitors: a Dasher D460 alphanumeric data display and 1280 × 1024 pixel, 60 Hz noninterlaced graphics display. Based on the Eclipse MV/10000 SX supermini, the GW/10000 SX is available with up to 32 Mbytes of memory and can support up to four users. Price is $283,300 with a 354-Mbyte disk and dual mode tape drive. Data General, Westboro, MA

Integrated Workstation For VLSI IC Design

Four systems for VLSI IC design have been announced by SDA: ChipEdge, a 32-bit UNIX-based turnkey workstation for electronic design of IC and systems and full-custom physical design of ICs; CustomEdge, for full-custom physical design; CellEdge, for front end electronic and physical design with the capability of the unified schematic layout editor, unified data base, netlist processor, circuit simulator, logic/fault simulator, mixed-mode timing analyzer, a waveform editor and schematic symbol library; CircuitEdge, a two-user workstation for schematic capture and logic simulation. SDA, Santa Clara, CA

Multibus Card Cages from AUGAT

Now you can get proven Augat quality in a complete family of MULTIBUS® card cages, at the prices you’re looking for. And you’ll get fast delivery from your nearest distributor – your one-stop source for Augat’s full line of MULTIBUS® products — including Wire Wrap® panels, extender cards, and adapters. Ask your distributor or write for our catalog.

DIGITAL DESIGN • JUNE 1985
NEW PRODUCTS

Expansion Enclosure For Q-Bus Systems

Designed for DEC’s Micro 11 and Micro VAX systems, this expansion enclosure provides a second Q-bus backplane and cage with 8 quad (16 dual) slots, a 360W power supply with +5 VDC, ±12 VDC and +24 VDC to support additional controllers and mounting hardware for 5½" or 8" internal peripherals. It can also be used with the LSI-II, PDP 11/23 and PDP 11/23 Plus. Dyna Five, Garden Grove, CA

Video I/O Converter For Array Processors

This Video I/O Converter, the ZIPVID, digitizes an image from an RS-170 input and passes it directly to the ZIP 3216 array processor’s memory via the ZIP’s 40 Mbyte/sec internal bus in real time, eliminating the need for an external frame grabber. The ZIP 3216 executes algorithms such as 2D FFTs, convolution, image rotation and erosion-dilation. The ZIPVID costs $3,000, and the ZIP 3216 is $8,000 in single units. Mercury Computer Systems, Lowell, MA

Communications Processor

Consisting of a set of modular components that can support up to 32 full- or half-duplex communications lines and one or two host computers, this small-scale communications processor (Comten 5620) features VLSI technology and comprehensive, built-in self-test programs. Operating as a front-end processor in a small network, the Comten 5620 concentrates data at remote sites, runs COS2-based networking software and provides one to four Mbytes of main memory. Price is $22,000. NCR, St. Paul, MN

PERIPHERALS

Video Graphic Recorder

Designed for use with computer graphics systems, the VGR 5000 Video Graphic Recorder produces photographic-quality, monochrome, continuous-tone copies from monochrome or color raster scan video sources. The recorder prints images from raster scan video sources up to 1116 lines/frame, 60 Hz noninterlaced or up to 2233 lines/frame, 60 Hz interlaced. Equivalent 50 Hz refresh rates can be used. Honeywell, Denver, CO

64 kHz Monitors

The latest additions to this firm’s line of Patriot color monitors, these noninterlaced RGB monitors (Model 8864, 8865) provide 64 kHz operation. The Model 8864 Patriot is a 19” diagonal shadow mask CRT in a chassis or metal cabinet. The Model 8865 is available in a plastic cabinet with a tilt/swivel base mount option. The video bandwidth is 100 MHz and power consumption is typically less than 100W for both monitors. Aydin Controls, Fort Washington, PA

Flat-Panel Plasma Displays

Readable from distances no greater than 115’, this plasma teledisplay terminal (available in 200 different models) features alphanumeric characters that are 2” high. All TDS models are RS-232-C.
compatibility and can be driven by many devices and protocols. They are expandable to 80 characters/line and up to 24 lines to emulate a full 1920 character CRT screen. Prices start at $3,000. Telegenix, Cherry Hill, NJ. Circle 164

MCP-Intensified Diode Array Detector

This proximity focused, microchannel plate-intensified diode array detector, the Model 1421 detector, uses a 25 mil-diameter intensifier which illuminates the entire 1024 element diode array. The resulting detector is sensitive, distortion free and can be gated at high speeds. The Model 1421 comes in red enhanced or blue enhanced versions. The MCP intensifier can be run continuous or gated to less than 10 nsec. Price is $36,000. EG&G Princeton Applied Research, Princeton, NJ. Circle 153

Micro-Math™ Only $149

Compact-efficient math routines in assembler Mnemonics for 6800, 6809, and 8080/8085 microprocessors. Fully documented program books with examples include: Fixed/ Floating Point Arithmetic, Data Conversion/Manipulation, Square Root, Logs, Exponentiation, Trig/Hyperbolic functions including inverses, and much more. Transcendentals not included for 6800 (85). Unlimited distribution of object code. Brochures available.

F. N. Vitaljac Co., 514-13th St. Bellingham, WA 98225
(206) 733-3896

Component Rep/Northern CA
The rep we need:
Now sells electronic imaging products to manufacturers from San Jose to Redwood City.
Video-related components from up-market products from outstanding international supplier.
Interviews at SIGGRAPH. Please mail capabilities details to:
Digital Design/TW
1050 Commonwealth Avenue
Boston, MA 02215

WE'VE GOT EYES FOR YOUR ROBOT ARM.

Fill in the missing link with our multichannel computer peripheral called Op-Eye. For sensing the position of objects, nothing beats the Op-Eye system. It's the faster, more economical alternative to expensive video techniques for guiding a robot arm to its destination.

Our newest model, the Op-Eye 5, works with the IBM PC, and accommodates up to 4 dual-axis, 8 single-axis, or 16 discrete photodetectors for position sensing. Digital I/O and analog outputs on the Op-Eye 5 module provide control lines for user-determined system functions. Other Op-Eye modules work with Apple II computers, or computers with an RS-232C or IEEE-488 interface. There's even one model—the Op-Eye 0—that's designed to be used with your own A/D converter.

For your copy of the new 6-page Op-Eye brochure, call us at (213) 978-0516. Or write United Detector Technology, 12525 Chadron Avenue, Hawthorne, California 90250. Telex 18-2458.

UNITED DETECTOR TECHNOLOGY
A division of ILC Technology, Inc.

Circle 3 on Reader Inquiry Card
NEW PRODUCTS

1, 2 and 3 Pen Flatbed Recorders

The PrimeLine R-OX Series of flatbed laboratory recorders uses 250 mm wide chart paper, with all pens overlapping to write the full chart width. Each channel (pen) of the R-OX Series measures signals from 1 mV F.S., for high input sensitivity applications up to 200V. With a calibrated 100% zero suppression switch and a variable attenuator for measuring signals in between standard preset ranges, the recorders feature a pen speed of 0.5 sec full scale (250 mm). Soltec Distribution, Sun Valley, CA Circle 158

Television LineFinder

Designed for use in repair, routine maintenance and set up of video cameras, the Model II LineFinder allows digital selection of any single scan line in the raster for detailed waveform analysis on an oscilloscope. The Model II allows direct connection between the camera and the oscilloscope at all times. Housed in an aluminum cabinet and weighing approximately 5 lbs., the instrument is priced at $495. Visual Information Institute, Xenia, OH Circle 160

Video Peak Store

Designed for multilayer inspection, this freeze-frame video display can be added onto the firm’s Lixiscope LS-82-112 or obtained with the new LS-82-113 higher-detail resolution Lixiscope. The Video Peak Store 493G continually updates the image on the TV monitor which can then be frozen at any time. Scintillating images such as those from a low radiation level fluoroscope can be made sharp and clear, thus extending the life of the isotope. Split screen viewing is another feature of the Video Peak Store 493G. Glenbrook, Morris Plains, NJ Circle 154

Real Time Digital Video Recorder

Providing 60 seconds of real time digital imaging, 522 × 512 bits deep, the DR 6000 real time digital video recorder also features variable record and playback random access. The DR 6000 uses LSI components, has a sealed drive with recirculating air flow system and a proprietary protective overcoat on the disk media. In addition, the recorder’s architecture provides for optional expansion of real-time storage or increased recording rate. Oktel, Fremont, CA Circle 177

HIGH-SPEED INTELLIGENCE

FOUR-CHANNEL SIMULTANEOUS SAMPLING ANALOG 1/0 SUBSYSTEMS FOR MULTIBUS®

Designed for high-speed signal processing applications which require real-time simultaneous sampling in such fields as communications, speech, sonar and seismology. Also suitable for image processing applications including tomography, remote sensing and similar areas.

Features —
• ±5 nanosecond aperture uncertainty
• 80K samples/sec throughput
• Fortran, Pascal, C callable subroutines
• continuous stream processing
• accuracy to within 0.04% of PSP
• 12 bits resolution

For more information contact John Amyot, Director of Marketing at (613) 226-7890.

ROY BALL ASSOCIATES LTD.
1750 Courtyard Crescent, Suite 300, Ottawa, Ontario K2C 2B5 Telex 053-4712

MULTIBUS is a registered trade mark of Intel Corp.

Circle 40 on Reader Inquiry Card

Circle 64 on Reader Inquiry Card
**NEW PRODUCTS**

**Personal Laser Printer**

Printing 850 cps, achieving a speed of eight pages/minute, the LBP-8 AI laser beam printer produces a 300 dpi resolution. Using electrophotography, laser-beam scanning technology, this desk-top size printer offers cassette feed or manual feed. Multiple fonts are available in ROM cartridges. Price is $3,500. Canon, New York, NY Circle 166

**80 MBPS LAN**

Transmitting data at 80 Mbps, the ProNet-80 connects up to 240 Unibus or Multibus workstations using any combination of twinaxial or fiber optic cabling. In addition, this LAN is software compatible with the firm's original 10 Mbps network, ProNet-10. The network also contains an error detection system and a flexible addressing system. Price is $8,000/host interface. Proteon, Natick, MA Circle 169

**IBM PC Graphics System**

Designed for the IBM PC and compatibles, the Sextant graphics display system includes a single-board controller and a color monitor, available in either a 14” or 19” display. The system offers a 16-color display from a palette of 4096 colors. Optional resolution of up to 1024 x 768 pixels is available. Price ranges from $1,700 to $2,900. TAT Graphics Group, Sunnyvale, CA Circle 173

**Color Graphics Monitor With 150 MHz Bandwidth**

Providing 150 MHz bandwidth, this 19” color graphics display monitor (CD920) features automatic vertical synchronization of up to 180 Hz and .31 mm dot pitch resulting in a display of 1280 x 1024 resolution. The CD920 can also optionally use a .25 mm dot pitch tube with 1580 x 1260 resolution. With a MTBF of over 16,000 hours, the monitor is available with a tilt/swivel base and can be electronically interfaced to any graphics generator. Price is $2,000-$3,500. Amtron, Santa Clara, CA Circle 156

**Smart Terminal**

Providing all features of the QVT-102 and emulating the Hazeltine 1500, the Lear Siegler ADM 3A/5 and the TeleVideo 910, this full-function editing terminal (QVT-101) features block mode data transmission. Offering 16 host or user-programmable functions and a 14” screen, the QVT-101 also includes a bidirectional printer port, a RS-232 interface, a nonglare green screen and foreign character sets. Terminal including a detachable keyboard is $395. Qume, San Jose, CA Circle 174

**IR detectors**

Cincinnati Electronics provides superior performance, high reliability, and on-time delivery in a broad range of custom and standard indium antimonide (InSb) IR detectors and custom hybrid focal plane assemblies.

Our InSb photovoltaic (PV) detectors for the 1 to 5.5 micron range provide optimum sensitivity with responsivities greater than 3.2 Amps/Watt at $\lambda$. We design, develop and fabricate economical single elements for test and evaluation as well as linear arrays with discrete or multiplexed outputs in a variety of configurations. Our IR detectors are proven in tactical applications (high volume and custom assemblies), commercial IR imaging systems, IR astronomy, and a variety of laboratory uses.

Twenty years of innovative research has earned us recognition as the leading supplier of InSb IR detectors.

**“Stinger” Detector Assembly**

A cryostat cooled infrared detector unit built for use in the General Dynamics/Pomona Stinger shoulder-fired heat-seeking missile. We offer a complete capability in high-volume fabrication and testing of military IR detector assemblies.

Write or call to discuss your IR detector requirements. Cincinnati Electronics Corp., 2630 Glendale-Milford Road, Cincinnati, Ohio 45241. Tel. 513-733-6100. An equal opportunity employer.
**NEW PRODUCTS**

### Winchester/Floppy Subsystem

Designed for Q-Bus computers, this Winchester/Floppy subsystem, the CI-550, is formatted with up to 30 Mbytes of Winchester and up to 400 Kbytes of floppy storage. Using DEC's RQDX1 controller, the CI-550 can read and write standard RX-50 floppy format, allowing media portability. The Winchester drive has an average access time of 75 msec and a transfer rate of 625 Mbyte/sec. With error detection and correction, error retry, block mode DMA and bad block mapping, the CI-550 can operate in any Q-Bus 18- or 22-bit environment. Price is $2,595 (30 Mbytes).

*Chrislin Industries, Westlake Village, CA  Circle 226*

### Tri-Density GCR Tape Subsystem

Designed to be integrated into LSI-II/Micro II, PDP-II and VAX minicomputers, this tri-density tape subsystem is compatible with 800, 1600 and 6250 bpi tape. The drives are interfaced through controllers made by Emulex, Western Peripherals, Dilog or Spectra Logic. Featuring GCR technology that holds data at 6250 bpi, a standard 10.5" reel of magnetic tape can hold up to 180 Mbytes of data. Price starts at $12,100.

*California Computer Group, Costa Mesa, CA  Circle 224*

### IBM AT Extender Board

Allowing in-circuit probing of functional boards as well as providing marked test points for 98 bus lines on both card connectors, the Model 3690-26 extender board includes a heavy-duty bracket to support cards while troubleshooting. Bus-line current-ratings are 5A with 200V RMS or 300 VDC voltage ratings. In one-four piece quantities, the 3690-26 sells for $45.

*Vector Electronics, Sylmar, CA  Circle 192*

### Colors Added To Card Set

The VX/PC board set has been upgraded to a color palette of 16.8M, out of which 512 colors are concurrently displayable at a resolution of 672 x 480. The original two-card set offers a 4096 color palette. Price for the standard VX/PC is $2,495, with the 16.8M color option $2,995.

*Vextrix, Greensboro, NC  Circle 196*

### IBM PC Bus Compatible SBC

Measuring 3.9" x 5.5", this plug-in single-board computer (Micro PC) is one-fifth the size of a standard IBM motherboard, while fully compatible. Featuring an 8088 CPU with optional 8087 coprocessor, 256K of parity RAM, 32K of user EPROM space, 4 DMA channels, 3 timer channels, 1 IBM-compatible keyboard port, 1 speaker port and 1 reset port, the Micro PC supports MS-DOS, Concurrent PC-DOS, VTX and UNIX. Price is $695.

*Faraday Electronics, Sunnyvale, CA  Circle 191*

### Q-Bus Winchester/ Floppy Controller

Compatible with DEC's MSCP software, the UDC11 dual-width Winchester and floppy disk controller is compatible with the Q-Bus. Under MSCP, the UDC11 allows the use of ST506 interface drives of any capacity. Hence, system integrators can design MicroPDP-II and MicroVAX-I and II compatible systems with RX50 emulation. The UDC11 can also control any combination of up to four Winchester cartridge and floppy drives. The Online Configuration Tool (OCT) allows users to configure the controller to operate any ST506-compatible Winchester or cartridge drives as well as 5¼" or 8½" floppy drives. Price is $1,795.

*Andromeda Systems, Canoga Park, CA  Circle 228*

### 4-Mbyte Memory For VAX 11/780

Compatible with the VAX-11/780, VAX-11/782 and VAX-11/785, this 4-Mbyte (DR-278) semiconductor memory array board supports error detection and correction and is arranged on a single hex-width PCB. Installed in pairs, the DR-278 arrays provide a 64 Mbyte maximum capacity in a single VAX-11/780 cabinet. Typical access time is 200 nsec. Price is $6,285.

*Dataram, Cranbury, NJ  Circle 189*

### Monochrome Display Adapter For IBM PC

An enhancement to the IRMA family, this monochrome display adapter (IRMA-vision) enables IRMA-equipped IBM PCs, XTs, ATs and compatibles to emulate IBM 3278 models 2 through 5, gaining a direct full-screen link to IBM 3270 networks. IRMA-Vision provides text in 80 columns x 25 lines, 139 x 29, 80 x 34 and 80 x 45 modes. Price is $695.

*Digital Communications Associates, Norcross, GA  Circle 193*

### 7 And 8-Bit A/D Converter Evaluation Boards

Requiring +5 and -5.2V power supplies, these Eurocard evaluation boards are designed for the firm's 7- and 8-bit A/D converters. The TDC1048EIC aids in evaluating the TDC1048 8-bit converter, while the TDC1047EIC aids in evaluating the 7-bit TDC1047. Each board includes the associated converter and circuitry for generating reference voltages, conditioning input signals and latching output data. Provisions are made for analog gain and
NEW PRODUCTS

offset adjustments. Prices are $233 (1047 EIC) and $365 (1048 EIC) in quantities of one to nine. TRW, La Jolla, CA

Circle 178

Multibus Analog I/O System

Designed for real-time simultaneous sample/hold applications, this analog I/O system achieves a combined 80K samples/sec throughput. The RBC 3010 analog input subsystem has four simultaneously sampled A/D channels with 5 nsec, aperture uncertainty, 12 bits resolution with 0.04% FSD accuracy, external clock, trigger and gate inputs. The RBC 3020 analog output subsystem is a 2 simultaneous channel D/A with 12-bit resolution, ½ lsb integral and differential linearity, and 2 nsec settling time to within 0.01% for a 10V step. Roy Ball Associates, Ontario, Canada

Circle 197

STD Bus Analog Processor/Signal Conditioning Interface

Intended for distributed processing applications, this two card set, the ST4603 Analog Input Processor and the ST4703 Analog Signal Conditioning Interface, accepts and processes signals from a range of sensor devices, such as RTDs, thermocouples, and strain gauges. The ST4703 functions at the front end for eight differential inputs. The ST4603 accepts conditioned analog signals from one to eight ST4703 units, providing the capability to interface 64 differential input channels. Price is $800 (603) and $1,040 (703). Applied Micro Technology, Tucson, AZ

Circle 180

The Ultimate Delay Line
Now! Available In Two Configurations...

Auto-Insertable
Surface Mount

- 5 Outputs, Equally Spaced
- Input and Outputs T²L Buffered Delay
- Delays—4 NS to 500 NS
- Precise and Stable Delays
- Competitively Priced
- Quick Delivery

385 Lakeview Avenue • Clifton, New Jersey 07011 • (201) 772-1106

Circle 47 on Reader Inquiry Card

AUTO-INSERTABLE
ACTIVE DELAY LINE

5 OR 10 TAP TTL BUFFERED INPUTS AND OUTPUTS

- AUTO-INSERTABLE STANDARD 14 PIN DIP PROFILE:
  HEIGHT .200" INCLUDING STANDOFF LENGTH .770" WIDTH .300" ON LEAD CENTERS
- TRANSFER MOLDED THICK FILM HYBRID CONSTRUCTION FOR HIGH RELIABILITY
- U.S. MANUFACTURED ON AUTOMATED ASSEMBLY AND TEST EQUIPMENT FOR REPEATABILITY
- COMPETITIVE PRICING
- COMPLETE STANDARD PRODUCT LINE AND CUSTOM DESIGNS AVAILABLE

HYTEK MICROSYSYEMS
980 UNIVERSITY AVENUE
LOS GATOS, CA 95030

Circle 21 on Reader Inquiry Card
architectures and a cache memory scheme permitting high-speed interface with I/O processors and file processors. Featuring a 200 Kbit ROM with a 50 nsec cycle time and a 32-bit ALU, the chip measures 6.5 mm × 9.0 mm. No definite packaging configuration has been chosen.

**CMOS Gate Array With 1-Kbit RAM**

Supported by the firm's CAD system, this 2375-gate CMOS gate array (C2300VM) has a 1-Kbit RAM block. The RAM can be configured as 256 4-bit words, 128 8-bit words, 64 16-bit words, or 32 32-bit words and can be interconnected with gates in the array to form various logic-plus-RAM configurations. Operating from a single 5V supply, the C2300VM offers 2 nsec typical gate delays with power dissipation of 100 mW/chip at 10 MHz.

**A/D Converter With LCD Drive**

With outputs that directly drive a graphic LCD display, the TSC826 A/D converter features 40 LCD data segments that give a 2.5% resolution bar or cursor display. With the TSC826, moving point analog display movements can be replaced with LCD display, the TSC826.

**CMOS Gate Array With 1-Kbit RAM**

Supported by the firm's CAD system, this 2375-gate CMOS gate array (C2300VM) has a 1-Kbit RAM block. The RAM can be configured as 256 4-bit words, 128 8-bit words, 64 16-bit words, or 32 32-bit words and can be interconnected with gates in the array to form various logic-plus-RAM configurations. Operating from a single 5V supply, the C2300VM offers 2 nsec typical gate delays with power dissipation of 100 mW/chip at 10 MHz.

**TV Broadcast Transistor**

Intended for TV bands V/V, the BLV59 transistor brings a guaranteed output power rating of 30W to small TV broadcast transmitters in remote locations. Although normally intended for single-ended circuits, two BLV59s can be used in a push-pull configuration to achieve an output power of 50W minimum. The transistor provides emitter ballasting resistors and gold metallization. At 860 MHz and a supply voltage of 25V, typical output power is 40W, power gain is typically 8 dB and collector efficiency 50%.

**64 Kbit PROM**

Organized in 8K × 8 bits, the AM27S49 64 Kbit bipolar PROM is available in 40 nsec and 55 nsec commercial versions. This PROM incorporates three-state outputs and features platinum-silicide fuses. Produced in this firm's proprietary IXOM-S process, a scaled, ion-implanted, oxide-isolated bipolar process, the AM27S49 has applications in high-density microprogrammed control store memory. Housed in a 24-pin 600-mil ceramic package, the 55 nsec version is priced at $72.50 and the 40 nsec device is $108, each in 100s.

**16-Bit CMOS Bit-Slice Processor**

Containing four processing elements that are functionally identical to bipolar 2901C 4-bit slices, this 16-bit CMOS bit-slice...
NEW PRODUCTS

processor, the WS9016-C, also contains a 2902-equivalent carry look-ahead unit. Operating at a 15 MHz clock rate over the commercial temperature range and 12 MHz military, the WS9016-C consumes 150 mW at 25°C and 10 MHz. Price is $50-$62. Wafer Scale Integration, Fremont, CA

Circle 151

8-Bit A/D Converter With 1.5 μsec Conversion Time

Using a half-flash conversion technique to achieve a 1.5 μsec conversion rate, this μP-compatible 8-bit A/D converter features a built-in track and hold function enabling signals with slew rates of 100 mV/μsec to be converted without an external sample and hold. The AD7820 dissipates 75 mW max. Six versions are available: LN, CQ and UD guarantee ±1/2 lsb total unadjusted error over full temperature range; KN, BQ and TD +1 lsb total unadjusted error. KN and LN operate over 0°C to +70°C. BQ and CQ operate over -25°C to +85°C and TD and UD over -55°C to +125°C range. Price starts at $9.95 in 100s. Analog Devices, Norwood, MA

Circle 152

DAC 80V Replacement

A pin-compatible addition to the DAC80V, AD DAC 80V, DAC 800V and HI-5680V Series of converters, the HI-5690V Series of 12-bit D/A converters guarantees an output swing of 20V (from +10 to -10) in under 1.5 μsec to within 0.012% of its final value. The output amplifiers feature a slew rate of 50V/μsec, yet overshoot less than 1V. The converters operate from power supplies of ±11.4 to ±16.5V and with +5V supply connector optional. Harris Semiconductor, Melbourne, FL

Circle 221

Image Recovery Mixer/Preamps

Providing image rejection and noise figure in communication and radar sys-
Digital Signal Processor
As an alternate-sourced device for the NEC µPD7720 digital signal processor, this digital signal processor (S7720) dissipates 950 mW. The extended temperature version operates over the -40°C to +85°C range. Fabricated in NMOS, the S7720 is a complete 16-bit microcomputer with on-chip data ROM (512 x 13 bits), on-chip RAM (128 x 16 bits) and instructional ROM (512 x 23 bits).
Gould, Santa Clara, CA Circle 150

SOFTWARE

DASH-SPICE Circuit Simulator
Intended for designing and checking circuits combined with the DASH Schematic Design System, the DASH-SPICE Circuit Simulator brings advanced electronic circuit simulation capabilities down to the PC-level. Designed to run on IBM PC, XT or AT compatibles with 512-Kbyte memory, MS-DOS 2.1-3.0, floating point coprocessor, all printers and plotters using the HP-GL graphics language, DASH-SPICE includes SPICE-LINK, an interface translator that enables SPICE users to upload designs to SPICE already running on larger machines. Price is $1,980 (SPICE-LINK: $600) FutureNet, Canoga Park, CA Circle 212

Graphics Tools For Apollo DN600, DN300
The DI-3000 device independent graphics tools package can now run on the Apollo color DN600 and monochrome DN300 workstations. DI-3000 can put each application program in a different window or treat each window as a different graphics output device for an application. DI-3000 also supports 47 software fill patterns and 64 hardware linestyles on the workstations. Based on the Core standard, DI-3000 enables graphics programmers to access the full capabilities of raster displays, pen plotters, film recorders and other output devices, without constantly having to modify the application. License for the DN300 and DN600 begins at $5,500. Precision Visuals, Boulder, CO Circle 214

Language Compiler Optimizer
Designed to run on the firm's line of 32-bit systems, this language compiler optimizer, the Global Optimizer, looks for patterns of code, replaces them with shorter patterns, removes redundancy and applies programming guidelines and common sense to the code generation process. Depending on the application, the optimizer enhances the performance of programs written in Pascal, C, Basic, PL/I, COBOL and Fortran-77. The company also introduced two additional compiler enhancements for the Fortran-77 including two new datatypes: BYTE and Logical 1. Data General, Westboro, MA Circle 247

Netlist Translator
This package of software programs can accept a netlist file independent of the language in which it is written and convert it into this firm's proprietary circuit language. The package, Flexible Interface Translator (FIT), generates a computer program that translates a user's netlist file into the proprietary BOLT circuit description language. A translator builder, FIT consists of reusable code and table-driven algorithms that can be modified to accept varying input languages. Gould, Santa Clara, CA Circle 213

PCB-Design Software
Under mutual agreement, Vectron's DNA2000 PCB design software is available with Harris' computer systems, enabling them to layout and auto route large PCBs. The software is slated to run initially on the recently introduced UNIX-based workstations. DNA2000 will also be ported to Harris superminis.

VAX/VMS Cross-Compiler
The Lattice iAPX86 compiler is now available as a cross-compiler for VAX/VMS systems. It corresponds to Version 2.14 of the native MS-DOS compiler and can generate code for the Intel 80186 chip. Available on a 9-track magnetic tape in VMS back-up format, the cross-compiler contains a hierarchical directory that mirrors the recommended native compiler structure. Utilities included with the cross-compiler are the Object Module Disassembler and the Function Extract Utility. Price is $3,350. Lattice, Glen Ellyn, IL Circle 248

Electronic Component Libraries
For use with the firm's CAE workstations, these libraries are software packages that provide detailed descriptions of electronic components. One covers µPs and peripherals, another describes HCMOS components, a third describes memory chips and the fourth covers PLA/PAL. The µP/peripheral library includes graphic and timing representations of µPs such as the 68020, 80286 and the 16032. Prices are $5,000 for µP/Peripheral, $5,000 PLA/PAL and memory, $2,500 for HCMOS. Daisy Systems, Mountain View, CA Circle 217

Communications Software For TIWAY I Network
Providing a high level interface between the TIWAY I LAN, this host support software also supports the TIWAY I universal command language that allows the host to control any TI programmable controller (P/C) over the TIWAY I. Three versions are available: VAX/VMS, PDP-11/RSX-11 and TI/IBM/P/C. All three packages support multiple languages and allow the user easy access to TIWAY I data via a set of subroutines. The VAX/VMS and PDP-11 versions support TRAN, PASCAL and MACRO, while the TI/IBM/P/C version supports TRAN, PASCAL and BASIC. Texas Instruments, Johnson City, TN Circle 215
NEW LITERATURE

Industrial PC Sourcebook. Targeted primarily at IBM PC and compatible users in industrial laboratories, factory automation and process measurement and control, the Industrial IBM PC Sourcebook offers a selection of equipment and components that can be used as solutions in industrial applications. Board-level products are listed in addition to a complete 19" rack mounted industrial IBM-compatible PC printer and monitors, PC-bus peripherals and accessories, a selection of software and literature.

Circle 255

Flash A/D Converter Terminology Application Note. Addressing flash A/D converter terminology, this 12-page application note (TP-30), "Understanding Flash A/D Converter Terminology" from TRW LSI Products Division, defines the specifications the firm uses in its flash A/D converter data sheets. The paper serves audiences whose interests lie in digital definitions and high frequency analog problem-solving techniques.

TRW Circle 253

1985 SIPMOS Data Book. General technical and mounting information on the SIPMOS product line is provided in this 539-page data book from Siemens Components. Included are the BUZ 300 Series of TO-218 products including standard and FREDFET (Fast Recovery Epitaxial Diode Field Effect Transistors) types, selection guides and an industry cross-reference.

Siemens Components Circle 260

Procedural Elements For Computer Graphics. With an emphasis on raster scan graphics, this 430-page book written by David F. Rogers introduces computer graphics hardware and stresses the conceptual understanding of CRT displays and interactive devices. The following chapters look at raster scan graphics, including line and circle drawing, polygon filling and antialiasing algorithms, two- and three-dimensional clipping such as clipping to arbitrary convex volumes. Each topic discussion is followed by a detailed algorithm.

McGraw-Hill Circle 251

Gate Array/Standard Cell Vendor Directory. Sixty-eight companies offering gate array and standard cell design, prototype and production devices are listed in this 48-page Gate Array And Standard Cell IC Vendor Directory from Electronic Trend Publications. The Directory is divided into three sections: Section one offers an approach to deal with vendors; it discusses minimizing first-time problems and coping with the second source issue. Section two organizes the vendor list by technology and covers both front and back end cost elements. Section three profiles the 68 companies with lead times, development costs, pricing and vendor background, services, CAD capability and future products. Minimum volumes and delivery schedules are also detailed.

Electronic Trend Publications Circle 250

Image Compression. A series of articles on Digital Image Compression is now available from Joseph Mauro. The series, which was to have been published in Electronic Imaging magazine, contain information on Image Theory, Image Compression, definitions of Information and Applications of these techniques. For further information please contact: Mr. Joseph Mauro, Westgate Road, Mount Vernon, New Hampshire 03057.

DIGITAL GRAPHIC SYSTEMS, INC.
2629 Terminal Boulevard
Mountain View, CA 94043
(415) 962-0200

Circle 37 on Reader Inquiry Card

The Art of Image Engineering

A Case Study: Space Shuttle Telemetry

Customer: A major aerospace company and Space Shuttle contractor.

Application: Real-time acquisition and analysis of high-resolution telemetry images by a ground-based computer system.

Requirement: Image-by-Image manipulation (averaging) of stored frames to reduce noise and recover important picture data "lost" in transmission.

Solution: The Digital Graphic Systems Model 1631 with three separate 512 x 512 image buffers, onboard 8086 image processor, and 8-bit real-time digitizer.

Result: A powerful and reliable system that acquires and processes images at high speed using off-the-shelf components.
July 1-3
Introduction to Data Communications Course. Boston, MA. (also in Wash. DC — July 10-12, New York, NY — July 24-26 and San Francisco, CA — July 24-26) Contact: Systems Technology Forum, 9000 Fern Park Dr., Burke, VA 22015. (800) 336-7409.

July 8-9
Data Communications and Networking for the IBM PC and Other Personal Computers Seminar. Atlanta, GA. (also in New York, NY—July 22-23) Contact: Software Institute of America Inc., 8 Windsor St., Andover, MA 01810. (617) 470-3880.

July 9-11

July 10-12

July 15-17
Standard Network Protocols Seminar. Atlanta, GA. (also in St. Louis, MO—July 22-24 and Boston, MA—July 29-31) Contact: Data-Tech Institute, Lakeview Plaza, PO. Box 2429, Cliffon, NJ 07015. (201) 478-5400.

July 15-18

July 17
iRUG Annual International Conference. Chicago, IL. Contact: Catherine Moon, Intel Corp., 5200 N.E. Elam Young Parkway, MS/H2-57, Hillsboro, OR 97123. (503) 640-7038.

July 22-26

August 4-8

August 12-14
Data Communications: Network Design, Integration and Applications. Los Angeles, CA. Contact: Software Institute of America Inc., 8 Windsor St., Andover, MA 01810. (617) 470-3880.

August 13-15

August 14-16
Structured Systems Development with 4th-Generation Languages. Denver, CO. Contact: Software Institute of America Inc., 8 Windsor St., Andover, MA 01810. (617) 470-3880.