

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZDVA-B-D
PRODUCT NAME: BASIC R/W TEST AND ROM INSTRUCTION EXERCISER
DATE RELEASED: 21-APRIL-76
MAINTAINER: DIAGNOSTICS
AUTHOR: JOHN EGOLF

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION, DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975,1976 DIGITAL EQUIPMENT CORPORATION

1. ABSTRACT

The function of the DV11 diagnostics are to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and the all operations of the DV11 are correct in its environment.

Parameters may be set to alert diagnostics as to the DV11 configuration by using the "TRIAL" program (DZDVE SA:210). All questions should be answered and then each diagnostic will "OVERLAY" these parameters which are stored in the "STATUS TABLE" (see section 8.4a). The alternative to "TRIAL" program is "AUTO SIZING" (see section 8.5).

DZDVA does R/W tests on both primary registers and all secondary registers. Tests are made to verify that no inter-action between secondary registers of any lines exists. DZDVA also exercises all micro-code instructions and verifies internal registers used by the micro processor. Interrupts and NPRS are also tested in this diagnostic. NOTE: FOR EASE OF DIAGNOSIS, ALL (4) LINE CARDS MAY BE PULLED OUT OF THE SYSTEM UNIT AS MAY THE TWO MODEM CONTROL MODULES. ALSO THE DIAGNOSTIC IN NO WAY READS OR USES THE ROMS THAT ARE IN THE DV11.

Currently there are six off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage and insuring that diagnosis of error will be immediate to problem

NOTE: Additional diagnostics may be added in the future.

The six diagnostics are:

1. DZDVA [REV] Basis R/W test and ROM instruction exerciser.
2. DZDVB [REV] Static line card tests.
3. DZDVC [REV] 'FREE RUNNING' Rom tests part 1.
4. DZDVD [REV] 'FREE RUNNING' Rom tests part 2.
5. DZDVE [REV] Modem control and cable tests plus manual parameter input. [TRIAL PROGRAM]
6. DZDVF [REV] Asynchronous Line Card Tests.

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (WITH MINIMUM 8K MEMORY)
 ASR 33 (or equivalent)
 DV11-AA MUX CNTRL UNIT
 AT LEAST ONE OF THE FOLLOWING
 DV11-BA 8 LINE SYNC MODULES
 DV11-BB 8 LINE ASYNC MODULES
 DV11-BC 4 SYNC LINES, 4 ASYNC LINES

2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Location 1500 thru 1736 are especially to be noted and to be untouched by operator after DV11 trial program has been executed; or after the 'AUTO SIZING' has been done.

3. LOADING PROCEEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address *500

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)

3.1.2 Depress 'LOAD ADDRESS' key on console and release.

3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4. STARTING PROCEEDURE

- A. Set switch register to 000200
- B. Depress 'LOAD ADDRESS' key and release
- C. Set SWR to zero for 'AUTO SIZING' or leave
leave SWR bit 7=1 to use existing parameters set up by DV11 trial program or a previously run DV11 diagnostic that used the 'AUTO SIZING', (section 7,2 and 8,4,8,5 may be helpful)
- D. Depress 'START KEY' and release the program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

```

'MAP OF DV11 STATUS'
1500 175000
1502 000300
1504 000226
1506 000062
1510 000226
1512 000062
1514 000226
1516 000062
1520 000226
1522 000062

```

The above is only an example; This would indicate the status table starting at add, 1500 in the program. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE, For information of status table see section 8,4 for help.

The program will type 'R' and proceed to run the diagnostic

4.1 CONTROL SWITCH SETTINGS

NOTE: If there is no read SWR(177570); SWR may be modified at Loc 176 or by hitting Control "G" <"G"> on console terminal.

```

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit **ALL** type out/bell on error.
SW 11 Set: Inhibit iterations, (quick pass)
SW 10 Set: Escape to next test
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table, CLR=do AUTO SIZE.
SW 06 Set: Reserved
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reserved
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Reselect DV11's desired active,

```

4.1.2 SWITCH REGISTER RESTRICTIONS

SW 00 RESELECT DV11'S DESIRED ACTIVE. please note that a message is typed out for setting the switch register equal to DV11's active, this means if the system has four DV11s; bits 00,01,02,03 will be set in loc 'DVACTV' from the switch register. Using this switch(SW00) alters that location;therefore if four DV11s are in the system ***DO NOT*** set switches greater than SW 03 in the up position, this would be a fatal error, do not select more active DV11s than has been given information about in trial program.

METHOD: A: Load address 200
 B: Start with SW 00=1
 C: Program will type message
 D: Set the binary number of DV11s desired active EXAMPLE: 1=1 DV11; 3=2 DV11; 7=3 DV11; 17=4 DV11 37=5 DV11 etc, PRESS CONTINUE.
 E: Number (IF VALID) will be in data lights (excluding 11/05)
 F: Set with any other switch settings desired, PRESS CONTINUE.

SW 01 RESTART PROGRAM AT SELECTED TEST it is strongly suggested that at least one pass has been made before trying to select a test that is not in the order of sequence the reason being is that the program has to clear areas and set up parameters, Also when a test is selected ALWAYS START AT THE VERY BEGINNING OF THAT TEST.

SW 09 LOOP ON CURRENT DATA: this switch will only work if call 'SCOPI' is in that test, The reason being that most tests deal with blocks of different data to be sent or received all at once thus in block data; one pattern can't be singled out.

4.1.3 SWITCH REGISTER PRIORITYS

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW 09 (if enabled by 'SCOP1') on an error; If an '*' is printed in front of the test no. (ex, *TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is *usually* the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabeled; and there is a *HARD* error (constant); SW08 is best, (SW14=1,0, SW10=0, SW09=0, SW08=1), for intermitemt errors; SW14=1 will loop on test regardless of error or not error.
(SW14=1, SW10=0, SW09=0, SW08=1,0)
2. SW 14
3. SW 11

4.2 STARTING ADDRESS

starting address is at 000200 there are no other starting addresses for the DV11 diagnostics previously mentioned except for DZDVE which is: 000200 for the modem control and cable tests and 000210 for the manual parameter input program.

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after *ALL* available DV11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section four will be printed.

and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs,
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. if it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTIONING of the test CAN BE INTERPEDITED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0), in most cases additional information will be supplied to the the error message which is to give the operator an indication of the error.

6.2 ERROR RECOVERY

If for some reason the DV11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1224)for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DV11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

DV11 trial program must be run prior to the first and only the first running of any DV11 diagnostic if "AUTO SIZING" is not used.
 NOTE: If no program other than a DV11 diagnostic was loaded after DV11 trial or if core memory has not been changed; or if there is no DV11 configuration changes; the DV11 trial program need never be run again. However if any of the above have been violated the DV11 trial program must be run again before running the diagnostics NOTE: An alternative to the above is attempting the "AUTO SIZING" when program is initially started with SW07=0.

7.3 HARDWARE CONFIGURATION RESTRICTIONS (SYNC LINE CARDS ONLY)

1. Hardware must be set to FULL DUPLEX
2. Parity off.
3. All lines of a particular line card must be configured the same.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All DV11 device diagnostics will give an "END PASS" message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration.

8.2 PASS COMPLETE

NOTE: *EVERY* time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to "VERIFY NO *HARD* ERRORS" as soon as possible. Therefore the first pass "EACH TIME PROGRAM IS STARTED" will be a "QUICK PASS" until all DV11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

```
END PASS DZDVA-B CSR: 175000 VEC: 300 PASSES: 000001 ERRORS: 000000
```

NOTE: The numbers for CSR and VEC are not necessarily the values for the device. They are only for this example.

NOTE: DZDVE (MODEM AND CABLE TEST) END PASS message is a large "END" typed out on tty. Please note that each character printed is actually and "END PASS" indication. This was used in place of "BELL" because if sw12=1 and an error occurred the BELL may be mistaken for END PASS. The pass execution is so fast that the standard END PASS was too lengthy. THEREFORE each char is an "END PASS and the entire "END" is not required for acceptance.

8.4 KEY LOCATIONS

RETURN (1212) Contains the address where program will return when iteration count is reached or if loop on test is asserted.

NEXT (1214) Contains the address of the next test to be performed.

TSTNO (1224) Contains the number of the test now being performed.

RUN (1302) The bit in 'RUN' always points one past the DV11 currently being tested, EXAMPLE: (RUN) 1302/0000000001000000 Means that DV11 no.05 is the DV11 now running.

DVCR00-DVCR17
DVST00-DVST17
(1500)-(1736)

These locations contain the information needed to test up to 8 (decimal) DV11s sequentially, they contain the CSR, VECTOR and STATUS concerning the configuration of each DV11.

DVACTV (1276) Each bit set in this location indicates that the associated DV11 will be tested in turn, EXAMPLE: (DVACTV) 1276/0000000000011111 means that DV11 no. 00,01,02,03,04 will be tested, EXAMPLE: (DVACTV) 1276/0000000000010001 Means that DV11 no. 00,04 will be tested.

DVSCR (1356) Contains the receiver csr of the current DV11 under test.

L00,03 (1412)
L04,07 (1414)
L08,11 (1416)
L12,15 (1420)

Contains the status of the current DV11 under test.

BIT 15 Set: Line card *NOT installed (AND WONT BE TESTED)

BIT 14 Set: Reserved

BIT 13 Set: Reserved

BIT 12 Set: One sync, =0; two syncs.

BIT 11 Set: Async line card, =0 Sync line card.

BIT 10 Set: Reserved

BIT 09 Set: Bits per char. (used with bit8)

BIT 08 Set: Bits per char. (used with bit9)

BIT09	BIT08	BITS PER CHAR.
0	0	8
0	1	7
1	0	6
1	1	5

BIT 07-00 SYNC "A" for specified line card.
BITS 07-00 MUST BE ALL ZEROS FOR TESTING OF AN ASYNC LINE CARD.

8.4A MORE ON THAT 'STATUS TABLE' (1500-1736)

'MAP OF DV11 STATUS'

1500	175000
1502	000300
1504	000226
1506	000062
1510	000226
1512	000062
1514	004000
1516	000000
1520	004000
1522	000000

SYNC 'A' AND SYNC 'B' MUST BE SET TO ZEROS FOR AN ASYNC LINE CARD.

The above information will be repeated for each of up to 8 DV11's in the system (these will follow under this table), EXPLANATION;

1500	175000	This is the system control register for the 1st DV11 in the system.
1502	000300	This is vector 'A' for the first DV11 in the system.
1504	000226	This represents 'SYNC A' and the software status for the 1st line card in the 1st DV11. The bits are as follows:

BIT 15	Set:	Line card *NOT installed (AND WONT BE TESTED)
BIT 14	Set:	Reserved
BIT 13	Set:	Reserved
BIT 12	Set:	One sync, =0; two syncs.
BIT 11	Set:	Async line card, =0 Sync line card.
BIT 10	Set:	Reserved
BIT 09	Set:	Bits per char. (used with bit8)
BIT 08	Set:	Bits per char. (used with bit9)
BIT09 BIT08 BITS PER CHAR,		
	0	0 8
	0	1 7
	1	0 6
	1	1 5

BIT 07-00	SYNC 'A' for specified line card.
1506	000062 This represents 'SYNC B' for the 1st line card.
1510	000226 This is 'SYNC A' and line status for the 2nd line card. (for bits defination see explanation for line card 1).
1512	000062 This is 'SYNC B' for the second line card.
1514	000226 This is 'SYNC A' and line status for the 3rd line card. (for bits defination see explanation for line card 1).
1516	000062 This is 'SYNC B' for line card no. 3.
1520	000226 This is 'SYNC A' and line status for the 4th line card. (for bits defination see explanation for line card 1).
1522	000062 This is SYNC B for the 4th line card.

The above is repeated for each DV11 in the system. The table is filled by AUTO SIZING or by the manual parameter input program as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

8.5 *** METHOD OF AUTO SIZING ***

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The program will start at address 175000 and start 'REFERENCEING' address. If a NON-EX MEMORY TRAP occurs; the pointer (holding 175000) is updated by 10 and the above is repeated until address 175400 is reached. If a 'SLAVE SYNC RESPONSE' was issued by the DV11 (or any other device) (no nxm trap) (and it(SEL0)was=0) ; pointer plus 12 (SEL12) is tested to contain 17777 (MUST BE EXACTLY 17777); if a trap is encountered or if SEL12 does not contain 17777 the above updating is performed. If SEL12 was equal to 17777 the pointer is stored away and the routine continues as above;

NOTE: If the program does not find your DV11; something is wrong and AUTO SIZING should not be done.

8.5.2 FINDING THE VECTOR

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). Bit7 and Bit6 (RX INTERRUPT AND RX INTERRUPT IE) are set into DVscr register; a delay is made and if no interrupt occurs (because of a bad DV11) the program assumes vector address 300 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the DV11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

8.5.3 PARAMETER ASSUMPTIONS.

Since too much hardware would need to be turned on to SIZE the rest of the parameters; the program must assume the remaining variations. The result if not to your specific configuration may be altered by hang (toggle in) is desired. In this way 95% of the parameter setup was done by the program and 5% by you,

THEREFORE:

- 1) ALL LINE CARDS(4) ARE ASSUMED TO BE INSTALLED,
Set Bit15 of status map of any (appropriate) line cards missing
- 2) TWO SYNCs,
Set Bit12 if you have a 4 line group set for 1 sync.
- 3) EIGHT BITS PER CHAR,
Adjust bits 9 and bit 8 in status map for your correct config.
- 4) SYNCHRONOUS LINE CARDS INSTALLED,
Set BIT11 for Async line and ZERO sync chars.
- 5) SYNC "A"=226 AND SYNC "B"=062

In all adjustments please refer to section 8.4a for greater detail.

DOCUMENT

DZDVAB LST

COPYRIGHT 1976
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

2 MAINDEC-11-DZDVA-B/<377>/BASIC DV11 CONTROLLER MODULES TESTING
COPYRIGHT 1972, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

1119 ROUTINE USED TO "AUTO SIZE" THE DV11
CSR AND VECTOR.
NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
ADDRESS RANGE (175000:175400)
AND THE VECTOR MAY BE ANY WHERE IN THE
FLOATING VECTOR RANGE (300:770)

1211 ***** TEST 1 *****
VERIFY THAT ADDRESSING DEVICE DOES *NOT* CAUSE
A TIME-OUT TRAP.

1240 ***** TEST 2 *****
PRIMARY REGISTER ADDRESSING TEST
LOAD EACH PRIMARY REGISTER WITH A
DIFFERENT NUMBER AND VERIFY EACH
WAS INDIVIDUALLY ADDRESSED.

1309 ***** TEST 3 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST.
SET BIT2, VERIFY BIT2 WAS SET.
CLEAR BIT2, VERIFY BIT2 WAS CLEARED.

1335 ***** TEST 4 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST.
SET BIT3, VERIFY BIT3 WAS SET.
CLEAR BIT3, VERIFY BIT3 WAS CLEARED.

1361 ***** TEST 5 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST.
SET BIT4, VERIFY BIT4 WAS SET.
CLEAR BIT4, VERIFY BIT4 WAS CLEARED.

1387 ***** TEST 6 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST.
SET BIT5, VERIFY BIT5 WAS SET.
CLEAR BIT5, VERIFY BIT5 WAS CLEARED.

1413 ***** TEST 7 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST.
SET BIT6, VERIFY BIT6 WAS SET.
CLEAR BIT6, VERIFY BIT6 WAS CLEARED.

1439 ***** TEST 10 *****
TEST THAT BIT 7 (RECEIVER INTERRUPT)
CANNOT BE WRITTEN WHEN BIT 9 (SYSTEM MAINTAINCE)
IS NOT SET.
THEN VERIFY THAT BIT 7 CAN BE WRITTEN WHEN
BIT 9 IS SET.

1472 ***** TEST 11 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST,
SET BIT8, VERIFY BIT8 WAS SET,
CLEAR BIT8, VERIFY BIT8 WAS CLEARED.

1498 ***** TEST 12 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST,
SET BIT9, VERIFY BIT9 WAS SET,
CLEAR BIT9, VERIFY BIT9 WAS CLEARED.

1524 ***** TEST 13 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST,
SET BIT10, VERIFY BIT10 WAS SET,
CLEAR BIT10, VERIFY BIT10 WAS CLEARED.

1550 ***** TEST 14 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST,
SET BIT12, VERIFY BIT12 WAS SET,
CLEAR BIT12, VERIFY BIT12 WAS CLEARED.

1576 ***** TEST 15 *****
SYSTEM CONTROL REGISTER READ/WRITE TEST,
SET BIT13, VERIFY BIT13 WAS SET,
CLEAR BIT13, VERIFY BIT13 WAS CLEARED.

1602 ***** TEST 16 *****

1603 SYSTEM CONTROL REGISTER READ/WRITE TEST,
SET BIT3+BIT0, VERIFY BIT3+BIT0 WAS SET,
CLEAR BIT3+BIT0, VERIFY BIT3+BIT0 WAS CLEARED.

1628 ***** TEST 17 *****
TEST THAT BIT 15(NPR STATUS OVERFLOW INTERRUPT)
CANNOT BE WRITTEN WHEN BIT 9 (SYSTEM MAINTAINCE)
IS NOT SET,
THEN VERIFY THAT BIT 15 CAN BE WRITTEN WHEN
BIT 9 IS SET.

1660 ***** TEST 20 *****
TEST THAT BIT8 IN DVSCR CLEARS
BIT7 OF DVSCR.

1682 ***** TEST 21 *****
RECEIVER INTERRUPT CHARACTER REGISTER TEST
TEST THAT RECEIVER INTERRUPT CHARACTER REGISTER CANNOT BE WRITTEN,
WRITE RECEIVER INTERRUPT CHARACTER REGISTER WITH ALL 1'S
AND VERIFY THAT ALL 0'S ARE READ BACK.

1704 ***** TEST 22 *****
LINE CONTROL REGISTER READ/WRITE TEST,
SET BIT9, VERIFY BIT9 WAS SET,
CLEAR BIT9, VERIFY BIT9 WAS CLEARED.

1732 ***** TEST 23 *****
LINE CONTROL REGISTER READ/WRITE TEST,
SET BIT10, VERIFY BIT10 WAS SET,
CLEAR BIT10, VERIFY BIT10 WAS CLEARED.

1760 ***** TEST 24 *****
LINE CONTROL REGISTER READ/WRITE TEST,
SET BIT11, VERIFY BIT11 WAS SET,
CLEAR BIT11, VERIFY BIT11 WAS CLEARED.

1788 ***** TEST 25 *****
LINE CONTROL REGISTER READ/WRITE TEST,
SET BIT12, VERIFY BIT12 WAS SET,
CLEAR BIT12, VERIFY BIT12 WAS CLEARED.

1816 ***** TEST 26 *****
LINE CONTROL REGISTER READ/WRITE TEST,
SET BIT13, VERIFY BIT13 WAS SET,
CLEAR BIT13, VERIFY BIT13 WAS CLEARED.

1844 ***** TEST 27 *****
LINE CONTROL REGISTER READ/WRITE TEST,
SET BIT14, VERIFY BIT14 WAS SET,
CLEAR BIT14, VERIFY BIT14 WAS CLEARED.

1872 ***** TEST 30 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST,
SET BIT0, VERIFY BIT0 WAS SET,
CLEAR BIT0, VERIFY BIT0 WAS CLEARED.

1898 ***** TEST 31 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST,
SET BIT1, VERIFY BIT1 WAS SET,
CLEAR BIT1, VERIFY BIT1 WAS CLEARED.

1924 ***** TEST 32 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST,
SET BIT2, VERIFY BIT2 WAS SET,
CLEAR BIT2, VERIFY BIT2 WAS CLEARED.

1950 ***** TEST 33 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST,
SET BIT3, VERIFY BIT3 WAS SET,
CLEAR BIT3, VERIFY BIT3 WAS CLEARED.

1976 ***** TEST 34 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST,
SET BIT8, VERIFY BIT8 WAS SET,
CLEAR BIT8, VERIFY BIT8 WAS CLEARED.

2002 ***** TEST 35 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST.
SET BIT9, VERIFY BIT9 WAS SET.
CLEAR BIT9, VERIFY BIT9 WAS CLEARED.

2028 ***** TEST 36 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST.
SET BIT10, VERIFY BIT10 WAS SET.
CLEAR BIT10, VERIFY BIT10 WAS CLEARED.

2054 ***** TEST 37 *****
SECONDARY REGISTER SELECTOR READ/WRITE TEST.
SET BIT11, VERIFY BIT11 WAS SET.
CLEAR BIT11, VERIFY BIT11 WAS CLEARED.

2080 ***** TEST 40 *****
SECONDARY REGISTER ACCESS REG. READ/WRITE TEST
SET EACH INDIVIDUAL BIT; VERIFY EACH INDIVIDUAL BIT SET.
CLEAR EACH INDIVIDUAL BIT; VERIFY CLEAR.

2117 ***** TEST 41 *****
SPECIAL FUNCT. REGISTER READ/WRITE TEST
SET EACH INDIVIDUAL BIT; VERIFY EACH INDIVIDUAL BIT SET.
CLEAR EACH INDIVIDUAL BIT; VERIFY CLEAR.

2155 ***** TEST 42 *****

2157 NPR STATUS REG. TEST
TEST THAT NPR STATUS REG. CANNOT BE WRITTEN
READ THE NPR STATUS REG. AND STORE THE DATA;
COMPLEMENT THE DATA AND WRITE THE NPR STATUS REG.
VERIFYING THAT THE NPR STATUS REG. DID NOT CHANGE.

2181 ***** TEST 43 *****
DV11 RESERVED REGISTER READ/WRITE TEST.
SET BIT0, VERIFY BIT0 WAS SET.
CLEAR BIT0, VERIFY BIT0 WAS CLEARED.

2207 ***** TEST 44 *****
DV11 RESERVED REGISTER READ/WRITE TEST.
SET BIT1, VERIFY BIT1 WAS SET.
CLEAR BIT1, VERIFY BIT1 WAS CLEARED.

2233 ***** TEST 45 *****
DV11 RESERVED REGISTER READ/WRITE TEST.
SET BIT2, VERIFY BIT2 WAS SET.
CLEAR BIT2, VERIFY BIT2 WAS CLEARED.

2259 ***** TEST 46 *****
DV11 RESERVED REGISTER READ/WRITE TEST.
SET BIT3, VERIFY BIT3 WAS SET.
CLEAR BIT3, VERIFY BIT3 WAS CLEARED.

- 2285 ***** TEST 47 *****
DV11 RESERVED REGISTER READ/WRITE TEST.
SET BIT4, VERIFY BIT4 WAS SET,
CLEAR BIT4, VERIFY BIT4 WAS CLEARED.
- 2311 ***** TEST 50 *****
DV11 RESERVED REGISTER READ/WRITE TEST,
SET BITS, VERIFY BITS WAS SET,
CLEAR BITS, VERIFY BITS WAS CLEARED.
- 2337 ***** TEST 51 *****
DV11 RESERVED REGISTER READ/WRITE TEST,
SET BIT6, VERIFY BIT6 WAS SET,
CLEAR BIT6, VERIFY BIT6 WAS CLEARED.
- 2363 ***** TEST 52 *****
DV11 RESERVED REGISTER READ/WRITE TEST,
SET BIT7, VERIFY BIT7 WAS SET,
CLEAR BIT7, VERIFY BIT7 WAS CLEARED.
- 2389 ***** TEST 53 *****
TEST OF THE BYTE OPERATIONS FOR THE DV11
SYSTEM CONTROL REG AND THE SECONDARY REG SEL,
THE TEST WILL CLEAR DVSCR AND THE WRITE (LOW BYTE)
BIT3; THEN VERIFY ONLY BIT3 IS SET; THEN THE
TEST WILL WRITE BIT 8(HIGH BYTE) AND VERIFY THAT
BITS AND BIT3 ARE SET. THE EXACT PROCEEDURE
WILL BE USED ON THE DVSR8 REGISTER.
- 2434 ***** TEST 54 *****
SECONDARY REGISTER READ/WRITE TESTS
READ/WRITE TEST, READ AND WRITE DIFFERENT DATA
PATTERNS INTO THE SECONDARY REGISTERS VERIFYING
THAT WHAT WAS READ MATCHES WHAT WAS WRITTEN.
- 2493 ***** TEST 55 *****
INDIVIDUAL LINE DUEL ADDRESS TESTS
THIS TEST VERIFIES THAT WRITING ONE SECONDARY
REGISTER FOR A SPECIFIC LINE DOES NOT ALTER
ANY OTHER SECONDARY REGISTER FOR THAT LINE.
- 2536 ***** TEST 56 *****
VERIFY NO LINE INTERACTION,
THIS TEST VERIFIES THAT WRITING THE SECONDARY
REGISTERS FOR ONE LINE DOES NOT INTERFERE WITH
THE SECONDARY REGISTERS OF ANOTHER LINE.
- 2586 PART 2
FILL ALL RAMS WITH ALL 1'S AND THEN
CLEAR JUST ONE BIT AT A TIME VERIFYING
THAT ONLY THAT ONE BIT IS CLEAR AND THAT
ALL OTHER RAMS STILL CONTAIN ALL 1'S,
THERE SHOULD BE ONLY ONE BIT CLEARED AT
ONE TIME.

2647 ***** TEST 57 *****
 MEMORY EXTENSION READ/WRITE TEST
 VERIFY BITS 4 AND 5 OF EACH LINE
 SECONDARY REGISTERS EXERCISED ARE:
 00 TX BUS ADDRESS (PRIMARY)
 02 TX BUS ADDRESS (SECONDARY)
 04 RX BUS ADDRESS
 10 TX TABLE BASE ADDRESS
 11 RX TABLE BASE ADDRESS
 NOTE THAT ALL LINES (00-16) ARE EXERCISED.

2705 ***** TEST 60 *****
 INITIALIZATION TESTS
 SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS
 AND VERIFY THAT ALL THE BITS ARE CLEARED
 BY A BUS RESET

2771 ***** TEST 61 *****
 INITIALIZATION TESTS
 SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS
 AND VERIFY THAT ALL THE BITS ARE CLEARED
 BY A MASTER CLEAR

2836 ***** TEST 62 *****
 ATTACK OF THE SPECIAL FUNCTIONS REGISTER,
 BEGIN CHECK OF THE DVSFR,
 SUMMARY OF PROC. INSTRUCTIONS

BIT14	BIT13	BIT12	INSTRUCTION
0	0	0	BRANCH "A"
0	0	1	ALU OPERATION
0	1	0	RAM OPERATION
0	1	1	DATA TRANSFER
1	0	0	NPR OPERATION
1	0	1	SET/CLEAR OPERATION
1	1	0	BCC CALCULATION
1	1	1	BRANCH "B"

2853 ***** TEST 62 *****
 VERIFY THAT "ROM STEP"
 IS SELF-CLEARING AND THAT
 THE DATA IN THE DVSFR
 IS CHANGED WHEN THE ROM IS STEPPED,

2882 ***** TEST 63 *****
 BASIC TEST OF DVSFR
 TEST THAT "BRANCH A" INSTRUCTION,
 POINTS TESTED:

BIT11	BIT10	BIT09	BIT08	BR "A"	BR "B"	FUNCTION
0	0	0	1	L	H	PLUS 3 VOLTS
0	1	0	1	L,H	H,H	DVSCR08 (=0,=1)
0	1	1	1	H	H	NPR SILO NOT AVAIL.

1	1	1	1	H	H	SILO FULL
0	1	1	0	H	H	NXM

- 2960 ***** TEST 64 *****
 TEST OF BRANCH B"
 TEST THAT POINT 16 (GROUND)
 MAKES LCR BIT1=1 AND BIT0=1.
- 2982 ***** TEST 65 *****
 TEST OF BRANCH B
 CHECKING "DEFAULT" STATES OF THE DV11 SIGNALS.
 BIT11 BIT10 BIT09 BIT08 FUNCTION
 1 0 0 0 DATA NOT AVAIL.
 1 0 0 1 REQUEST BUS
 1 0 1 0 MEMORY PARITY ERROR
 1 1 1 1 WRITE INHIBIT
- 3040 ***** TEST 66 *****
 BASIC TEST OF THE
 "SET/CLEAR INSTRUCTION,
 TEST THAT THE SET/CLEAR CAN DO:
 CLEAR DVSCR 08
 SET DVSCR10
 SET RECEIVER INTERRUPT (DVSCR07)
- 3091 ***** TEST 67 *****
 BASIC TEST OF THE
 "SET/CLEAR INSTRUCTION,
 TEST THAT THE SET/CLEAR CAN:
- | BIT 14 | BIT12 | BIT03 | BIT02 | BIT01 | BIT00 | FUNCTION |
|--------|-------|-------|-------|-------|-------|-------------|
| 1 | 1 | 1 | 0 | 0 | 0 | SET RICR 15 |
| 1 | 1 | 1 | 0 | 0 | 1 | SET RICR 14 |
| 1 | 1 | 1 | 1 | 0 | 0 | SET RICR 13 |
| 1 | 1 | 1 | 1 | 0 | 1 | SET RICR 12 |
- 3160 ***** TEST 70 *****
 BASIC TEST OF DVSFR.
- 3162 TEST OF "SET/CLEAR" AND
 "BRANCH A" AND "BRANCH B" FUNCTIONS.
- 3175 TEST SET/CLEAR FUNCTION
 FOR ALU BIT02
- 3187 TEST SET/CLEAR FUNCTION
 FOR RAM OUTPUT BIT00

3200 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT01

3213 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT02

3226 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT03

3239 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT04

3252 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT05

3265 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT06

3278 TEST SET/CLEAR FUNCTION
FOR RAM OUTPUT BIT07

3304 ***** TEST 71 *****
TEST OF "RECEIVER CHARACTER SILO"
THRU THE USE OF THE DVSFR REG,
TEST THE FILLING THE SILO PRODUCES "SILO FULL"
ON EXACTLY THE 128 LOAD,
SET/CLEAR IS USED TO STUFF SILO AND BRANCH A IS USED TO TEST SILO.
SET/CLEAR "SILO IN" AND SET/CLEAR "SILO OUT" ARE EXERCISED TOO,

3362 ***** TEST 72 *****
TEST THAT AFTER AN INIT
THAT "RCV CHARACTER WAITING"
IS FALSE (HIGH) AND THEN VERIFY
THAT WHEN "SILO IN" IS ASSERTED THAT
THAT "RCVED CHARACTER WAITING" IS TRUE (LOW)
AND MAKES "BRANCH A" TRUE,

3401 TEST THAT SETTING DVSCR07
INHIBITS RCV CHAR WAITING FROM APPEARING
TRUE; AND THAT CLEARING
DVSCR07 MAKES IT APPEAR TRUE AGAIN,

3421 ***** TEST 73 *****
BASIC TEST OF THE "DATA TRANSFER INSTRUCTION"
BITS 07,06,05,04 OF DVSFR INDICATE THE SOURCE
BITS 03,02,01,00 OF DVSFR INDICATE THE DESTINATION,

3436 TEST TO XFR SOURCE REGISTERS TO THE DVRIC
REGISTER VERIFYING THAT THE FOLLOWING REGISTERS
ARE CLEARED AND THAT THE XFR BUS IS CLEAR AFTER
A MSTCLR,
REGISTER FUNCTION
0000 GROUND

3442 0001 GROUND
 0010 GROUND
 0011 GROUND
 0100 GROUND
 0101 MASTER SCAN 0-3/0-3
 0110 ALU RESULT 8-11/0-3
 0111 ALU RESULT 5-7/0-2
 1000 LOW BYTE=B REG 8-15 ; HIGH BYTE=GRND
 1001 LO BYTE=NPR OUT ; HI BYTE=CDC REG
 1010 RAM OUTPUT 0-2/8-10
 1011 RAM OUTPUT
 1101 NPR INPUT REGISTER
 1110 BCC REGISTER
 1111 ALU RESULT REGISTER

3474 TEST OF SET RAM OUTPUT BIT0
 AND THE USE OF THE DATA XFER INSTR.
 PLACE RAM BIT0 INTO THE DVRIC REG

3484 TEST TO SET RAM OUTPUT DATA BIT3
 AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
 TO PLACE BIT3 INTO THE DVRIC REGISTER.

3495 TEST TO SET RAM OUTPUT DATA BIT4
 AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
 TO PLACE BIT4 INTO THE DVRIC REGISTER.

3506 TEST TO SET RAM OUTPUT DATA BIT7
 AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
 TO PLACE BIT7 INTO THE DVRIC REGISTER.

3539 ***** TEST 74 *****
 BASIC TEST OF THE "ALU OPERATION" INSTRUCTION.
 FIRST PART:ISSUE AN INIT AND MOVE
 THE ALU RESULT REGISTER TO THE DVRIC
 REGISTER VERIFYING THAT IT IS ZERO.
 SECOND PART: DO A FUNCTION "F=A"
 THEN MOV "F" TO THE DVRIC REGISTER VERIFYING IT TO
 BE ZERO
 THIRD PART: DO A FUNCTION "F=A+B"; MOVING
 "F" TO DVRIC AND MAKING SURE IT IS ZERO.
 THUS THE FOLLOWING HAS BEEN TESTED:
 ALU RESULT,"A" REG,AND "B" REG ALL ZEROED ON INIT,

3583 ***** TEST 75 *****
 TEST OF ALU OPERATIONS.
 TEST OF ALL ALU OPERATIONS USED BY DV11.
 FUNCTIONS TESTED:(NOTE THAT "F" IS ALU RESULT)
 DVSFR BITS:

BIT12	BIT05	BIT04	BIT03	BIT02	BIT01	BIT00	FUNCTION
1	0	1	1	1	0	0	F=-1
1	0	0	1	1	0	0	F=0
1	0	1	1	1	1	1	F=A
1	0	0	0	1	0	1	F=B

1	1	1	1	1	1	1	F=A+1
1	0	1	0	1	1	0	F=A+B

- 3601 FUNCTION TESTED
F=-1, RIC_F
- 3618 TEST THAT DVRIC (NOW THAT ITS ALL 1'S)
CAN BE CLEARED BY A MSTCLR.
- 3628 NEXT SET OF FUNCTIONS:
F=0, RIC_F
- 3642 NEXT SET OF FUNCTIONS:
F=A+1, RIC_F, A_F, F=0, F=A
- 3676 NEXT SET OF FUNCTIONS:
F=A+1, A_F, B_F, F=A+B, RIC_F
- 3707 NEXT SET OF FUNCTIONS:
F=-1, B_F, F=0, F=B
- 3729 NEXT SET OF FUNCTIONS:
CATCH "SET/CLEAR" THAT WAS MISSED.
F=-1, S/C[ALU01=0], RIC_F
- 3748 NEXT SET OF FUNCTIONS:
CATCH ANOTHER "SET/CLEAR" THAT WAS MISSED.
F=-1, S/C[ALU HIGH BYTE=0], RIC_F
- 3770 ***** TEST 76 *****
MASTER SCANNER TEST.
VERIFY FIRST THAT THE MASTER SCANNER
IS CLEARED BY INIT.
VERIFY SECONDLY THAT THE MASTER SCANNER
CAN BE INCREMENTED FROM 0 THRU 17 BACK TO 0.
- 3810 ***** TEST 77 *****
BASIC TESTS OF THE "RAM OPERATION" INSTRUCTION.
VERIFY THE READ PORTION OF THE RAM OPERATION.
LOAD ALL SECONDARY REGISTERS OF ALL LINES
WITH DIFFERENT NUMBERS AND VERIFY THAT THE RAM OPERATION
CAN READ THE CORRECT SEC, REG, INTO THE DVRIC REG.

3870 ***** TEST 100 *****
 TEST OF BRANCH A TEST POINTS
 THAT WERE PREVIOUSLY SKIPPED BECAUSE
 FUNCTIONS:

BIT11	BIT10	BIT09	BIT08	FUNCTION
0	0	0	0	ALU 15=1,0
1	0	0	0	ALU 13- =1,0
1	0	0	0	-12=1,0
1	0	1	0	ALU 00=1,0
1	0	1	1	ALU 01=1,0
1	1	0	0	ALU 02=1,0
1	1	0	1	ALU 03=1,0
1	1	1	0	ALU 04=1,0

3891 BRANCH "A" TEST OF ALU 15

3919 BRANCH "A" TEST OF ALU 13-

3947 BRANCH "A" TEST OF ALU -12

3975 BRANCH "A" TEST OF ALU 00

4003 BRANCH "A" TEST OF ALU 01

4031 BRANCH "A" TEST OF ALU 02

4059 BRANCH "A" TEST OF ALU 03

4087 BRANCH "A" TEST OF ALU 04

4118 ***** TEST 101 *****
 TEST OF BRANCH "B" "RAM OUTPUT 0-14=0".
 TEST TO A RAM READ AND "FLOAT" A "1" FROM
 RAM 0 TO 14 ; EXPECTING "RAM 014=0" TO BE FALSE.
 THEN THE "1" IS SHIFTED INTO BIT15 AND
 "RAM 0-14=0" SHOULD BE FALSE.
 THIS ALSO TEST "BRB" (RAM OUTPUT BIT15) TRUE.

4169 ***** TEST 102 *****

4170 TEST OF THE RAM WRITE OPERATION.
 WRITE ALL SECONDARY REGISTERS FOR ALL LINES
 WITH DIFFERENT DATA BY USING THE ROM
 AND VERIFY THE DATA BY THE UNIBUS.

```

4272 ***** TEST 103 *****
      BASIC TEST FOR THE "BCC OPERATION"
      POLYNOMIAL SELECTION TABLE:
      RAM OUTPUT BIT04 BIT03 POLY
           0      0      LRC 8
           0      1      CRC 16
           1      1      CRC CCITT

4281 ***** TEST 103 *****

4282 TEST OF LRC 8,
      PATTERNS ARE:
      A REG  B REG  BCC (EXPECTED)
      0'S    0'S    0'S
      0'S    1'S    1'S
      1'S    0'S    1'S
      1'S    1'S    0'S

4353 ***** TEST 104 *****
      TEST OF POLYNOMIAL "CRC 16"
      TEST THAT BITS 9-13 OF THE "B" REG APPEAR
      IN BITS 1-5 OF THE BCC REG,

4401 ***** TEST 105 *****
      TEST OF THE BCC OPERATION USING
      USING CRC16 FOR THE POLYNOMIAL
      SPECIFIC DATA PATTERNS ARE USED TO
      ISOLATE FAULTS AS SOON AS POSSIBLE

4683 ***** TEST 106 *****
      TEST TO RUN A BINARY COUNT (000-377)PATTERN
      THROUGH THE BCC GENERATION LOGIC,
      THE POLYNOMIAL USED WILL BE LRC8 .
      THE BCC REGISTER WILL BE BUILT UP AFTER
      EACH CHARACTER --NOT ZEROED OUT*-

4728 ***** TEST 107 *****
      TEST TO RUN A BINARY COUNT (000-377)PATTERN

4730 THROUGH THE BCC GENERATION LOGIC,
      THE POLYNOMIAL USED WILL BE CRC16 .
      THE BCC REGISTER WILL BE BUILT UP AFTER
      EACH CHARACTER --NOT ZEROED OUT*-

4773 ***** TEST 110 *****
      TEST TO RUN A BINARY COUNT (000-377)PATTERN
      THROUGH THE BCC GENERATION LOGIC,
      THE POLYNOMIAL USED WILL BE CRC,CCITT .
      THE BCC REGISTER WILL BE BUILT UP AFTER
      EACH CHARACTER --NOT ZEROED OUT*-

```


4818 ***** TEST 111 *****
TEST THAT SETTING BIT9;BIT7 AND BIT9;BIT6
RECV IE AND RECV INTR PRODUCE AN INTERRUPT ON VECTOR "A"

4858 ***** TEST 112 *****
TEST THAT SETTING BIT12 AND BIT10
STORE IE AND NPR STAT OVFLOW PRODUCE AN INTERRUPT ON VECTOR "B"

4898 ***** TEST 113 *****
TEST THAT SETTING BIT15;BIT9 AND BIT13;BIT9
NPR STAT INTR AND NPR STAT IE PRODUCE AN INTERRUPT ON VECTOR "B"

4939 ***** TEST 114 *****
TEST TO VERIFY THAT VECTOR "A"
OCCURES BEFOR VECTOR "B" EVEN
WHEN VECTOR "B" IS ENABLED BEFORE
VECTOR "A".

4980 ***** TEST 115 *****
PRIORITY INTERRUPT TESTS,
SET PS TO PRIORITY 7 AND VERIFY
THAT THE DV11 DOESN'T INTERRUPT.

5005 ***** TEST 116 *****
PRIORITY INTERRUPT TESTS,
SET PS TO PRIORITY 6 AND VERIFY
THAT THE DV11 DOESN'T INTERRUPT.

5030 ***** TEST 117 *****
PRIORITY INTERRUPT TESTS,
SET PS TO PRIORITY 5 AND VERIFY
THAT THE DV11 DOESN'T INTERRUPT.

5055 ***** TEST 120 *****
PRIORITY INTERRUPT TESTS,
SET PS TO PRIORITY 4 AND VERIFY
THAT THE DV11 DOES INTERRUPT.

5081 ***** TEST 121 *****
TEST THAT BIT15(NPR STATUS INTR) WILL
SET WHEN AN ENTRY IS MADE INTO THE
NPR STATUS REGISTER,
ALSO VERIFY THAT READING THE DVNSR CLEARS DVSCR BIT15.

5113 ***** TEST 122 *****
TEST TO WRITE PATTERNS THROUGH
THE NPR STATUS REGISTER,
BITS WRITTEN: 11,10,09,08,03,02,01,00
(WHEN BIT 15 OF DVSCR IS SET SO SHOULD BIT 15 OF DVNSR)

5159 ***** FIRST PLANNED ATTEMPT *****
***** TO EXECUTE NPR. *****

5163 ***** TEST 123 *****
BASIC TEST OF THE NPR OPERATION INSTRUCTION,
TEST THAT THE DV11 CAN "READ" FROM CORE LOCATION
VIA THE NPR LOGIC,
LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
PLACED INTO IT AND READ INTO THE DV11 AND XFERED
INTO THE DVRIC REGISTER,
NOTE: THIS TEST USES AN EVEN ADDRESS FOR THE NPR OPERATION

5206 ***** TEST 124 *****
BASIC TEST OF THE NPR OPERATION INSTRUCTION,
TEST THAT THE DV11 CAN "READ" FROM CORE LOCATION

5209 VIA THE NPR LOGIC,
LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
PLACED INTO IT AND READ INTO THE DV11 AND XFERED
INTO THE DVRIC REGISTER,
NOTE: THIS TEST USES AN ODD ADDRESS FOR THE NPR OPERATION.

5250 ***** TEST 125 *****
BASIC TEST OF THE NPR OPERATION INSTRUCTION,
TEST THAT THE DV11 CAN "WRITTEN" INTO CORE LOCATION
VIA THE NPR LOGIC,
LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
WRITTEN INTO IT BY THE DV11 NPR LOGIC,
NOTE: THIS TEST USES AN EVEN ADDRESS FOR THE NPR OPERATION

5296 ***** TEST 126 *****
BASIC TEST OF THE NPR OPERATION INSTRUCTION,
TEST THAT THE DV11 CAN "WRITTEN" INTO CORE LOCATION
VIA THE NPR LOGIC,
LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
WRITTEN INTO IT BY THE DV11 NPR LOGIC,
NOTE: THIS TEST USES AN ODD ADDRESS FOR THE NPR OPERATION.

5343 ***** TEST 127 *****
BASIC TEST OF THE NPR OPERATION INSTRUCTION,
TEST THAT THE DV11 CAN DO AN NPR
TO A NON-EXISTANT MEMORY,
TEST THAT BRANCH "A" -NXM H- IS SET AFTER
THE NPR, THEN DO A "SET/CLEAR" CLEAR NXM
AND VERIFY THAT IT IS CLEARED.

```

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
; *MAINDEC-11-DZDVA-B/<377>/BASIC DV11 CONTROLLER MODULES TESTING
; *COPYRIGHT 1972, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754
; -----
; STARTING PROCEDURE
; LOAD PROGRAM
; LOAD ADDRESS 000200
; PRESS START
; PROGRAM WILL TYPE "MAINDEC-11-DZDVA-B/<377>/BASIC DV11 CONTROLLER MODULES TESTI
; PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
; AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
; AND THEN RESUME TESTING

; SWITCH REGISTER OPTIONS
; -----
100000 SW15=100000 ;=1, HALT ON ERROR
040000 SW14=40000 ;=1, LOOP ON CURRENT TEST
020000 SW13=20000 ;=1, INHIBIT ERROR TYPEOUT
010000 SW12=10000 ;=1, DELETE TYPEOUT/BELL ON ERROR,
004000 SW11=4000 ;=1, INHIBIT ITERATIONS
002000 SW10=2000 ;=1, ESCAPE TO NEXT TEST ON ERROR
001000 SW09=1000 ;=1, LOOP WITH CURRENT DATA
000400 SW08=400 ;=1, LOOP ON ERROR
000200 SW07=200 ;=1, DO "AUTO SIZING" ON INITIAL START UP,
000100 SW06=100
000040 SW05=40
000020 SW04=20
000010 SW03=10
000004 SW02=4 ;LOCK ON TEST SELECT
000002 SW01=2 ;RESTART PROGRAM AT SELECTED TEST
000001 SW00=1 ;RESELECT DV11 DESIRED ACTIVE
;NOTE: THIS MUST NOT EXCEED ORIGINAL COUNT

```

```

36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
; REGISTER DEFINITIONS
; -----
R0=#0 ;GENERAL REGISTER
R1=#1 ;GENERAL REGISTER
R2=#2 ;GENERAL REGISTER
R3=#3 ;GENERAL REGISTER
R4=#4 ;GENERAL REGISTER
R5=#5 ;GENERAL REGISTER
SP=#6 ;PROCESSOR STACK POINTER
PC=#7 ;PROGRAM COUNTER

; LOCATION EQUIVALENCIES
; -----
P#=#17776 ;PROCESSOR STATUS WORD
STACK=#1200 ;START OF PROCESSOR STACK

100000 BIT15=100000
040000 BIT14=40000
020000 BIT13=20000
010000 BIT12=10000
004000 BIT11=4000
002000 BIT10=2000
001000 BIT9=1000
000400 BIT8=400
000200 BIT7=200
000100 BIT6=100
000040 BIT5=40
000020 BIT4=20
000010 BIT3=10
000004 BIT2=4
000002 BIT1=2
000001 BIT0=1
; -----
ALU=BIT12
RAN=BIT13
XFR=BIT13+BIT12
NPR=BIT14
S,C=BIT14+BIT12
BCC=BIT14+BIT13
BRB=BIT14+BIT13+BIT12
; -----

```

```

83 ;*****
84 ;-----
85 ;TRAPCATCHER FOR ILLEGAL INTERRUPTS
86 ;THE STANDARD "TRAP CATCHER" IS PLACED
87 ;BETWEEN ADDRESS 0 TO ADDRESS 776,
88 ;IT LOOKS LIKE "PC+2 HALT".
89 ;-----
90 ;*****
91
92 ;=0
93 ;STANDARD INTERRUPT VECTORS
94 ;-----
95
96 ;=24
97 000024 004402 .PFAIL ;POWER FAIL HANDLER
98 000026 000340 340 ;SERVICE AT LEVEL 7
99 000030 004002 .HLT ;ERROR HANDLER
100 000032 000340 340 ;SERVICE AT LEVEL 7
101 000034 003750 .TRPSRV ;GENERAL HANDLER DISPATCH SERVICE
102 000036 000340 340 ;SERVICE AT LEVEL 7
103
104 ;=40
105 000040 000001 .BLKW 1 ;SAVE FOR ACT-11 OR DDP2
106 000042 000001 .BLKW 1 ;RETURN ADDRESS IF UNDER ACT-11 OR DDP2
107 000044 000001 .BLKW 1 ;SAVE FOR ACT-11 OR DDP2
108 000046 002560 LOGICAL ;FOR USE WITH ACT-11 OR DDP2
109
110 ;=174
111 000174 000000 LIGHT: 0
112 ;=176
113 000176 000000 SSWR: 0
114
115 ;=200
116 000200 000137 001742 .JMP .START ;GO TO START OF PROGRAM
117
118 ;=1000
119 001000 005377 040515 047111 .MTITLE: ;ASCIZ <377><12>/MAINDEC-11-DZDVA-B/<377>/BASIC DV11 CONTROLLER MODULES TESTING
120
121 ;=1200
122 001200 001200 LIGHTS: 177570
123 001202 177570 SWR: 177570
124 ;INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS
125 ;-----
126
127 001204 177560 TKCSR: 177560 ;TELETYPE KEYBOARD CONTROL REGISTER
128 001206 177562 TKDBR: 177562 ;TELETYPE KEYBOARD DATA BUFFER
129 001210 177564 TPCSR: 177564 ;TELEPRINTER CONTROL REGISTER
130 001212 177566 TPDBR: 177566 ;TELEPRINTER DATA BUFFER
131
132 ;PROGRAM CONTROL PARAMETERS
133 ;-----
134
135 001214 000000 RETURN: 0 ;SCOPE ADDRESS FOR LOOP ON TEST
136 001216 000000 NEXT: 0 ;ADDRESS OF NEXT TEST TO BE EXECUTED
137 001220 000000 LOCK: 0 ;ADDRESS FOR LOCK ON CURRENT DATA
  
```

```

138 001222 000003 ICOUNT: 3 ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE EXECUTED
139 001224 000000 LPCNT: 0 ;NUMBER OF ITERATIONS COMPLETED
140 001226 000000 TSTNO: 0 ;NUMBER OF TEST IN PROGRESS
141 001230 000000 PASCNT: 0 ;NUMBER OF PASSES COMPLETED
142 001232 000000 ERRCNT: 0 ;TOTAL NUMBER OF ERRORS
143 001234 000000 LSTERR: 0 ;PC OF LAST ERROR CALL
144
145 ;PROGRAM VARIABLES
146 ;-----
147
148 001236 000000 STAT: 0 ;DV STATUS WORD STORAGE
149 001240 000000 SYNCX: 0
150 001242 000000 CLKX: 0
151 001244 000000 MASKX: 0
152 001246 000000 TEMP1: 0 ;TEMPORARY STORAGE
153 001250 000000 TEMP2: 0 ;TEMPORARY STORAGE
154 001252 000000 TEMP3: 0 ;TEMPORARY STORAGE
155 001254 000000 TEMP4: 0 ;TEMPORARY STORAGE
156 001256 000000 TEMP5: 0 ;TEMPORARY STORAGE
157 001260 000000 SAVR0: 0 ;R0 STORAGE
158 001262 000000 SAVR1: 0 ;R1 STORAGE
159 001264 000000 SAVR2: 0 ;R2 STORAGE
160 001266 000000 SAVR3: 0 ;R3 STORAGE
161 001270 000000 SAVR4: 0 ;R4 STORAGE
162 001272 000000 SAVR5: 0 ;R5 STORAGE
163 001274 000000 SAVSP: 0 ;STACK POINTER STORAGE
164 001276 000000 SAVPC: 0 ;PROGRAM COUNTER STORAGE
165 001300 000001 DVACTV: .BLKB 1 ;DV11'S SELECTED ACTIVE,
166 001301 000001 DVNUM: .BLKB 1 ;OCTAL NUMBER OF DV11'S,
167 001302 000001 SAVACT: .BLKB 1 ;ORIGINAL ACTV. DEVICES,
168 001303 000001 SAVNUM: .BLKB 1 ;WORKABLE NUMBER,
169 001304 000001 RUN: .BLKB 1 ;POINTER ONE PAST RUNNING DEVICE,
170 001306 001306 .EVEN
171 001306 001500 CREAM: DV,MAP ;TABLE POINTER,
  
```

```

172
173 ;PROGRAM CONTROL FLAGS
174 ;-----
175
176 001310 000 INIFLG: ,BYTE 0 ;PROGRAM INITIALIZATION FLAG
177 001311 000 ERRFLG: ,BYTE 0 ;ERROR OCCURED FLAG
178 001312 000 LOKFLG: ,BYTE 0 ;LOCK ON CURRENT TEST FLAG
179 001313 000 QV,FLG: ,BYTE 0 ;QUICK VERIFY FLAG,
;ON FIRST PASS OF EACH DV11 ITERATIONS WILL BE SUPPRESSE
180
181 ,EVEN
182 000000 SY=0
183
184 ;DEFINITIONS FOR TRAP SUBROUTINE CALLS
185 ;POINTERS TO SUBROUTINES CAN BE FOUND
186 ;IN THE TABLE IMMEDIATLY FOLLOWING THE DEFINITIONS
187
188 ;|*****
189 ;|-----
190 001314 ;TRPTAB;
191 104400 SCOPE=TRAP+0 ;CALL TO SCOPE LOOP AND ITERATION HANDLER
192 001314 002634 ,SCOPE
193 104401 SCOPI=TRAP+1 ;CALL TO LOOP ON CURRENT DATA HANDLER
194 001316 003020 ,SCOPI
195 104402 TYPE=TRAP+2 ;CALL TO TELETYPE OUTPUT ROUTINE
196 001320 003044 ,TYPE
197 104403 INSTR=TRAP+3 ;CALL TO ASCII STRING INPUT ROUTINE
198 001322 003120 ,INSTR
199 104404 INSTER=TRAP+4 ;CALL TO INPUT ERROR HANDLER
200 001324 003224 ,INSTER
201 104405 PARAM=TRAP+5 ;CALL TO NUMERICAL DATA INPUT ROUTINE
202 001326 003244 ,PARAM
203 104406 SAV05=TRAP+6 ;CALL TO REGISTER SAVE ROUTINE
204 001330 003444 ,SAV05
205 104407 RES05=TRAP+7 ;CALL TO REGISTER RESTORE ROUTINE
206 001332 003504 ,RES05
207 104410 CONVRT=TRAP+10 ;CALL TO DATA OUTPUT ROUTINE
208 001334 003536 ,CONVRT
209 104411 CNVRT=TRAP+11 ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
210 001336 003542 ,CNVRT
211 104412 MSTCLR=TRAP+12 ;CALL TO ISUE A MASTER CLEAR
212 001340 004556 ,MSTCLR
213 104413 RAMCLR=TRAP+13 ;CALL TO CLEAR THE RAMS
214 001342 004516 ,RAMCLR
215 104414 DELAY=TRAP+14 ;CALL TO VARIABLE DELAY COUNTER
216 001344 004476 ,DELAY
217 104415 ROMCLK=TRAP+15 ;CALL TO CLOCK ROM ONCE
218 001346 004566 ,ROMCLK
219 104416 DATACLK=TRAP+16 ;CALL TO CLK DATA
220 001350 004576 ,DATACLK
221
222 ;|*****
223 ;|-----
  
```

```

224 ;DV11 VECTOR AND REGISTER INDIRECT POINTERS
225
226 001352 000000 DVREVC: 0 ;POINTER TO DV11 RECEIVER INTERRUPT VECTOR
227 001354 000000 DVRLVL: 0 ;POINTER TO DV11 RECEIVER INTERRUPT SERVICE PS
228 001356 000000 DVTVEC: 0 ;POINTER TO DV11 TRANSMITTER INTERRUPT VECTOR
229 001360 000000 DVTLVL: 0 ;POINTER TO DV11 TRANSMITTER INTERRUPT SERVICE PS
230 001362 000000 DVSCR: 0 ;POINTER TO DV11 SYSTEM CONTROL REGISTER
231 001364 000000 DVSCRH: 0 ;POINTER TO DV11 SYSTEM CONTROL REGISTER HIGH BYTE,
232 001366 000000 DVYRC: 0 ;POINTER TO DV11 NEXT RECEIVED CHARACTER REGISTER
233 001370 000000 DVLCR: 0 ;POINTER TO DV11 LINE PRAMETER REGISTER
234 001372 000000 DVSR6: 0 ;POINTER TO DV11 SECONDARY REGISTER SELECT REGISTER
235 001374 000000 DVSRSH: 0 ;POINTER TO DV11 SECONDARY REGISTER SELECT HIGH BYTE,
236 001376 000000 DVSR1: 0 ;POINTER TO DV11 SECONDARY REGISTER ACCESS REGISTER
237 001400 000000 DVSR4: 0 ;POINTER TO DV11 SPECIAL FUNCTIONS REGISTER
238 001402 000000 DVNSR: 0 ;POINTER TO DV11 NPR STATUS REGISTER
239 001404 000000 RESV16: 0 ;POINTER TO RESERVED REGISTER,
240
241
242 ;DV11 CONTROL INDICATORS FOR CURRENT DV11 UNDER TEST
243 ;|-----
244
245 001406 000 MASK,A: ,BYTE 000 ;LAST CHAR TO TEST AND PARITY MASK FOR LINES 00-03
246 001407 000 MASK,B: ,BYTE 000 ;LAST CHAR TO TEST AND PARITY MASK FOR LINES 04-07
247 001410 000 MASK,C: ,BYTE 000 ;LAST CHAR TO TEST AND PARITY MASK FOR LINES 08-11
248 001411 000 MASK,D: ,BYTE 000 ;LAST CHAR TO TEST AND PARITY MASK FOR LINES 12-15
249
250 001412 010 CLK,A: ,BYTE 8, ;NUMBER OF CLOCKS NEEDED FOR ONE CHAR FOR LINES 00-03
251 001413 010 CLK,B: ,BYTE 8, ;NUMBER OF CLOCKS NEEDED FOR ONE CHAR FOR LINES 04-07
252 001414 010 CLK,C: ,BYTE 8, ;NUMBER OF CLOCKS NEEDED FOR ONE CHAR FOR LINES 08-11
253 001415 010 CLK,D: ,BYTE 8, ;NUMBER OF CLOCKS NEEDED FOR ONE CHAR FOR LINES 12-15
254
255 001416 000000 L00,03: 000000 ;PARAMETERS FOR LINES 00-03
256 001420 000000 L04,07: 000000 ;PARAMETERS FOR LINES 04-07
257 001422 000000 L08,11: 000000 ;PARAMETERS FOR LINES 08-11
258 001424 000000 L12,15: 000000 ;PARAMETERS FOR LINES 12-15
259
260 001426 000000 SYNC2A: 000000 ;SYNC 2
261 001430 000000 SYNC2B: 000000 ;
262 001432 000000 SYNC2C: 000000 ;
263 001434 000000 SYNC2D: 000000 ;
264
265 ;SUMMARY
266 ;|-----
267 ; MASK,X 040 5 BITS PER CHAR,
268 ; 100 6 BITS PER CHAR,
269 ; 200 7 BITS PER CHAR,
270 ; 000 8 BITS PER CHAR,
271
272 ; CLK,X 005 5 BITS PER CHAR,
273 ; 006 6 BITS PER CHAR,
274 ; 007 7 BITS PER CHAR,
275 ; 010 8 BITS PER CHAR,
  
```

276 ;DV11 STATUS TABLE AND ADDRESS ASSIGNMENTS
277 ;-----
278
279 ;=1500
280 001500 DV.MAP:
281 001500 000001 DVCRO01 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 00
282 001502 000001 DVTR001 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 00
283 001504 000001 DV00,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 00
284 001506 000001 SYNA001 ,BLKW 1 ;SYNC TWO
285 001510 000001 DV00,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 00
286 001512 000001 SYNBO01 ,BLKW 1 ;SYNC TWO
287 001514 000001 DV00,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 00
288 001516 000001 SYNC001 ,BLKW 1 ;SYNC TWO
289 001520 000001 DV00,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 00
290 001522 000001 SYND001 ,BLKW 1 ;SYNC TWO
291
292 001524 000001 DVCRO01 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 01
293 001526 000001 DVTR011 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 01
294 001530 000001 DV01,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 01
295 001532 000001 SYNA011 ,BLKW 1 ;SYNC TWO
296 001534 000001 DV01,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 01
297 001536 000001 SYNBO11 ,BLKW 1 ;SYNC TWO
298 001540 000001 DV01,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 01
299 001542 000001 SYNC011 ,BLKW 1 ;SYNC TWO
300 001544 000001 DV01,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 01
301 001546 000001 SYND011 ,BLKW 1 ;SYNC TWO
302
303 001550 000001 DVCRO02 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 02
304 001552 000001 DVTR021 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 02
305 001554 000001 DV02,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 02
306 001556 000001 SYNA021 ,BLKW 1 ;SYNC TWO
307 001560 000001 DV02,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 02
308 001562 000001 SYNBO21 ,BLKW 1 ;SYNC TWO
309 001564 000001 DV02,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 02
310 001566 000001 SYNC021 ,BLKW 1 ;SYNC TWO
311 001570 000001 DV02,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 02
312 001572 000001 SYND021 ,BLKW 1 ;SYNC TWO
313
314 001574 000001 DVCRO03 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 03
315 001576 000001 DVTR031 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 03
316 001600 000001 DV03,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 03
317 001602 000001 SYNA031 ,BLKW 1 ;SYNC TWO
318 001604 000001 DV03,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 03
319 001606 000001 SYNBO31 ,BLKW 1 ;SYNC TWO
320 001610 000001 DV03,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 03
321 001612 000001 SYNC031 ,BLKW 1 ;SYNC TWO
322 001614 000001 DV03,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 03
323 001616 000001 SYND031 ,BLKW 1 ;SYNC TWO
324
325 001620 000001 DVCRO04 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 04
326 001622 000001 DVTR041 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 04
327 001624 000001 DV04,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 04
328 001626 000001 SYNA041 ,BLKW 1 ;SYNC TWO
329 001630 000001 DV04,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 04
330 001632 000001 SYNBO41 ,BLKW 1 ;SYNC TWO
331 001634 000001 DV04,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 04

332 001636 000001 SYNC041 ,BLKW 1 ;SYNC TWO
333 001640 000001 DV04,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 04
334 001642 000001 SYND041 ,BLKW 1 ;SYNC TWO
335
336 001644 000001 DVCRO05 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 05
337 001646 000001 DVTR051 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 05
338 001650 000001 DV05,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 05
339 001652 000001 SYNA051 ,BLKW 1 ;SYNC TWO
340 001654 000001 DV05,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 05
341 001656 000001 SYNBO51 ,BLKW 1 ;SYNC TWO
342 001660 000001 DV05,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 05
343 001662 000001 SYNC051 ,BLKW 1 ;SYNC TWO
344 001664 000001 DV05,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 05
345 001666 000001 SYND051 ,BLKW 1 ;SYNC TWO
346
347 001670 000001 DVCRO06 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 06
348 001672 000001 DVTR061 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 06
349 001674 000001 DV06,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 06
350 001676 000001 SYNA061 ,BLKW 1 ;SYNC TWO
351 001700 000001 DV06,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 06
352 001702 000001 SYNBO61 ,BLKW 1 ;SYNC TWO
353 001704 000001 DV06,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 06
354 001706 000001 SYNC061 ,BLKW 1 ;SYNC TWO
355 001710 000001 DV06,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 06
356 001712 000001 SYND061 ,BLKW 1 ;SYNC TWO
357
358 001714 000001 DVCRO07 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DV11 NUMBER 07
359 001716 000001 DVTR071 ,BLKW 1 ;VECTOR "A" FOR DV11 NUMBER 07
360 001720 000001 DV07,A1 ,BLKW 1 ;PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 07
361 001722 000001 SYNA071 ,BLKW 1 ;SYNC TWO
362 001724 000001 DV07,B1 ,BLKW 1 ;PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 07
363 001726 000001 SYNBO71 ,BLKW 1 ;SYNC TWO
364 001730 000001 DV07,C1 ,BLKW 1 ;PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 07
365 001732 000001 SYNC071 ,BLKW 1 ;SYNC TWO
366 001734 000001 DV07,D1 ,BLKW 1 ;PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 07
367 001736 000001 SYND071 ,BLKW 1 ;SYNC TWO
368
369 001740 000000 DV.END: 000000

```

370
371 ;PROGRAM INITIALIZATION
372 ;LOCK OUT INTERRUPTS
373 ;SET UP PROCESSOR STACK
374 ;SET UP POWER FAIL VECTOR
375 ;CLEAR PROGRAM CONTROL FLAGS AND COUNTS
376 ;TYPE TITLE MESSAGE
377
378 001742 012737 000340 177776 ,START: MOV #340,PS ;LOCK OUT INTERRUPTS
379 001750 012706 001200 MOV #STACK,SP ;SET UP STACK
380 001754 012737 004402 000024 MOV #,PFALL,#24 ;SET UP POWER FAIL VECTOR
381 001762 113737 001301 001303 MOV# DVNUM,SAVNUM ;SAVE NUMBER OF DEVICES IN SYSTEM,
382 001770 005037 001230 CLR PASCNT ;CLEAR PASS COUNT
383 001774 105037 001311 CLR# ERRFLG ;CLEAR ERROR FLAG
384 002000 105037 001313 CLR# QV,FLG ;ZERO QUICK VERIFY FLAG
385 002004 012737 001500 001306 MOV #DV,MAP,CREAM ;GET MAP POINTER,
386 002012 112737 000001 001304 MOV# #1,RUN ;POINT POINTER TO FIRST DEVICE,
387 002020 005037 001232 CLR ERRCNT ;CLEAR ERROR COUNT
388 002024 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
389 002030 012737 000001 001226 MOV #1,TESTNO ;SET UP FOR TEST 1
390 002036 012737 001742 001214 MOV #,START,RETURN ;SET UP FOR POWER FAIL BEFORE
391 ;TESTING STARTS
392 002044 105737 001310 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED
393 002050 001063 BNE 10 ;BR IF YES
394 002052 013746 000004 MOV 4,=(SP) ;
395 002056 013746 000006 MOV 6,=(SP) ;
396 002062 005037 000006 CLR 6 ;
397 002066 012737 002104 000004 MOV #006,4 ;
398 002074 005777 177102 TST #SWR ;
399 002100 000240 NOP ;
400 002102 000407 BR 010 ;
401 002104 022626 800: CMP (SP)+,(SP)+ ;
402 002106 012737 000174 001200 MOV #LIGHT,LIGHTS ;
403 002114 012737 000176 001202 MOV #SSWR,SWR ;
404 002122 012637 000006 810: MOV (SP)+,6 ;
405 002126 012637 000004 MOV (SP)+,4 ;
406 002132 104402 001000 TYPE ,MTITLE ;TYPE TITLE MESSAGE
407 002136 105137 001310 COMB INIFLG ;IF NOT SET FLAG AND DO
408 002142 105777 177034 TST #SWR ;BIT7=1??
409 002146 100402 BMI 160 ;BR IF NO AUTO SIZE
410 002150 004737 006624 JSR PC,CSRMAP ;GO DO THE AUTO SIZE
411 002154 104402 005461 160: TYPE ,XHEAD ;TYPE HEADER
412 002160 012737 001500 001246 MOV #DV,MAP,TEMP1 ;SET POINTER
413 002166 017737 177054 001250 50: MOV @TEMP1,TEMP2 ;SET DATA
414 002174 022737 177777 001250 CMP #177777,TEMP2 ;ALL DONE?
415 002202 001406 BEQ 10 ;BR IF YES
416 002204 104410 CONVRT ;
417 002206 005506 XSTATQ ;
418 002210 062737 000002 001246 ADD #2,TEMP1 ;UPDATE POINTER
419 002216 000763 BR 50 ;
420 002220 005737 000042 10: TST #042 ;IS PROGRAM RUNNING UNDER MONITOR
421 002224 001030 BNE 30 ;BR IF YES
422 002226 032777 000001 176746 BIT #SW00,#SWR ;SELECT SPECIFIC DEVICES??
423 002234 001424 BEQ 30 ;BR IF NO,
424 002236 104402 005402 TYPE ,MNEW ;TYPE THE MESSAGE,
425 002242 005000 CLR R0 ;ZERO DATA LIGHTS

```

```

426 002244 000000 HALT ;WAIT FOR USER TO TELL WHAT DEVICES TO RUN
427 002246 127737 176730 001302 CMP# #SWR,SAVACT ;IS THE NUMBER VALID?
428 002254 101404 BLOS 20 ;BR IF NUMBER IS OK,
429 002256 104402 005243 TYPE ,MERR3 ;TELL USER OF INVALID NUMBER,
430 002262 000000 HALT ;STOP EVERY THING,
431 002264 000776 BR #2 ;RESTART THE PROGRAM AGAIN,
432 002266 117737 176710 001300 20: MOV# #SWR,DVACTV ;GET NEW DEVICE PATTERN
433 002274 113700 001300 MOV# DVACTV,R0 ;SHOW THE USER WHAT HE SELECTED,
434 002300 042700 177400 BIC #"C<377>,R0 ;USE ONLY LOW BYTE,
435 002304 000000 HALT ;CONTINUE DYNAMIC SWITCHES,
436 002306 012700 000300 30: MOV #300,R0 ;PREPARE TO CLEAR THE FLOATING
437 002312 012701 000302 MOV #302,R1 ;VECTOR AREA, 300-776
438 002316 010120 40: MOV R1,(R0)+ ;START PUTTING "PC+2 - HALT"
439 002320 005021 CLR (R1)+ ;IN VECTOR AREA,
440 002322 022021 CMP (R0)+,(R1)+ ;POP POINTERS
441 002324 022700 001000 CMP #1000,R0 ;ALL DONE??
442 002330 001372 BNE 40 ;BR IF NO.
443
444 ;TEST START AND RESTART
445 ;-----
446
447 002332 012737 000340 177776 ,BEGIN: MOV #340,PS ;LOCK OUT INTERRUPTS
448 002340 012706 001200 MOV #STACK,SP ;SET UP STACK
449 002344 005737 000042 TST #042 ;IS PROGRAM UNDER MONITOR CONTROL
450 002350 001023 BNE 30 ;BR IF YES
451 002352 032777 000004 176622 BIT #BIT2,#SWR ;CHECK FOR LOCK ON TEST
452 002360 001411 BEQ 10 ;BR IF NO LOCK DESIRED,
453 002362 104402 005301 TYPE ,MLOCK ;TYPE LOCK SELECTED,
454 002366 012737 000240 002702 MOV #NOP,TTST ;ADJUST SCOPE ROUTINE,
455 002374 012737 000240 002704 MOV #NOP,TTST+2 ;SET UP TO LOCK
456 002402 000406 BR 20 ;CONTINUE ALONG,
457 002404 013737 003014 002702 10: MOV BRW,TTST ;PREPARE NORMAL SCOPE ROUTINE
458 002412 013737 003016 002704 MOV BRX,TTST+2 ;LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
459 002420 20:
460 002420 012737 005666 001214 30: MOV #CYCLE,RETURN ;START AT "CYCLE" FIND WHICH DEVICE TO TEST
461 002426 104402 005171 40: TYPE ,MR ;TYPE R
462 002432 000177 176556 JMP @RETURN ;START TESTING

```

```

463                                     ;END OF PASS
464                                     ;TYPE NAME OF TEST
465                                     ;UPDATE PASS COUNT
466                                     ;CHECK FOR EXIT TO ACT-11
467                                     ;RESTART TEST
468
469 002436 000005          .EOP: RESET          ;MAKE THE WORLD CLEAN AGAIN,
470 002440 005037 001234 CLR          LSTERR          ;CLEAR LAST ERROR PC
471 002444 105037 001311 CLR          ERRFLG          ;CLEAR ERROR FLAG
472 002450 005237 001230 INC          PASCNT          ;UPDATE PASS COUNT
473 002454 013777 001230 176516 MOV         PASCNT,@LIGHTS ;DISPLAY PASS COUNT
474 002462 104402 005145 TYPE        ,MEPASS          ;TYPE END PASS
475 002466 104402 005330 TYPE        ,MCSR          ;TYPE CSR
476 002472 104411 002604 CNVRT       ,XCSR          ;SHOW IT
477 002476 104402 005336 TYPE        ,MVECX          ;TYPE VECTOR
478 002502 104411 002612 CNVRT       ,XVEC          ;SHOW IT
479 002506 104402 005344 TYPE        ,MPASSX          ;TYPE PASSES
480 002512 104411 002620 CNVRT       ,XPASS          ;SHOW IT
481 002516 104402 005355 TYPE        ,MERRX          ;TYPE ERRORS
482 002522 104411 002626 CNVRT       ,XERR          ;SHOW IT
483 002526 105337 001303 DECB        SAVNUM          ;ARE ALL DEVICES TESTED?
484 002532 001017 BNE         RESTR          ;BR IF NO.
485 002534 112737 000377 001313 MOV         #377,QV,FLG      ;SET THE QUICK VERIFY FLAG,
486 002542 113737 001301 001303 MOV         DVNUM,SAVNUM     ;RESTORE THE COUNT
487 002550 013701 000042 MOV         #42,R1          ;CHECK FOR ACT-11 OR DDP
488 002554 001406 BEQ         RESTR          ;IF NOT, CONTINUE TESTING
489 002556 000005 RESET          ;STOP THE SHOW--CLEAR THE WORLD
490 002560
491 002560 004711 LOGICAL: JSR          PC,(R1)
492 002562 000240 NOP
493 002564 000240 NOP
494 002566 000240 NOP
495 002570 000240 NOP
496 002572 012737 005666 001214 RESTR: MOV         #CYCLE,RETURN
497 002600 000137 005666 JMP          CYCLE
498 002604 000001 XCSR: 1
499 002606 0006 002          ,BYTE 6,2
500 002610 001362 DVSCR
501 002612 000001 XVEC: 1
502 002614 0003 002          ,BYTE 3,2
503 002616 001352 DVRVEC
504 002620 000001 XPASS: 1
505 002622 0006 002          ,BYTE 6,2
506 002624 001230 PASCNT
507 002626 000001 XERR: 1
508 002630 0006 002          ,BYTE 6,2
509 002632 001232 ERRCNT
510
511                                     ;SCOPE LOOP AND INTERATION HANDLER
512                                     ;-----
513
514 002634          .SCOPE:
515 002634 022737 177570 001202 CMP         #177570,SWR     ;IS THERE A REAL SWR?
516 002642 001411 BEQ         648           ;BR IF YES
517 002644 017746 176336 MOV         @TKDBR,-(SP)    ;SAVE KEYBOARD CHAR
518 002650 042716 000200 BIC         #BIT7,(SP)     ;CLEAR PARITY BIT

```

```

519 002654 122726 000007 CMP         #7,(SP)+        ;WAS IT CNTRL 'G' ?
520 002660 001002 BNE         +6           ;BR IF NO.
521 002662 004737 000460 JSR         PC,SERV,G      ;SERVICE "CNTRL 'G'",
522 002666 005037 001234 CLR          LSTERR          ;CLEAR LAST ERROR PC,
523 002672 010016 MOV         R0,(SP)        ;SAVE R0 ON THE STACK
524 002674 032777 040000 176300 BIT          #BIT14,@SWR    ;"LOOP ON THIS TEST"?
525 002702 001407 TTST: BEQ         18           ;BR IF NO. (IF LOCK SW01=1; THIS LOC =240)
526 002704 000437 BR          38           ;GOTO 38 (IF LOCK SW01=1; THIS LOC =240)
527 002706 105777 176272 TSTB        @TKCSR        ;KEYBOARD DONE?
528 002712 100034 BPL         38           ;BR IF NO. (LOCK; HIT KEY TO GOTO NEXT TEST)
529 002714 017700 176266 MOV         @TKDBR,R0      ;CLEAR DONE BIT
530 002720 000415 BR          28           ;CONTINUE
531 002722 032777 004000 176252 18: BIT          #SW11,@SWR     ;DELETE ITERATION? (QUICK PASS)
532 002730 001011 BNE         28           ;BR IF YES
533 002732 105737 001313 TSTB        QV,FLG        ;HAVE PASSES BEECOMPLETED?
534 002736 001406 BEQ         28           ;BR IF QUICK PASS.
535 002740 005237 001224 INC          LPCNT          ;UPDATE ITERATION COUNTER
536 002744 023737 001224 001222 CMP         LPCNT,ICOUNT   ;ARE ALL ITERATIONS DONE??
537 002752 001014 BNE         38           ;BR IF NOT YET
538 002754 105037 001311 CLR          ERRFLG          ;PREPARE FOR NEW TEST
539 002760 005037 001224 CLR          LPCNT          ;START ICOUNTER AT 0
540 002764 005037 001220 CLR          LOCK
541 002770 012737 000020 001222 MOV         #20,ICOUNT     ;RESET ITERATIONS
542 002776 013737 001216 001214 MOV         NEXT,RETURN    ;GET NEXT TEST
543 003004 011600 38: MOV         (SP),R0        ;POP R0 OFF OF THE STACK
544 003006 022626 POP2SP          ;FAKE AN "RTI"
545 003010 000177 176200 JMP          @RETURN       ;GO DO THE TEST
546 003014 001407 BRW: 1407
547 003016 000437 BRX: 437
548
549                                     ;CHECK FOR FREEZE ON CURRENT DATA
550                                     ;-----
551
552 003020 032777 001000 176154 .SCOP1: BIT          #SW09,@SWR     ;IS SW09=1(SET)?
553 003026 001405 BEQ         18           ;BR IF NOT SET,
554 003030 005737 001220 TST         LOCK
555 003034 001402 BEQ         18           ;GOTO THE ADDRESS IN LOCK,
556 003036 013716 001220 MOV         LOCK,(SP)     ;GO BACK,
557 003042 000002 18: RTI
558
559                                     ;TELETYPE OUTPUT ROUTINE
560                                     ;-----
561
562 003044 010546 .TYPE: MOV         R5,-(SP)        ;SAVE R5 ON THE STACK,
563 003046 017605 MOV         @2(SP),R5     ;GET ADDRESS OF MESSAGE,
564 003052 062766 ADD         #2,2(SP)      ;POP OVER ADDRESS,
565 003060 032777 010000 176114 18: BIT          #SW12,@SWR     ;INHIBIT ALL PRINT OUT??
566 003066 001012 BNE         38           ;BR IF NO PRINT OUT WANTED (SW12=1)
567 003070 105715 TSTB        (R5)          ;IS NUMBER MINUS? (MSB=1(BIT7))
568 003072 100002 BPL         28           ;BR IF NUMBER IS PLUS
569 003074 104402 005104 TYPE        ,MCRLF          ;TYPE A CR/LF!
570 003100 105777 176104 28: TSTB        @TPCSR        ;TTY READY?
571 003104 100375 BPL         28           ;BR IF NO.
572 003106 112577 176100 MOV         (R5)+,@TPDBR   ;PRINT CURRENT CHAR.
573 003112 001362 BNE         18           ;IF NOT ZERO KEEP PRINTING!
574 003114 012605 38: MOV         (SP)+,R5     ;END OF OUTPUT, RESTORE R5

```



```

575 003116 000002 RTI ;GO HOME
576 ;-----
577
578 003120 010346 ,INSTR: MOV R3, -(SP) ;SAVE R3 ON STACK
579 003122 010446 MOV R4, -(SP) ;SAVE R4 ON STACK
580 003124 017637 000004 003142 MOV 04(SP), ,MSG
581 003132 062766 000002 000004 ADD #2, 4(SP)
582 003140 104402 ,INSTR: TYPE
583 003142 000000 ,MSG: 0
584 003144 012704 005520 MOV #INBUF, R4
585 003150 012703 000007 MOV #7, R3
586 003154 105777 176024 18: TSTB 0TKCSR
587 003160 100375 BPL 16
588 003162 117714 176020 MOVB 0TKDDB, (R4)
589 003166 142714 002200 BICB #200, (R4)
590 003172 122427 000015 CMPB (R4)+, #15
591 003176 001617 BEQ INSTR2
592 003200 105777 176004 24: TSTB 0TPCSR
593 003204 100375 BPL 24
594 003206 017777 175774 175776 MOV 0TKDDB, 0TPDDB
595 003214 005303 DEC R3
596 003216 001356 BNE 16
597 003220 012604 MOV (SP)+, R4
598 003222 012603 MOV (SP)+, R3
599 003224 104402 005100 ,INSTR: TYPE
600 003230 010346 MOV R3, -(SP)
601 003232 010446 MOV R4, -(SP)
602 003234 000741 BR ,INSTR1
603 003236 012604 INSTR2: MOV (SP)+, R4 ;RESTORE R4
604 003240 012603 MOV (SP)+, R3 ;RESTORE R3
605 003242 000002 RTI
606
607 ;CONVERT ASCII STRING TO OCTAL
608 ;-----
609
610 003244 010546 ,PARAM: MOV R5, -(SP)
611 003246 010446 MOV R4, -(SP)
612 003250 016608 000004 MOV 4(SP), R5
613 003254 012537 003434 MOV (R5)+, LOLIM
614 003260 012537 003436 MOV (R5)+, HILIM
615 003264 012537 003440 MOV (R5)+, DEVADR
616 003270 112537 003442 MOVB (R5)+, LOBITS
617 003274 112537 003443 MOVB (R5)+, ADRCNT
618 003300 010566 000004 MOV R5, 4(SP)
619 003304 005005 PARAM1: CLR R5
620 003306 012704 005520 MOV #INBUF, R4
621 003312 122714 000015 CMPB #15, (R4)
622 003316 001420 BEQ PARERR
623 003320 121427 000060 18: CMPB (R4), #60
624 003324 002415 BLT PARERR
625 003326 121427 000067 CMPB (R4), #67
626 003332 003012 BGT PARERR
627 003334 142714 000060 BICB #60, (R4)
628 003340 152405 BICB (R4)+, R5
629 003342 122714 000015 CMPB #15, (R4)
630 003346 001406 BEQ LIMITS

```

```

631 003350 006305 ASL R5
632 003352 006305 ASL R5
633 003354 006305 ASL R5
634 003356 000760 BR 18
635 003360 104404 PARERR: INSTR
636 003362 000750 BR PARAM1
637
638 ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
639 ;-----
640
641 003364 020537 003426 LIMITS: CMP R5, HILIM
642 003370 101373 BHI PARERR
643 003372 020537 003434 CMP R5, LOLIM
644 003376 103770 BLO PARERR
645 003400 133705 003442 BITB LOBITS, R5
646 003404 001365 BNE PARERR
647
648 ;STORE NUMBER AT SPECIFIED ADDRESS
649
650 003406 013704 003440 18: MOV DEVADR, R4
651 003412 010524 MOV R5, (R4)+
652 003414 062705 000002 ADD #2, R5
653 003420 105337 003443 DECB ADRCNT
654 003424 001372 BNE 16
655 003426 012604 MOV (SP)+, R4
656 003430 012605 MOV (SP)+, R5
657 003432 000002 RTI
658 003434 000000 LOLIM: 0
659 003436 000000 HILIM: 0
660 003440 000000 DEVADR: 0
661 003442 000000 LOBITS: 0
662 003443 003443 ADRCNT=LOBITS+1
663
664 ;SAVE PC OF TEST THAT FAILED AND R0-R5
665 ;-----
666
667 003444 016637 000004 001276 ,SAV05: MOV 4(SP), SAVPC ;SAVE R7 (PC)
668
669 ;SAVE R0-R5
670
671 003452 010537 001272 SV05: MOV R5, SAVR5 ;SAVE R5
672 003456 010437 001270 MOV R4, SAVR4 ;SAVE R4
673 003462 010337 001266 MOV R3, SAVR3 ;SAVE R3
674 003466 010237 001264 MOV R2, SAVR2 ;SAVE R2
675 003472 010137 001262 MOV R1, SAVR1 ;SAVE R1
676 003476 010037 001260 MOV R0, SAVR0 ;SAVE R0
677 003502 000002 RTI ;LEAVE
678
679 ;RESTORE R0-R5
680
681 003504 013700 001260 ,RES05: MOV SAVR0, R0 ;RESTORE R0
682 003510 013701 001262 MOV SAVR1, R1 ;RESTORE R1
683 003514 013702 001264 MOV SAVR2, R2 ;RESTORE R2
684 003520 013703 001266 MOV SAVR3, R3 ;RESTORE R3
685 003524 013704 001270 MOV SAVR4, R4 ;RESTORE R4
686 003530 013705 001272 MOV SAVR5, R5 ;RESTORE R5

```

```
687 003534 000002 RTI ;LEAVE
688
689 ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
690 ;-----
691
692 003536 104402 005104 ,CONVRT: TYPE ,MCRLF
693 003542 010046 ,CONVRT: MOV R0,-(SP)
694 003544 010146 MOV R1,-(SP)
695 003546 010346 MOV R3,-(SP)
696 003550 010446 MOV R4,-(SP)
697 003552 010546 MOV R5,-(SP)
698 003554 017601 000012 MOV #12(SP),R1
699 003560 062766 000002 000012 ADD #2,12(SP)
700 003566 012137 003742 MOV (R1)+,WRDCNT
701 003572 112137 003744 10: MOVB (R1)+,CHRCNT
702 003576 112137 003745 MOVB (R1)+,SPACNT
703 003602 013137 003746 MOV #0(R1)+,BINWRD
704 003606 013704 003746 20: MOV BINWRD,R4
705 003612 113705 003746 MOVB CHRCNT,R5
706 003616 012700 005562 MOVB #TEMP,R0
707 003622 010403 30: MOV R4,R3
708 003624 042703 177770 BIC #177770,R3
709 003630 062703 000060 ADD #060,R3
710 003634 110320 MOVB R3,(R0)+
711 003636 000241 CLC
712 003640 006004 ROR R4
713 003642 000241 CLC
714 003644 006004 ROR R4
715 003646 000241 CLC
716 003650 006004 ROR R4
717 003652 005305 DEC R5
718 003654 001362 BNE 30
719 003656 012703 005624 MOV #MDATA,R3
720 003662 114023 40: MOVB -(R0),(R3)+
721 003664 105337 003744 DECB CHRCNT
722 003670 001374 BNE 40
723 003672 105737 003745 TSTB SPACNT
724 003676 001405 BEQ 60
725 003700 112723 50: MOVB #040,(R3)+
726 003704 105337 003745 DECB SPACNT
727 003710 001373 BNE 50
728 003712 105013 60: CLR B (R3)
729 003714 104402 005624 TYPE #MDATA
730 003720 005337 003742 DEC WRDCNT
731 003724 001322 BNE 10
732 003726 012605 MOV (SP)+,R5
733 003730 012606 MOV (SP)+,R4
734 003732 012603 MOV (SP)+,R3
735 003734 012601 MOV (SP)+,R1
736 003736 012600 MOV (SP)+,R0
737 003740 000002 RTI
738 003742 000000 WRDCNT: 0
739 003744 000000 CHRCNT: 0
740 003746 000000 SPACNT=CHRCNT+1
741 003746 000000 BINWRD: 0
742
```

```
743
744 ;TRAP DISPATCH SERVICE
745 ;ARGUMENT OF TRAP IS EXTRACTED
746 ;AND USED AS OFFSET TO OBTAIN POINTER
747 ;TO SELECTED SUBROUTINE
748
749 003750 011646 ,TRPSR: MOV (SP),-(SP) ;GET PC OF RETURN
750 003752 162716 000002 SUB #2,(SP) ;=PC OF TRAP
751 003756 017616 000000 MOV #0(SP),(SP) ;GET TRP
752 003762 006316 TRPOK: ASL (SP) ;MULTIPLY TRAP ARG BY 2
753 003764 042716 177001 BIC #177001,(SP) ;CLEAR UNWANTED BITS
754 003770 062716 001314 ADD #,TRPTAB,(SP) ;POINTER TO SUBROUTINE ADDRESS
755 003774 017616 000000 MOV #0(SP),(SP) ;SUBROUTINE ADDRESS
756 004000 000136 JMP #0(SP)+ ;GO TO SUBROUTINE
757
758 ;ERROR HANDLER
759 ;-----
760
761 004002 ,HLT:
762 004002 022737 177570 001202 CMP #177570,SWR ;IS THERE A REAL SWR?
763 004010 001411 BEQ 640 ;BR IF YES
764 004012 017746 175170 MOV #0KDBR,-(SP) ;SAVE KEYBOARD CHAR
765 004016 042716 000200 BIC #BIT7,(SP) ;CLEAR PARITY BIT
766 004022 122726 000007 CMPB #7,(SP)+ ;WAS IT CNTRL 'G' ?
767 004026 001002 BNE +6 ;BR IF NO
768 004030 004737 004640 JSR PC,SERV,G ;SERVICE 'CNTRL 'G''.
769 004034 032777 010000 175140 640: BIT #SW12,BSWR ;BELL ON ERROR?
770 004042 001406 BEQ XBX ;BR IF NO BELL
771 004044 105777 175140 TSTB #TPCSR ;TTY READY?
772 004050 100003 BPL XBX ;DON'T WAIT IF TTY NOT READY.
773 004052 112777 000207 175132 MOVB #207,STPDBR ;PUSH A BELL AT THE TTY.
774 004060 032777 020000 175114 XBX: BIT #SW13,BSWR ;DELETE ERROR PRINT OUT.
775 004066 001105 BNE HALTS ;BR IF NO PRINT OUT WANTED.
776 004070 021637 001234 CMP (SP),LSTERR ;WAS THIS ERROR FOUND LAST TIME?
777 004074 001404 BEQ 10 ;BR IF YES
778 004076 011637 001234 MOV (SP),LSTERR ;RECORD BEING HERE
779 004102 105037 001311 CLRB ERRFLG ;PREPARE HEADER
780 004106 104406 SAV05 ;SAVE ALL PROC REGISTERS
781 004110 011605 MOV (SP),R5 ;GET THE PC OF ERROR
782 004112 162705 000002 SUB #2,R5 ;GET ADDRESS OF TRAP CALL
783 004116 011504 MOV (R5),R4 ;GET HLT INSTRUCTION
784 004120 006304 ASL R4 ;MULT BY TWO
785 004122 061504 ADD (R5),R4 ;DOUBLE IT
786 004124 006304 ASL R4 ;MULT AGAIN
787 004126 042704 177001 BIC #177001,R4 ;CLEAR JUNK
788 004132 062704 033124 ADD #,ERRTAB,R4 ;GET POINTER
789 004136 012437 004252 MOV (R4)+,ERRMSG ;GET ERROR MESSAGE
790 004142 012437 004264 MOV (R4)+,DATAHD ;GET DATA HEADRER
791 004146 011437 004276 MOV (R4),DATABP ;GET DATA TABLE
792 004152 105737 001311 TSTB ERRFLG ;TYPE HEADREER
793 004156 001403 BEQ TYPMMSG ;BR IF YES
794 004160 005737 004276 TST DATABP ;DOES DATA TABLE EXIST?
795 004164 001040 BNE TYPDAT ;BR IF YES.
796 004166 104402 005104 TYPMMSG: TYPE ,MCRLF
797 004172 104402 005104 TYPE ,MCRLF
798 004176 005737 001220 TST LOCK
```

```

799 004202 001402 BEQ 18
800 004204 104402 TYPE ,MASTEK
801 004210 104402 005366 18: TYPE ,MTSTN
802 004214 104411 004374 CNVRT ,XTSTN ;SHOW IT
803 004220 104402 005454 TYPE ,MERRPC ;TYPE PC,
804 004224 104411 004366 CNVRT ,ERTAB0 ;SHOW IT
805 004230 104402 005104 TYPE ,MCRLF ;GIVE A CR/LF
806 004234 112737 177777 001311 MOVB #=1,ERRFLG ;NO MORE HEADER UNLESS NO DATA TABLE,
807 004242 005737 004252 TST ERRMSG ;IS THERE AN ERROR MESSAGE?
808 004246 001402 BEQ WRKO,FM ;BR IF NO.
809 004250 104402 TYPE ;TYPE
810 004252 000000 ERRMSG: 0 ; ERROR MESSAGE
811 004254 WRKO,FM: ;
812 004254 005737 004264 TST DATAHD ;DATA HEADER?
813 004260 001402 BEQ TYPDAT ;BR IF NO
814 004262 104402 TYPE ;TYPE
815 004264 000000 DATAHD: 0 ; DATA HEADER
816 004266 005737 004276 TYPDAT: TST DATABP ;DATA TABLE?
817 004272 001402 BEQ RESREG ;BR IF NO,
818 004274 104410 CNVRT ;SHOW
819 004276 000000 DATABP: 0 ; DATA TABLE
820 004300 104407 RESREG: RES05 ;RESTORE PROC REGISTERS
821 004302 005777 174674 HALTS: TST #SWR ;HALT ON ERROR?
822 004306 100005 BPL EXITER ;BR IF NO HALT ON ERROR
823 004310 010046 PUSHRO ;SAVE RO
824 004312 016000 000002 MOV 2(SP),R0 ;SHOW ERROR PC IN DATA LIGHTS
825 004316 000000 HALT ;HALT
826 004320 012600 POPRO ;GET RO
827 004322 005237 001232 EXITER: INC ERRCNT ;UPDATE ERROR COUNT
828 004326 032777 000400 174646 BIT #SW08,#SWR ;GOTO TOP OF TEST?
829 004334 001007 BNE 10 ;BR IF YES
830 004336 032777 002000 174636 BIT #SW10,#SWR ;GOTO NEXT TEST?
831 004344 001407 BEQ 26 ;BR IF NO
832 004346 013737 001216 MOV NEXT,RETURN ;SET FOR NEXT TEST
833 004354 012706 001200 18: MOV #STACK,SP ;RESET SP
834 004360 000177 174630 JMP #RETURN ;GOTO SPECIFIED TEST
835 004364 000002 ERTAB0: 1 ;RETURN
836 004366 000001 ;
837 004370 006 002 ,BYTE 6,2
838 004372 001276 SAVPC
839 004374 000001 XTSTN: 1
840 004376 003 002 ,BYTE 3,2
841 004400 001226 TSTNO
;ENTER HERE ON POWER FAILURE
;-----
842
843
844
845
846 004402 ,PFAIL:
847 004402 012737 004414 000024 MOV #RESTART,24 ;SET UP FOR POWER UP TRAP
848 004410 000000 HALT ;HALT ON POWER DOWN NORMAL
849 004412 000777 BR .
850
851 ;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED
852
853
854 004414 012737 004402 000024 RESTAR: MOV #,PFAIL,24 ;SET UP FOR POWER FAILURE

```

```

855 004422 012706 001200 MOV #STACK,SP ;RESET THE STACK POINTER
856 004426 005037 005562 CLR TEMP ;READY FOR TIMER
857 004432 005237 005562 INC TEMP ;PLUS ONE TO THE TIMER!
858 004436 001375 BNE ,=4 ;BR IF MORE TO GO
859 004440 104402 005107 TYPE ,MPFAIL ;TYPE THE MESSAGE
860 004444 104411 004470 CNVRT ,PFTAB ;TELL WHAT TEST TO RETURN TO.
861 004450 105037 001311 CLR ERRFLG ;START CLEAN
862 004454 005037 001234 CLR LSTERR ;*****
863 004460 104412 MSTCLR ;START CLEAN UP OF DEVICE
864 004462 104413 RAMCLR ;CLEAR IT ALL!
865 004464 000177 174524 JMP #RETURN ;START DOING THAT TEST AGAIN.
866 004470 000001 PFTAB: 1
867 004472 003 002 ,BYTE 3,2
868 004474 001226 TSTNO
869 004476 010046 ,DELAY: MOV R0,-(SP)
870 004500 013700 004514 MOV R0,R0
871 004504 005300 DEC R0
872 004506 001375 BNE ,=2
873 004510 012600 MOV (SP)+,R0
874 004512 000002 RTI
875 004514 000036 18: 30,
876
877 004516 ,RAMCLR:
878 004516 012777 004000 174636 MOV #MRESET,#DVSCR ;ISSUE A MASTER CLEAR
879 004524 010146 MOV R1,-(SP) ;SAVE R1 ON THE STACK
880 004526 010446 MOV R4,-(SP) ;SAVE R4 ON THE STACK
881 004530 013701 001372 MOV DVSR,R1 ;GET SECONDARY SEL. REG.
882 004534 013704 001376 MOV DVSR,R4 ;GET SECONDARY REGISTER ACCESS REG.
883 004540 005014 18: CLR (R4) ;ZERO THE SECONDARY REGISTER.
884 004542 062711 170361 ADD #*C<BIT11+BIT10+BIT9+BIT8+BIT7+BIT6+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0>+BIT0,(R1)
885 004546 001374 BNE 18
886 004550 012604 MOV (SP)+,R4 ;RESTORE R4
887 004552 012601 MOV (SP)+,R1 ;RESTORE R1
888 004554 000002 RTI
889
890 004556 ,MSTCLR:
891 004556 012777 004000 174576 MOV #MRESET,#DVSCR ;ISSUE MASTER CLEAR,
892 004564 000002 RTI
893
894 004566 ,ROMCLK:
895 004566 052777 000002 174566 BIS #BIT1,#DVSCR
896 004574 000002 RTI
897
898 004576 ,DATACLK:
899 004576 010046 MOV R0,-(SP)
900 004600 005000 CLR R0
901 004602 052777 000400 174560 BIS #BIT0,#DVLCR
902 004610 017737 174554 004636 18: MOV #DVLCR,38
903 004616 106037 004637 RORB 38+1
904 004622 103003 BCC 28
905 004624 005200 INC R0
906 004626 001370 BNE 18
907 004630 104000 HLT 0
908 004632 012600 28: MOV (SP)+,R0
909 004634 000002 RTI
910 004636 000001 38: ,BLKN 1

```

```

911
912 004640 032777 004000 174336 SERV,G: BIT #4000,0TKCSR ;RX BUSY?
913 004646 001374 BNE SERV,G ;BR IF YES
914 004650 017737 174326 005072 MOV 0SWR,908 ;SAVE (SWR),
915 004656 013777 005072 174316 18: MOV 908,0SWR ;
916 004664 104402 005052 TYPE ,898 ;
917 004670 104411 005064 CNVRT ,888 ;
918 004674 104402 005074 TYPE ,918 ;
919 004700 105777 174300 TSTB 0TKCSR ;WAIT FOR DONE,
920 004704 100375 BPL ,=4 ;
921 004706 017746 174274 MOV 0TKDBR,-(SP) ;
922 004712 042716 000200 BIC #BIT7,(SP) ;
923 004716 122726 000015 CMPB #15,(SP)+ ;
924 004722 001450 BEQ 58 ;
925 004724 005077 174252 CLR 0SWR ;
926 004730 105777 174254 28: TSTB 0TPCSR ;
927 004734 100375 BPL ,=4 ;
928 004736 016677 177776 174246 MOV -2(SP),0TPDBR ;
929 004744 000241 CLC ;
930 004746 006177 174230 ROL 0SWR ;
931 004752 006177 174224 ROL 0SWR ;
932 004756 006177 174220 ROL 0SWR ;
933 004762 103735 BCS 18 ;ERROR
934 004764 026627 177776 000060 CMP -2(SP),#60 ;
935 004772 002731 BLT 18 ;
936 004774 026627 177776 000067 CMP -2(SP),#67 ;
937 005002 003325 BGT 18 ;
938 005004 042766 177770 177776 BIC #'C<7>,-2(SP) ;
939 005012 056677 177776 174162 BIS -2(SP),0SWR ;
940 005020 105777 174160 TSTB 0TKCSR ;
941 005024 100375 BPL ,=4 ;
942 005026 017746 174154 MOV 0TKDBR,-(SP) ;
943 005032 042716 000200 BIC #BIT7,(SP) ;
944 005036 122726 000015 CMPB #15,(SP)+ ;
945 005042 001332 BNE 28 ;
946 005044 104402 005104 58: TYPE ,MCRLF ;
947 005050 000207 RTS PC ;
948
949 005052 020377 051450 051127 898: .ASCIZ <377>? (SWR)=/?
950 005060 036451 000057
951 .EVEN
952 005064 000001 888: 1
953 005066 006 000 .BYTE 6,0
954 005070 005072 908: 908
955 005072 000000 908: .WORD 0
956 005074 036457 000057 918: .ASCIZ ?/?
957 .EVEN
958 005100 020040 000077 MQM: .ASCIZ / ?/
(2) 005104 005015 000 MCRLF: .ASCIZ <15><12>
(2) 005107 377 053520 020122 MPPFAIL: .ASCIZ <377>/PWR FAILED, RESTART AT TEST /
(2) 005145 377 047105 020104 NEPASS: .ASCIZ <377>/END PASS DZDVA-B /
(2) 005171 377 000122 MR: .ASCIZ <377>/R/
(2) 005174 050377 047522 051107 MERR2: .ASCIZ <377>/PROGRAM INDICATES NO DEVICES PRESENT./
(2) 005243 377 047111 052523 MERR3: .ASCIZ <377>/INSUFFICIENT DATA/
(2) 005267 377 042524 052123 MTSTPC: .ASCIZ <377>/TEST PC-/
(2) 005301 377 047514 045503 MLOCK: .ASCIZ <377>/LOCK ON SELECTED TEST/

```

```

(2) 005330 051503 035122 000040 MCSR: .ASCIZ /CBR1 /
(2) 005336 042526 035103 000040 MVEC: .ASCIZ /VEC1 /
(2) 005344 040520 051523 051505 MPASS: .ASCIZ /PASSES: /
(2) 005355 105 051122 051117 MERR: .ASCIZ /ERRORS: /
(2) 005366 042524 052123 047040 MTSTN: .ASCIZ /TEST NO: /
(2) 005400 000052 MASTE: .ASCIZ /*/
(2) 005402 051777 052105 051440 MNEW: .ASCIZ <377>/SET SWITCH REG TO DV11'S DESIRED ACTIVE./
(2) 005454 041520 020072 000 MERRPC: .ASCIZ /PC1 /
(2) 005461 377 040515 020120 XHEAD: .ASCIZ <377>/MAP OF DV11 STATUS/<377>
(2) .EVEN
(2) 005506 000002 XSTAT: 2
959 005510 006 003 .BYTE 6,3
960 005512 001246 TEMP1
961 005514 006 002 .BYTE 6,2
962 005516 001250 TEMP2
963 .EVEN
964
965 ;BUFFERS FOR INPUT-OUTPUT
966
967 005520 000000 INBUF: 0
968 005562 ., +40
969 005562 000000 TEMP: 0
970 005624 ., +40
971 005624 000000 MDATA: 0
972 005666 ., +40

```

```

973
974
975 ;ROUTINE USED TO "CYCLE" THROUGH UP TO EIGHT DV11'S
976 ;THIS ROUTINE SETS UP THE CONTROL ADDRESS FOR THE DIAGNOSTIC
977 ;AND RUNS THE SPECIFIED DV11'S, THIS ROUTINE *MUST*
978 ;BE RUN FIRST BEFORE ENTERING THE DIAGNOSTIC FOR THE
979 ;SETUP NECESSARY,
980 ;
981
982 005666 105737 001300 CYCLE: TSTB DVACTV ;ARE ANY DV11'S TO BE TESTED?
983 005672 001004 BNE 18 ;BR IF OK,
984 005674 104402 005174 TYPE ,MERR2 ;NO DV11'S SELECTED!!
985 005700 000000 HALT ;STOP THE SHOW,
986 005702 000776 BR ,=2 ;DISQUALIFY CONT, SW,
987 005704 133737 001304 001300 18: BITB RUN,DVACTV ;IS THIS ONE "ACTIVE"
988 005712 001020 BNE 28 ;BR IF GOOD ONE FOUND,
989 005714 000241 CLC ;CLEAR PROC, CARRY BIT,
990 005716 106137 001304 ROLB RUN ;UPDATE POINTER
991 005722 105537 001304 ADCB RUN ;CATCH CARRY FROM RUN
992 005726 062737 000024 001306 ADD #24,CREAM ;UPDATE ADDRESS POINTER,
993 005734 022737 001740 001306 CMP #DV,END,CREAM
994 005742 001360 BNE 18 ;KEEP GOING; NOT ALL TESTED FOR,
995 005744 012737 001500 001306 MOV #DV,MAP,CREAM ;RESET ADDRESS POINTER,
996 005752 000754 BR 18 ;KEEP LOOKING FOR ACTIVE DV11
997 005754 000241 28: CLC ;CLEAR PROC, CARRY,
998 005756 106137 001304 ROLB RUN ;UPDATE POINTER,
999 005762 105537 001304 ADCB RUN ;CATCH CARRY,
1000 005766 013700 001306 MOV CREAM,R0 ;GET ADDRESS POINTER,
1001 005772 062737 000024 001306 ADD #24,CREAM ;UPDATE,
1002 006000 022737 001740 001306 CMP #DV,END,CREAM
1003
1004 006006 001003 BNE 38 ;ALL DONE?
1005 006010 012737 001500 001306 MOV #DV,MAP,CREAM ;BR IF NO,
1006 006016 012037 001352 38: MOV (R0)+,DVSCR ;RESTORE POINTER,
1007 006022 012037 001352 MOV (R0)+,DVRVEC ;LOAD SYSTEM CTRL, REG
1008 006026 012037 001416 MOV (R0)+,L00,03 ;LOAD VECTOR
1009 006032 012037 001426 MOV (R0)+,L00,03 ;GET LINE PARAMETERS, 00-03
1010 006036 012037 001420 MOV (R0)+,SYNC2A ;
1011 006042 012037 001430 MOV (R0)+,L04,07 ; 04-07
1012 006046 012037 001422 MOV (R0)+,L00,11 ;
1013 006052 012037 001432 MOV (R0)+,SYNC2C ; 08-11
1014 006056 012037 001424 MOV (R0)+,L12,15 ; 12-15
1015 006062 012037 001434 MOV (R0)+,SYNC2D ;
1016 006066 012700 000002 MOV #2,R0 ;SAVE CORE THIS WAY!
1017 006072 013737 001362 001364 MOV DVSCR,DVSCRH ;GET SYS CTRL, REG HIGH BYTE,
1018 006100 005237 001364 INC DVSCRH ;GET IT,
1019 006104 013737 001364 001366 MOV DVSCRH,DVRIC ;GET NXT REC, CHAR REG,
1020 006112 005237 001366 INC DVRIC ;GET IT
1021 006116 013737 001366 001370 MOV DVRIC,DVLCR ;GET LN, PAR,REG,
1022 006124 060037 001370 ADD R0,DVLCR ;GET IT
1023 006130 013737 001370 001372 MOV DVLCR,DVRSR ;GET SEC, REG, SEL, REG,
1024 006136 060037 001372 ADD R0,DVRSR ;GET IT
1025 006142 013737 001372 001374 MOV DVRSR,DVRSRH ;GET HIGH BYTE,
1026 006150 005237 001374 INC DVRSRH ;GET IT
1027 006154 013737 001374 001376 MOV DVRSRH,DVSRA ;SEC, REG, ACCESS,
1028 006162 005237 001376 INC DVSRA ;GET IT

```

```

1029 006166 013737 001376 001400 MOV DVSRA,DVSFR ;SPEC, FUN, REG,
1030 006174 060037 001400 ADD R0,DVSFR ;
1031 006200 013737 001400 001402 MOV DVSR,DVNSR ;NPR STAT, REG,
1032 006206 060037 001402 ADD R0,DVNSR ;
1033 006212 013737 001402 001404 MOV DVNSR,RESV16 ;RESERVED REG
1034 006220 060037 001404 ADD R0,RESV16 ;
1035
1036 006224 013737 001352 001354 MOV DVRVEC,DVRLVL ;PTY LVL
1037 006232 060037 001354 ADD R0,DVRLVL ;
1038 006236 013737 001354 001356 MOV DVRLVL,DVTVEC ;TX VEC
1039 006244 060037 001356 ADD R0,DVTVEC ;
1040 006250 013737 001356 001360 MOV DVTVEC,DVTLVL ;TX LVL
1041 006256 060037 001360 ADD R0,DVTLVL ;
1042
1043 006262 012700 001416 MOV #L00,03,R0 ;LOAD STAUS 00-03
1044 006266 012701 001406 MOV #MASK,A,R1 ;PREPARE MASK,
1045 006272 012702 001412 MOV #CLK,A,R2 ;PREPARE CLOCKS
1046 006276 004737 006516 JSR PC,FX,00 ;GO AND CALCULATE CONFIGURATION,
1047
1048 006302 012700 001420 MOV #L04,07,R0 ;LOAD STAUS 00-03
1049 006306 012701 001407 MOV #MASK,B,R1 ;PREPARE MASK,
1050 006312 012702 001413 MOV #CLK,B,R2 ;PREPARE CLOCKS
1051 006316 004737 006516 JSR PC,FX,00 ;GO AND CALCULATE CONFIGURATION,
1052
1053 006322 012700 001422 MOV #L08,11,R0 ;LOAD STAUS 00-03
1054 006326 012701 001410 MOV #MASK,C,R1 ;PREPARE MASK,
1055 006332 012702 001414 MOV #CLK,C,R2 ;PREPARE CLOCKS
1056 006336 004737 006516 JSR PC,FX,00 ;GO AND CALCULATE CONFIGURATION,
1057
1058 006342 012700 001424 MOV #L12,15,R0 ;LOAD STAUS 00-03
1059 006346 012701 001411 MOV #MASK,D,R1 ;PREPARE MASK,
1060 006352 012702 001415 MOV #CLK,D,R2 ;PREPARE CLOCKS
1061 006356 004737 006516 JSR PC,FX,00 ;GO AND CALCULATE CONFIGURATION,
1062 006362 032777 000002 172612 BIT #SW01,0SWR
1063 006370 001445 BEQ 78
1064 006372 48: TST #42
1065 006372 005737 000042 BNE 78
1066 006376 001042 TYPE ,MCRLF
1067 006400 104402 005104 INSTR
1068 006404 104403 MTSTN
1069 006406 005366 PARAM
1070 006410 104405 1
1071 006412 000001 1000
1072 006414 001000 TSTNO
1073 006416 001226 0
1074 006420 000 ,BYTE
1075 006421 001 ,BYTE
1076 006422 012700 007256 MOV #TST1,R0
1077 006426 022710 58: CMP (PC)+,(R0)
1078 006430 012737 MOV (PC)+,0(PC)+
1079 006432 001015 BNE 58
1080 006434 023760 001226 000002 CMP TSTNO,2(R0)
1081 006442 001011 BNE 58
1082 006444 022760 001226 000004 CMP #TSTNO,4(R0)
1083 006452 001005 BNE 58
1084 006454 010037 001214 MOV R0,RETURN

```

```

1085 006460 104402 005104 TYPE ,MCRFLF
1086 006464 000412 BR 00
1087 006466 005720 60: TST (R0)+
1088 006470 020027 031174 CMP R0,$TLAST+10
1089 006474 001354 BNE 56
1090 006476 104402 005100 TYPE ,MQM
1091 006502 000733 BR 48
1092 006504 012737 007256 001214 70: MOV $TST1,RETURN ;PREPARE RETURN ADDRESS
1093 006512 000177 172476 80: JMP @RETURN ;GO START TESTING.
1094
1095 006516 011003 FIX,00: MOV (R0),R3 ;GET PARAMETERS.
1096 006520 042703 176377 BIC *C<1400>,R3 ;CLEAR JUNK.
1097 006524 005703 TST R3 ;TEST FOR EIGHT BITS.
1098 006526 001004 BNE 108 ;BR IF NOT 8 BITS.
1099 006530 105011 CLR R1 ;SET
1100 006532 112712 000010 MOV B,,(R2) ;
1101 006536 000424 BR 48
1102 006540 022703 000400 10: CMP #400,R3 ;CHECK FOR SEVEN BITS.
1103 006544 001005 BNE 28 ;BR IF NOT 7 BITS.
1104 006546 112711 000200 MOV B,(R1) ;
1105 006552 112712 000007 MOV B,(R2) ;
1106 006556 000414 BR 48
1107 006560 022703 001000 20: CMP #1000,R3 ;CHECK FOR SIX BITS.
1108 006564 001005 BNE 38 ;BR IF NOT SIX BITS.
1109 006566 112711 000300 MOV B,(R1) ;
1110 006572 112712 000006 MOV B,(R2) ;
1111 006576 000404 BR 48
1112 006600 112711 000340 30: MOV #340,(R1) ;IF NONE OF THE ABOVE, MUST BE 5 BITS.
1113 006604 112712 000005 MOV B,(R2) ;
1114 006610 032710 040000 40: BIT $PARBIT,(R0) ;PARITY ENABLED?
1115 006614 001401 BEQ 58 ;IF =0, THEN NO PARITY.
1116 006616 105212 INCB (R2) ;PLUS ONE TO THE CLOCK!
1117 006620 000207 50: RTS PC ;
1118
1119 ;*ROUTINE USED TO "AUTO SIZE" THE DV11
1120 ;*CSR AND VECTOR.
1121 ;*NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
1122 ;* ADDRESS RANGE (175000:175400)
1123 ;* AND THE VECTOR MAY BE ANY WHERE IN THE
1124 ;* FLOATING VECTOR RANGE (300:770)
1125 ;*
1126
1127 006622 AUTO,SIZE: RESET
1128 006622 000005 CSRMAP: MOV #DV,MAP,R2 ;INSURE A BUS INIT.
1129 006624 012702 001500 CLR (R2)+ ;LOAD MAP POINTER.
1130 006630 005022 10: CMP #DV,END,R2 ;ZERO ENTIRE MAP
1131 006632 022702 001740 BNE 18 ;ALL DONE?
1132 006636 001374 CLR B ;BR IF NO
1133 006640 105037 001301 CLRB DVNUM ;SET OCTAL NUMBER OF DV11'S TO 0
1134 006644 012702 001500 MOV #DV,MAP,R2
1135 006650 012701 175000 MOV #175000,R1 ;SET FOR FIRST ADDRESS TO BE TESTED
1136 006654 012737 007074 000004 MOV #68,#4 ;SET FOR NON-EXISTANT DEVICE TIME OUT
1137 006662 005711 20: TST (R1) ;IF DV11 DVSCR S/B 0
1138 006664 001037 BNE 38 ;IF NO DEV ; TRAP TO 4. IF NO BIT 8 THEN NO DV11
1139 006666 022761 177777 000012 CMP #177777,12(R1) ;IF DV11 THEN DVSPR S/B ALL 1'S ON INIT!
1140 006674 001033 BNE 38 ;BR IF NOT DV11
  
```

```

1141 006676 005761 000016 TST 16(R1) ;IF DV11 THEN RESV16 S/B ALL 0'S
1142 006702 001030 BNE 38 ;BR IF NOT DV11
1143 ;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DV11 CSR ADDRESS.
1144 006704 010122 MOV R1,(R2)+ ;STORE CSR IN CORE TABLE.
1145 006706 005722 TST (R2)+ ;POP OVER VECTOR STORE AREA
1146 006710 052722 000226 BIS #226,(R2)+ ;SET LINE CARD 1 STAT AND SYNC
1147 006714 052722 000062 BIS #62,(R2)+ ;
1148 006720 052722 000226 BIS #226,(R2)+ ;SET LINE CARD 2 STAT AND SYNC
1149 006724 052722 000062 BIS #62,(R2)+ ;
1150 006730 052722 000226 BIS #226,(R2)+ ;SET LINE CARD 3 STAT AND SYNC
1151 006734 052722 000062 BIS #62,(R2)+ ;
1152 006740 052722 000226 BIS #226,(R2)+ ;SET LINE CARD 4 STAT AND SYNC
1153 006744 052722 000062 BIS #62,(R2)+ ;
1154 006750 105237 001301 INCB DVNUM ;UPDATE DEVICE COUNTER
1155 006754 122737 000010 001301 CMPB #10,DVNUM ;ARE MAX. NO. OF DEV FOUND?
1156 006762 001405 BEQ 1008 ;YES DON'T LOOK FOR ANY MORE.
1157 006764 062701 000010 30: ADD #10,R1 ;UPDATE CSR POINTER ADDRESS
1158 006770 022701 175400 CMP #175400,R1
1159 006774 001332 BNE 28 ;BR IF MORE ADDRESS TO CHECK.
1160 006776 012722 177777 1000: MOV #177777,(R2)+ ;TERMINATER.
1161 007002 105037 001300 CLRB DVACTV
1162 007006 105737 001301 TSTB DVNUM ;WERE ANY DV11'S FOUND AT ALL?
1163 007012 001423 BEQ 58 ;ERROR AUTO SIZER FOUND NO DV11'S IN THIS SYS.
1164 007014 113701 001301 MOV DVNUM,R1
1165 007020 110137 001303 MOV R1,SAVNUM ;SAVE NUMBER OF DEVICES
1166 007024 000241 40: CLC ;
1167 007026 106137 001300 ROLB DVACTV ;GENERATE ACTIVE REGISTER OF DEVICES.
1168 007032 105237 001300 DVACTV ;SET THE BIT
1169 007036 005301 DEC R1
1170 007040 001371 BNE 48 ;BR IF MORE TO GENERATE
1171 007042 012737 000006 000004 MOV #6,#4 ;RESTORE TRAP VECTOR
1172 007050 113737 001300 001302 MOV DVACTV,SAVACT ;SAVE ACTIVE REGISTER
1173 007056 000137 007102 JMP VECMAP ;GO FIND THE VECTOR NOW.
1174 007062 104402 005174 50: TYPE ,MERR2 ;NOTIFY OPR THAT NO DV11'S FOUND.
1175 007066 005000 CLR R0 ;MAKE DATA LIGHTS ZERO
1176 007070 000000 HALT ;STOP THE SHOW
1177 007072 000776 BR ,-2 ;DISABLE CONT. SW.
1178 007074 012716 006764 60: MOV #38,(6P) ;ENTERED BY NON-EXISTANT TIME-OUT.
1179 007100 000002 RTI ;RETURN TO MAINSTREAM
1180
1181 007102 012737 000340 000022 VECMAP: MOV #340,#22
1182 007110 012737 007232 000020 MOV #48,#20 ;SET IOT TRAP VECTOR
1183 007116 012702 001500 MOV #DV,MAP,R2 ;SET SOFTWARE POINTER
1184 007122 012700 000300 MOV #300,R0 ;FLOATING VECTORS START HERE.
1185 007126 012701 000302 MOV #302,R1 ;PC OF IOT INSTR.
1186 007132 010120 10: MOV R1,(R0)+ ;START FILLING VECTOR AREA
1187 007134 012721 000004 MOV #4,(R1)+ ;WITH ,+2; IOT
1188 007140 022021 CMP (R0)+,(R1)+ ;ADD 2 TO R0 +R1
1189 007142 020127 001000 CMP R1,#1000
1190 007146 101771 BLOS 18 ;BR IF MORE TO FILL
1191 007150 113737 001300 001246 20: MOV DVACTV,TEMP1 ;STORE TEMPORALLY
1192 007156 006037 001246 ROR TEMP1 ;BRING OUT A BIT
1193 007162 103034 BCC 58 ;BR IF ALL DONE
1194 007164 005037 177776 CLR PS ;ZERO CPU PRIO
1195 007170 012772 001300 000000 MOV #BIT9+BIT7+BIT6,(R2)
1196 007176 005000 CLR R0 ;ATTEMPT TO FORCE AN INTERRUPT
  
```

```

1197 007200 005200      INC      R0      ;STALL
1198 007202 001376      BNE      #-2      ;
1199 007204 052762 000300 000002  BIS      #300,2(R2) ; FOR TIME TO INTERRUPT
1200 007212 042772 176777 000000 38:  BIC      #7<BIT9>,0(R2) ;NO INTERRUPT ASSUME 300 AND FIX DV11 LATER
1201 007220 005072 000000      CLR      0(R2)
1202 007224 062702 000024      ADD      #24,R2 ;POP SOFTWARE POINTER
1203 007230 000752      BR       28      ;KEEP GOING
1204 007232 051662 000002 48:  BIS      (SP),2(R2) ;GET VECTOR ADDRESS
1205 007236 042762 000007 000002  BIC      #7,2(R2) ;CLEAR JUNK
1206 007244 022626      CMP      (SP)+,(SP)+ ;POP IOT JUNK OFF STACK
1207 007246 012716 007212      MOV      #36,(SP) ;SET FOR RETURN
1208 007252 000002      RTI
1209 007254 000207      RTS      PC      ;ALL DONE WITH "AUTO SIZING"
1210
    
```

```

1211 ;***** TEST 1 *****
1212 ;*VERIFY THAT ADDRESSING DEVICE DOES *NOT* CAUSE
1213 ;*A TIME-OUT TRAP,
1214 ;*****
1215
1216 ; TEST 1
1217 ;-----
1218 007256 012737 000001 001226 TST1:  MOV      #1,TSTNO
1219 007264 012737 007366 001216      MOV      #TST2,NEXT
1220 007272 012737 007324 001220      MOV      #1,LOCK
1221 007300 012700 000010      MOV      #8,R0 ;SET FOR MAX, 8 PRI, REGISTERS
1222 007304 013701 001362      MOV      DVSCR,R1 ;GET FIRST PRI, ADDRESS
1223 007310 012737 007360 000004      MOV      #28,4 ;SET FOR TIME-OUT TRAP,
1224 007316 012737 000340 000006      MOV      #340,6 ;SAFE GUARD,
1225 007324 005711 18:  TST      (R1) ;REFERENCE THE ADDRESS,
1226 007326 000240      NOP ;STALL
1227 007332 000240      NOP ;
1228 007332 104401      SCOP1   ; IF SW09=1; GO TO 18
1229 007334 062701 000002      ADD      #2,R1 ;UPDATE TO NEXT ADDRESS,
1230 007340 005300      DEC      R0 ;ARE ALL ADDRESS CHECKED?
1231 007342 001370      BNE     18 ;BR IF NO,
1232 007344 012737 000006 000004      MOV      #6,4 ;RESET TRAP ZONE,
1233 007352 005037 000006      CLR     0*6 ;
1234 007356 104400      SCOPE   ;SCOPE THIS TEST
1235 007360 011602 28:  MOV      (SP),R2 ;SAVE THE TRAP PC
1236 007362 104001      HLT     1 ;REPORT TIME-OUT TRAP
1237 007364 000002      RTI    ;RETURN TO MAIN PROGRAM
1238
1239
1240 ;***** TEST 2 *****
1241 ;*PRIMARY REGISTER ADDRESSING TEST
1242 ;*LOAD EACH PRIMARY REGISTER WITH A
1243 ;*DIFFERENT NUMBER AND VERIFY EACH
1244 ;*WAS INDIVIDUALLY ADDRESSED,
1245 ;*****
1246
1247 ; TEST 2
1248 ;-----
1249 007366 012737 000002 001226 TST2:  MOV      #2,TSTNO
1250 007374 012737 007620 001216      MOV      #TST3,NEXT
1251 007402 012737 007436 001220      MOV      #1,LOCK
1252 007410 012700 007600      MOV      #38,R0 ;SET DATA TABLE POINTER
1253 007414 013703 001362      MOV      DVSCR,R3 ;SET DV POINTER
1254 007420 005013      CLR     (R3) ;START REG AT ZERO
1255 007422 005077 171744      CLR     0DVSRS ;ZERO SEC, REG SEL,
1256 007426 005077 171744      CLR     0DVSRA ;ZERO SEC REG ACCESS
1257 007432 012702 000010 18:  MOV      #8,,R2 ;SET FOR EIGHT PRIMARY REGISTERS,
1258 007436 011005      MOV      (R0),R5 ;PUT DATA INTO EXPECTED
1259 007440 010513      MOV      R5,(R3) ;WRITE EXPECTED INTO DV REGISTER
1260 007442 011304      MOV      (R3),R4 ;READ REGISTER INTO FOUND LOC
1261 007444 020504      CMP     R5,R4 ;DOES EXPECTED=RECEIVED?
1262 007446 001401      BEQ     648 ;BR IF YES
1263 007450 104003 64:  HLT     3 ;THIS IS A DATA ERROR *NOT* A DUEL ADDRESSING ERROR, NOT
1264 007452 104401 64:  SCOPE1 ;SW09=1?
1265 007454 022023      CMP     (R0)+,(R3)+ ;POP DATA POINTERS AND HRDW POINTER
1266 007456 020337 001402      CMP     R3,DVNSR ;DON'T DO THE DVNSR!
    
```

```

1267 007462 001002      BNE      48      ;BR IF NOT DVNSR
1268 007464 022320      CMP      (R3)+,(R0)+ ;POP POINTERS AROUND DVNSR
1269 007466 005302      DEC      R2      ;UPDATE REGISTER COUNTER
1270 007470 020337 001370 48:  CMP      R3,DVLCR  ;DON'T DO THE DVLCR!
1271 007474 001002      BNE      66      ;BR IF NOT THE DVLCR
1272 007476 022320      CMP      (R3)+,(R0)+ ;POP POINTERS AROUND THE DVLCR
1273 007500 005302      DEC      R2      ;UPDATE THE REGISTER COUNTER
1274 007502 005302 68:  DEC      R2      ;DITTO
1275 007504 001354      BNE      18      ;BR IF MORE TO GO
1276
;CHECK DUEL ADDRESSING,.....
1277 007506 012700 007600  MOV      #38,R0      ;SET DATA POINTER
1278 007512 013703 001362  MOV      DVSCR,R3    ;SET HRDW POINTER
1279 007516 012737 007530 001220  MOV      #28,LOCK    ;SET IF SW09=1
1280 007524 012702 000010  MOV      #8,,R2      ;SET EIGHT PRIMARY REGISTERS
1281 007530 011005 28:  MOV      (R0),R5     ;LOAD DATA INTO EXPECTED
1282 007532 011304      MOV      (R3),R4     ;READ THE DV REGISTER
1283 007534 020504      CMP      R5,R4      ;DOES THE DATA COMPARE
1284 007536 001401      BEQ      658        ;BR IF OK
1285 007540 104003      HLT      3          ;NOW THIS WAS A DUEL ADDRESSING ERROR,
1286 007542 104401 658:  SCOP1      ;SW09=17
1287 007544 022023      CMP      (R0)+,(R3)+ ;POP POINTERS
1288 007546 020337 001402  CMP      R3,DVNSR    ;DON'T DO THE DVNSR
1289 007552 001002      BNE      58        ;BR IF NOT DVNSR
1290 007554 022320      CMP      (R3)+,(R0)+ ;POP POINTERS
1291 007556 005302      DEC      R2        ;SET REG COUNTER
1292 007560 020337 001370 58:  CMP      R3,DVLCR    ;DON'T DO THE DVLCR
1293 007564 001002      BNE      78        ;BR IF NOT DVLCR
1294 007566 022320      CMP      (R3)+,(R0)+ ;POP POINTERS
1295 007570 005302      DEC      R2        ;SET REG POINTER
1296 007572 005302 78:  DEC      R2        ;DITTO
1297 007574 001355      BNE      28        ;BR IF MORE TO GO
1298 007576 104400      SCOPE      ;SCOPE THIS TEST
1299 007600 000010 38:  ,WORD 000010      ;DVSCR
1300 007602 000000      ,WORD 000000      ;DVRIC
1301 007604 000000      ,WORD SKIP        ;DVLCR
1302 007606 001400      ,WORD 001400      ;DVSR5
1303 007610 000300      ,WORD 000300      ;DVSR4
1304 007612 100000      ,WORD 100000      ;DVSR3
1305 007614 000000      ,WORD SKIP        ;DVNSR
1306 007616 000060      ,WORD 000060      ;RESV16
1307
1308
;***** TEST 3 *****
;*SYSTEM CONTROL REGISTER READ/WRITE TEST.
;*SET BIT2, VERIFY BIT2 WAS SET.
;*CLEAR BIT2, VERIFY BIT2 WAS CLEARED.
;*****
1311
1312
; TEST 3
1313
1314
1315
1316
;-----
1317 007620 012737 000003 001226 TST3:  MOV      #3,TSTNO
1318 007626 012737 007674 001216  MOV      #TST4,NEXT
1319 007634 013703 001362      MOV      DVSCR,R3    ;SET REGISTER TO BE TESTED.
1320 007640 012705 000004      MOV      #BIT2,R5     ;SET "EXPECTED "
1321 007644 010513      MOV      R5,(R3)     ;WRITE THE REGISTER.
1322 007646 011304      MOV      (R3),R4     ;READ THE REGISTER,

```

```

1323 007650 020504      CMP      R5,R4      ;R5=GOOD; R4=UNKNOWN,
1324 007652 001401      BEQ      18        ;ARE THEY THE SAME?
1325 007654 104003      HLT      3          ;COMPARISON ERROR.
1326 007656 040513 18:  BIC      R5,(R3)     ;CLEAR BIT2
1327 007660 011304      MOV      (R3),R4     ;READ THE REGISTER.
1328 007662 005005      CLR      R5          ;SET "EXPECTED"
1329 007664 020504      CMP      R5,R4      ;R5=GOOD; R4=?
1330 007666 001401      BEQ      28        ;BR IF OK
1331 007670 104003      HLT      3          ;COMPARISON ERROR
1332 007672 104400 28:  SCOPE      ;SCOPE THIS TEST
1333
1334
;***** TEST 4 *****
;*SYSTEM CONTROL REGISTER READ/WRITE TEST.
;*SET BIT3, VERIFY BIT3 WAS SET.
;*CLEAR BIT3, VERIFY BIT3 WAS CLEARED.
;*****
1337
1338
; TEST 4
1339
1340
;-----
1341
1342
1343 007674 012737 000004 001226 TST4:  MOV      #4,TSTNO
1344 007702 012737 007750 001216  MOV      #TST5,NEXT
1345 007710 013703 001362      MOV      DVSCR,R3    ;SET REGISTER TO BE TESTED.
1346 007714 012705 000010  MOV      #BIT3,R5     ;SET "EXPECTED "
1347 007720 010513      MOV      R5,(R3)     ;WRITE THE REGISTER.
1348 007722 011304      MOV      (R3),R4     ;READ THE REGISTER.
1349 007724 020504      CMP      R5,R4      ;R5=GOOD; R4=UNKNOWN,
1350 007726 001401      BEQ      18        ;ARE THEY THE SAME?
1351 007730 104003      HLT      3          ;COMPARISON ERROR.
1352 007732 040513 18:  BIC      R5,(R3)     ;CLEAR BIT3
1353 007734 011304      MOV      (R3),R4     ;READ THE REGISTER.
1354 007736 005005      CLR      R5          ;SET "EXPECTED"
1355 007740 020504      CMP      R5,R4      ;R5=GOOD; R4=?
1356 007742 001401      BEQ      28        ;BR IF OK
1357 007744 104003      HLT      3          ;COMPARISON ERROR
1358 007746 104400 28:  SCOPE      ;SCOPE THIS TEST
1359
1360
;***** TEST 5 *****
;*SYSTEM CONTROL REGISTER READ/WRITE TEST.
;*SET BIT4, VERIFY BIT4 WAS SET.
;*CLEAR BIT4, VERIFY BIT4 WAS CLEARED.
;*****
1363
1364
; TEST 5
1365
1366
;-----
1367
1368
1369 007750 012737 000005 001226 TST5:  MOV      #5,TSTNO
1370 007756 012737 010024 001216  MOV      #TST6,NEXT
1371 007764 013703 001362      MOV      DVSCR,R3    ;SET REGISTER TO BE TESTED.
1372 007770 012705 000020  MOV      #BIT4,R5     ;SET "EXPECTED "
1373 007774 010513      MOV      R5,(R3)     ;WRITE THE REGISTER.
1374 007776 011304      MOV      (R3),R4     ;READ THE REGISTER.
1375 010000 020504      CMP      R5,R4      ;R5=GOOD; R4=UNKNOWN,
1376 010002 001401      BEQ      18        ;ARE THEY THE SAME?
1377 010004 104003      HLT      3          ;COMPARISON ERROR.
1378 010006 040513 18:  BIC      R5,(R3)     ;CLEAR BIT4

```



```
1379 010010 011304      MOV      (R3),R4      ;READ THE REGISTER,
1380 010012 005005      CLR      R5          ;SET "EXPECTED"
1381 010014 020504      CMP      R5,R4       ;R5=GOOD; R4=?
1382 010016 001401      BEQ     28           ;BR IF OK
1383 010020 104003      HLT     3            ;COMPARISON ERROR
1384 010022 104400      28:    SCOPE        ;SCOPE THIS TEST
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395 010024 012737 000006 001226 TST6:  MOV      #6,TSTNO
1396 010032 012737 010100 001216      MOV      #TST7,NEXT
1397 010040 013703 001362      MOV      DVSCR,R3     ;SET REGISTER TO BE TESTED,
1398 010044 012705 000040      MOV      #BITS,R5     ;SET "EXPECTED "
1399 010050 010513      MOV      R5,(R3)      ;WRITE THE REGISTER,
1400 010052 011304      MOV      (R3),R4      ;READ THE REGISTER,
1401 010054 020504      CMP      R5,R4       ;R5=GOOD; R4=UNKNOWN,
1402 010056 001401      BEQ     18           ;ARE THEY THE SAME?
1403 010060 104003      HLT     3            ;COMPARISON ERROR,
1404 010062 040513      18:    BIC      R5,(R3)  ;CLEAR BITS
1405 010064 011304      MOV      (R3),R4      ;READ THE REGISTER,
1406 010066 005005      CLR      R5          ;SET "EXPECTED"
1407 010070 020504      CMP      R5,R4       ;R5=GOOD; R4=?
1408 010072 001401      BEQ     28           ;BR IF OK
1409 010074 104003      HLT     3            ;COMPARISON ERROR
1410 010076 104400      28:    SCOPE        ;SCOPE THIS TEST
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421 010100 012737 000007 001226 TST7:  MOV      #7,TSTNO
1422 010106 012737 010154 001216      MOV      #TST10,NEXT
1423 010114 013703 001362      MOV      DVSCR,R3     ;SET REGISTER TO BE TESTED,
1424 010120 012705 000100      MOV      #BITS,R5     ;SET "EXPECTED "
1425 010124 010513      MOV      R5,(R3)      ;WRITE THE REGISTER,
1426 010126 011304      MOV      (R3),R4      ;READ THE REGISTER,
1427 010130 020504      CMP      R5,R4       ;R5=GOOD; R4=UNKNOWN,
1428 010132 001401      BEQ     18           ;ARE THEY THE SAME?
1429 010134 104003      HLT     3            ;COMPARISON ERROR,
1430 010136 040513      18:    BIC      R5,(R3)  ;CLEAR BIT6
1431 010140 011304      MOV      (R3),R4      ;READ THE REGISTER,
1432 010142 005005      CLR      R5          ;SET "EXPECTED"
1433 010144 020504      CMP      R5,R4       ;R5=GOOD; R4=?
1434 010146 001401      BEQ     28           ;BR IF OK
```

```
1435 010150 104003      HLT     3            ;COMPARISON ERROR
1436 010152 104400      28:    SCOPE        ;SCOPE THIS TEST
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449 010154 012737 000010 001226 TST10: MOV      #10,TSTNO
1450 010162 012737 010250 001216      MOV      #TST11,NEXT
1451 010170 013703 001362      MOV      DVSCR,R3     ;SET REGISTER POINTER INTO R3
1452 010174 005005      CLR      R5          ;SET EXPECTED RESULT
1453 010176 012713 000200      MOV      #BIT7,(R3)   ;ATTEMPT TO SET BIT 7
1454 010202 011304      MOV      (R3),R4      ;READ BACK REGISTER
1455 010204 001401      BEQ     10           ;BIT 7 SHOULD NOT BE SET
1456 010206 104003      HLT     3            ;DVSCR NOT ALL 0'S
1457 010210 012705 001200      18:    MOV      #BIT7+BIT9,R5 ;SET BIT 7+BIT9 IN THE DVSCR
1458 010214 010513      MOV      R5,(R3)     ;
1459 010216 011304      MOV      (R3),R4      ;READ REGISTER
1460 010220 020504      CMP      R5,R4       ;IS BIT 9 AND BIT 7 SET?
1461 010222 001401      BEQ     20           ;BR IF OK
1462 010224 104003      HLT     3            ;DVSCR ERROR
1463 010226 042705 000200      28:    BIC      #BIT7,R5   ;CLEAR BIT 7
1464 010232 042713 000200      BIC      #BIT7,(R3)   ;DITTO
1465 010236 011304      MOV      (R3),R4      ;READ REGISTER
1466 010240 020504      CMP      R5,R4       ;COMPARE OK?
1467 010242 001401      BEQ     36           ;BR IF YES
1468 010244 104003      HLT     3            ;DVSCR ERROR
1469 010246 104400      38:    SCOPE        ;SCOPE THIS TEST
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480 010250 012737 000011 001226 TST11: MOV      #11,TSTNO
1481 010256 012737 010324 001216      MOV      #TST12,NEXT
1482 010264 013703 001362      MOV      DVSCR,R3     ;SET REGISTER TO BE TESTED,
1483 010270 012705 000400      MOV      #BIT8,R5     ;SET "EXPECTED "
1484 010274 010513      MOV      R5,(R3)      ;WRITE THE REGISTER,
1485 010276 011304      MOV      (R3),R4      ;READ THE REGISTER,
1486 010300 020504      CMP      R5,R4       ;R5=GOOD; R4=UNKNOWN,
1487 010302 001401      BEQ     18           ;ARE THEY THE SAME?
1488 010304 104003      HLT     3            ;COMPARISON ERROR,
1489 010306 040513      18:    BIC      R5,(R3)  ;CLEAR BITS
1490 010310 011304      MOV      (R3),R4      ;READ THE REGISTER,
```

```
1491 010312 005005 CLR R5 ;SET "EXPECTED"
1492 010314 020504 CMP R5,R4 ;R5=GOOD; R4=?
1493 010316 001401 BEQ 28 ;BR IF OK
1494 010320 104003 HLT 3 ;COMPARISON ERROR
1495 010322 104400 20: SCOPE ;SCOPE THIS TEST
1496
1497
1498 ;***** TEST 12 *****
1499 ;*SYSTEM CONTROL REGISTER READ/WRITE TEST,
1500 ;*SET BIT9, VERIFY BIT9 WAS SET,
1501 ;*CLEAR BIT9, VERIFY BIT9 WAS CLEARED,
1502 ;*****
1503
1504 ; TEST 12
1505 ;-----
1506 010324 012737 000012 001226 TST12: MOV #12,TSTNO
1507 010332 012737 010400 001216 MOV #TST13,NEXT
1508 010340 013703 MOV DVSCR,R3 ;SET REGISTER TO BE TESTED,
1509 010344 012705 MOV #BIT9,R5 ;SET "EXPECTED "
1510 010350 010513 MOV R5,(R3) ;WRITE THE REGISTER,
1511 010352 011304 MOV (R3),R4 ;READ THE REGISTER,
1512 010354 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
1513 010356 001401 BEQ 18 ;ARE THEY THE SAME?
1514 010360 104003 HLT 3 ;COMPARISON ERROR,
1515 010362 040513 10: BIC R5,(R3) ;CLEAR BIT9
1516 010364 011304 MOV (R3),R4 ;READ THE REGISTER,
1517 010366 005005 CLR R5 ;SET "EXPECTED"
1518 010370 020504 CMP R5,R4 ;R5=GOOD; R4=?
1519 010372 001401 BEQ 28 ;BR IF OK
1520 010374 104003 HLT 3 ;COMPARISON ERROR
1521 010376 104400 20: SCOPE ;SCOPE THIS TEST
1522
1523
1524 ;***** TEST 13 *****
1525 ;*SYSTEM CONTROL REGISTER READ/WRITE TEST,
1526 ;*SET BIT10, VERIFY BIT10 WAS SET,
1527 ;*CLEAR BIT10, VERIFY BIT10 WAS CLEARED,
1528 ;*****
1529
1530 ; TEST 13
1531 ;-----
1532 010400 012737 000013 001226 TST13: MOV #13,TSTNO
1533 010406 012737 010454 001216 MOV #TST14,NEXT
1534 010414 013703 MOV DVSCR,R3 ;SET REGISTER TO BE TESTED,
1535 010420 012705 MOV #BIT10,R5 ;SET "EXPECTED "
1536 010424 010513 MOV R5,(R3) ;WRITE THE REGISTER,
1537 010426 011304 MOV (R3),R4 ;READ THE REGISTER,
1538 010430 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
1539 010432 001401 BEQ 18 ;ARE THEY THE SAME?
1540 010434 104003 HLT 3 ;COMPARISON ERROR,
1541 010436 040513 10: BIC R5,(R3) ;CLEAR BIT10
1542 010440 011304 MOV (R3),R4 ;READ THE REGISTER,
1543 010442 005005 CLR R5 ;SET "EXPECTED"
1544 010444 020504 CMP R5,R4 ;R5=GOOD; R4=?
1545 010446 001401 BEQ 28 ;BR IF OK
1546 010450 104003 HLT 3 ;COMPARISON ERROR
```

```
1547 010452 104400 20: SCOPE ;SCOPE THIS TEST
1548
1549
1550 ;***** TEST 14 *****
1551 ;*SYSTEM CONTROL REGISTER READ/WRITE TEST,
1552 ;*SET BIT12, VERIFY BIT12 WAS SET,
1553 ;*CLEAR BIT12, VERIFY BIT12 WAS CLEARED,
1554 ;*****
1555
1556 ; TEST 14
1557 ;-----
1558 010454 012737 000014 001226 TST14: MOV #14,TSTNO
1559 010462 012737 010530 001216 MOV #TST15,NEXT
1560 010470 013703 MOV DVSCR,R3 ;SET REGISTER TO BE TESTED,
1561 010474 012705 MOV #BIT12,R5 ;SET "EXPECTED "
1562 010500 010513 MOV R5,(R3) ;WRITE THE REGISTER,
1563 010502 011304 MOV (R3),R4 ;READ THE REGISTER,
1564 010504 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
1565 010506 001401 BEQ 18 ;ARE THEY THE SAME?
1566 010510 104003 HLT 3 ;COMPARISON ERROR,
1567 010512 040513 10: BIC R5,(R3) ;CLEAR BIT12
1568 010514 011304 MOV (R3),R4 ;READ THE REGISTER,
1569 010516 005005 CLR R5 ;SET "EXPECTED"
1570 010520 020504 CMP R5,R4 ;R5=GOOD; R4=?
1571 010522 001401 BEQ 28 ;BR IF OK
1572 010524 104003 HLT 3 ;COMPARISON ERROR
1573 010526 104400 20: SCOPE ;SCOPE THIS TEST
1574
1575
1576 ;***** TEST 15 *****
1577 ;*SYSTEM CONTROL REGISTER READ/WRITE TEST,
1578 ;*SET BIT13, VERIFY BIT13 WAS SET,
1579 ;*CLEAR BIT13, VERIFY BIT13 WAS CLEARED,
1580 ;*****
1581
1582 ; TEST 15
1583 ;-----
1584 010530 012737 000015 001226 TST15: MOV #15,TSTNO
1585 010536 012737 010604 001216 MOV #TST16,NEXT
1586 010544 013703 MOV DVSCR,R3 ;SET REGISTER TO BE TESTED,
1587 010550 012705 MOV #BIT13,R5 ;SET "EXPECTED "
1588 010554 010513 MOV R5,(R3) ;WRITE THE REGISTER,
1589 010556 011304 MOV (R3),R4 ;READ THE REGISTER,
1590 010560 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
1591 010562 001401 BEQ 18 ;ARE THEY THE SAME?
1592 010564 104003 HLT 3 ;COMPARISON ERROR,
1593 010566 040513 10: BIC R5,(R3) ;CLEAR BIT13
1594 010570 011304 MOV (R3),R4 ;READ THE REGISTER,
1595 010572 005005 CLR R5 ;SET "EXPECTED"
1596 010574 020504 CMP R5,R4 ;R5=GOOD; R4=?
1597 010576 001401 BEQ 28 ;BR IF OK
1598 010600 104003 HLT 3 ;COMPARISON ERROR
1599 010602 104400 20: SCOPE ;SCOPE THIS TEST
1600
1601
1602 ;***** TEST 16 *****
```

```
1603 ;*SYSTEM CONTROL REGISTER READ/WRITE TEST,  
1604 ;*SET BIT3+BIT0, VERIFY BIT3+BIT0 WAS SET,  
1605 ;*CLEAR BIT3+BIT0, VERIFY BIT3+BIT0 WAS CLEARED,  
1606 ;!*****  
1607  
1608 ; TEST 16  
1609 ;-----  
1610 010604 012737 000016 001226 TST16: MOV #16,TSTNO  
1611 010612 012737 010660 001216 MOV #TST17,NEXT  
1612 010620 013703 001362 MOV DVSCR,R3 ;SET REGISTER TO BE TESTED,  
1613 010624 012705 000011 MOV #BIT3+BIT0,R5 ;SET "EXPECTED",  
1614 010630 010513 MOV R5,(R3) ;WRITE THE REGISTER,  
1615 010632 011304 MOV (R3),R4 ;READ THE REGISTER,  
1616 010634 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,  
1617 010636 001401 BEQ 16 ;ARE THEY THE SAME?  
1618 010640 104003 HLT 3 ;COMPARISON ERROR,  
1619 010642 040513 18: BIC R5,(R3) ;CLEAR BIT3+BIT0  
1620 010644 011304 MOV (R3),R4 ;READ THE REGISTER,  
1621 010646 005005 CLR R5 ;SET "EXPECTED"  
1622 010650 020504 CMP R5,R4 ;R5=GOOD; R4=?  
1623 010652 001401 BEQ 28 ;BR IF OK  
1624 010654 104003 HLT 3 ;COMPARISON ERROR  
1625 010656 104400 28: SCOPE ;SCOPE THIS TEST  
1626  
1627  
1628 ;***** TEST 17 *****  
1629 ;*TEST THAT BIT 15(NPR STATUS OVERFLOW INTERRUPT)  
1630 ;*CANNOT BE WRITTEN WHEN BIT 9 (SYSTEM MAINTAINCE)  
1631 ;*IS NOT SET,  
1632 ;*THEN VERIFY THAT BIT 15 CAN BE WRITTEN WHEN  
1633 ;*BIT 9 IS SET,  
1634 ;!*****  
1635  
1636 ; TEST 17  
1637 ;-----  
1638 010660 012737 000017 001226 TST17: MOV #17,TSTNO  
1639 010666 012737 010754 001216 MOV #TST20,NEXT  
1640 010674 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER INTO R3  
1641 010700 005005 CLR R5 ;SET EXPECTED RESULT  
1642 010702 012713 100000 MOV #BIT15,(R3) ;ATTEMPT TO SET BIT 15  
1643 010706 011304 MOV (R3),R4 ;READ BACK REGISTER  
1644 010710 001401 BEQ 18 ;BIT 15 SHOULD NOT BE SET  
1645 010712 104003 HLT 3 ;DVSCR NOT ALL 0'S  
1646 010714 012705 101000 18: MOV #BIT15+BIT9,R5 ;SET BIT 15+BIT9 IN THE DVSCR  
1647 010720 010513 MOV R5,(R3) ;  
1648 010722 011304 MOV (R3),R4 ;READ REGISTER  
1649 010724 020504 CMP R5,R4 ;IS BIT 9 AND BIT 15 SET?  
1650 010726 001401 BEQ 28 ;BR IF OK  
1651 010730 104003 HLT 3 ;DVSCR ERROR  
1652 010732 042705 100000 28: BIC #BIT15,R5 ;CLEAR BIT 15  
1653 010736 042713 100000 BIC #BIT15,(R3) ;DITTO  
1654 010742 011304 MOV (R3),R4 ;READ REGISTER  
1655 010744 020504 CMP R5,R4 ;COMPARE OK?  
1656 010746 001401 BEQ 38 ;BR IF YES  
1657 010750 104003 HLT 3 ;DVSCR ERROR  
1658 010752 104400 38: SCOPE ;SCOPE THIS TEST
```

```
1659 ;***** TEST 20 *****  
1660 ;*TEST THAT BIT9 IN DVSCR CLEARS  
1661 ;*BIT7 OF DVSCR,  
1662 ;!*****  
1663  
1664 ; TEST 20  
1665 ;-----  
1666 010754 012737 000020 001226 TST20: MOV #20,TSTNO  
1667 010762 012737 011032 001216 MOV #TST21,NEXT  
1668 010770 013703 001362 MOV DVSCR,R3 ;GET POINTER  
1669 010774 012705 000400 MOV #BIT8,R5 ;GET GOOD  
1670 011000 012713 000200 MOV #BIT7,(R3) ;SET BIT7  
1671 011004 052713 000400 BIC #BIT8,(R3) ;SET BIT8  
1672 011010 027777 170352 170350 CMP #DVRIC,#DVRIC ;WASTE TIME  
1673 011016 011304 MOV (R3),R4 ;READ SCR  
1674 011020 020504 CMP R5,R4 ;BITS ONLY SET?  
1675 011022 001401 BEQ 18 ;BR IF YES  
1676 011024 104003 HLT 3 ;BITS NOT ONLY BIT SET OR 8 ISN'T SET!  
1677 011026 005013 18: CLR (R3) ;LEAVE REG=0  
1678 011030 104400 SCOPE ;SCOPE  
1679  
1680  
1681 ;***** TEST 21 *****  
1682 ;*RECEIVER INTERRUPT CHARACTER REGISTER TEST  
1683 ;*TEST THAT RECEIVER INTERRUPT CHARACTER REGISTER CANNOT BE WRITTEN,  
1684 ;*WRITE RECEIVER INTERRUPT CHARACTER REGISTER WITH ALL 1'S  
1685 ;*AND VERIFY THAT ALL 0'S ARE READ BACK,  
1686 ;!*****  
1687  
1688 ; TEST 21  
1689 ;-----  
1690 011032 012737 000021 001226 TST21: MOV #21,TSTNO  
1691 011040 012737 011072 001216 MOV #TST22,NEXT  
1692 011046 013703 001366 MOV #DVRIC,R3 ;GET THE REGISTER,  
1693 011052 005005 CLR R5 ;SET EXPECTED (ZERO)  
1694 011054 012713 177777 MOV #-1,(R3) ;WRITE REGISTER WITH ALL 1'S  
1695 011060 011304 MOV (R3),R4 ;READ THE REGISTER,  
1696 011062 020504 CMP R5,R4 ;IS THE REGISTER EQUAL TO ZERO,  
1697 011064 001401 BEQ 18 ;BR IF OK,  
1698 011066 104003 HLT 3 ;REGISTER NOT ZERO,  
1699 011070 104400 18: SCOPE ;SCOPE THIS TEST,  
1700  
1701  
1702 ;***** TEST 22 *****  
1703 ;*LINE CONTROL REGISTER READ/WRITE TEST,  
1704 ;*SET BIT9, VERIFY BIT9 WAS SET,  
1705 ;*CLEAR BIT9, VERIFY BIT9 WAS CLEARED,  
1706 ;!*****  
1707  
1708 ; TEST 22  
1709 ;-----  
1710 011072 012737 000022 001226 TST22: MOV #22,TSTNO  
1711 011100 012737 011156 001216 MOV #TST23,NEXT  
1712 011106 013703 001370 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED,
```

```
1715 011112 012705 001000 MOV #BIT9,R5 ;SET "EXPECTED".
1716 011116 010513 MOV R5,(R3) ;WRITE THE REGISTER.
1717 011120 011304 MOV (R3),R4 ;READ THE REGISTER.
1718 011122 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1719 011126 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
1720 011130 001401 BEQ 18 ;ARE THEY THE SAME?
1721 011132 104003 HLT 3 ;COMPARISON ERROR.
1722 011134 040513 18: BIC R5,(R3) ;CLEAR BIT9
1723 011136 011304 MOV (R3),R4 ;READ THE REGISTER.
1724 011140 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1725 011144 005005 CLR R5 ;SET "EXPECTED"
1726 011146 020504 CMP R5,R4 ;R5=GOOD; R4=?
1727 011150 001401 BEQ 28 ;BR IF OK
1728 011152 104003 HLT 3 ;COMPARISON ERROR
1729 011154 104400 28: SCOPE ;SCOPE THIS TEST
1730
1731
1732 ;***** TEST 23 *****
1733 ;=LINE CONTROL REGISTER READ/WRITE TEST.
1734 ;=SET BIT10, VERIFY BIT10 WAS SET.
1735 ;=CLEAR BIT10, VERIFY BIT10 WAS CLEARED.
1736 ;*****
1737
1738 ; TEST 23
1739 ;-----
1740 011156 012737 000023 001226 TST23: MOV #23,TSTNO
1741 011164 012737 011242 001216 MOV #TST24,NEXT
1742 011172 013703 001370 001216 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED.
1743 011176 012705 002000 MOV #BIT10,R5 ;SET "EXPECTED".
1744 011202 010513 MOV R5,(R3) ;WRITE THE REGISTER.
1745 011204 011304 MOV (R3),R4 ;READ THE REGISTER.
1746 011206 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1747 011212 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
1748 011214 001401 BEQ 18 ;ARE THEY THE SAME?
1749 011216 104003 HLT 3 ;COMPARISON ERROR.
1750 011220 040513 18: BIC R5,(R3) ;CLEAR BIT10
1751 011222 011304 MOV (R3),R4 ;READ THE REGISTER.
1752 011224 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1753 011230 005005 CLR R5 ;SET "EXPECTED"
1754 011232 020504 CMP R5,R4 ;R5=GOOD; R4=?
1755 011234 001401 BEQ 28 ;BR IF OK
1756 011236 104003 HLT 3 ;COMPARISON ERROR
1757 011240 104400 28: SCOPE ;SCOPE THIS TEST
1758
1759
1760 ;***** TEST 24 *****
1761 ;=LINE CONTROL REGISTER READ/WRITE TEST.
1762 ;=SET BIT11, VERIFY BIT11 WAS SET.
1763 ;=CLEAR BIT11, VERIFY BIT11 WAS CLEARED.
1764 ;*****
1765
1766 ; TEST 24
1767 ;-----
1768 011242 012737 000024 001226 TST24: MOV #24,TSTNO
1769 011250 012737 011326 001216 MOV #TST25,NEXT
1770 011256 013703 001370 001216 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED.
```

```
1771 011262 012705 004000 MOV #BIT11,R5 ;SET "EXPECTED".
1772 011266 010513 MOV R5,(R3) ;WRITE THE REGISTER.
1773 011270 011304 MOV (R3),R4 ;READ THE REGISTER.
1774 011272 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1775 011276 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
1776 011300 001401 BEQ 18 ;ARE THEY THE SAME?
1777 011302 104003 HLT 3 ;COMPARISON ERROR.
1778 011304 040513 18: BIC R5,(R3) ;CLEAR BIT11
1779 011306 011304 MOV (R3),R4 ;READ THE REGISTER.
1780 011310 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1781 011314 005005 CLR R5 ;SET "EXPECTED"
1782 011316 020504 CMP R5,R4 ;R5=GOOD; R4=?
1783 011320 001401 BEQ 28 ;BR IF OK
1784 011322 104003 HLT 3 ;COMPARISON ERROR
1785 011324 104400 28: SCOPE ;SCOPE THIS TEST
1786
1787
1788 ;***** TEST 25 *****
1789 ;=LINE CONTROL REGISTER READ/WRITE TEST.
1790 ;=SET BIT12, VERIFY BIT12 WAS SET.
1791 ;=CLEAR BIT12, VERIFY BIT12 WAS CLEARED.
1792 ;*****
1793
1794 ; TEST 25
1795 ;-----
1796 011326 012737 000025 001226 TST25: MOV #25,TSTNO
1797 011334 012737 011412 001216 MOV #TST26,NEXT
1798 011342 013703 001370 001216 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED.
1799 011346 012705 010000 MOV #BIT12,R5 ;SET "EXPECTED".
1800 011352 010513 MOV R5,(R3) ;WRITE THE REGISTER.
1801 011354 011304 MOV (R3),R4 ;READ THE REGISTER.
1802 011356 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1803 011362 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
1804 011364 001401 BEQ 18 ;ARE THEY THE SAME?
1805 011366 104003 HLT 3 ;COMPARISON ERROR.
1806 011370 040513 18: BIC R5,(R3) ;CLEAR BIT12
1807 011372 011304 MOV (R3),R4 ;READ THE REGISTER.
1808 011374 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
1809 011400 005005 CLR R5 ;SET "EXPECTED"
1810 011402 020504 CMP R5,R4 ;R5=GOOD; R4=?
1811 011404 001401 BEQ 28 ;BR IF OK
1812 011406 104003 HLT 3 ;COMPARISON ERROR
1813 011410 104400 28: SCOPE ;SCOPE THIS TEST
1814
1815
1816 ;***** TEST 26 *****
1817 ;=LINE CONTROL REGISTER READ/WRITE TEST.
1818 ;=SET BIT13, VERIFY BIT13 WAS SET.
1819 ;=CLEAR BIT13, VERIFY BIT13 WAS CLEARED.
1820 ;*****
1821
1822 ; TEST 26
1823 ;-----
1824 011412 012737 000026 001226 TST26: MOV #26,TSTNO
1825 011420 012737 011476 001216 MOV #TST27,NEXT
1826 011426 013703 001370 001216 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED.
```

```
1827 011432 012705 020000 MOV #BIT13,R5 ;SET "EXPECTED "  
1828 011436 010513 MOV R5,(R3) ;WRITE THE REGISTER,  
1829 011440 011304 MOV (R3),R4 ;READ THE REGISTER,  
1830 011442 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS  
1831 011446 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,  
1832 011450 001401 BEQ 18 ;ARE THEY THE SAME?  
1833 011452 104003 HLT 3 ;COMPARISON ERROR,  
1834 011454 040513 18: BIC R5,(R3) ;CLEAR BIT13  
1835 011456 011304 MOV (R3),R4 ;READ THE REGISTER,  
1836 011460 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS  
1837 011464 005005 CLR R5 ;SET "EXPECTED"  
1838 011466 020504 CMP R5,R4 ;R5=GOOD; R4=?  
1839 011470 001401 BEQ 28 ;BR IF OK  
1840 011472 104003 HLT 3 ;COMPARISON ERROR  
1841 011474 104400 28: SCOPE ;SCOPE THIS TEST  
1842  
1843  
1844 ;***** TEST 27 *****  
1845 ;*LINE CONTROL REGISTER READ/WRITE TEST,  
1846 ;*SET BIT14, VERIFY BIT14 WAS SET,  
1847 ;*CLEAR BIT14, VERIFY BIT14 WAS CLEARED,  
1848 ;*****  
1849  
1850 ; TEST 27  
1851 ;-----  
1852 011476 012737 000027 001226 TST27: MOV #27,TSTNO  
1853 011504 012737 011562 001216 MOV #TST30,NEXT  
1854 011512 013703 001370 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED,  
1855 011516 012705 040000 MOV #BIT14,R5 ;SET "EXPECTED "  
1856 011522 010513 MOV R5,(R3) ;WRITE THE REGISTER,  
1857 011524 011304 MOV (R3),R4 ;READ THE REGISTER,  
1858 011526 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS  
1859 011532 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,  
1860 011534 001401 BEQ 18 ;ARE THEY THE SAME?  
1861 011536 104003 HLT 3 ;COMPARISON ERROR,  
1862 011540 040513 18: BIC R5,(R3) ;CLEAR BIT14  
1863 011542 011304 MOV (R3),R4 ;READ THE REGISTER,  
1864 011544 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS  
1865 011550 005005 CLR R5 ;SET "EXPECTED"  
1866 011552 020504 CMP R5,R4 ;R5=GOOD; R4=?  
1867 011554 001401 BEQ 28 ;BR IF OK  
1868 011556 104003 HLT 3 ;COMPARISON ERROR  
1869 011560 104400 28: SCOPE ;SCOPE THIS TEST  
1870  
1871  
1872 ;***** TEST 30 *****  
1873 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST,  
1874 ;*SET BIT0, VERIFY BIT0 WAS SET,  
1875 ;*CLEAR BIT0, VERIFY BIT0 WAS CLEARED,  
1876 ;*****  
1877  
1878 ; TEST 30  
1879 ;-----  
1880 011562 012737 000030 001226 TST30: MOV #30,TSTNO  
1881 011570 012737 011636 001216 MOV #TST31,NEXT  
1882 011576 013703 001372 MOV DVSR8,R3 ;SET REGISTER TO BE TESTED.
```

```
1883 011602 012705 000001 MOV #BIT0,R5 ;SET "EXPECTED "  
1884 011606 010513 MOV R5,(R3) ;WRITE THE REGISTER,  
1885 011610 011304 MOV (R3),R4 ;READ THE REGISTER,  
1886 011612 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,  
1887 011614 001401 BEQ 18 ;ARE THEY THE SAME?  
1888 011616 104003 HLT 3 ;COMPARISON ERROR,  
1889 011620 040513 18: BIC R5,(R3) ;CLEAR BIT0  
1890 011622 011304 MOV (R3),R4 ;READ THE REGISTER,  
1891 011624 005005 CLR R5 ;SET "EXPECTED"  
1892 011626 020504 CMP R5,R4 ;R5=GOOD; R4=?  
1893 011630 001401 BEQ 28 ;BR IF OK  
1894 011632 104003 HLT 3 ;COMPARISON ERROR  
1895 011634 104400 28: SCOPE ;SCOPE THIS TEST  
1896  
1897  
1898 ;***** TEST 31 *****  
1899 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST,  
1900 ;*SET BIT1, VERIFY BIT1 WAS SET,  
1901 ;*CLEAR BIT1, VERIFY BIT1 WAS CLEARED,  
1902 ;*****  
1903  
1904 ; TEST 31  
1905 ;-----  
1906 011636 012737 000031 001226 TST31: MOV #31,TSTNO  
1907 011644 012737 011712 001216 MOV #TST32,NEXT  
1908 011652 013703 001372 MOV DVSR8,R3 ;SET REGISTER TO BE TESTED,  
1909 011656 012705 000002 MOV #BIT1,R5 ;SET "EXPECTED "  
1910 011662 010513 MOV R5,(R3) ;WRITE THE REGISTER,  
1911 011664 011304 MOV (R3),R4 ;READ THE REGISTER,  
1912 011666 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,  
1913 011670 001401 BEQ 18 ;ARE THEY THE SAME?  
1914 011672 104003 HLT 3 ;COMPARISON ERROR,  
1915 011674 040513 18: BIC R5,(R3) ;CLEAR BIT1  
1916 011676 011304 MOV (R3),R4 ;READ THE REGISTER,  
1917 011700 005005 CLR R5 ;SET "EXPECTED"  
1918 011702 020504 CMP R5,R4 ;R5=GOOD; R4=?  
1919 011704 001401 BEQ 28 ;BR IF OK  
1920 011706 104003 HLT 3 ;COMPARISON ERROR  
1921 011710 104400 28: SCOPE ;SCOPE THIS TEST  
1922  
1923  
1924 ;***** TEST 32 *****  
1925 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST,  
1926 ;*SET BIT2, VERIFY BIT2 WAS SET,  
1927 ;*CLEAR BIT2, VERIFY BIT2 WAS CLEARED,  
1928 ;*****  
1929  
1930 ; TEST 32  
1931 ;-----  
1932 011712 012737 000032 001226 TST32: MOV #32,TSTNO  
1933 011720 012737 011766 001216 MOV #TST33,NEXT  
1934 011726 013703 001372 MOV DVSR8,R3 ;SET REGISTER TO BE TESTED,  
1935 011732 012705 000004 MOV #BIT2,R5 ;SET "EXPECTED "  
1936 011736 010513 MOV R5,(R3) ;WRITE THE REGISTER,  
1937 011740 011304 MOV (R3),R4 ;READ THE REGISTER,  
1938 011742 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
```

```
1939 011744 001401 BEQ 10 ;ARE THEY THE SAME?
1940 011746 104003 HLT 3 ;COMPARISON ERROR,
1941 011750 040513 10: BIC R5,(R3) ;CLEAR BIT2
1942 011752 011304 MOV (R3),R4 ;READ THE REGISTER,
1943 011754 005005 CLR R5 ;SET "EXPECTED"
1944 011756 020504 CMP R5,R4 ;R5=GOOD; R4=?
1945 011760 001401 BEQ 20 ;BR IF OK
1946 011762 104003 HLT 3 ;COMPARISON ERROR
1947 011764 104400 20: SCOPE ;SCOPE THIS TEST
1948
1949
1950 ;***** TEST 33 *****
1951 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
1952 ;*SET BIT3, VERIFY BIT3 WAS SET.
1953 ;*CLEAR BIT3, VERIFY BIT3 WAS CLEARED.
1954 ;*****
1955
1956 ; TEST 33
1957 ;-----
1958 011766 012737 000033 001226 TST33: MOV #33,TSTNO
1959 011774 012737 012042 001216 MOV #TST34,NEXT
1960 012002 013703 001372 MOV DVSR6,R3 ;SET REGISTER TO BE TESTED.
1961 012006 012705 000010 MOV #BIT3,R5 ;SET "EXPECTED "
1962 012012 010513 MOV R5,(R3) ;WRITE THE REGISTER,
1963 012014 011304 MOV (R3),R4 ;READ THE REGISTER,
1964 012016 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
1965 012020 001401 BEQ 10 ;ARE THEY THE SAME?
1966 012022 104003 HLT 3 ;COMPARISON ERROR,
1967 012024 040513 10: BIC R5,(R3) ;CLEAR BIT3
1968 012026 011304 MOV (R3),R4 ;READ THE REGISTER,
1969 012030 005005 CLR R5 ;SET "EXPECTED"
1970 012032 020504 CMP R5,R4 ;R5=GOOD; R4=?
1971 012034 001401 BEQ 20 ;BR IF OK
1972 012036 104003 HLT 3 ;COMPARISON ERROR
1973 012040 104400 20: SCOPE ;SCOPE THIS TEST
1974
1975
1976 ;***** TEST 34 *****
1977 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
1978 ;*SET BIT0, VERIFY BIT0 WAS SET.
1979 ;*CLEAR BIT0, VERIFY BIT0 WAS CLEARED.
1980 ;*****
1981
1982 ; TEST 34
1983 ;-----
1984 012042 012737 000034 001226 TST34: MOV #34,TSTNO
1985 012050 012737 012116 001216 MOV #TST35,NEXT
1986 012056 013703 001372 MOV DVSR8,R3 ;SET REGISTER TO BE TESTED.
1987 012062 012705 000400 MOV #BIT0,R5 ;SET "EXPECTED "
1988 012066 010513 MOV R5,(R3) ;WRITE THE REGISTER,
1989 012070 011304 MOV (R3),R4 ;READ THE REGISTER,
1990 012072 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
1991 012074 001401 BEQ 10 ;ARE THEY THE SAME?
1992 012076 104003 HLT 3 ;COMPARISON ERROR,
1993 012100 040513 10: BIC R5,(R3) ;CLEAR BIT0
1994 012102 011304 MOV (R3),R4 ;READ THE REGISTER,
```

```
1995 012104 005005 CLR R5 ;SET "EXPECTED"
1996 012106 020504 CMP R5,R4 ;R5=GOOD; R4=?
1997 012110 001401 BEQ 20 ;BR IF OK
1998 012112 104003 HLT 3 ;COMPARISON ERROR
1999 012114 104400 20: SCOPE ;SCOPE THIS TEST
2000
2001
2002 ;***** TEST 35 *****
2003 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
2004 ;*SET BIT9, VERIFY BIT9 WAS SET.
2005 ;*CLEAR BIT9, VERIFY BIT9 WAS CLEARED.
2006 ;*****
2007
2008 ; TEST 35
2009 ;-----
2010 012116 012737 000035 001226 TST35: MOV #35,TSTNO
2011 012124 012737 012172 001216 MOV #TST36,NEXT
2012 012132 013703 001372 MOV DVSR8,R3 ;SET REGISTER TO BE TESTED.
2013 012136 012705 001000 MOV #BIT9,R5 ;SET "EXPECTED "
2014 012142 010513 MOV R5,(R3) ;WRITE THE REGISTER,
2015 012144 011304 MOV (R3),R4 ;READ THE REGISTER,
2016 012146 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
2017 012150 001401 BEQ 10 ;ARE THEY THE SAME?
2018 012152 104003 HLT 3 ;COMPARISON ERROR,
2019 012154 040513 10: BIC R5,(R3) ;CLEAR BIT9
2020 012156 011304 MOV (R3),R4 ;READ THE REGISTER,
2021 012160 005005 CLR R5 ;SET "EXPECTED"
2022 012162 020504 CMP R5,R4 ;R5=GOOD; R4=?
2023 012164 001401 BEQ 20 ;BR IF OK
2024 012166 104003 HLT 3 ;COMPARISON ERROR
2025 012170 104400 20: SCOPE ;SCOPE THIS TEST
2026
2027
2028 ;***** TEST 36 *****
2029 ;*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
2030 ;*SET BIT10, VERIFY BIT10 WAS SET.
2031 ;*CLEAR BIT10, VERIFY BIT10 WAS CLEARED.
2032 ;*****
2033
2034 ; TEST 36
2035 ;-----
2036 012172 012737 000036 001226 TST36: MOV #36,TSTNO
2037 012200 012737 012246 001216 MOV #TST37,NEXT
2038 012206 013703 001372 MOV DVSR8,R3 ;SET REGISTER TO BE TESTED.
2039 012212 012705 002000 MOV #BIT10,R5 ;SET "EXPECTED "
2040 012216 010513 MOV R5,(R3) ;WRITE THE REGISTER,
2041 012220 011304 MOV (R3),R4 ;READ THE REGISTER,
2042 012222 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
2043 012224 001401 BEQ 10 ;ARE THEY THE SAME?
2044 012226 104003 HLT 3 ;COMPARISON ERROR,
2045 012230 040513 10: BIC R5,(R3) ;CLEAR BIT10
2046 012232 011304 MOV (R3),R4 ;READ THE REGISTER,
2047 012234 005005 CLR R5 ;SET "EXPECTED"
2048 012236 020504 CMP R5,R4 ;R5=GOOD; R4=?
2049 012240 001401 BEQ 20 ;BR IF OK
2050 012242 104003 HLT 3 ;COMPARISON ERROR
```

```
2051 012244 104400          20: SCOPE                      ;SCOPE THIS TEST
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062 012246 012737 000037 001226          ; TEST 37
2063 012254 012737 012322 001216          ;-----
2064 012262 013703 001372
2065 012266 012705 004000
2066 012272 010513
2067 012274 011304
2068 012276 020504
2069 012300 001401
2070 012302 104003
2071 012304 040513          10:
2072 012306 011304
2073 012310 005005
2074 012312 020504
2075 012314 001401
2076 012316 104003
2077 012320 104400          20: SCOPE                      ;SCOPE THIS TEST
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089 012322 012737 000040 001226          ; TEST 40
2090 012330 012737 012424 001216          ;-----
2091 012336 013703 001376
2092 012342 012705 177777
2093 012346 010513
2094 012350 011304
2095 012352 020504
2096 012354 001401
2097 012356 104003
2098 012360 005005          10:
2099 012362 010513
2100 012364 011304
2101 012366 020504
2102 012370 001401
2103 012372 104003
2104 012374 012705 000001          20:
2105 012400 010513          30:
2106 012402 011304          MOV (R3),R4
```

```
2107 012404 020504          CMP R5,R4                      ;DATA OK?
2108 012406 001401          BEQ 40                          ;BR IF YES
2109 012410 104003          HLT 3                            ;DATA ERROR
2110 012412 000241          40: CLC                          ;ZERO CPU CARRY
2111 012414 006105          ROL R5                          ;UPDATE DATA
2112 012416 001370          BNE 30                          ;BR IF MORE TO GO
2113 012420 005013          CLR (R3)                        ;LEAVE REG ALL 0'S
2114 012422 104400          SCOPE                            ;SCOPE THIS TEST.
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126 012424 012737 000041 001226          ; TEST 41
2127 012432 012737 012534 001216          ;-----
2128 012440 012777 000010 166714
2129 012446 013703 001400
2130 012452 012705 177777
2131 012456 010513
2132 012460 011304
2133 012462 020504
2134 012464 001401
2135 012466 104003
2136 012470 005005          10:
2137 012472 010513
2138 012474 011304
2139 012476 020504
2140 012500 001401
2141 012502 104003
2142 012504 012705 000001          20:
2143 012510 010513          30:
2144 012512 011304
2145 012514 020504
2146 012516 001401
2147 012520 104003
2148 012522 000241          40:
2149 012524 006105
2150 012526 001370
2151 012530 005013
2152 012532 104400          SCOPE                            ;SCOPE THIS TEST.
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
;***** TEST 42 *****
;NPR STATUS REG. TEST
;TEST THAT NPR STATUS REG. CANNOT BE WRITTEN
;READ THE NPR STATUS REG. AND STORE THE DATA;
;COMPLEMENT THE DATA AND WRITE THE NPR STATUS REG.
;VERIFYING THAT THE NPR STATUS REG. DID NOT CHANGE.
;*****
```

```
2163
2164
2165
2166 012534 012737 000042 001226 TST42: MOV #42,TSTNO
2167 012542 012737 012576 001216 MOV #TST43,NEXT
2168 012550 013703 001402 MOV DVNSR,R3
2169
2170 012554 011305 MOV (R3),R5 ;GET THE REGISTER,
2171 012556 010504 MOV R5,R4 ;READ THE REGISTER INTO R5
2172 012560 005104 COM R4 ;SAVE REG INTO R4
2173 012562 010413 MOV R4,(R3) ;MAKE R4 OPPOSITE TO REGISTER
2174 012564 011304 MOV (R3),R4 ;WRITE THE REGISTER WITH THE COMPLIMENT
2175 012566 020504 CMP R5,R4 ;READ THE REGISTER,
2176 012570 001401 BEQ 18 ;IS THE REGISTER EQUAL TO ZERO,
2177 012572 104003 HLT 3 ;BR IF OK,
2178 012574 104400 18: SCOPE 3 ;REGISTER NOT ZERO,
;SCOPE THIS TEST,
2179
2180
2181 ;***** TEST 43 *****
2182 ;*DV11 RESERVED REGISTER READ/WRITE TEST,
2183 ;*SET BIT0, VERIFY BIT0 WAS SET,
2184 ;*CLEAR BIT0, VERIFY BIT0 WAS CLEARED,
2185 ;*****
2186
2187 ; TEST 43
2188 ;-----
2189 012576 012737 000043 001226 TST43: MOV #43,TSTNO
2190 012604 012737 012652 001216 MOV #TST44,NEXT
2191 012612 013703 001404 MOV RESV16,R3 ;SET REGISTER TO BE TESTED,
2192 012616 012705 000001 MOV #BIT0,R5 ;SET "EXPECTED "
2193 012622 010513 MOV R5,(R3) ;WRITE THE REGISTER,
2194 012624 011304 MOV (R3),R4 ;READ THE REGISTER,
2195 012626 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
2196 012630 001401 BEQ 18 ;ARE THEY THE SAME?
2197 012632 104003 HLT 3 ;COMPARISON ERROR,
2198 012634 040513 18: BIC R5,(R3) ;CLEAR BIT0
2199 012636 011304 MOV (R3),R4 ;READ THE REGISTER,
2200 012640 005005 CLR R5 ;SET "EXPECTED"
2201 012642 020504 CMP R5,R4 ;R5=GOOD; R4=?
2202 012644 001401 BEQ 28 ;BR IF OK
2203 012646 104003 HLT 3 ;COMPARISON ERROR
2204 012650 104400 28: SCOPE 3 ;SCOPE THIS TEST
2205
2206
2207 ;***** TEST 44 *****
2208 ;*DV11 RESERVED REGISTER READ/WRITE TEST,
2209 ;*SET BIT1, VERIFY BIT1 WAS SET,
2210 ;*CLEAR BIT1, VERIFY BIT1 WAS CLEARED,
2211 ;*****
2212
2213 ; TEST 44
2214 ;-----
2215 012652 012737 000044 001226 TST44: MOV #44,TSTNO
2216 012660 012737 012726 001216 MOV #TST45,NEXT
2217 012666 013703 001404 MOV RESV16,R3 ;SET REGISTER TO BE TESTED,
2218 012672 012705 000002 MOV #BIT1,R5 ;SET "EXPECTED "
2219
```

```
2219 012676 010513 MOV R5,(R3) ;WRITE THE REGISTER,
2220 012700 011304 MOV (R3),R4 ;READ THE REGISTER,
2221 012702 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
2222 012704 001401 BEQ 18 ;ARE THEY THE SAME?
2223 012706 104003 HLT 3 ;COMPARISON ERROR,
2224 012710 040513 18: BIC R5,(R3) ;CLEAR BIT1
2225 012712 011304 MOV (R3),R4 ;READ THE REGISTER,
2226 012714 005005 CLR R5 ;SET "EXPECTED"
2227 012716 020504 CMP R5,R4 ;R5=GOOD; R4=?
2228 012720 001401 BEQ 28 ;BR IF OK
2229 012722 104003 HLT 3 ;COMPARISON ERROR
2230 012724 104400 28: SCOPE 3 ;SCOPE THIS TEST
2231
2232
2233 ;***** TEST 45 *****
2234 ;*DV11 RESERVED REGISTER READ/WRITE TEST,
2235 ;*SET BIT2, VERIFY BIT2 WAS SET,
2236 ;*CLEAR BIT2, VERIFY BIT2 WAS CLEARED,
2237 ;*****
2238
2239 ; TEST 45
2240 ;-----
2241 012726 012737 000045 001226 TST45: MOV #45,TSTNO
2242 012734 012737 013002 001216 MOV #TST46,NEXT
2243 012742 013703 001404 MOV RESV16,R3 ;SET REGISTER TO BE TESTED,
2244 012746 012705 000004 MOV #BIT2,R5 ;SET "EXPECTED "
2245 012752 010513 MOV R5,(R3) ;WRITE THE REGISTER,
2246 012754 011304 MOV (R3),R4 ;READ THE REGISTER,
2247 012756 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
2248 012760 001401 BEQ 18 ;ARE THEY THE SAME?
2249 012762 104003 HLT 3 ;COMPARISON ERROR,
2250 012764 040513 18: BIC R5,(R3) ;CLEAR BIT2
2251 012766 011304 MOV (R3),R4 ;READ THE REGISTER,
2252 012770 005005 CLR R5 ;SET "EXPECTED"
2253 012772 020504 CMP R5,R4 ;R5=GOOD; R4=?
2254 012774 001401 BEQ 28 ;BR IF OK
2255 012776 104003 HLT 3 ;COMPARISON ERROR
2256 013000 104400 28: SCOPE 3 ;SCOPE THIS TEST
2257
2258
2259 ;***** TEST 46 *****
2260 ;*DV11 RESERVED REGISTER READ/WRITE TEST,
2261 ;*SET BIT3, VERIFY BIT3 WAS SET,
2262 ;*CLEAR BIT3, VERIFY BIT3 WAS CLEARED,
2263 ;*****
2264
2265 ; TEST 46
2266 ;-----
2267 013002 012737 000046 001226 TST46: MOV #46,TSTNO
2268 013010 012737 013056 001216 MOV #TST47,NEXT
2269 013016 013703 001404 MOV RESV16,R3 ;SET REGISTER TO BE TESTED,
2270 013022 012705 000010 MOV #BIT3,R5 ;SET "EXPECTED "
2271 013026 010513 MOV R5,(R3) ;WRITE THE REGISTER,
2272 013030 011304 MOV (R3),R4 ;READ THE REGISTER,
2273 013032 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN,
2274 013034 001401 BEQ 18 ;ARE THEY THE SAME?
```



```
2275 013036 104003          HLT      3          ;COMPARISON ERROR.
2276 013040 040513          BIC      R5,(R3)    ;CLEAR BIT3
2277 013042 011304          MOV      (R3),R4    ;READ THE REGISTER,
2278 013044 005005          CLR      R5         ;SET "EXPECTED"
2279 013046 020504          CMP      R5,R4     ;R5=GOOD; R4=?
2280 013050 001401          BEQ     28         ;BR IF OK
2281 013052 104003          HLT      3          ;COMPARISON ERROR
2282 013054 104400          28:     SCOPE      ;SCOPE THIS TEST
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293 013056 012737 000047 001226 TST47:  MOV      #47,TSTNO
2294 013064 012737 013132 001216      MOV      #TST50,NEXT
2295 013072 013703 001404          MOV      RESV16,R3   ;SET REGISTER TO BE TESTED,
2296 013076 012705 000020          MOV      #BIT4,R5    ;SET "EXPECTED "
2297 013102 010513          MOV      R5,(R3)    ;WRITE THE REGISTER,
2298 013104 011304          MOV      (R3),R4    ;READ THE REGISTER,
2299 013106 020504          CMP      R5,R4     ;R5=GOOD; R4=UNKNOWN,
2300 013110 001401          BEQ     18         ;ARE THEY THE SAME?
2301 013112 104003          HLT      3          ;COMPARISON ERROR,
2302 013114 040513          18:     BIC      R5,(R3) ;CLEAR BIT4
2303 013116 011304          MOV      (R3),R4    ;READ THE REGISTER,
2304 013120 005005          CLR      R5         ;SET "EXPECTED"
2305 013122 020504          CMP      R5,R4     ;R5=GOOD; R4=?
2306 013124 001401          BEQ     28         ;BR IF OK
2307 013126 104003          HLT      3          ;COMPARISON ERROR
2308 013130 104400          28:     SCOPE      ;SCOPE THIS TEST
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319 013132 012737 000050 001226 TST50:  MOV      #50,TSTNO
2320 013140 012737 013206 001216      MOV      #TST51,NEXT
2321 013146 013703 001404          MOV      RESV16,R3   ;SET REGISTER TO BE TESTED,
2322 013152 012705 000040          MOV      #BIT5,R5    ;SET "EXPECTED "
2323 013156 010513          MOV      R5,(R3)    ;WRITE THE REGISTER,
2324 013160 011304          MOV      (R3),R4    ;READ THE REGISTER,
2325 013162 020504          CMP      R5,R4     ;R5=GOOD; R4=UNKNOWN,
2326 013164 001401          BEQ     18         ;ARE THEY THE SAME?
2327 013166 104003          HLT      3          ;COMPARISON ERROR,
2328 013170 040513          18:     BIC      R5,(R3) ;CLEAR BIT5
2329 013172 011304          MOV      (R3),R4    ;READ THE REGISTER,
2330 013174 005005          CLR      R5         ;SET "EXPECTED"
```

```
2331 013176 020504          CMP      R5,R4     ;R5=GOOD; R4=?
2332 013200 001401          BEQ     28         ;BR IF OK
2333 013202 104003          HLT      3          ;COMPARISON ERROR
2334 013204 104400          28:     SCOPE      ;SCOPE THIS TEST
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345 013206 012737 000051 001226 TST51:  MOV      #51,TSTNO
2346 013214 012737 013262 001216      MOV      #TST52,NEXT
2347 013222 013703 001404          MOV      RESV16,R3   ;SET REGISTER TO BE TESTED,
2348 013226 012705 000100          MOV      #BIT6,R5    ;SET "EXPECTED "
2349 013232 010513          MOV      R5,(R3)    ;WRITE THE REGISTER,
2350 013234 011304          MOV      (R3),R4    ;READ THE REGISTER,
2351 013236 020504          CMP      R5,R4     ;R5=GOOD; R4=UNKNOWN,
2352 013240 001401          BEQ     18         ;ARE THEY THE SAME?
2353 013242 104003          HLT      3          ;COMPARISON ERROR,
2354 013244 040513          18:     BIC      R5,(R3) ;CLEAR BIT6
2355 013246 011304          MOV      (R3),R4    ;READ THE REGISTER,
2356 013250 005005          CLR      R5         ;SET "EXPECTED"
2357 013252 020504          CMP      R5,R4     ;R5=GOOD; R4=?
2358 013254 001401          BEQ     28         ;BR IF OK
2359 013256 104003          HLT      3          ;COMPARISON ERROR
2360 013260 104400          28:     SCOPE      ;SCOPE THIS TEST
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371 013262 012737 000052 001226 TST52:  MOV      #52,TSTNO
2372 013270 012737 013336 001216      MOV      #TST53,NEXT
2373 013276 013703 001404          MOV      RESV16,R3   ;SET REGISTER TO BE TESTED,
2374 013302 012705 000200          MOV      #BIT7,R5    ;SET "EXPECTED "
2375 013306 010513          MOV      R5,(R3)    ;WRITE THE REGISTER,
2376 013310 011304          MOV      (R3),R4    ;READ THE REGISTER,
2377 013312 020504          CMP      R5,R4     ;R5=GOOD; R4=UNKNOWN,
2378 013314 001401          BEQ     18         ;ARE THEY THE SAME?
2379 013316 104003          HLT      3          ;COMPARISON ERROR,
2380 013320 040513          18:     BIC      R5,(R3) ;CLEAR BIT7
2381 013322 011304          MOV      (R3),R4    ;READ THE REGISTER,
2382 013324 005005          CLR      R5         ;SET "EXPECTED"
2383 013326 020504          CMP      R5,R4     ;R5=GOOD; R4=?
2384 013330 001401          BEQ     28         ;BR IF OK
2385 013332 104003          HLT      3          ;COMPARISON ERROR
2386 013334 104400          28:     SCOPE      ;SCOPE THIS TEST
```

```

2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
;***** TEST 53 *****
;TEST OF THE BYTE OPERATIONS FOR THE DV11
;SYSTEM CONTROL REG AND THE SECONDARY REG SEL.
;THE TEST WILL CLEAR DVSCR AND THE WRITE (LOW BYTE)
;BIT3, THEN VERIFY ONLY BIT3 IS SET; THEN THE
;TEST WILL WRITE BIT 8(HIGH BYTE) AND VERIFY THAT
;BITS AND BIT3 ARE SET. THE EXACT PROCEDURE
;WILL BE USED ON THE DVRS REGISTER.
;*****
; TEST 53
;-----
2401 013336 012737 000053 001226 TST53: MOV #53,TSTNO
2402 013344 012737 013472 001216 MOV #TST54,NEXT
2403 013352 013703 001362 MOV DVSCR,R3 ;SET DVSCR POINTER
2404 013356 005013 CLR (R3) ;MAKE SURE IT =0
2405 013360 012705 000010 MOV #BIT3,R5 ;LOAD EXPECTED RESULTS
2406 013364 110513 MOV R5,(R3) ;"WRITE" BYTE (LOW) BIT3
2407 013366 011304 MOV (R3),R4 ;READ (WORD) RESULT
2408 013370 020504 CMP R5,R4 ;MAKE SURE ONLY BIT3 IS SET
2409 013372 001401 BEQ 10 ;BR IF OK
2410 013374 104003 HLT 3 ;DVSCR WRONG
2411 013376 012705 000410 10: MOV #BIT8+BIT3,R5 ;SET EXPECTED DATA
2412 013402 112763 000001 000001 MOV #BIT0,1(R3) ;"WRITE" BYTE (HIGH) BIT0 [BITS OF WORD]
2413 013410 011304 MOV (R3),R4 ;READ (WORD) RESULT
2414 013412 020504 CMP R5,R4 ;OK?
2415 013414 001401 BEQ 20 ;
2416 013416 104003 HLT 3 ;DVSCR WRONG
2417 013420 005013 20: CLR (R3) ;LEAVE REGISTERED CLEARED
2418 013422 013703 001372 MOV DVRS,R3 ;GET NEXT REGISTER FOR BYTE TEST.
2419 013426 005013 CLR (R3) ;MAKE SURE WORD IS =0.
2420 013430 012705 000010 MOV #BIT3,R5 ;SET EXPECTED
2421 013434 110513 MOV R5,(R3) ;WRITE BYTE (LOW) BIT3
2422 013436 011304 MOV (R3),R4 ;READ RESULT
2423 013440 020504 CMP R5,R4 ;OK?
2424 013442 001401 BEQ 40 ;
2425 013444 104003 HLT 3 ;DVRS WRONG
2426 013446 012705 000410 40: MOV #BIT8+BIT3,R5 ;SET EXPECTED
2427 013452 112763 000001 000001 MOV #BIT0,1(R3) ;WRITE BYTE (HIGH) BIT0 [BITS OF WORD]
2428 013460 011304 MOV (R3),R4 ;READ RESULT
2429 013462 020504 CMP R5,R4 ;OK
2430 013464 001401 BEQ 50 ;
2431 013466 104003 HLT 3 ;DVRS FAILED
2432 013470 104400 50: SCOPE ;SCOPE TEST
2433

```

```

2434
2435
2436
2437
2438
2439
2440
2441
2442
;***** TEST 54 *****
;SECONDARY REGISTER READ/WRITE TESTS
;READ/WRITE TEST. READ AND WRITE DIFFERENT DATA
;PATTERNS INTO THE SECONDARY REGISTERS VERIFYING
;THAT WHAT WAS READ MATCHES WHAT WAS WRITTEN.
;*****
; TEST 54
;-----
2443 013472 012737 000054 001226 TST54: MOV #54,TSTNO
2444 013500 012737 013674 001216 MOV #TST55,NEXT
2445 013506 012737 013524 001220 MOV #10,LOCK
2446 013514 005000 CLR R0 ;SEL LINE NUMBER TO ZERO
2447 013516 005001 CLR R1 ;SET SEC. REG TO ZERO ALSO
2448 013520 013702 001376 MOV DVSR,R2 ;SET ADDRESS POINTER INTO R2
2449 013524 110077 165642 10: R0,#DVRS MOV R0,#DVRS ;LOAD LINE NUMBER
2450 013530 110177 165640 MOV R1,#DVRS ;LOAD SEC. REG.
2451 013534 005004 CLR R4 ;ZERO DATA PATTERN
2452 013536 010412 20: MOV R4,(R2) ;LOAD DATA INTO DV11 REGISTER
2453 013540 011203 MOV (R2),R3 ;READ BACK THE DATA
2454 013542 020403 CMP R4,R3 ;WAS WHAT WAS WRITTEN READ BACK??
2455 013544 001401 BEQ 600 ;BR IF DATA OK
2456 013546 104002 HLT 2 ;SECONDARY REGISTER READ WRITE ERROR.
2457 013550 104401 640: SCOPE1 ;LOCK ON DATA,LINE,AND SEC REG? (SW09=1)
2458 013552 005104 COM R4 ;MAKE DATA ALL 1'S
2459 013554 001370 BNE 20 ;RETURN AND WRITE IT INTO THE REGISTER
2460 013556 012704 000001 MOV #1,R4 ;GET READY FOR THE "FLOATING 1"
2461 013562 012737 013570 001220 MOV #30,LOCK ;SET IF SW09=1
2462 013570 010412 30: MOV R4,(R2) ;LOAD DATA
2463 013572 011203 MOV (R2),R3 ;READ DATA
2464 013574 020403 CMP R4,R3 ;DATA OK??
2465 013576 001401 BEQ 650 ;BR IF OK!
2466 013600 104002 HLT 2 ;SECONDARY REGISTER READ/WRITE ERROR
2467 013602 104401 650: SCOPE1 ;SW09=1?
2468 013604 000241 CLC ;ZERO CPU CARRY
2469 013606 006104 ROL R4 ;FLOAT THE 1
2470 013610 001367 BNE 30 ;IF NOT DONE WRITE NEW PATTERN
2471 013612 012704 177776 MOV #C<1>,R4 ;GET READY FOR THE "FLOATING 0"
2472 013616 012737 013624 001220 MOV #40,LOCK ;SET IF SW09=1
2473 013624 010412 40: MOV R4,(R2) ;WRITE DATA
2474 013626 011203 MOV (R2),R3 ;READ DATA
2475 013630 020403 CMP R4,R3 ;DATA OK??
2476 013632 001401 BEQ 660 ;BR IF OK!
2477 013634 104002 HLT 2 ;SECONDARY REGISTER DATA COMPARE ERROR
2478 013636 104401 660: SCOPE1 ;SW09=1??
2479 013640 000261 SEC ;SET CPU CARRY
2480 013642 006104 ROL R4 ;CHANGE DATA PATTERN
2481 013644 103767 BCS 40 ;IF NOT DONE ,GO BACK WITH NEW PATTERN
2482 013646 005012 CLR (R2) ;ZERO THE REGISTER (ALL DONE WITH THIS ONE.
2483 013650 005201 INC R1 ;UPDATE THE SEC REG POINTER
2484 013652 022701 000020 CMP #16,,R1 ;ALL SEC REGISTERS DONE?
2485 013656 001322 BNE 10 ; BR IF NO.
2486 013660 005001 CLR R1 ;ZERO SEC REG POINTER
2487 013662 005200 INC R0 ;UPDATE LINE NUMBER POINTER
2488 013664 022700 000020 CMP #16,,R0 ;ALL LINES DONE?
2489 013670 001315 BNE 10 ;BR IF NO

```

```
2490 013672 104400 SCOPE ;SCOPE THIS TEST
2491
2492
2493 ;***** TEST 55 *****
2494 ;*INDIVIDUAL LINE DUEL ADDRESS TESTS
2495 ;*THIS TEST VERIFIES THAT WRITING ONE SECONDARY
2496 ;*REGISTER FOR A SPECIFIC LINE DOES NOT ALTER
2497 ;*ANY OTHER SECONDARY REGISTER FOR THAT LINE,
2498 ;*****
2499
2500 ; TEST 55
2501 ;-----
2502 013674 012737 000055 001226 TST55: MOV #55,TSTNO
2503 013702 012737 014034 001216 MOV #TST56,NEXT
2504 013710 012737 013770 001220 MOV #26,LOCK
2505 013716 005000 CLR R0 ;SELECT THE LINE NUMBER,
2506 013720 005001 650: CLR R1 ;SET FOR SEC, REG, POINTER,
2507 013722 005004 CLR R4 ;SET DATA
2508 013724 013702 001376 MOV DVSRA,R2 ;SET ACCESS REGISTER,
2509 013730 110077 165436 MOV R0,#DVSRS ;SELECT THE LINE NUMBER
2510 013734 110177 165434 10: MOV R1,#DVSRSR ;SELECT THE SEC, REG,
2511 013740 010412 MOV R4,(R2) ;WRITE SEC, REG,
2512 013742 062704 010421 ADD #*B<0001000100010001>,R4
2513 ;UPDATE DATA
2514 013746 005201 INC R1 ;UPDATE SECONDARY REG. POINTER
2515 013750 022701 000020 CMP #16,,R1 ;ALL SEC, REG, DONE?
2516 013754 001367 BNE 10 ;BR IF NO
2517 013756 005001 CLR R1 ;RESET SEC, REG, POINTER TO ZERO,
2518 013760 005004 CLR R4 ;ZERO DATA COMPARE
2519 013762 012737 013770 001220 MOV #26,LOCK ;SET FOR LOCK,
2520 013770 110177 165400 20: MOV R1,#DVSRSR ;GET SEC, REG,
2521 013774 011203 MOV (R2),R3 ;READ SEC, REG,
2522 013776 020403 CMP R4,R3 ;R4=GOOD; R3=UNKNOWN
2523 014000 001401 BEQ 30 ;BR IF ALL OK
2524 014002 104002 HLT 2 ;SECONDARY REGISTER ADDRESSING ERROR
2525 014004 104401 30: SCOPI ;LOCK ON REG, (SW09=1)
2526 014006 062704 010421 ADD #*B<0001000100010001>,R4
2527 014012 005201 INC R1 ;UPDATE SEC REG POINTER
2528 014014 022701 000020 CMP #16,,R1 ;ALL 16 LINES TESTED YET?
2529 014020 001363 BNE 20 ;BR IF NO
2530 014022 005200 INC R0 ;UPDATE LINE NO POINTER
2531 014024 022700 000020 CMP #16,,R0 ;ALL LINES DONE??
2532 014030 001333 BNE 650 ;BR IF NO
2533 014032 104400 SCOPE ;SCOPE THE TEST
2534
2535
2536 ;***** TEST 56 *****
2537 ;*VERIFY NO LINE INTERACTION,
2538 ;*THIS TEST VERIFIES THAT WRITING THE SECONDARY
2539 ;*REGISTERS FOR ONE LINE DOES NOT INTERFERE WITH
2540 ;*THE SECONDARY REGISTERS OF ANOTHER LINE,
2541 ;*****
2542
2543 ; TEST 56
2544 ;-----
2545 014034 012737 000056 001226 TST56: MOV #56,TSTNO
```

```
2546 014042 012737 000002 001222 MOV #2,ICOUNT
2547 014050 012737 014432 001216 MOV #TST57,NEXT
2548 014056 012737 014150 001220 MOV #48,LOCK
2549 014064 005000 CLR R0 ;SELECT THE LINE NUMBER
2550 014066 005001 CLR R1 ;R1 = SECONDARY REGISTER SELECT,
2551 014070 005004 CLR R4 ;SET DATA TO BE WRITTEN,
2552 014072 013702 001376 MOV DVSRA,R2 ;SET "SECONDARY REGISTER ACCESS" POINTER,
2553 014076 110077 165270 10: MOV R0,#DVSRS ;GET THE LINE NUMBER SELECTED,
2554 014102 110177 165266 20: MOV R1,#DVSRSR ;GET THE SECONDARY REGISTER,
2555 014106 010412 MOV R4,(R2) ;WRITE THE SECONDARY REG,
2556 014110 005201 INC R1 ;UPDATE SECONDARY REG, POINTER,
2557 014112 022701 000020 CMP #16,,R1 ;ALL SEC, REG, DONE?
2558 014116 001371 BNE 20 ;BR IF NO,
2559 014120 005001 CLR R1 ;ZERO SEC,REG,POINTER
2560 014122 062704 010421 ADD #*B<0001000100010001>,R4
2561 ;UPDATE DATA POINTER,
2562 014126 005200 INC R0 ;UPDATE LINE POINTER,
2563 014130 022700 000020 CMP #16,,R0 ;ALL LINES DONE?
2564 014134 001360 BNE 10 ;BR IF NO,
2565
2566 014136 005000 CLR R0 ;SELECT LINE NUMBER
2567 014140 005001 CLR R1 ;START SEC, REG, AT 0
2568 014142 005004 CLR R4 ;ZERO DATA COMPARE,
2569 014144 110077 165222 30: MOV R0,#DVSRS ;SELECT LINE NUMBER,
2570 014150 110177 165220 40: MOV R1,#DVSRSR ;SELECT SEC,REG,
2571 014154 011203 MOV (R2),R3 ;READ THE SEC, REG,
2572 014156 020403 CMP R4,R3 ;WAS DATA CORRECT?
2573 014160 001401 BEQ 50 ;BR IF OK
2574 014162 104002 HLT 2 ;SECONDARY REG, ADDRESSING ERROR,
2575 014164 104401 50: SCOPI ;LOCK ON REGISTER? (SW09=1)
2576 014166 005201 INC R1 ;UPDATE SEC, REG, POINTER
2577 014170 022701 000020 CMP #16,,R1 ;ALL SEC, REG, FOR THIS LINE DONE?
2578 014174 001365 BNE 40 ;BR IF NO,
2579 014176 062704 010421 ADD #*B<0001000100010001>,R4
2580 ;UPDATE DATA
2581 014202 005001 CLR R1 ;SET FOR SEC, REG,
2582 014204 005200 INC R0 ;UPDATE LINE NUMBER POINTER,
2583 014206 022700 000020 CMP #16,,R0 ;ALL LINES DONE?
2584 014212 001354 BNE 30 ;BR IF NO
2585
2586 ;*PART 2
2587 ;*FILL ALL RAMS WITH ALL 1'S AND THEN
2588 ;*CLEAR JUST ONE BIT AT A TIME VERIFYING
2589 ;*THAT ONLY THAT ONE BIT IS CLEAR AND THAT
2590 ;*ALL OTHER RAMS STILL CONTAIN ALL 1'S,
2591 ;*THERE SHOULD BE ONLY ONE BIT CLEARED AT
2592 ;*ONE TIME,
2593
2594 014214 005077 165164 CLR #RESV16 ;CLEAR "LOC FOUND FLAG",
2595 014220 005037 001220 CLR LOCK ;
2596 014224 013702 001376 MAR17: MOV DVSRA,R2 ;LOAD POINTER TO DVSRA
2597 014230 005077 165136 CLR #DVSRS ;SET LINE AND SEC REG POINTER TO ZERO
2598 014234 012712 177777 10: MOV #*B<1111111111111111>,(R2)
2599 ;PREPARE TO LOAD ALL 1'S INTO ALL RAM LOC,
2600 014240 062777 170361 165124 ADD #*C<BIT11+BIT10+BIT9+BIT8+BIT7+BIT6+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0>+BIT0,#DVSRS
2601 ;UPDATE LINE AND SEC REG POINTERS.
```

2602 014246 001372 BNE 10 ;BR IF NOT ALL DONE FILLING 1'S,
2603 014250 005000 CLR R0 ;ZERO LINE # POINTER
2604 014252 005001 CLR R1 ;ZERO SEC REG # POINTER
2605 014254 012704 177776 20: MOV #C<BIT0>,R4 ;SET INITIAL DATA
2606 014260 110077 168106 30: MOV R0,0DVARS ;LOAD LINE #
2607 014264 110177 165104 MOV R1,0DVARSH ;LOAD SEC REG #
2608 014270 010412 MOV R4,(R2) ;LOAD DATA
2609 014272 005077 165074 CLR 0DVARS ;ZERO POINTERS
2610 014276 022712 177777 1000: CMP #B<11111111111111>,(R2)
2611
2612 014302 001417 BEQ 60 ;VERIFY ONLY ONE LOC, HAS ONE BIT CLEARED
2613 014304 012777 177777 165072 MOV #1,0RESV16 ;BR IF LOC, OK
2614 014312 011203 MOV (R2),R3 ;SET "LOC FOUND FLAG",
2615 014314 120077 165052 CMPB R0,0DVARS ;SAVE DATA
2616 014320 001401 BEQ 40 ;IS THIS THE RIGHT LINE?
2617 014322 104002 HLT 2 ;BR IF YES
2618 014324 120177 165044 40: CMPB R1,0DVARSH ;WRONG LINE HAS CLEARED BIT!
2619 014330 001401 BEQ 50 ;IS THIS THE RIGHT SEC REG?
2620 014332 104002 HLT 5 ;BR IF YES
2621 014334 020403 CMP R4,R3 ;WRONG SEC REG HAS CLEARED BIT,
2622 014336 001401 BEQ 60 ;IS THE ACTUAL DATA OK?
2623 014340 104002 HLT 2 ;BR IF YES
2624 014342 062777 170361 165022 60: ADD #C<BIT11+BIT10+BIT9+BIT8+BIT7+BIT6+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0>,0DVARS ;ACTUAL DATA WAS WRONG,
2625 014350 001352 BNE 1000 ;BITS+BITS+BIT3+BIT2+BIT1+BITS>+BITS,0DVARS
2626 014352 005777 165026 TST 0RESV16 ;BR IF NOT DONE,
2627 014356 001001 BNE 70 ;HAS A LOC BEEN FOUND?
2628 014360 104000 HLT 0 ;BR IF YES
2629 014362 005077 165016 70: CLR 0RESV16 ;NO LOC WAS FOUND WITH A ZERO BIT,
2630 014366 000261 SEC ;CLEAR "LOC FOUND FLAG",
2631 014370 006104 ROL R4 ;SHIFT IN A 1
2632 014372 103732 BCS 30 ;CHANGE DATA PATTERN
2633 014374 110077 164772 MOV R0,0DVARS ;DO IT ALL OVER AGAIN
2634 014400 110177 164770 MOV R1,0DVARSH ;LOAD LINE NO.
2635 014404 010412 MOV R4,(R2) ;LOAD SEC REG,
2636 014406 005201 INC R1 ;PUT RAM LOC BACK TO ALL 1'S,
2637 014410 022701 000020 CMP #16,,R1 ;UPDATE SEC REG #
2638 014414 001317 BNE 20 ;ALL SEC REG DONE?
2639 014416 005001 CLR R1 ;BR IF NO
2640 014420 005200 INC R0 ;ZERO SEC REG POINTER
2641 014422 022700 000020 CMP #16,,R0 ;UPDATE LINE POINTER
2642 014426 001312 BNE 20 ;ALL LINES DONE?
2643 014430 104400 SCOPE 20 ;BR IF NO
2644 ;SCOPE THIS TEST.
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657

***** TEST 57 *****
;MEMORY EXTENSION READ/WRITE TEST
;VERIFY BITS 4 AND 5 OF EACH LINE
;SECONDARY REGISTERS EXERCISED ARE:
;# 00 TX BUS ADDRESS (PRIMARY)
;# 02 TX BUS ADDRESS (SECONDARY)
;# 04 RX BUS ADDRESS
;# 10 TX TABLE BASE ADDRESS
;# 11 RX TABLE BASE ADDRESS
;NOTE THAT ALL LINES (00-16) ARE EXERCISED.

2658
2659
2660 ; TEST 57
2661 ;-----
2662 014432 012737 000057 001226 TST57: MOV #57,TSTNO
2663 014440 012737 014626 001216 MOV #TST60,NEXT
2664 014446 012737 014506 001220 MOV #20,LOCK
2665 014454 005000 CLR R0 ;R0=LINE NUMBER (START AT 0)
2666 014456 013702 001370 MOV DVLCR,R2 ;SET R2 =BASE ADDRESS(DVLCR)
2667 014462 012704 000060 10: MOV #BITS+BIT4,R4 ;R4=GOOD DATA (BOTH EA BITS SET AT START)
2668 014466 012705 000005 MOV #5,R5 ;R5 IS COUNTER OF SEC REGISTERS
2669 014472 012737 000004 001246 MOV #4,TEMP1 ;TEMP1 IS COUNTER OF COMB. OF EA BITS,
2670 ;EX: 11,10,01,00
2671 014500 012737 014620 001256 MOV #MEMEXT,TEMP5 ;MEMEXT=SEC. REGISTER POINTER,
2672 014506 010477 164650 20: MOV R4,0DVSCR ;LOAD DVSCR WITH EA BITS,
2673 014512 110077 164654 MOV R0,0DVARS ;SEL THE LINE NUMBER
2674 014516 117701 164534 MOV 0TEMPS,R1 ;GET SEC REG,
2675 014522 110177 164646 MOV R1,0DVARSH ;SEL THE SEC. REGISTER
2676 014526 005077 164644 CLR 0DVSRA ;HIT THE SEC.REG, ACCESS REGISTER,
2677 014532 017703 164632 MOV 0DVLCR,R3 ;SAVE THE DVLINE PARM, REG,
2678 014536 042703 177717 BIC #C<BIT5+BIT4>,R3
2679 ;CLEAR ALL BUT BITS 5 AND 4,
2680 014542 020403 CMP R4,R3 ;ARE THE EA BITS GOOD
2681 014544 001401 BEQ 30
2682 014546 104004 HLT 4
2683 014550 104401 30: SCOPE1 ;SW09=1?
2684 014552 005237 001256 INC TEMPS ;POP POINTER
2685 014556 005305 DEC R5 ;ALL SEC REG DONE?
2686 014560 001352 BNE 20 ;BR IF NO.
2687 014562 012737 014620 001256 MOV #MEMEXT,TEMP5 ;RESET POINTER
2688 014570 012705 000005 MOV #5,R5 ;RESET COUNTER
2689 014574 162704 000020 SUB #BIT4,R4 ;ADJUST FOR NEXT EA BIT PATTERN
2690 014600 005337 001246 DEC TEMP1 ;ALL PATTERNS DONE?
2691 014604 001340 BNE 20
2692 014606 005200 INC R0 ;UPDATE TO NEXT LINE
2693 014610 022700 000020 CMP #16,,R0 ;ALL LINES DONE
2694 014614 001322 BNE 10 ;BR IF NO.
2695 014616 104400 SCOPE
2696 ;TABLE OF SECONDARY REGISTERS EXERCISED....
2697 014620 000 MEMEXT: ,BYTE 00
2698 014621 002 ,BYTE 02
2699 014622 004 ,BYTE 04
2700 014623 010 ,BYTE 10
2701 014624 011 ,BYTE 11
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712 ; TEST 60
2713 ;-----

***** TEST 60 *****
;INITIALIZATION TESTS
;SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS
;AND VERIFY THAT ALL THE BITS ARE CLEARED
;BY A BUS RESET

```
2714 014626 012737 000060 001226 TST60: MOV #60,TSTNO
2715 014634 012737 015042 001216 MOV #TST61,NEXT
2716 014642 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS,
2717 014650 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER FOR LOADING
2718 014654 005077 164512 CLR @DVSRS ;CLEAR LINE POINTER
2719 014660 005077 164512 CLR @DVSRA ;CLEAR ACCESS REG.
2720 014664 012723 173777 MOV #*C<BIT11>,(R3)+
2721 014670 012702 000007 MOV #7,R2 ;SET ALL BITS BUT MSTCLR
2722 014674 012723 177777 18: MOV #=-1,(R3)+ ;LOAD ALL OTHER REGISTERS WITH ALL 1'S
2723 014700 005302 DEC R2 ;ALLREGISTERS LOADED?
2724 014702 001374 BNE 18 ;BR IF NO
2725 014704 000005 RESET ;ISSUES A BUS INIT (RESET INSTR)
2726 014706 005200 INC R0 ;FLASH THE CPU LIGHTS!!!
2727 014710 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER
2728 014714 005005 CLR R5 ;SET "EXPECTED" FOR DVSCR
2729 014716 011304 MOV (R3),R4 ;READ THE DVSCR REG.
2730 014720 020504 CMP R5,R4 ;IS BIT8 ALONE SET?
2731 014722 001401 BEQ 28 ;BR IF YES
2732 014724 104003 HLT 3 ;DVSCR HAS WRONG DATA>
2733 014726 005723 28: TST (R3)+ ;POP POINTER TO DVRC
2734 014730 005005 CLR R5 ;SET EXPECTED TO ZERO
2735 014732 011304 MOV (R3),R4 ;DVRC (EXPECT ALL 0'S)
2736 014734 001401 BEQ 38 ;BR IF OK
2737 014736 104003 HLT 3 ;DVRC NO ALL 0'S
2738 014740 005723 38: TST (R3)+ ;POP POINTER TO DVLCR REG
2739 014742 011304 MOV (R3),R4 ;DVLCR (READ DVLCR INTO R4)
2740 014744 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4
2741 014750 020504 CMP R5,R4 ;DISREGUARD BR TEST POINTS AND MEM EXT BITS,
2742 014752 001401 BEQ 48 ;DVLCR OK?
2743 014754 104003 HLT 3 ;DVLCR INCORECT (DISREGUARD BITS5,4,1,0)
2744 014756 005723 48: TST (R3)+ ;POP POINTER TO DVSRS REG
2745 014760 011304 MOV (R3),R4 ;DVSRS (EXPECT ALL 0'S)
2746 014762 001401 BEQ 58 ;BR IF OK
2747 014764 104003 HLT 3 ;DVSRS REG NOT ALL ZEROS
2748 014766 005723 58: TST (R3)+ ;POP POINTER TO DVSRA REG
2749 014770 011304 MOV (R3),R4 ;DVSRA (EXPECT ALL 0'S)
2750 014772 001401 BEQ 68 ;BR IF GOOD
2751 014774 104003 HLT 3 ;DVSRA NOT ALL 0'S
2752 014776 005723 68: TST (R3)+ ;POP POINTER TO DVSFR
2753 015000 011304 MOV (R3),R4 ;DVSFR (EXPECT ALL 1'S (THATS RIGHT))
2754 015002 012705 177777 MOV #177777,R5 ;SET EXPECTED
2755 015006 020504 CMP R5,R4 ;EXPECETD =FOUND?
2756 015010 001401 BEQ 78 ;BR IF YES
2757 015012 104003 HLT 3 ;DVSFR NOT ALL 1'S
2758 015014 005723 78: TST (R3)+ ;POP POINTER TO DVNSR REG
2759 015016 005713 TST (R3) ;DVNSR S/B PLUS (15=0)
2760 015020 100001 BPL 648
2761 015022 104000 HLT 0
2762 015024 005723 648: TST (R3)+ ;POP POINTER TO RESV16 REG
2763 015026 011304 MOV (R3),R4 ;RESV16 (EXPECT ALL 0'S)
2764 015030 005005 CLR R5 ;SET EXPECTED TO 0'S
2765 015032 020504 CMP R5,R4 ;WELL DOES IT =1'S?
2766 015034 001401 BEQ 88 ;BR IF OK
2767 015036 104003 HLT 3 ;RESV16 NOT ALL 0'S
2768 015040 104400 88: SCOPE ;SCOPE THIS TEST;
2769
```

```
2770 ;***** TEST 61 *****
2771 ;*INITIALIZATION TESTS
2772 ;*SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS
2773 ;*AND VERIFY THAT ALL THE BITS ARE CLEARED
2774 ;*BY A MASTER CLEAR
2775 ;*****
2776
2777 ; TEST 61
2778 ;-----
2779
2780 015042 012737 000061 001226 TST61: MOV #61,TSTNO
2781 015050 012737 015260 001216 MOV #TST62,NEXT
2782 015056 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS,
2783 015064 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER FOR LOADING
2784 015070 005077 164276 CLR @DVSRS ;CLEAR LINE POINTER
2785 015074 005077 164276 CLR @DVSRA ;CLEAR ACCESS REG.
2786 015100 012723 173777 MOV #*C<BIT11>,(R3)+
2787 015104 012702 000007 MOV #7,R2 ;SET ALL BITS BUT MSTCLR
2788 015110 012723 177777 18: MOV #=-1,(R3)+ ;LOAD ALL OTHER REGISTERS WITH ALL 1'S
2789 015114 005302 DEC R2 ;ALLREGISTERS LOADED?
2790 015116 001374 BNE 18 ;BR IF NO
2791 015120 052777 004000 164234 BIS #MRESET,@DVSCR ;ISSUE A "MASTER CLEAR"
2792 015126 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER
2793 015132 005005 CLR R5 ;SET "EXPECTED" FOR DVSCR
2794 015134 011304 MOV (R3),R4 ;READ THE DVSCR REG.
2795 015136 020504 CMP R5,R4 ;IS BIT8 ALONE SET?
2796 015140 001401 BEQ 28 ;BR IF YES
2797 015142 104003 HLT 3 ;DVSCR HAS WRONG DATA>
2798 015144 005723 28: TST (R3)+ ;POP POINTER TO DVRC
2799 015146 005005 CLR R5 ;SET EXPECTED TO ZERO
2800 015150 011304 MOV (R3),R4 ;DVRC (EXPECT ALL 0'S)
2801 015152 001401 BEQ 38 ;BR IF OK
2802 015154 104003 HLT 3 ;DVRC NO ALL 0'S
2803 015156 005723 38: TST (R3)+ ;POP POINTER TO DVLCR REG
2804 015160 011304 MOV (R3),R4 ;DVLCR (READ DVLCR INTO R4)
2805 015162 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4
2806 015166 020504 CMP R5,R4 ;DISREGUARD BR TEST POINTS AND MEM EXT BITS,
2807 015170 001401 BEQ 48 ;DVLCR OK?
2808 015172 104003 HLT 3 ;DVLCR INCORECT (DISREGUARD BITS5,4,1,0)
2809 015174 005723 48: TST (R3)+ ;POP POINTER TO DVSRS REG
2810 015176 011304 MOV (R3),R4 ;DVSRS (EXPECT ALL 0'S)
2811 015200 001401 BEQ 58 ;BR IF OK
2812 015202 104003 HLT 3 ;DVSRS REG NOT ALL ZEROS
2813 015204 005723 58: TST (R3)+ ;POP POINTER TO DVSRA REG
2814 015206 011304 MOV (R3),R4 ;DVSRA (EXPECT ALL 0'S)
2815 015210 001401 BEQ 68 ;BR IF GOOD
2816 015212 104003 HLT 3 ;DVSRA NOT ALL 0'S
2817 015214 005723 68: TST (R3)+ ;POP POINTER TO DVSFR
2818 015216 011304 MOV (R3),R4 ;DVSFR (EXPECT ALL 1'S (THATS RIGHT))
2819 015220 012705 177777 MOV #177777,R5 ;SET EXPECTED
2820 015224 020504 CMP R5,R4 ;EXPECETD =FOUND?
2821 015226 001401 BEQ 78 ;BR IF YES
2822 015230 104003 HLT 3 ;DVSFR NOT ALL 1'S
2823 015232 005723 78: TST (R3)+ ;POP POINTER TO DVNSR REG
2824 015234 005713 TST (R3) ;DVNSR S/B PLUS (15=0)
2825 015236 100001 BPL 648
```

```

2826 015240 104000          HLT      0
2827 015242 005723          TST     (R3)+      ;POP POINTER TO RESV16 REG
2828 015244 011304          MOV     (R3),R4    ;RESV16 (EXPECT ALL 0'S)
2829 015246 005005          CLR     R5         ;SET EXPECTED TO 0'S
2830 015250 020504          CMP     R5,R4     ;WELL DOES IT =1'S?
2831 015252 001401          BEQ     88         ;BR IF OK
2832 015254 104003          HLT     3         ;RESV16 NOT ALL 0'S
2833 015256 104400          SCOPE          ;SCOPE THIS TEST;
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881

```

```

;***** TEST 62 *****
;ATTACK OF THE SPECIAL FUNCTIONS REGISTER,
;BEGIN CHECK OF THE DV5FR,
;SUMMARY OF PROC. INSTRUCTIONS
;
;BIT14 BIT13 BIT12 INSTRUCTION
; 0 0 0 BRANCH "A"
; 0 0 1 ALU OPERATION
; 0 1 0 RAM OPERATION
; 0 1 1 DATA TRANSFER
; 1 0 0 NPR OPERATION
; 1 0 1 SET/CLEAR OPERATION
; 1 1 0 BCC CALCULATION
; 1 1 1 BRANCH "B"
;
;***** TEST 62 *****
;VERIFY THAT "ROM STEP"
;IS SELF-CLEARING AND THAT
;THE DATA IN THE DV5FR
;IS CHANGED WHEN THE ROM IS STEPPED,
;*****
; TEST 62
;-----
2862 015260 012737 000062 001226 TST62: MOV #62,TSTNO
2863 015266 012737 015362 001216 MOV #TST63,NEXT
2864 015274 104412 MSTCLR ;CLEAR ALL THE DV11
2865 015276 012777 000010 164056 MOV #BIT3,@DV5FR ;SET SOURCE SEL
2866 015304 012705 050000 MOV #S,C,R5 ;PUT INSTR INTO DV5FR
2867 015310 010577 164064 MOV R5,@DV5FR
2868 015314 027705 164060 CMP @DV5FR,R5
2869 015320 001401 BEQ 10 ;WAS THE DV5FR REALLY LOADED?
2870 015322 104000 HLT ;BR IF YES
2871 015324 042777 000010 164030 18: BIC #BIT3,@DV5FR ;BAD DV5FR
2872 015332 104415 ROMCLK ;CLEAR SOURCE SEL,
2873 015334 000240 NOP ;ISSUE A ROM CLOCK
2874 015336 032777 000002 164016 BIT #BIT1,@DV5FR ;WAIT AN INSTRUCTION TIME
2875 015344 001401 BEQ 20 ;DID CLK BIT CLEAR BY IT SELF?
2876 015346 104000 HLT ;BR IF CLK GONE
2877 015350 020577 164024 28: CMP R5,@DV5FR ;BIT 1 OF DV5FR (ROM CLK) NOT ZERO
2878 015354 001001 BNE 30 ;WAS DATA IN DV5FR CHANGED?
2879 015356 104000 HLT ;BR IF YES
2880 015360 104400 SCOPE ;DATA NOT CHANGED (DID CLK REALLY CLK??)
2881 ;SCOPE THIS TEST,

```

```

2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937

```

```

;***** TEST 63 *****
;BASIC TEST OF DV5FR
;TEST THAT "BRANCH A" INSTRUCTION,
;POINTS TESTED:
;
;BIT11 BIT10 BIT09 BIT08 BR "A" BR "B" FUNCTION
; 0 0 0 1 L H PLUS 3 VOLTS
; 0 1 0 1 L,H H,H DV5CR00 (#0,#1)
; 0 1 1 1 H H NPR SILO NOT AVAIL,
; 1 1 1 1 H H SILO FULL
; 0 1 1 0 H H NXM
;*****
; TEST 63
;-----
2898 015362 012737 000063 001226 TST63: MOV #63,TSTNO
2899 015370 012737 015626 001216 MOV #TST64,NEXT
2900 015376 104412 MSTCLR ;CLEAR DV11
2901 015400 013700 001400 MOV DV5FR,R0 ;SET DV5FR POINTER TO R0
2902 015404 013703 001370 MOV DVLCR,R3 ;SET DVLCR POINTER TO R3
2903 015410 012777 000410 163744 MOV #BIT0+BIT3,@DV5FR
2904 015416 012710 000400 18: MOV #BIT0,(R0) ;BR-A TEST +3
2905 015422 011002 MOV (R0),R2 ;READ DV5FR FOR PRINTOUT
2906 015424 012705 000002 MOV #BIT1,R5 ;SET EXPECTED RESULTS
2907 015430 011304 MOV (R3),R4 ;READ DVLCR INTO R4
2908 015432 042704 177774 BIC #C<BIT1+BIT0>,R4
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937

```

```

;***** TEST 63 *****
;CLEAR UNWANTED BITS,
;EXPECTED = FOUND??
;BR IF OK
;BR POINT WRONG
;RESET BIT 8 TO #0
;READ DV5FR FOR PRINTOUT
;SET EXPECTED RESULTS
;READ DVLCR INTO R4
;CLEAR UNWANTED BITS,
;EXPECTED = FOUND??
;BR IF OK
;BR POINT WRONG
;SET EXPECTED RESULTS
;READ DVLCR INTO R4
;CLEAR UNWANTED BITS,
;EXPECTED = FOUND??
;BR IF OK
;BR POINT WRONG
;SET EXPECTED RESULTS
;READ DVLCR INTO R4
;CLEAR UNWANTED BITS,
;EXPECTED = FOUND??

```

```

2938 015544 001401      BEQ      56      ;BR IF OK
2939 015546 104006      HLT      6      ;BR POINT WRONG
2940 015550 012710 007400 56:      MOV      #BIT11+BIT10+BIT9+BIT8,(R0)
2941 015554 011002      MOV      (R0),R2      ;READ DV5FR FOR PRINTOUT
2942 015556 012705 000003      MOV      #BIT1+BIT0,R5      ;SET EXPECTED RESULTS
2943 015562 011304      MOV      (R3),R4      ;READ DVLCR INTO R4
2944 015564 042704 177774      BIC      #'C<BIT1+BIT0>,R4
2945
2946 015570 020504      CMP      R5,R4      ;CLEAR UNWANTED BITS,
2947 015572 001401      BEQ      66      ;EXPECTED = FOUND??
2948 015574 104006      HLT      6      ;BR IF OK
2949 015576 012710 003000 66:      MOV      #BIT10+BIT9,(R0)      ;BR POINT WRONG
2950 015602 011002      MOV      (R0),R2      ;NXM
2951 015604 012705 000003      MOV      #BIT1+BIT0,R5      ;READ DV5FR FOR PRINTOUT
2952 015610 011304      MOV      (R3),R4      ;SET EXPECTED RESULTS
2953 015612 042704 177774      BIC      #'C<BIT1+BIT0>,R4      ;READ DVLCR INTO R4
2954
2955 015616 020504      CMP      R5,R4      ;CLEAR UNWANTED BITS,
2956 015620 001401      BEQ      76      ;EXPECTED = FOUND??
2957 015622 104006      HLT      6      ;BR IF OK
2958 015624 104400 76:      SCOPE      ;BR POINT WRONG
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968 015626 012737 000064 001226 ;***** TEST 64 *****
2969 015634 012737 015704 001216 ;*TEST OF BRANCH B*
2970 015642 104412      MOV      #64,TSTNO
2971 015644 012777 000010 163510 ;*TEST THAT POINT 16 (GROUND)
2972 015652 012777 077400 163520 ;*MAKES LCR BIT1=1 AND BIT0=1.
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
; TEST 64
;-----
TST64: MOV      #64,TSTNO
MOV      #TST65,NEXT
MSTCLR      ;CLEAR DV11
MOV      #BIT3,@DVSCR ;SET SOURCE SEL
MOV      #BRB+BIT11+BIT10+BIT9+BIT8,@DV5FR ;READ DV5FR INTO R2
MOV      @DV5FR,R2 ;SET EXPECTED RESULTS
MOV      #BIT1+BIT0,R5 ;READ REAL RESULTS
MOV      @DVLCR,R4 ;SAME??
CMP      R5,R4
BEQ      16
HLT      6 ;BR TEST POINT WRONG
16:      SCOPE      ;SCOPE THIS TEST

;***** TEST 65 *****
;*TEST OF BRANCH B
;*CHECKING "DEFAULT" STATES OF THE DV11 SIGNALS.
;*BIT11 BIT10 BIT09 BIT08 FUNCTION
;* 1 0 0 0 DATA NOT AVAIL,
;* 1 0 0 1 REQUEST BUS
;* 1 0 1 0 MEMORY PARITY ERROR
;* 1 1 1 1 WRITE INHIBIT
;*****
; TEST 65
;-----

```

```

2994 015704 012737 000065 001226 TST65: MOV      #65,TSTNO
2995 015712 012737 016072 001216 MOV      #TST66,NEXT
2996 015720 104412      MSTCLR
2997 015722 013700 001400      MOV      DV5FR,R0
2998 015726 013703 001370      MOV      DVLCR,R3
2999 015732 012777 000010 163422      MOV      #BIT3,@DVSCR
3000 015740 012710 074000 18:      MOV      #BRB+BIT11,(R0)
3001 015744 011002      MOV      (R0),R2      ;READ DV5FR FOR PRINTOUT
3002 015746 012705 000003      MOV      #BIT1+BIT0,R5      ;SET EXPECTED RESULTS
3003 015752 011304      MOV      (R3),R4      ;READ DVLCR INTO R4
3004 015754 042704 177774      BIC      #'C<BIT1+BIT0>,R4
3005
3006 015760 020504      CMP      R5,R4      ;CLEAR UNWANTED BITS,
3007 015762 001401      BEQ      28      ;EXPECTED = FOUND??
3008 015764 104006      HLT      6      ;BR IF OK
3009 015766 012710 074400 28:      MOV      #BRB+BIT11+BIT8,(R0)      ;BR POINT WRONG
3010 015772 011002      MOV      (R0),R2      ;READ DV5FR FOR PRINTOUT
3011 015774 012705 000003      MOV      #BIT1+BIT0,R5      ;SET EXPECTED RESULTS
3012 016000 011304      MOV      (R3),R4      ;READ DVLCR INTO R4
3013 016002 042704 177774      BIC      #'C<BIT1+BIT0>,R4
3014
3015 016006 020504      CMP      R5,R4      ;CLEAR UNWANTED BITS,
3016 016010 001401      BEQ      38      ;EXPECTED = FOUND??
3017 016012 104006      HLT      6      ;BR IF OK
3018 016014 012710 075000 38:      MOV      #BRB+BIT11+BIT9,(R0)      ;BR POINT WRONG
3019 016020 011002      MOV      (R0),R2      ;READ DV5FR FOR PRINTOUT
3020 016022 012705 000003      MOV      #BIT1+BIT0,R5      ;SET EXPECTED RESULTS
3021 016026 011304      MOV      (R3),R4      ;READ DVLCR INTO R4
3022 016030 042704 177774      BIC      #'C<BIT1+BIT0>,R4
3023
3024 016034 020504      CMP      R5,R4      ;CLEAR UNWANTED BITS,
3025 016036 001401      BEQ      48      ;EXPECTED = FOUND??
3026 016040 104006      HLT      6      ;BR IF OK
3027 016042 012710 077000 48:      MOV      #BRB+BIT11+BIT10+BIT9,(R0)      ;BR POINT WRONG
3028 016046 011002      MOV      (R0),R2      ;READ DV5FR FOR PRINTOUT
3029 016050 012705 000003      MOV      #BIT1+BIT0,R5      ;SET EXPECTED RESULTS
3030 016054 011304      MOV      (R3),R4      ;READ DVLCR INTO R4
3031 016056 042704 177774      BIC      #'C<BIT1+BIT0>,R4
3032
3033 016062 020504      CMP      R5,R4      ;CLEAR UNWANTED BITS,
3034 016064 001401      BEQ      58      ;EXPECTED = FOUND??
3035 016066 104006      HLT      6      ;BR IF OK
3036 016070 104400 58:      SCOPE      ;BR POINT WRONG
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
;***** TEST 66 *****
;*BASIC TEST OF THE
;*SET/CLEAR INSTRUCTION,
;*TEST THAT THE SET/CLEAR CAN DO:
;*CLEAR DVSCR 08
;*SET DVSCR10
;*SET RECEIVER INTERRUPT (DVSCR07)
;*****
; TEST 66

```

```

3050 ;-----
3051 016072 012737 000066 001226 TST66: MOV #66,TSTNO
3052 016100 012737 016264 001216 MOV #TST67,NEXT
3053 016106 012737 016136 001220 MOV #18,LOCK
3054 016114 104412 MSTCLR ;CLEAR DV11
3055 016116 052777 000400 163236 BIS #BIT9,#DVSCR ;SET BIT9
3056 016124 052777 000010 163230 BIS #BIT3,#DVSCR ;SET SOURCE SEL
3057 016132 013700 001400 MOV DVFSR,R0 ;SET DVFSR POINTER ADDRESS IN R0
3058 016136 012710 050016 18: MOV #8,C+BIT3+BIT2+BIT1,(R0)
3059 016142 012705 000010 MOV #BIT3,R5 ;DO SET/CLEAR -CLEAR BIT 8 OF DVSCR
3060 016146 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3061 016150 104415 ROMCLK ;CYCLE THE ROM
3062 016152 017704 163204 MOV #DVSCR,R4 ;READ DVSCR INTO "FOUND LOC.
3063 016156 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3064 016160 001401 BEQ 648 ;BR IF DVSCR OK
3065 016162 104006 HLT 6 ;ROM FAILED TO EXECUTE
3066 016164 104401 SCOPI 648: ;LOCK ON THIS SUB-TEST? SW09=1?
3067 016166 012737 016174 001220 MOV #38,LOCK ;SET FOR RETURN IF SW09=1
3068 016174 052705 002000 38: BIS #BIT7,R5 ;SET EXPECTED (SCR BIT 7=1)
3069 016200 012710 050013 MOV #8,C+BIT3+BIT1+BIT0,(R0)
3070 016204 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3071 016206 104415 ROMCLK ;CYCLE THE ROM
3072 016210 017704 163146 MOV #DVSCR,R4 ;READ DVSCR INTO "FOUND LOC.
3073 016214 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3074 016216 001401 BEQ 658 ;BR IF DVSCR OK
3075 016220 104006 HLT 6 ;ROM FAILED TO EXECUTE
3076 016222 104401 SCOPI 658: ;LOCK ON THIS SUB-TEST? SW09=1?
3077 016224 012737 016232 001220 MOV #48,LOCK
3078 016232 052705 002000 48: BIS #BIT10,R5 ;ALTER EXPECTED ADDRESS
3079 016236 012710 050012 MOV #8,C+BIT3+BIT1,(R0)
3080 ;DO A SET/CLEAR SET DVSCR BIT 10
3081 016242 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3082 016244 104415 ROMCLK ;CYCLE THE ROM
3083 016246 017704 163110 MOV #DVSCR,R4 ;READ DVSCR INTO "FOUND LOC.
3084 016252 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3085 016254 001401 BEQ 668 ;BR IF DVSCR OK
3086 016256 104006 HLT 6 ;ROM FAILED TO EXECUTE
3087 016260 104401 SCOPI 668: ;LOCK ON THIS SUB-TEST? SW09=1?
3088 016262 104400 SCOPE ;SCOPE THIS TEST
3089
3090
3091 ;***** TEST 67 *****
3092 ;BASIC TEST OF THE
3093 ;*SET/CLEAR INSTRUCTION.
3094 ;*TEST THAT THE SET/CLEAR CAN:
3095 ;*
3096 ;*BIT 14 BIT12 BIT03 BIT02 BIT01 BIT00 FUNCTION
3097 ;* 1 1 1 0 0 0 SET RICR 15
3098 ;* 1 1 1 0 0 1 SET RICR 14
3099 ;* 1 1 1 1 0 0 SET RICR 13
3100 ;* 1 1 1 1 0 1 SET RICR 12
3101 ;*
3102 ;*****
3103
; TEST 67
;-----

```

```

3106 016264 012737 000067 001226 TST67: MOV #67,TSTNO
3107 016272 012737 016506 001216 MOV #TST70,NEXT
3108 016300 104412 MSTCLR ;CLEAR DV11
3109 016302 013700 001400 MOV DVFSR,R0 ;SET DVFSR POINTER TO R0
3110 016306 012777 000010 163046 MOV #BIT3,#DVSCR ;SET SOURCE SEL
3111 016314 012705 100000 MOV #BIT15,R5 ;SET EXPECTED RESULTS
3112 016320 012710 050010 MOV #8,C+BIT3,(R0)
3113 ;SET/CLEAR DVRICR 15
3114 016324 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3115 016326 104415 ROMCLK ;CYCLE THE ROM
3116 016330 017704 163032 MOV #DVRIC,R4 ;READ DVRIC INTO "FOUND" LOC.
3117 016334 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3118 016336 001401 BEQ 648 ;BR IF DVSCR OK
3119 016340 104006 HLT 6 ;ROM FAILED TO EXECUTE
3120 016342 104401 SCOPI 648: ;LOCK ON THIS SUB-TEST? SW09=1?
3121 016344 104412 MSTCLR ;CLEAR DV11
3122 016346 012777 000010 163006 MOV #BIT3,#DVSCR ;SET SOURCE SEL
3123 016354 012705 040000 MOV #BIT14,R5 ;SET EXPECTED RESULTS
3124 016360 012710 050011 MOV #8,C+BIT3+BIT0,(R0)
3125 ;SET/CLEAR DVRICR 14
3126 016364 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3127 016366 104415 ROMCLK ;CYCLE THE ROM
3128 016370 017704 162772 MOV #DVRIC,R4 ;READ DVRIC INTO "FOUND" LOC.
3129 016374 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3130 016376 001401 BEQ 658 ;BR IF DVSCR OK
3131 016400 104006 HLT 6 ;ROM FAILED TO EXECUTE
3132 016402 104401 SCOPI 658: ;LOCK ON THIS SUB-TEST? SW09=1?
3133 016404 104412 MSTCLR ;CLEAR DV11
3134 016406 012777 000010 162746 MOV #BIT3,#DVSCR ;SET SOURCE SEL
3135 016414 012705 020000 MOV #BIT13,R5 ;SET EXPECTED RESULTS
3136 016420 012710 050014 MOV #8,C+BIT3+BIT2,(R0)
3137 ;SET/CLEAR DVRICR 13
3138 016424 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3139 016426 104415 ROMCLK ;CYCLE THE ROM
3140 016430 017704 162732 MOV #DVRIC,R4 ;READ DVRIC INTO "FOUND" LOC.
3141 016434 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3142 016436 001401 BEQ 668 ;BR IF DVSCR OK
3143 016440 104006 HLT 6 ;ROM FAILED TO EXECUTE
3144 016442 104401 SCOPI 668: ;LOCK ON THIS SUB-TEST? SW09=1?
3145 016444 104412 MSTCLR ;CLEAR DV11
3146 016446 012777 000010 162706 MOV #BIT3,#DVSCR ;SET SOURCE SEL
3147 016454 012705 010000 MOV #BIT12,R5 ;SET EXPECTED RESULTS
3148 016460 012710 050015 MOV #8,C+BIT3+BIT2+BIT0,(R0)
3149 ;SET/CLEAR DVRICR 12
3150 016464 011002 MOV (R0),R2 ;SAVE DVFSR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
3151 016466 104415 ROMCLK ;CYCLE THE ROM
3152 016470 017704 162672 MOV #DVRIC,R4 ;READ DVRIC INTO "FOUND" LOC.
3153 016474 020504 CMP R5,R4 ;WAS THE ROM INSTR EXECUTED?
3154 016476 001401 BEQ 678 ;BR IF DVSCR OK
3155 016500 104006 HLT 6 ;ROM FAILED TO EXECUTE
3156 016502 104401 SCOPI 678: ;LOCK ON THIS SUB-TEST? SW09=1?
3157 016504 104400 SCOPE ;SCOPE THIS TEST
3158
3159
3160 ;***** TEST 70 *****
3161 ;BASIC TEST OF DVFSR.

```



```

3162                                     ;*TEST OF "SET/CLEAR" AND
3163                                     ;*"BRANCH A" AND "BRANCH B" FUNCTIONS.
3164                                     ;*****
3165                                     ) TEST 70
3166                                     )-----
3167                                     )
3168 016506 012737 000070 001226 TST70: MOV #70,TSTNO
3169 016514 012737 017170 001216 MOV #TST71,NEXT
3170 016522 012737 016544 001220 MOV #18,LOCK
3171 016530 104412 MSTCLR ;CLEAR DV11
3172 016532 012777 000010 162622 MOV #BIT3,@DVSCR ;SET SOURCE SELECT
3173 016540 013700 001400 MOV DV5FR,R0 ;SET DV5FR POINTER INTO R0
3174
3175                                     ;*TEST SET/CLEAR FUNCTION
3176                                     ;*FOR ALU BIT02
3177 016544 004237 017134 18: JSR R2,100 ;GOTO SUBROUTINE,
3178 016550 000024 BIT4+BIT2 ;POINT SET/CLEARED
3179 016552 006000 BIT11+BIT10 ;BR TEST POINT
3180 016554 000002 BIT1 ;EXPECTED RESULTS IN DVLCR
3181 016556 004237 017134 JSR R2,100 ;GOSUB
3182 016562 000025 BIT4+BIT2+BIT0 ;POINT SET/CLEARED
3183 016564 006000 BIT11+BIT10 ;BR TEST POINT
3184 016566 000003 BIT1+BIT0 ;EXPECTED RESULTS IN DVLCR
3185 016570 104401 SCOP1 ;SW09=1?
3186
3187                                     ;*TEST SET/CLEAR FUNCTION
3188                                     ;*FOR RAM OUTPUT BIT00
3189 016572 012737 016600 001220 MOV #28,LOCK ;SET RETURN IF SW09=1
3190 016600 004237 017134 28: JSR R2,100 ;GOTO THE SUBROUTINE
3191 016604 000047 BITS+BIT2+BIT1+BIT0 ;POINT SET/CLEARED [SET]
3192 016606 070000 BRB ;BR TEST POINT
3193 016610 000001 BIT0 ;DVLCR EXPECTED
3194 016612 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3195 016616 000043 BITS+BIT1+BIT0 ;POINT SET/CLEARED [CLEARED]
3196 016620 070000 BRB ;BR TEST POINT
3197 016622 000003 BIT1+BIT0 ;EXPECTED RESULTS
3198 016624 104401 65: SCOP1 ;SWR 09=1?
3199
3200                                     ;*TEST SET/CLEAR FUNCTION
3201                                     ;*FOR RAM OUTPUT BIT01
3202 016626 012737 016634 001220 MOV #38,LOCK ;SET RETURN IF SW09=1
3203 016634 004237 017134 38: JSR R2,100 ;GOTO THE SUBROUTINE
3204 016640 000045 BITS+BIT2+BIT0 ;POINT SET/CLEARED [SET]
3205 016642 070400 BRB+BIT0 ;BR TEST POINT
3206 016644 000001 BIT0 ;DVLCR EXPECTED
3207 016646 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3208 016652 000041 BITS+BIT0 ;POINT SET/CLEARED [CLEARED]
3209 016654 070400 BRB+BIT0 ;BR TEST POINT
3210 016656 000003 BIT1+BIT0 ;EXPECTED RESULTS
3211 016660 104401 67: SCOP1 ;SWR 09=1?
3212
3213                                     ;*TEST SET/CLEAR FUNCTION
3214                                     ;*FOR RAM OUTPUT BIT02
3215 016662 012737 016670 001220 MOV #48,LOCK ;SET RETURN IF SW09=1
3216 016670 004237 017134 48: JSR R2,100 ;GOTO THE SUBROUTINE
3217 016674 000046 BITS+BIT2+BIT1 ;POINT SET/CLEARED [SET]

```

```

3218 016676 071000 BRB+BIT9 ;BR TEST POINT
3219 016700 000001 BIT0 ;DVLCR EXPECTED
3220 016702 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3221 016706 000042 BITS+BIT1 ;POINT SET/CLEARED [CLEARED]
3222 016710 071000 BRB+BIT9 ;BR TEST POINT
3223 016712 000003 BIT1+BIT0 ;EXPECTED RESULTS
3224 016714 104401 69: SCOP1 ;SWR 09=1?
3225
3226                                     ;*TEST SET/CLEAR FUNCTION
3227                                     ;*FOR RAM OUTPUT BIT03
3228 016716 012737 016724 001220 MOV #68,LOCK ;SET RETURN IF SW09=1
3229 016724 004237 017134 68: JSR R2,100 ;GOTO THE SUBROUTINE
3230 016730 000044 BITS+BIT2 ;POINT SET/CLEARED [SET]
3231 016732 071400 BRB+BIT9+BIT8 ;BR TEST POINT
3232 016734 000001 BIT0 ;DVLCR EXPECTED
3233 016736 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3234 016742 000040 BITS ;POINT SET/CLEARED [CLEARED]
3235 016744 071400 BRB+BIT9+BIT8 ;BR TEST POINT
3236 016746 000003 BIT1+BIT0 ;EXPECTED RESULTS
3237 016750 104401 71: SCOP1 ;SWR 09=1?
3238
3239                                     ;*TEST SET/CLEAR FUNCTION
3240                                     ;*FOR RAM OUTPUT BIT04
3241 016752 012737 016760 001220 MOV #78,LOCK ;SET RETURN IF SW09=1
3242 016760 004237 017134 78: JSR R2,100 ;GOTO THE SUBROUTINE
3243 016764 000207 BIT7+BIT2+BIT1+BIT0 ;POINT SET/CLEARED [SET]
3244 016766 072000 BRB+BIT10 ;BR TEST POINT
3245 016770 000001 BIT0 ;DVLCR EXPECTED
3246 016772 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3247 016776 000203 BITS ;POINT SET/CLEARED [CLEARED]
3248 017000 072000 BRB+BIT9+BIT8 ;BR TEST POINT
3249 017002 000003 BIT1+BIT0 ;EXPECTED RESULTS
3250 017004 104401 73: SCOP1 ;SWR 09=1?
3251
3252                                     ;*TEST SET/CLEAR FUNCTION
3253                                     ;*FOR RAM OUTPUT BIT05
3254 017006 012737 017014 001220 MOV #88,LOCK ;SET RETURN IF SW09=1
3255 017014 004237 017134 88: JSR R2,100 ;GOTO THE SUBROUTINE
3256 017020 000205 BIT7+BIT2+BIT0 ;POINT SET/CLEARED [SET]
3257 017022 072400 BRB+BIT10+BIT8 ;BR TEST POINT
3258 017024 000001 BIT0 ;DVLCR EXPECTED
3259 017026 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3260 017032 000201 BITS ;POINT SET/CLEARED [CLEARED]
3261 017034 072400 BRB+BIT10+BIT8 ;BR TEST POINT
3262 017036 000003 BIT1+BIT0 ;EXPECTED RESULTS
3263 017040 104401 75: SCOP1 ;SWR 09=1?
3264
3265                                     ;*TEST SET/CLEAR FUNCTION
3266                                     ;*FOR RAM OUTPUT BIT06
3267 017042 012737 017050 001220 MOV #98,LOCK ;SET RETURN IF SW09=1
3268 017050 004237 017134 98: JSR R2,100 ;GOTO THE SUBROUTINE
3269 017054 000206 BIT7+BIT2+BIT1 ;POINT SET/CLEARED [SET]
3270 017056 073000 BRB+BIT10+BIT9 ;BR TEST POINT
3271 017060 000001 BIT0 ;DVLCR EXPECTED
3272 017062 004237 017134 JSR R2,100 ;GOTO SUB ROUTINE
3273 017066 000202 BIT7+BIT1 ;POINT SET/CLEARED [CLEARED]

```

```
3274 017070 073000 BRB+BIT10+BIT9 ;BR TEST POINT
3275 017072 000003 BIT1+BIT0 ;EXPECTED RESULTS
3276 017074 104401 778: SCOPE1 ;SWR 09=1?
3277
3278 ;*TEST SET/CLEAR FUNCTION
3279 ;*FOR RAM OUTPUT BIT07
3280 017076 012737 017104 001220 MOV #1018,LOCK ;SET RETURN IF SW09=1
3281 017104 004237 017134 1018: JSR R2,108 ;GOTO THE SUBROUTINE
3282 017110 000204 BIT7+BIT2 ;POINT SET/CLEARED [SET]
3283 017112 073400 BRB+BIT10+BIT9+BIT8 ;BR TEST POINT
3284 017114 000001 BIT8 ;DVLCR EXPECTED
3285 017116 004237 017134 JSR R2,108 ;GOTO SUB ROUTINE
3286 017122 000200 BIT7 ;POINT SET/CLEARED [CLEARED]
3287 017124 073400 BRB+BIT10+BIT9+BIT8 ;BR TEST POINT
3288 017126 000003 BIT1+BIT0 ;EXPECTED RESULTS
3289 017130 104401 798: SCOPE1 ;SWR 09=1?
3290 017132 104400 SCOPE THE TEST
3291 017134 012710 050000 108: MOV #S,C,(R0) ;SET/CLEAR INSTR
3292 017140 010201 MOV R2,R1 ;SAVE JSR PC ADDRESS
3293 017142 052210 BIS (R2)+,(R0) ;LOAD POINT SET/CLEARED
3294 017144 104415 ROMCLK ;CYCLE THE ROM
3295 017146 012210 MOV (R2)+,(R0) ;LOAD BR TEST POINT
3296 017150 011003 MOV (R0),R3 ;READ DV5FR INTO R3
3297 017152 012205 MOV (R2)+,R5 ;LOAD EXPECTED INTO R5
3298 017154 017704 162210 MOV 0DVLCR,R4 ;READ DVLCR INTO FOUND LOC,
3299 017160 020504 CMP R5,R4 ;EXPECTED=FOUND?
3300 017162 001401 BEQ 118 ;BR IF YES
3301 017164 104005 HLT 5 ;DVLCR WRONG BR RESULTS.
3302 017166 000202 118: RTS R2 ;RETURN
3303
3304 ;***** TEST 71 *****
3305 ;*TEST OF "RECEIVER CHARACTER SILO"
3306 ;*THRU THE USE OF THE DV5FR REG,
3307 ;*TEST THE FILLING THE SILO PRODUCES "SILO FULL"
3308 ;*ON EXACTLY THE 128 LOAD,
3309 ;*SET/CLEAR IS USED TO STUFF SILO AND BRANCH A IS USED TO TEST SILO,
3310 ;*SET/CLEAR "SILO IN" AND SET/CLEAR "SILO OUT" ARE EXERCISED TOO,
3311 ;*****
3312
3313 ; TEST 71
3314 ;-----
3315 017170 012737 000071 001226 TST71: MOV #71,TSTNO
3316 017176 012737 017412 001216 MOV #TST72,NEXT
3317 017204 104412 MSTCLR ;CLEAR DV11
3318 017206 012700 MOV #127,R0 ;SET R0 TO 1 LESS THAN FULL SILO
3319 017212 012777 000010 162142 MOV #BIT3,0DV5FR ;SET SOURCE SEL
3320 017220 012705 000003 MOV #BIT1+BIT0,R5 ;SET EXPECTED RESULTS INTO R5
3321 017224 012777 050021 162146 18: MOV #S,C+BIT4+BIT0,0DV5FR
3322 017232 104415 ROMCLK ;S/C "SILO IN"
3323 017234 012777 007400 162136 MOV #BIT11+BIT10+BIT9+BIT8,0DV5FR
3324 ;BR-A "SILO FULL"?
3325 017242 017702 162132 MOV 0DV5FR,R2 ;SAVE CONTENTS OF DV5FR FOR ERROR PRINTOUT
3326 017246 017704 162116 MOV 0DVLCR,R4 ;READ DVLCR FOR RESULTS
3327 017252 020504 CMP R5,R4 ;ARE BR TEST POINTS CORRECT?
3328 017254 001401 BEQ 648 ;BR IF YES
3329 017256 104006 HLT 6 ;BR TEST POINTS WRONG (BIT1 OR 0)
```

```
3330 017260 005300 648: DEC R0 ;IS SILO FULL=1 YET?
3331 017262 001360 BNE 18 ;BR IF NOT 127 TIMES YET
3332 017264 012777 050021 162106 28: MOV #S,C+BIT4+BIT0,0DV5FR
3333 ;S/C "SILO IN"
3334 017272 104415 ROMCLK ;
3335 017274 000240 NOP ;WAIST INSTRUCTION TIME
3336 017276 012777 007400 162074 MOV #BIT11+BIT10+BIT9+BIT8,0DV5FR
3337 ;BR-A "SILO FULL"?
3338 017304 017702 162070 MOV 0DV5FR,R2 ;SAVE DV5FR
3339 017310 017704 162054 MOV 0DVLCR,R4 ;READ BR TEST POINTS
3340 017314 042705 000001 BIC #BIT0,R5 ;ALTER EXPECTED RESULTS
3341 017320 020504 CMP R5,R4 ;BR TEST POINTS OK??
3342 017322 001401 BEQ 38 ;BR IF YES
3343 017324 104006 HLT 6 ;BR TEST POINTS WRONG
3344 017326 012777 050020 162044 38: MOV #S,C+BIT4,0DV5FR
3345 017334 104415 ROMCLK ;S/C "SILO OUT"
3346 017336 000240 NOP ;WAIST INSTR TIME
3347 017340 012777 007400 162032 MOV #BIT11+BIT10+BIT9+BIT8,0DV5FR
3348 ;BR-A "SILO FULL"?
3349 017346 005002 CLR R2 ;DELAY AT LEAST 32US
3350 017350 032777 000001 162012 48: BIT #BIT0,0DVLCR ;IS SILO *NOT FULL*??
3351 017356 001003 BNE 58 ;BR IF OK,
3352 017360 062702 000001 ADD #1,R2 ;DELAY.....
3353 017364 001371 BNE 48 ;GOTO 48
3354 017366 017702 162006 58: MOV 0DV5FR,R2 ;SAVE DV5FR
3355 017372 017704 161772 MOV 0DVLCR,R4 ;READ BR TEST POINTS
3356 017376 052705 000001 BIS #BIT0,R5 ;SET EXPECTED RESULTS
3357 017402 020504 CMP R5,R4 ;OK??
3358 017404 001401 BEQ 68 ;YES
3359 017406 104006 HLT 6 ;SILO STILL FULL.
3360 017410 104400 68: SCOPE ;SCOPE TEST
3361
3362 ;***** TEST 72 *****
3363 ;*TEST THAT AFTER AN INIT
3364 ;*THAT "RCV CHARACTER WAITING"
3365 ;*IS FALSE (HIGH) AND THEN VERIFY
3366 ;*THAT WHEN "SILO IN" IS ASSERTED THAT
3367 ;*THAT "RCVD CHARACTER WAITING" IS TRUE (LOW)
3368 ;*AND MAKES "BRANCH A" TRUE,
3369 ;*****
3370
3371 ; TEST 72
3372 ;-----
3373 017412 012737 000072 001226 TST72: MOV #72,TSTNO
3374 017420 012737 017616 001216 MOV #TST73,NEXT
3375 017426 104412 MSTCLR ;CLEAR DV11
3376 017430 012777 000010 161724 MOV #BIT3,0DV5FR ;SET SOURCE SEL
3377 017436 012705 000003 MOV #BIT1+BIT0,R5 ;SET EXPECTED RESULTS
3378 017442 012702 001400 MOV #BIT9+BIT8,R2 ;BR-A "RCVD CHAR WAITING"?
3379 017446 010277 161726 MOV R2,0DV5FR ;LOAD DV INSTR
3380 017452 017704 161712 MOV 0DVLCR,R4 ;READ TEST POINTS
3381 017456 020504 CMP R5,R4 ;OK??
3382 017460 001401 BEQ 648 ;YES
3383 017462 104006 HLT 6 ;TEST POINT RECV CHAR WAITING WRONG
3384 017464 012702 050021 648: MOV #S,C+BIT4+BIT0,R2
3385 ;S/C "SILO IN"
```

```
3386 017470 010277 161704      MOV R2,#DVSFR ;LOAD INSTR
3387 017474 104415      ROMCLK ;CLOCK
3388 017476 005004      CLR R4 ;PREPARE COUNTER
3389 017500 012702 001400      MOV #BIT9+BIT0,R2 ;BR-A RCV CHAR WAITING
3390 ;BR-A "RCVD CHAR WAITING"?
3391 017504 010277 161670      MOV R2,#DVSFR ;LOAD INSTR
3392 017510 012705 000002      MOV #BIT1,R5 ;SET GOOD RESULTS
3393 017514 032777 000001 161646 18: BIT #BIT0,#DVLCR ;TEST DV11 BR POINT
3394 017522 001403      BEQ 20 ;BR IF OK
3395 017524 062704 000001      ADD #1,R4 ;DELAY
3396 017530 001371      BNE 18 ;GOTO 18
3397 017532 017704 161632 28: MOV #DVLCR,R4 ;READ DV11 BR POINT
3398 017536 020504      CMP R5,R4 ;
3399 017540 001401      BEQ 38
3400 017542 104006      HLT 6 ;BR POINT RCV CHAR WAITING WRONG
3401 ;*TEST THAT SETTING DVSCR07
3402 ;*INHIBITS RCV CHAR WAITING FROM APPEARING
3403 ;*TRUE, AND THAT CLEARING
3404 ;*DVSCR07 MAKES IT APPEAR TRUE AGAIN,
3405
3406 017544 012705 000003 161604 38: MOV #BIT1+BIT0,R5 ;LOAD EXPECTED
3407 017550 052777 001200      BIS #BIT9+BIT7,#DVSFR ;SET RECV INTER
3408 017556 017704 161606      MOV #DVLCR,R4 ;READ DV BR POINTS
3409 017562 020504      CMP R5,R4 ;
3410 017564 001401      BEQ 40 ;
3411 017566 104006      HLT 6 ;BR TEST POINTS WRONG
3412 017570 042705 000001 48: BIC #BIT0,R5 ;RESET EXPECTED RESULTS
3413 017574 042777 000200 161560      BIC #BIT7,#DVSFR ;CLEAR RECV INT
3414 017602 017704 161562      MOV #DVLCR,R4 ;READ BR POINTS
3415 017606 020504      CMP R5,R4 ;
3416 017610 001401      BEQ 58 ;
3417 017612 104006      HLT 6 ;BR TEST POINTS WRONG
3418 017614 104400 58: SCOPE ;SCOPE THIS TEST
3419
3420 ;***** TEST 73 *****
3421 ;BASIC TEST OF THE "DATA TRANSFER INSTRUCTION"
3422 ;BITS 07,06,05,04 OF DVSFR INDICATE THE SOURCE
3423 ;BITS 03,02,01,00 OF DVSFR INDICATE THE DESTINATION,
3424 ;*****
3425
3426 ; TEST 73
3427 ;-----
3428
3429 017616 012737 000073 001226 TST73: MOV #73,TSTNO
3430 017624 012737 020156 001216      MOV #TST74,NEXT
3431 017632 012737 017732 001220      MOV #18,LOCK
3432 017640 104412      MSTCLR ;CLEAR DV11
3433 017642 012777 000010 161512      MOV #BIT3,#DVSFR ;SET SOURCE SEL
3434 017650 013700 001400      MOV DVSFR,R0 ;SET DVSFR POINTER INTO R0
3435
3436 ;*TEST TO XFR SOURCE REGISTERS TO THE DVRIC
3437 ;*REGISTER VERIFYING THAT THE FOLLOWING REGISTERS
3438 ;*ARE CLEARED AND THAT THE XFR BUS IS CLEAR AFTER
3439 ;*A MSTCLR,
3440 ;*REGISTER FUNCTION
3441 ;* 0000 GROUND
```

```
3442 ;* 0001 GROUND
3443 ;* 0010 GROUND
3444 ;* 0011 GROUND
3445 ;* 0100 GROUND
3446 ;* 0101 MASTER SCAN 0-3/0-3
3447 ;* 0110 ALU RESULT 8-11/0-3
3448 ;* 0111 ALU RESULT 5-7/0-2
3449 ;* 1000 LOW BYTE=NPR REG 8-15 ; HIGH BYTE=GRND
3450 ;* 1001 LO BYTE=NPR OUT ; HI BYTE=CDC REG
3451 ;* 1010 RAM OUTPUT 0-2/0-10
3452 ;* 1011 RAM OUTPUT
3453 ;* 1101 NPR INPUT REGISTER
3454 ;* 1110 BCC REGISTER
3455 ;* 1111 ALU RESULT REGISTER
3456
3457 017654 005005      CLR R5 ;SET EXPECTED TO 0
3458 017656 012702 030000      MOV #XFR,R2 ;SET DATA XFR INSTR.
3459 017662 052702 000006      BIS #BIT2+BIT1,R2 ;SET DESTINATION TO DVRIC REG.
3460 017666 005003      CLR R3 ;ZERO SOURCE REG POINTER
3461 017670 042703 000360 65: BIC #BIT7+BIT6+BIT5+BIT4,R2
3462 017674 050302      BIS R3,R2 ;SET SOURCE REGISTER
3463 017676 010210      MOV R2,(R0) ;LOAD SFR WITH XFR INSTR
3464 017700 104415      ROMCLK ;EXECUTE INSTR
3465 017702 017704 161460      MOV #DVRIC,R4 ;READ SOURCE REGISTER
3466 017706 001401      BEQ 666 ;BR IF IT WAS ZERO
3467 017710 104006      HLT 6 ;SOURCE REGISTER IN SFR NOT ZERO
3468 017712 062703 000020 66: ADD #BIT4,R3 ;UPDATE SOURCE REGISTER
3469 017716 022703 000300      CMP #300,R3 ;DON'T DO SILO REGISTER!!
3470 017722 001773      BEQ 665 ;GET NEXT REG IF THIS IS SILO.
3471 017724 032703 000360      BIT #BIT7+BIT6+BIT5+BIT4,R3
3472 017730 001357      BNE 655 ;BR IF MORE TO DO.
3473
3474 ;*TEST OF SET RAM OUTPUT BIT0
3475 ;*AND THE USE OF THE DATA XFER INSTR.
3476 ;*PLACE RAM BIT0 INTO THE DVRIC REG
3477 017732 012705 000400 18: MOV #BIT8,R5
3478 017736 012703 030000      MOV #XFR,R3 ;-DATA XFER-
3479 017742 052703 000246      BIS #BIT7+BIT5+BIT2+BIT1,R3
3480 017746 004237 020076      JSR R2,108 ;S= RAM OUTPUT 0=2, D= DVRIC
3481 017752 000047      BITS+BIT2+BIT1+BIT0
3482 017754 000043      BITS+BIT1+BIT0
3483
3484 ;*TEST TO SET RAM OUTPUT DATA BIT3
3485 ;*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
3486 ;*TO PLACE BIT3 INTO THE DVRIC REGISTER.
3487 017756 012737 017764 001220 36: MOV #36,LOCK ;SET RETURN IF SW09=1
3488 017764 012705 000010      MOV #BIT3,R5 ;SET EXPECTED DATA
3489 017770 012703 030000      MOV #XFR,R3 ;-DATA XFER-
3490 017774 052703 000266      BIS #BIT7+BIT5+BIT4+BIT2+BIT1,R3
3491 020000 004237 020076      JSR R2,108 ;S= RAM OUTPUT, D=DVRIC
3492 020004 000044      BITS+BIT2
3493 020006 000040      BITS
3494
3495 ;*TEST TO SET RAM OUTPUT DATA BIT4
3496 ;*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
3497 ;*TO PLACE BIT4 INTO THE DVRIC REGISTER.
```

```

3498 020010 012737 020016 001220      MOV    #48,LOCK      ;SET RETURN IF SW09=1
3499 020016 012705 000220      MOV    #BIT4,R5     ;SET EXPECTED DATA
3500 020022 012703 030000      MOV    #XFR,R3     ;-DATA XFER-
3501 020026 052703 000266      BIS    #BIT7+BIT5+BIT4+BIT2+BIT1,R3
3502 020032 004237 020076      JSR    R2,100      ;S= RAM OUTPUT, D=DVRIC
3503 020036 000207      BIT7+BIT2+BIT1+BIT0
3504 020040 000203      BIT7+BIT1+BIT0

3505
3506      ;*TEST TO SET RAM OUTPUT DATA BIT7
3507      ;*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
3508      ;*TO PLACE BIT7 INTO THE DVRIC REGISTER.
3509 020042 012737 020050 001220      MOV    #68,LOCK      ;SET RETURN IF SW09=1
3510 020050 012705 000200      MOV    #BIT7,R5     ;SET EXPECTED DATA
3511 020054 012703 030000      MOV    #XFR,R3     ;-DATA XFER-
3512 020060 052703 000266      BIS    #BIT7+BIT5+BIT4+BIT2+BIT1,R3
3513 020064 004237 020076      JSR    R2,100      ;S= RAM OUTPUT, D=DVRIC
3514 020070 000204      BIT7+BIT2
3515 020072 000200      BIT7
3516 020074 104400      SCOPE
3517 020076 012710 050000      MOV    #S,C,(R0) ;SET CLEAR INSTR
3518 020102 010201      MOV    R2,R1       ;JSR PC TO R1
3519 020104 052210      BIS    (R2)+,(R0) ;LOAD SET/CLEAR POINT
3520 020106 104415      ROMCLK           ;EXECUTE
3521 020110 010310      MOV    R3,(R0)    ;LOAD XFER
3522 020112 104415      ROMCLK           ;EXECUTE
3523 020114 017704 161246      MOV    #DVRIC,R4   ;READ RESULTS
3524 020120 020504      CMP    R5,R4      ;OK??
3525 020122 001401      BEQ   110         ;YES
3526 020124 104005      HLT    5          ;XFER FAILED
3527 020126 012710 050000      MOV    #S,C,(R0) ;SET/CLEAR
3528 020132 052210      BIS    (R2)+,(R0) ;POINT
3529 020134 104415      ROMCLK           ;EXECUTE
3530 020136 010310      MOV    R3,(R0)    ;XFER
3531 020140 104415      ROMCLK           ;EXECUTE
3532 020142 005005      CLR    R5         ;SET EXPECTED RESULTS
3533 020144 017704 161216      MOV    #DVRIC,R4   ;READ REAL RESULTS
3534 020150 001401      BEQ   120         ;BR IF RESULT=0
3535 020152 104005      HLT    5          ;DVRIC NOT =0
3536 020154 000202 120:      RTS    R2         ;EXIT SUB

3537
3538
3539      ;***** TEST 74 *****
3540      ;*BASIC TEST OF THE "ALU OPERATION" INSTRUCTION,
3541      ;*FIRST PART:ISSUE AN INIT AND MOVE
3542      ;*THE ALU RESULT REGISTER TO THE DVRIC
3543      ;*REGISTER VERIFYING THAT IT IS ZERO,
3544      ;*SECOND PART: DO A FUNCTION "F=A"
3545      ;*THEN MOV "F" TO THE DVRIC REGISTER VERIFYING IT TO
3546      ;*BE ZERO
3547      ;*THIRD PART: DO A FUNCTION "F=A+B"; MOVING
3548      ;*"F" TO DVRIC AND MAKING SURE IT IS ZERO,
3549      ;*THUS THE FOLLOWING HAS BEEN TESTED:
3550      ;*ALU RESULT,"A" REG,AND "B" REG ALL ZEROED ON INIT,
3551      ;*****
3552
3553      ; TEST 74
    
```

```

3554      ;*****
3555 020156 012737 000074 001226      TST74: MOV    #74,TSTNO
3556 020164 012737 020276 001216      MOV    #TST75,NEXT
3557 020172 104412      MSTCLR           ;RESET DV11
3558 020174 012777 000010 161160      MOV    #BIT3,#DVSCR ;SET SOURCE SELECT
3559 020202 013700 001400      MOV    #DVSFR,R0   ;SET DVSFR POINTER IN R0
3560 020206 012702 030366      MOV    #XFR+BIT7+BIT6+BIT5+BIT4+BIT2+BIT1,R2
3561 020212 010210      MOV    R2,(R0)    ;XFR "ALU RESULT REG." TO DVNSR
3562 020214 104415      ROMCLK           ;CLOCK INSTRUCTION
3563 020216 005005      CLR    R5         ;ZERO "EXPECTED" LOC
3564 020220 017704 161142      MOV    #DVRIC,R4   ;READ "ALU RESULT"
3565 020224 001401      BEQ   10          ;S/B=0
3566 020226 104006      HLT    6          ;ALU RESULT NOT=0 ON INIT
3567 020230 012710 010037      MOV    #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,(R0)
3568 020234 104415      ROMCLK           ;DO "ALU F=A"
3569 020236 010210      MOV    R2,(R0)    ;XFR "ALU RESULT" TO DVNSR
3570 020240 104415      ROMCLK           ;CLOCK INSTR
3571 020242 017704 161120      MOV    #DVRIC,R4   ;READ RESULT
3572 020246 001401      BEQ   20          ;S/B=0
3573 020250 104006      HLT    6          ;"A" REG NOT=0 ON INIT
3574 020252 012710 010026      MOV    #ALU+BIT4+BIT2+BIT1,(R0)
3575 020256 104415      ROMCLK           ;ALU F=A+B
3576 020260 010210      MOV    R2,(R0)    ;XFR TO RIC
3577 020262 104415      ROMCLK           ;CLOCK INSTR,
3578 020264 017704 161076      MOV    #DVRIC,R4   ;READ RESULT
3579 020270 001401      BEQ   30          ;S/B=0
3580 020272 104006      HLT    6          ;"B" REG NOT=0 ON INIT
3581 020274 104400 30:      SCOPE           ;SCOPE TEST

3582
3583      ;***** TEST 75 *****
3584      ;*TEST OF ALU OPERATIONS,
3585      ;*TEST OF ALL ALU OPERATIONS USED BY DV11,
3586      ;*FUNCTIONS TESTED:(NOTE THAT "F" IS ALU RESULT)
3587      ;*DVSFR BITS:
3588      ;*BIT12 BIT05 BIT04 BIT03 BIT02 BIT01 BIT00 FUNCTION
3589      ;* 1 0 1 1 1 0 0 F=1
3590      ;* 1 0 0 1 1 0 0 F=0
3591      ;* 1 0 1 1 1 1 1 F=A
3592      ;* 1 0 0 0 1 0 1 F=B
3593      ;* 1 1 1 1 1 1 1 F=A+1
3594      ;* 1 0 1 0 1 1 0 F=A+B
3595      ;*****
3596
3597      ; TEST 75
3598      ;*****
3599 020276 012737 000075 001226      TST75: MOV    #75,TSTNO
3600 020304 012737 021206 001216      MOV    #TST76,NEXT
3601      ;*FUNCTION TESTED
3602      ;*F=-1,RIC_F
3603      ;*
3604 020312 012737 020320 001220      MOV    #100,LOCK   ;SET FOR SW09
3605 020320 104412      MSTCLR           ;CLEAR DV11
3606 020322 012777 000010 161032      MOV    #BIT3,#DVSCR ;SET SOURCE SEL
3607 020330 013700 001400      MOV    #DVSFR,R0   ;SET DVSFR POINTER IN R0
3608 020334 012702 030366      MOV    #XFR+BIT7+BIT6+BIT5+BIT4+BIT2+BIT1,R2
3609 020340 012710 010034      MOV    #ALU+BIT4+BIT3+BIT2,(R0)
    
```

```
3610 020344 104415 ROMCLK ;DO "F=-1"
3611 020346 010210 MOV R2,(R0) ;XFR "ALU RESULT TO DVRC"
3612 020350 104415 ROMCLK ;
3613 020352 017704 161010 MOV @DVRC,R4 ;READ RESULTS
3614 020356 012705 177777 MOV #+1,R5 ;SET EXPECTED
3615 020362 020504 CMP R5,R4 ;DID F=-1 WORK?
3616 020364 001401 BEQ 636 ;BR IF YES
3617 020366 104006 HLT 6 ;F=-1 APPEARED TO FAIL
3618 ;*TEST THAT DVRC (NOW THAT ITS ALL 1'S)
3619 ;*CAN BE CLEARED BY A MSTCLR,
3620 ;*
3621 020370 104401 SCOPI ;SW09=1?
3622 020372 012737 020400 001220 638: MOV #116,LOCK ;SET RETURN IF SW09=1
3623 020400 104412 118: MSTCLR ;CLEAR DV11
3624 020402 005005 CLR R5 ;SET EXPECTED RESULTS
3625 020404 017704 160756 MOV @DVRC,R4 ;READ DVRC
3626 020410 001401 BEQ 646 ;BR IF=0
3627 020412 104006 HLT 6 ;DVRC REG. NOT CLEARED ON INIT
3628 ;*NEXT SET OF FUNCTIONS:
3629 ;*F=0,RIC=F
3630 ;*
3631 020414 012777 000010 160740 648: MOV #BIT3,@DVSCR ;SET SOURCE SEL
3632 020422 012710 010034 MOV #ALU+BIT4+BIT3+BIT2,(R0)
3633 020426 104415 ROMCLK ;"F=-1"
3634 020430 012710 010014 MOV #ALU+BIT3+BIT2,(R0)
3635 020434 104415 ROMCLK ;"F=0"
3636 020436 010210 MOV R2,(R0) ;XFR "F" TO DVRC
3637 020440 104415 ROMCLK ;
3638 020442 005005 CLR R5 ;SET EXPECTED
3639 020444 017704 160716 MOV @DVRC,R4 ;READ RESULTS
3640 020450 001401 BEQ 656 ;BR IF=0
3641 020452 104006 HLT 6 ;"F=0" APPEARED TO FAIL
3642 ;*NEXT SET OF FUNCTIONS:
3643 ;*F=A+1,RIC=F,A_F,F=0,F=A
3644 ;*
3645 020454 104401 SCOPI ;SW09=1?
3646 020456 012737 020464 001220 658: MOV #126,LOCK ;SET RETURN
3647 020464 012705 000001 128: MOV #1,R5 ;SET GOOD RESULTS
3648 020470 012710 010077 10: MOV #ALU+BITS+BIT4+BIT3+BIT2+BIT1+BIT0,(R0)
3649 020474 052777 000002 160660 BIS #BIT1,@DVSCR ;ISSUE ROM CLOCK
3650 020502 010210 MOV R2,(R0) ;XFR "F" TO DVRC
3651 020504 052777 000002 160650 BIS #BIT1,@DVSCR ;ISSUE ROM CLK
3652 020512 017704 160650 MOV @DVRC,R4 ;READ RESULTS
3653 020516 020504 CMP R5,R4 ;FUNCTION WORK?
3654 020520 001401 BEQ 666 ;YES
3655 020522 104006 HLT 6 ;F=A+1 APPEARED TO FAIL
3656 020524 012710 030361 668: MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT0,(R0)
3657 020530 052777 000002 160624 BIS #BIT1,@DVSCR ;ISSUE ROM CLK
3658 020536 012710 010014 MOV #ALU+BIT3+BIT2,(R0)
3659 020542 052777 000002 160612 BIS #BIT1,@DVSCR ;ROM CLK
3660 020550 010210 MOV R2,(R0) ;XFR RIC=F
3661 020552 052777 000002 160602 BIS #BIT1,@DVSCR ;ROM CLK
3662 020560 017704 160602 MOV @DVRC,R4 ;READ RESULT
3663 020564 001401 BEQ 676 ;BR IF GOOD
3664 020566 104000 HLT 0 ;F=0 FAILED
3665 020570 012710 010037 678: MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,(R0)
```

```
3666 020574 052777 000002 160560 BIS #BIT1,@DVSCR ;CLOCK "F=A"
3667 020602 010210 MOV R2,(R0) ;XFR RIC=F
3668 020604 052777 000002 160550 BIS #BIT1,@DVSCR ;ROM CLK
3669 020612 017704 160550 MOV @DVRC,R4 ;READ RESULT
3670 020616 020504 CMP R5,R4 ;BR IF OK
3671 020620 001401 BEQ 686 ;
3672 020622 104006 HLT 6 ;F=A FAILED
3673 020624 005205 688: INC R5 ;UPDATE DATA
3674 020626 001320 BNE 14 ;BR IF NOT ALL DONE.
3675 020630 104401 SCOPI ;SW09=1?
3676 ;*NEXT SET OF FUNCTIONS:
3677 ;*F=A+1,A_F,B_F,F=A+B,RIC=F
3678 ;*
3679 020632 012737 020640 001220 138: MOV #138,LOCK ;SET RETURN
3680 020640 104412 138: MSTCLR ;RESET DV11
3681 020642 012777 000010 160512 MOV #BIT3,@DVSCR ;SET SOURCE SEL,
3682 020650 012705 000002 MOV #2,R5 ;SET EXPECTED RESULTS
3683 020654 013701 001366 MOV DVRC,R1 ;SET POINTER
3684 020660 013703 001362 MOV DVSCR,R3 ;SET POINTER
3685 020664 012710 010077 MOV #ALU+BITS+BIT4+BIT3+BIT2+BIT1+BIT0,(R0)
3686 020670 104415 ROMCLK ;"F=A+1"
3687 020672 012710 030361 MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT0,(R0)
3688 020676 104415 ROMCLK ;XFR A=ALU RESULT
3689 020700 012710 030362 MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT1,(R0)
3690 020704 052713 000002 BIS #BIT1,(R3) ;XFR B=ALU RESULT
3691 020710 012710 010026 MOV #ALU+BIT4+BIT2+BIT1,(R0)
3692 020714 052713 000002 BIS #BIT1,(R3) ;CLOCK F=A+B
3693 020720 010210 MOV R2,(R0) ;XFR RIC=F
3694 020722 052713 000002 BIS #BIT1,(R3) ;
3695 020726 011104 MOV (R1),R4 ;READ DVRC
3696 020730 020504 CMP R5,R4 ;FUNCTION WORK?
3697 020732 001401 BEQ 698 ;BR IF YES
3698 020734 104006 HLT 6 ;F=A+B APPEARED TO FAIL
3699 020736 005205 698: INC R5 ;INC DATA POINTER
3700 020740 022705 000002 CMP #2,R5 ;ALL DONE?
3701 020744 001355 BNE 28 ;BR IF NO
3702 020746 104412 MSTCLR ;RESET DV11
3703 020750 017704 160412 MOV @DVRC,R4 ;DVRC ZERO ON INIT?
3704 020754 001401 BEQ 708 ;BR IF YES
3705 020756 104000 HLT 0 ;S/B=0
3706 020760 104401 SCOPI ;SW09=1?
3707 ;*NEXT SET OF FUNCTIONS:
3708 ;*F=-1,B_F,F=0,F=B
3709 ;*
3710 020762 012737 020770 001220 148: MOV #148,LOCK ;SET RETURN
3711 020770 104412 148: MSTCLR ;RESET DV11
3712 020772 012777 000010 160362 MOV #BIT3,@DVSCR ;SET SOURCE SEL,
3713 021000 012710 010034 MOV #ALU+BIT4+BIT3+BIT2,(R0)
3714 021004 104415 ROMCLK ;"F=-1"
3715 021006 012710 030362 MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT1,(R0)
3716 021012 104415 ROMCLK ;XFR B=F
3717 021014 012710 010014 MOV #ALU+BIT3+BIT2,(R0) ;
3718 021020 104415 ROMCLK ;F=0
3719 021022 012710 010005 MOV #ALU+BIT2+BIT0,(R0) ;
3720 021026 104415 ROMCLK ;F=B
3721 021030 010210 MOV R2,(R0) ;XFR RIC=F
```

```

3722 021032 104415 ROMCLK ;CLOCK
3723 021034 017704 160326 MOV #DVRIC,R4 ;READ RESULTS
3724 021040 012705 177777 MOV #1,R5 ;SET EXPECTED
3725 021044 020504 CMP R5,R4 ;DID F=B WORK?
3726 021046 001401 BEQ 718 ;BR IF YES
3727 021050 104006 HLT 6 ;F=B FAILED
3728 021052 104401 718: SCOPE1 ;SW09=17
3729 ;*NEXT SET OF FUNCTIONS;
3730 ;*CATCH "SET/CLEAR" THAT WAS MISSED.
3731 ;*F=-1,S/C[ALU01=0],RIC_F
3732 ;*
3733 021054 012737 021062 001220 MOV #158,LOCK ;SET RETURN
3734 021062 104412 158: MSTCLR ;RESET DV11
3735 021064 012777 000010 160270 MOV #BIT3,@DVSCR ;SET SOURCE SELECT
3736 021072 012710 010034 MOV #ALU+BIT4+BIT3+BIT2,(R0)
3737 021076 104415 ROMCLK ;F=-1
3738 021100 012710 050026 MOV #S,C+BIT4+BIT2+BIT1,(R0)
3739 021104 104415 ROMCLK ;S/C "CLEAR ALU01"
3740 021106 010210 MOV R2,(R0) ;XFR RIC_F
3741 021110 104415 ROMCLK ;
3742 021112 011104 MOV (R1),R4 ;READ DVRIC
3743 021114 012705 177775 MOV #17775,R5 ;SET EXPECTED
3744 021120 020504 CMP R5,R4 ;DID S/C ALU01 WORK?
3745 021122 001401 BEQ 728 ;BR IF YES
3746 021124 104006 HLT 6 ;S/C ALU01 FAILED.
3747 021126 104401 728: SCOPE1 ;SW09=17
3748 ;*NEXT SET OF FUNCTIONS;
3749 ;*CATCH ANOTHER "SET/CLEAR" THAT WAS MISSED.
3750 ;*F=-1,S/C[ALU HIGH BYTE=0],RIC_F
3751 ;*
3752 021130 012737 021136 001220 MOV #168,LOCK ;SET RETURN
3753 021136 104412 168: MSTCLR ;RESET DV11
3754 021140 012777 000010 160214 MOV #BIT3,@DVSCR ;SET SOURCE SEL
3755 021146 012710 010034 MOV #ALU+BIT4+BIT3+BIT2,(R0)
3756 021152 104415 ROMCLK ;F=-1
3757 021154 012710 050027 MOV #S,C+BIT4+BIT2+BIT1+BIT0,(R0)
3758 021160 104415 ROMCLK ;S/C "CLEAR ALU HIGH BYTE"
3759 021162 010210 MOV R2,(R0) ;XFR RIC_F
3760 021164 104415 ROMCLK ;
3761 021166 011104 MOV (R1),R4 ;READ RIC
3762 021170 012705 000377 MOV #377,R5 ;SET EXPECTED
3763 021174 020504 CMP R5,R4 ;DID S/C WORK?
3764 021176 001401 BEQ 738 ;BR IF YES
3765 021200 104006 HLT 6 ;S/C ALU HIGH BYTE FAILED.
3766 021202 104401 738: SCOPE1 ;SW09=17
3767 021204 104400 SCOPE ;SCOPE TEST
3768
3769
3770 ;***** TEST 76 *****
3771 ;*MASTER SCANNER TEST.
3772 ;*VERIFY FIRST THAT THE MASTER SCANNER
3773 ;*IS CLEARED BY INIT.
3774 ;*VERIFY SECONDLY THAT THE MASTER SCANNER
3775 ;*CAN BE INCREMENTED FROM 0 THRU 17 BACK TO 0.
3776 ;*****
3777

```

```

3778 ; TEST 76
3779 ;-----
3780 021206 012737 000076 001226 TST76: MOV #76,TSTNO
3781 021214 012737 021334 001216 MOV #TST77,NEXT
3782 021222 104412 MSTCLR ;RESET DV11
3783 021224 012777 000010 160130 MOV #BIT3,@DVSCR ;SET SOURCE SEL
3784 021232 013700 001400 MOV DVSR,R0 ;SET DVSR POINTER
3785 021236 012702 030126 MOV #XFR+BIT6+BIT4+BIT2+BIT1,R2
3786 021242 010210 MOV R2,(R0) ;XFR "MASTER SCAN 0-3" TO DVRIC
3787 021244 104415 ROMCLK ;
3788 021246 005005 CLR R5 ;SET EXPECTED
3789 021250 017704 160112 MOV #DVRIC,R4 ;READ RESULTS
3790 021254 001401 BEQ 18 ;BR IF=0
3791 021256 104006 HLT 6 ;MSCAN NOT=0 ON INIT
3792 021260 005205 18: INC R5 ;UPDATE POINTER
3793 021262 012703 000025 MOV #25,R3 ;SET COUNT TO 25
3794 021266 012710 050102 28: MOV #S,C+BIT6+BIT1,(R0) ;S/C "ADVANCE MSCAN"
3795 021272 104415 ROMCLK ;CLOCK
3796 021274 012710 050102 MOV #S,C+BIT6+BIT1,(R0) ;S/C "ADVANCE MSCAN"
3797 021300 104415 ROMCLK ;CLOCK
3798 021302 010210 MOV R2,(R0) ;XFR RIC_MSCAN
3799 021304 104415 ROMCLK ;CLOCK
3800 021306 017704 160054 MOV #DVRIC,R4 ;READ RESULTS
3801 021312 020504 CMP R5,R4 ;MSCAN INCREMENTED?
3802 021314 001401 BEQ 38 ;BR IF YES
3803 021316 104006 HLT 6 ;MSCAN WRONG
3804 021320 005205 38: INC R5 ;UPDATE
3805 021322 042705 177760 BIC #<C<17>,R5 ;CLEAN
3806 021326 005303 DEC R3 ;COUNT DONE?
3807 021330 001356 BNE 28 ;BR IF NO
3808 021332 104400 SCOPE ;SCOPE
3809
3810 ;***** TEST 77 *****
3811 ;*BASIC TESTS OF THE "RAM OPERATION" INSTRUCTION.
3812 ;*VERIFY THE READ PORTION OF THE RAM OPERATION.
3813 ;*LOAD ALL SECONDARY REGISTERS OF ALL LINES
3814 ;*WITH DIFFERENT NUMBERS AND VERIFY THAT THE RAM OPERATION
3815 ;*CAN READ THE CORRECT SEC. REG. INTO THE DVRIC REG.
3816 ;*****
3817
3818 ; TEST 77
3819 ;-----
3820 021334 012737 000077 001226 TST77: MOV #77,TSTNO
3821 021342 012737 021560 001216 MOV #TST100,NEXT
3822 021350 104412 MSTCLR ;RESET DV11
3823 021352 005000 CLR R0 ;
3824 021354 005001 CLR R1 ;
3825 021356 013702 001372 MOV DVSR,R2 ;
3826 021362 013703 001374 MOV DVSR,R3 ;
3827 021366 013705 001376 MOV DVSR,R5 ;
3828 021372 012704 000001 MOV #1,R4 ;
3829 021376 110012 18: MOVB R0,(R2) ;LOAD LINE NUMBER
3830 021400 110113 MOVB R1,(R3) ;LOAD SEC. REG. POINTER
3831 021402 010415 MOV R4,(R5) ;LOAD DATA
3832 021404 122024 CMPB (R0)+,(R4)+ ;UPDATE LINE AND DATA
3833 021406 022700 000020 CMP #16,,R0 ;ALL LINES DONE?

```

```
3834 021412 001371 BNE 18 ;BR IF NO
3835 021414 005000 CLR R0 ;ZERO LINE POINTER
3836 021416 005201 INC R1 ;UPDATE SEC REG POINTER,
3837 021420 022701 CMP #16,,R1 ;ALL SEC REG POINTERS DONE?
3838 021424 001364 BNE 18 ;BR IF NO
3839 021426 005077 CLR 0DVSR5 ;ZERO POINTERS
3840 021432 012705 MOV #1,R5 ;SET GOOD DATA
3841 021436 012777 MOV #BIT3,0DVSCR ;SET SOURCE SEL
3842 021444 012703 MOV #RAM,R3 ;LOAD RAM INSTR.
3843 021450 013700 MOV DVFR,R0 ;SET POINTER
3844 021454 012702 MOV #XFR+BIT7+BIT5+BIT4+BIT2+BIT1,R2
3845 021460 010310 MOV R3,(R0) ;DO RAM READ
3846 021462 104415 ROMCLK ;EXECUTE
3847 021464 010210 MOV R2,(R0) ;XFR RIC_RAM OUTPUT
3848 021466 104415 ROMCLK ;CLOCK
3849 021470 017704 MOV 0DVRC,R4 ;READ RESULT
3850 021474 020504 CMP R5,R4 ;GOOD?
3851 021476 001401 BEQ 48 ;BR IF YES
3852 021500 104006 HLT 6 ;RAM READ FAILED.
3853 021502 062705 ADD #20,R5 ;UPDATE DATA
3854 021506 005203 INC R3 ;UPDATE POINTER
3855 021510 122703 CMPB #16,,R3 ;ALL DONE
3856 021514 001361 BNE 38 ;BR IF NO
3857 021516 042705 BIC #C<17>,R5 ;CLEAR JUNK
3858 021522 012703 MOV #RAM,R3 ;SET RAM INSTR
3859 021526 010046 MOV R0,-(SP) ;SAVE R0 ON STACK
3860 021530 004537 PERFORM,SETSCAN ;UPDATE MSCANNER
3861 021534 000001 I ;
3862 021536 012600 MOV (SP)+,R0 ;RESTORE R0
3863 021540 005205 INC R5 ;UPDATE DATA
3864 021542 012710 MOV #XFR+BIT6+BIT4+BIT2,(R0) ;XFR RAM_MSCAN 0=3
3865 021546 104415 ROMCLK ;EXECUTE
3866 021550 022705 CMP #16,,R5 ;ALL DONE?
3867 021554 001341 BNE 38 ;BR IF NO
3868 021556 104400 SCOPE ;SCOPE TEST.
3869
3870 ;***** TEST 100 *****
3871 ;*TEST OF BRANCH A TEST POINTS
3872 ;*THAT WERE PREVIOUSLY SKIPPED BECAUSE
3873 ;*OF THE SIGNALS NEEDED TO TEST THE
3874 ;*FUNCTIONS:
3875 ;*BIT11 BIT10 BIT09 BIT08 FUNCTION
3876 ;* 0 0 0 0 ALU 15=1,0
3877 ;* 1 0 0 0 ALU 13= -1,0
3878 ;* 1 0 0 0 ALU -12=1,0
3879 ;* 1 0 1 0 ALU 00=1,0
3880 ;* 1 0 1 1 ALU 01=1,0
3881 ;* 1 1 0 0 ALU 02=1,0
3882 ;* 1 1 0 1 ALU 03=1,0
3883 ;* 1 1 1 0 ALU 04=1,0
3884 ;*****
3885
3886 ; TEST 100
3887 ;-----
3888 021560 012737 000100 001226 TST100: MOV #100,TSTNO
3889 021566 012737 023162 001216 MOV #TST101,NEXT
```

```
3890 021574 005077 157572 CLR 0DVSR5
3891 ;*BRANCH "A" TEST OF ALU 15
3892 ;*
3893 021600 104412 MSTCLR ;RESET DV11
3894 021602 012777 000010 157552 MOV #BIT3,0DVSCR ;SET SOURCE SEL
3895 021610 012777 100000 157560 MOV #BIT15,0DVSR4 ;LOAD DATA
3896 021616 012777 020000 157554 MOV #RAM,0DVSR ;DO A "RAM READ"
3897 021624 104415 ROMCLK ;EXECUTE
3898 021626 012777 030261 157544 MOV #XFR+BIT7+BIT5+BIT4+BIT0,0DVSR
3899 021634 104415 ROMCLK ;XFR RAM OUTPUT TO "A" REG
3900 021636 012777 010037 157534 MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,0DVSR
3901 021644 104415 ROMCLK ;F=A
3902 021646 012777 000000 157524 MOV #0000,0DVSR ;LOAD BRANCH POINT
3903 021654 017704 157510 MOV 0DVLCR,R4 ;READ BRANCH TEST POINT
3904 021660 042704 177774 BIC #C<BIT1+BIT0>,R4 ;CLEAR JUNK
3905 021664 012705 000002 MOV #BIT1,R5 ;SET EXPECTED
3906 021670 020504 CMP R5,R4 ;BR POINTS CORRECT?
3907 021672 001401 BEQ 648 ;BR IF YES
3908 021674 104006 HLT 6 ;BRANCH POINTS WRONG
3909 021676 104412 648: MSTCLR
3910 021700 012777 000010 157454 MOV #BIT3,0DVSCR ;SET SOURCE SEL.
3911 021706 012777 000000 157464 MOV #0000,0DVSR ;RESET DV11
3912 021714 017704 157450 MOV 0DVLCR,R4 ;LOAD BRANCH, POINT TEST
3913 021720 042704 177774 BIC #C<BIT1+BIT0>,R4 ;READ BR POINTS
3914 021724 012705 000003 MOV #BIT1+BIT0,R5 ;CLEAR JUNK
3915 021730 020504 CMP R5,R4 ;SET EXPECTED
3916 021732 001401 BEQ 658 ;BR POINT OK?
3917 021734 104006 HLT 6 ;BR IF YES
3918 021736 104006 658: ;BR POINTS WRONG
3919
3920 ;*BRANCH "A" TEST OF ALU 13=
3921 ;*
3922 021736 104412 MSTCLR ;RESET DV11
3923 021740 012777 000010 157414 MOV #BIT3,0DVSCR ;SET SOURCE SEL
3924 021746 012777 020000 157422 MOV #BIT13,0DVSR4 ;LOAD DATA
3925 021754 012777 020000 157416 MOV #RAM,0DVSR ;DO A "RAM READ"
3926 021762 104415 ROMCLK ;EXECUTE
3927 021764 012777 030261 157406 MOV #XFR+BIT7+BIT5+BIT4+BIT0,0DVSR
3928 021772 104415 ROMCLK ;XFR RAM OUTPUT TO "A" REG
3929 021774 012777 010037 157376 MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,0DVSR
3930 022002 104415 ROMCLK ;F=A
3931 022004 012777 004000 157366 MOV #BIT11,0DVSR ;LOAD BRANCH POINT
3932 022012 017704 157352 MOV 0DVLCR,R4 ;READ BRANCH TEST POINT
3933 022016 042704 177774 BIC #C<BIT1+BIT0>,R4 ;CLEAR JUNK
3934 022022 012705 000002 MOV #BIT1,R5 ;SET EXPECTED
3935 022026 020504 CMP R5,R4 ;BR POINTS CORRECT?
3936 022030 001401 BEQ 668 ;BR IF YES
3937 022032 104006 HLT 6 ;BRANCH POINTS WRONG
3938 022034 104412 668: MSTCLR
3939 022036 012777 000010 157316 MOV #BIT3,0DVSCR ;SET SOURCE SEL.
3940 022044 012777 004000 157326 MOV #BIT11,0DVSR ;RESET DV11
3941 022052 017704 157312 MOV 0DVLCR,R4 ;LOAD BRANCH, POINT TEST
3942 022056 042704 177774 BIC #C<BIT1+BIT0>,R4 ;READ BR POINTS
3943 022062 012705 000003 MOV #BIT1+BIT0,R5 ;CLEAR JUNK
3944 022066 020504 CMP R5,R4 ;SET EXPECTED
3945 022070 001401 BEQ 678 ;BR POINT OK?
3946 022072 104006 HLT 6 ;BR IF YES
```

```
3946 022074          678:          ;BR BR POINTS WRONG
3947                ;*BRANCH "A" TEST OF ALU -12
3948                ;*
3949 022074 104412          MSTCLR          ;RESET DV11
3950 022076 012777 000010 157256 MOV #BIT3,@DVSCR ;SET SOURCE SEL
3951 022104 012777 010000 157264 MOV #BIT12,@DV5RA ;LOAD DATA
3952 022112 012777 020000 157260 MOV #RAM,@DV5FR ;DO A "RAM READ"
3953 022120 104415          ROMCLK          ;EXECUTE
3954 022122 012777 030261 157250 MOV #XFR+BIT7+BIT5+BIT4+BIT0,@DV5FR
3955 022130 104415          ROMCLK          ;XFR RAM OUTPUT TO "A" REG
3956 022132 012777 010037 157240 MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,@DV5FR
3957 022140 104415          ROMCLK          ;F=A
3958 022142 012777 004000 157230 MOV #BIT11,@DV5FR ;LOAD BRANCH POINT
3959 022150 017704 157214 MOV #DVLCR,R4 ;READ BRANCH TEST POINT
3960 022154 042704 177774 BIC #C<BIT1+BIT0>,R4 ;CLEAR JUNK
3961 022160 012705 000002 MOV #BIT1,R5 ;SET EXPECTED
3962 022164 020504 CMP R5,R4 ;BR POINTS CORRECT?
3963 022166 001401 BEQ 688 ;BR IF YES
3964 022170 104006 HLT 6 ;BR POINTS WRONG
3965 022172 104412          688:          MSTCLR
3966 022174 012777 000010 157160 MOV #BIT3,@DVSCR ;SET SOURCE SEL,
3967 022202 012777 004000 157170 MOV #BIT11,@DV5FR ;RESET DV11
3968 022210 017704 157154 MOV #DVLCR,R4 ;LOAD BRANCH, POINT TEST
3969 022214 042704 177774 BIC #C<BIT1+BIT0>,R4 ;READ BR POINTS
3970 022220 012705 000003 MOV #BIT1+BIT0,R5 ;CLEAR JUNK
3971 022224 020504 CMP R5,R4 ;SET EXPECTED
3972 022226 001401 BEQ 698 ;BR POINT OK?
3973 022230 104006 HLT 6 ;BR IF YES
3974 022232          698:          ;BR POINTS WRONG
3975                ;*BRANCH "A" TEST OF ALU 00
3976                ;*
3977 022232 104412          MSTCLR          ;RESET DV11
3978 022234 012777 000010 157120 MOV #BIT3,@DVSCR ;SET SOURCE SEL
3979 022242 012777 000001 157126 MOV #BIT0,@DV5RA ;LOAD DATA
3980 022250 012777 020000 157122 MOV #RAM,@DV5FR ;DO A "RAM READ"
3981 022256 104415          ROMCLK          ;EXECUTE
3982 022260 012777 030261 157112 MOV #XFR+BIT7+BIT5+BIT4+BIT0,@DV5FR
3983 022266 104415          ROMCLK          ;XFR RAM OUTPUT TO "A" REG
3984 022270 012777 010037 157102 MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,@DV5FR
3985 022276 104415          ROMCLK          ;F=A
3986 022300 012777 005000 157072 MOV #BIT11+BIT9,@DV5FR ;LOAD BRANCH POINT
3987 022306 017704 157056 MOV #DVLCR,R4 ;READ BRANCH TEST POINT
3988 022312 042704 177774 BIC #C<BIT1+BIT0>,R4 ;CLEAR JUNK
3989 022316 012705 000002 MOV #BIT1,R5 ;SET EXPECTED
3990 022322 020504 CMP R5,R4 ;BR POINTS CORRECT?
3991 022324 001401 BEQ 708 ;BR IF YES
3992 022326 104006 HLT 6 ;BR POINTS WRONG
3993 022330 104412          708:          MSTCLR
3994 022332 012777 000010 157022 MOV #BIT3,@DVSCR ;SET SOURCE SEL,
3995 022340 012777 005000 157032 MOV #BIT11+BIT9,@DV5FR ;RESET DV11
3996 022346 017704 157016 MOV #DVLCR,R4 ;LOAD BRANCH, POINT TEST
3997 022352 042704 177774 BIC #C<BIT1+BIT0>,R4 ;READ BR POINTS
3998 022356 012705 000003 MOV #BIT1+BIT0,R5 ;CLEAR JUNK
3999 022362 020504 CMP R5,R4 ;SET EXPECTED
4000 022364 001401 BEQ 718 ;BR POINT OK?
4001 022366 104006 HLT 6 ;BR IF YES
```

```
4002 022370          718:          ;BR BR POINTS WRONG
4003                ;*BRANCH "A" TEST OF ALU 01
4004                ;*
4005 022370 104412          MSTCLR          ;RESET DV11
4006 022372 012777 000010 156762 MOV #BIT3,@DVSCR ;SET SOURCE SEL
4007 022400 012777 000002 156770 MOV #BIT1,@DV5RA ;LOAD DATA
4008 022406 012777 020000 156764 MOV #RAM,@DV5FR ;DO A "RAM READ"
4009 022414 104415          ROMCLK          ;EXECUTE
4010 022416 012777 030261 156754 MOV #XFR+BIT7+BIT5+BIT4+BIT0,@DV5FR
4011 022424 104415          ROMCLK          ;XFR RAM OUTPUT TO "A" REG
4012 022426 012777 010037 156744 MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,@DV5FR
4013 022434 104415          ROMCLK          ;F=A
4014 022436 012777 005400 156734 MOV #BIT11+BIT9+BIT8,@DV5FR ;LOAD BRANCH POINT
4015 022444 017704 156720 MOV #DVLCR,R4 ;READ BRANCH TEST POINT
4016 022450 042704 177774 BIC #C<BIT1+BIT0>,R4 ;CLEAR JUNK
4017 022454 012705 000002 MOV #BIT1,R5 ;SET EXPECTED
4018 022460 020504 CMP R5,R4 ;BR POINTS CORRECT?
4019 022462 001401 BEQ 728 ;BR IF YES
4020 022464 104006 HLT 6 ;BR POINTS WRONG
4021 022466 104412          728:          MSTCLR
4022 022470 012777 000010 156664 MOV #BIT3,@DVSCR ;SET SOURCE SEL,
4023 022476 012777 005400 156674 MOV #BIT11+BIT9+BIT8,@DV5FR ;RESET DV11
4024 022504 017704 156660 MOV #DVLCR,R4 ;LOAD BRANCH, POINT TEST
4025 022510 042704 177774 BIC #C<BIT1+BIT0>,R4 ;READ BR POINTS
4026 022514 012705 000003 MOV #BIT1+BIT0,R5 ;CLEAR JUNK
4027 022520 020504 CMP R5,R4 ;SET EXPECTED
4028 022522 001401 BEQ 738 ;BR POINT OK?
4029 022524 104006 HLT 6 ;BR IF YES
4030 022526          738:          ;BR POINTS WRONG
4031                ;*BRANCH "A" TEST OF ALU 02
4032                ;*
4033 022526 104412          MSTCLR          ;RESET DV11
4034 022530 012777 000010 156624 MOV #BIT3,@DVSCR ;SET SOURCE SEL
4035 022536 012777 000004 156632 MOV #BIT2,@DV5RA ;LOAD DATA
4036 022544 012777 020000 156626 MOV #RAM,@DV5FR ;DO A "RAM READ"
4037 022552 104415          ROMCLK          ;EXECUTE
4038 022554 012777 030261 156616 MOV #XFR+BIT7+BIT5+BIT4+BIT0,@DV5FR
4039 022562 104415          ROMCLK          ;XFR RAM OUTPUT TO "A" REG
4040 022564 012777 010037 156606 MOV #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,@DV5FR
4041 022572 104415          ROMCLK          ;F=A
4042 022574 012777 006000 156576 MOV #BIT11+BIT10,@DV5FR ;LOAD BRANCH POINT
4043 022602 017704 156562 MOV #DVLCR,R4 ;READ BRANCH TEST POINT
4044 022606 042704 177774 BIC #C<BIT1+BIT0>,R4 ;CLEAR JUNK
4045 022612 012705 000002 MOV #BIT1,R5 ;SET EXPECTED
4046 022616 020504 CMP R5,R4 ;BR POINTS CORRECT?
4047 022620 001401 BEQ 748 ;BR IF YES
4048 022622 104006 HLT 6 ;BR POINTS WRONG
4049 022624 104412          748:          MSTCLR
4050 022626 012777 000010 156526 MOV #BIT3,@DVSCR ;SET SOURCE SEL,
4051 022634 012777 006000 156536 MOV #BIT11+BIT10,@DV5FR ;RESET DV11
4052 022642 017704 156522 MOV #DVLCR,R4 ;LOAD BRANCH, POINT TEST
4053 022646 042704 177774 BIC #C<BIT1+BIT0>,R4 ;READ BR POINTS
4054 022652 012705 000003 MOV #BIT1+BIT0,R5 ;CLEAR JUNK
4055 022656 020504 CMP R5,R4 ;SET EXPECTED
4056 022660 001401 BEQ 758 ;BR POINT OK?
4057 022662 104006 HLT 6 ;BR IF YES
```



```
4058 022664          758:          ;BR POINTS WRONG
4059                      ;*BRANCH "A" TEST OF ALU 03
4060                      ;*
4061 022664 104412          MSTCLR          ;RESET DV11
4062 022666 012777 000010 156466      MOV          #BIT3,@DVSCR ;SET SOURCE SEL
4063 022674 012777 000010 156474      MOV          #BIT3,@DVSRA ;LOAD DATA
4064 022702 012777 020000 156470      MOV          #RAM,@DVSFR ;DO A "RAM READ"
4065 022710 104415          ROMCLK          ;EXECUTE
4066 022712 012777 030261 156460      MOV          #XFR+BIT7+BIT5+BIT4+BIT0,@DVSFR
4067 022720 104415          ROMCLK          ;XFR RAM OUTPUT TO "A" REG
4068 022722 012777 010037 156450      MOV          #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,@DVSFR
4069 022730 104415          ROMCLK          ;F=A
4070 022732 012777 006400 156440      MOV          #BIT11+BIT10+BIT0,@DVSFR ;LOAD BRANCH POINT
4071 022740 017704 156424          MOV          @DVLCR,R4 ;READ BRANCH TEST POINT
4072 022744 042704 177774          BIC          #'C<BIT1+BIT0>,R4 ;CLEAR JUNK
4073 022750 012705 000002          MOV          #BIT1,R5 ;SET EXPECTED
4074 022754 020504          CMP          R5,R4 ;BR POINTS CORRECT?
4075 022756 001401          BEQ          768 ;BR IF YES
4076 022760 104006          HLT          6 ;BRANCH POINTS WRONG
4077 022762 104412          768:          MSTCLR
4078 022764 012777 000010 156370      MOV          #BIT3,@DVSCR ;SET SOURCE SEL.
4079 022772 012777 006400 156400      MOV          #BIT11+BIT10+BIT0,@DVSFR ;RESET DV11
4080 023000 017704 156364          MOV          @DVLCR,R4 ;LOAD BRANCH, POINT TEST
4081 023004 042704 177774          BIC          #'C<BIT1+BIT0>,R4 ;READ BR POINTS
4082 023010 012705 000003          MOV          #BIT1+BIT0,R5 ;CLEAR JUNK
4083 023014 020504          CMP          R5,R4 ;SET EXPECTED
4084 023016 001401          BEQ          778 ;BR POINT OK?
4085 023020 104006          HLT          6 ;BR IF YES
4086 023022          778:          ;*BRANCH "A" TEST OF ALU 04
4087                      ;*
4088                      MSTCLR          ;RESET DV11
4089 023022 104412          MOV          #BIT3,@DVSCR ;SET SOURCE SEL
4090 023024 012777 000010 156330      MOV          #BIT4,@DVSRA ;LOAD DATA
4091 023032 012777 000020 156336      MOV          #RAM,@DVSFR ;DO A "RAM READ"
4092 023040 012777 020000 156332      ROMCLK          ;EXECUTE
4093 023046 104415          MOV          #XFR+BIT7+BIT5+BIT4+BIT0,@DVSFR
4094 023050 012777 030261 156322      ROMCLK          ;XFR RAM OUTPUT TO "A" REG
4095 023056 104415          MOV          #ALU+BIT4+BIT3+BIT2+BIT1+BIT0,@DVSFR
4096 023060 012777 010037 156312      ROMCLK          ;F=A
4097 023066 104415          MOV          #BIT11+BIT10+BIT0,@DVSFR ;LOAD BRANCH POINT
4098 023070 012777 007000 156302      MOV          @DVLCR,R4 ;READ BRANCH TEST POINT
4099 023076 017704 156266          BIC          #'C<BIT1+BIT0>,R4 ;CLEAR JUNK
4100 023102 042704 177774          MOV          #BIT1,R5 ;SET EXPECTED
4101 023106 012705 000002          CMP          R5,R4 ;BR POINTS CORRECT?
4102 023112 020504          BEQ          788 ;BR IF YES
4103 023114 001401          HLT          6 ;BRANCH POINTS WRONG
4104 023116 104006          788:          MSTCLR
4105 023120 104412          MOV          #BIT3,@DVSCR ;SET SOURCE SEL.
4106 023122 012777 000010 156232      MOV          #BIT11+BIT10+BIT0,@DVSFR ;RESET DV11
4107 023130 012777 007000 156242      MOV          @DVLCR,R4 ;LOAD BRANCH, POINT TEST
4108 023136 017704 156226          BIC          #'C<BIT1+BIT0>,R4 ;READ BR POINTS
4109 023142 042704 177774          MOV          #BIT1+BIT0,R5 ;CLEAR JUNK
4110 023146 012705 000003          CMP          R5,R4 ;SET EXPECTED
4111 023152 020504          BEQ          798 ;BR POINT OK?
4112 023154 001401          HLT          6 ;BR IF YES
4113 023156 104006          HLT          6 ;BR IF YES
```

```
4114 023160          798:          ;BR POINTS WRONG
4115 023160 104400          SCOPE
4116
4117
4118          ;***** TEST 101 *****
4119          ;*TEST OF BRANCH "B" "RAM OUTPUT 0-14=0".
4120          ;*TEST TO A RAM READ AND "FLOAT" A "1" FROM
4121          ;*RAM 0 TO 14 ; EXPECTING "RAM 014=0" TO BE FALSE.
4122          ;*THEN THE "1" IS SHIFTED INTO BIT15 AND
4123          ;*"RAM 0-14=0" SHOULD BE FALSE.
4124          ;*THIS ALSO TEST "BRB" [RAM OUTPUT BIT15] TRUE.
4125          ;*****
4126
4127          ; TEST 101
4128          ;-----
4129 023162 012737 000101 001226      TST101: MOV          #101,TSTNO
4130 023170 012737 023362 001216      MOV          #TST102,NEXT
4131 023176 104412          MSTCLR          ;RESET DV11
4132 023200 012703 000001          MOV          #1,R3 ;SET DATA
4133 023204 012702 076000          MOV          #BRB+BIT11+BIT10,R2 ;BRB "RAM OUTPUT 0-14=0"?
4134 023210 012777 000010 156144      MOV          #BIT3,@DVSCR ;SET SOURCE SEL.
4135 023216 010277 156156          MOV          R2,@DVSFR ;LOAD BRB TEST
4136 023222 017704 156142          MOV          @DVLCR,R4 ;READ TEST POINTS
4137 023226 012705 000001          MOV          #BIT0,R5 ;SET EXPECTED
4138 023232 042704 177774          BIC          #'C<BIT1+BIT0>,R4 ;CLEAR JUNK
4139 023236 020504          CMP          R5,R4 ;TRUE?
4140 023240 001401          BEQ          794 ;BR IF YES
4141 023242 104006          HLT          6 ;RAM OUTPUT 0-14 NOT TRUE AFTER INIT
4142 023244 012705 000003          MOV          #BIT1+BIT0,R5 ;SET EXPECTED
4143 023250 010377 156122          MOV          R3,@DVSRA ;LOAD DATA
4144 023254 012777 020000 156116      101:          MOV          #RAM,@DVSFR ;ISSUE RAM READ INSTR
4145 023262 104415          ROMCLK          ;
4146 023264 010277 156110          MOV          R2,@DVSFR ;BRB TEST
4147 023270 017704 156074          MOV          @DVLCR,R4 ;READ BR TEST POINTS
4148 023274 042704 177774          BIC          #'C<BIT1+BIT0>,R4 ;CLEAR JUNK
4149 023300 005703          TST          R3 ;IS 15=1 IN DATA?
4150 023302 100002          BPL          28 ;BR IF NO
4151 023304 042705 000002          BIC          #BIT1,R5 ;IF 15=1 - 0-14=TRUE
4152 023310 020504          CMP          R5,R4 ;BRB TEST POINT OK?
4153 023312 001401          BEQ          38 ;BR IF YES
4154 023314 104006          HLT          6 ;BAD TEST POINT
4155 023316 000241          38:          CLC          ;CLEAR CARRY
4156 023320 006103          ROL          R3 ;MOV BIT TO NEXT RAM POSITION
4157 023322 001352          BNE          18 ;HAVE ALL BITS BEEN TESTED?
4158 023324 012705 000001          MOV          #BIT0,R5 ;SET EXPECTED RESULTS
4159 023330 012777 075400 156042      MOV          #BRB+BIT11+BIT9+BIT0,@DVSFR
4160 023336 017704 156026          MOV          @DVLCR,R4 ;BRB "RAM OUTPUT 15H"
4161 023342 042704 177774          BIC          #'C<BIT1+BIT0>,R4
4162 023346 020504          CMP          R5,R4 ;BRANCH RESULTS OK?
4163 023350 001403          BEQ          48 ;BR IF YES
4164 023352 017702 156022          MOV          @DVSFR,R2 ;SAVE DVSFR FOR TYPEOUT
4165 023356 104006          HLT          6 ;RAM OUTPUT 15H" S/B TRUE
4166 023360 104400          48:          SCOPE
4167
4168
4169          ;***** TEST 102 *****
```

```
4170 ;*TEST OF THE RAM WRITE OPERATION,  
4171 ;*WRITE ALL SECONDARY REGISTERS FOR ALL LINES  
4172 ;*WITH DIFFERENT DATA BY USING THE ROM  
4173 ;*AND VERIFY THE DATA BY THE UNIBUS.  
4174 ;!*****  
4175 ; TEST 102  
4176 ;-----  
4177 TST102: MOV #102,TSTNO  
4178 MOV #TST103,NEXT  
4179 MSETCLR ;CLEAR ALL DV11 REGISTERS  
4180 MOV #BIT3,0DVSCR ;SET SOURCE SEC  
4181 MOV DVSFR,R0 ;SET DVSFR POINTER IN R0  
4182 MOV #ALU+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0,R2  
4183 ;FUNCTION "F#A+1  
4184 ;RAM+BIT8+BIT7+BIT6+BIT5+BIT4,R3  
4185 ;RAM WRITE FROM ALU RESULT.  
4186 MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT0,R4  
4187 ;MOVE ALU RESULT TO "A" REG,  
4188 CLR R5 ;CLEAR LINE NUMBER COUNTER  
4189 CLR R1 ;ZERO SEC REG POINTER  
4190 MOV R5,0DVSR5 ;LOAD LINE  
4191 MOV R1,0DVSRSH ;LOAD SEC REG.  
4192 MOV #1,0DVSR4 ;SET "FOOT PRINT"  
4193 BIC #17,R3 ;CLEAR LINER  
4194 BIS #17,R3 ;SET LINE  
4195 MOV R3,(R0) ;DO "RAM WRITE"  
4196 ROMCLK ;  
4197 MOV #BRB+BIT11+BIT10+BIT9,0DVSRF  
4198 MOV R5,-(SP) ;SAVERS  
4199 MOV R4,-(SP) ;SAVE R4  
4200 MOV R2,-(SP) ;SAVE R2  
4201 MOV #BIT0,R5 ;EXPECTED  
4202 MOV #0VLCR,R4 ;READ BR, RESULT  
4203 BIC #"C<BIT1+BIT0>,R4 ;STRIP JUNK  
4204 CMP R5,R4 ;WRITE INHIBIT TRUE?  
4205 BEQ .+4 ;  
4206 HLT 6 ;WRITE INHIBIT FAILED  
4207 ;#1,0DVSR4 ;WAS WRITE  
4208 BEQ .+4 ;REALLY  
4209 HLT 0 ;INHIBITED?  
4210 MOV (SP)+,R2 ;RESTORE  
4211 MOV (SP)+,R4 ;REGISTERS  
4212 MOV (SP)+,R5 ;  
4213 ;PLACE RAM INSTR IN SFR  
4214 MOV #RAM,(R0) ;PLACE SEC REG POINTER IN SFR  
4215 BIS R1,(R0) ;EXECUTE INSTR.  
4216 ROMCLK ;"F#A+1"  
4217 MOV R2,(R0) ;EXECUTE  
4218 ROMCLK ;  
4219 BIC #17,R3 ;CLEAR SEC REG POINTER  
4220 BIS #17,R3 ;SET SEC REG POINTER  
4221 MOV R3,(R0) ;RAM WRITE FROM ALU RESULT  
4222 ROMCLK ;EXECUTE  
4223 MOV #BRB+BIT11+BIT10+BIT9,0DVSRF  
4224 MOV R5,-(SP) ;TEST WRITE  
4225 MOV R4,-(SP) ;INHIBIT
```

```
4226 MOV R2,-(SP) ;FALSE!  
4227 MOV #0DVSRF,R2 ;  
4228 MOV #BIT1+BIT0,R5 ;EXPECTED  
4229 MOV #0VLCR,R4 ;READ RESULTS  
4230 BIC #"C<BIT1+BIT0>,R4 ;STRIP JUNK  
4231 CMP R5,R4 ;GOOD?  
4232 BEQ .+4 ;  
4233 HLT 6 ;WRITE INHIBIT S/B FALSE  
4234 MOV (SP)+,R2 ;RESTORE  
4235 MOV (SP)+,R4 ;REGISTERS  
4236 MOV (SP)+,R5 ;  
4237 MOV R4,(R0) ;MOVE ALU RESULT TO A REG (UPDATED DATA)  
4238 ROMCLK ;EXECUTE  
4239 INC R1 ;UPDATE SEC REG POINTER  
4240 CMP #16,,R1 ;ALL REGISTERS DONE?  
4241 BNE 20 ;BR IF NO  
4242 MOV R0,-(SP) ;SAVE R0  
4243 PERFORM #ETSCAN ;UPDATE MSCAN  
4244 ;(LINE NO, UPDATE)  
4245 MOV (SP)+,R0 ;RESTORE R0  
4246 MOV #XFR+BIT6+BIT4+BIT2,(R0) ;XFR MSCAN TO RAR 0-3 CLOCK  
4247 ROMCLK ;UPDATE LINE NUMBER COUNTER,  
4248 INC R5 ;ALL LINES DONE?  
4249 CMP #16,,R5 ;BR IF NO  
4250 BNE 10 ;BR IF NO  
4251 CLR R0 ;CLEAR SEC REG POINTER  
4252 CLR TEMP1 ;CLEAR LINE NUMBER POINTER  
4253 MOV DVSRS,R2 ;SET SRC POINTER (LINE SEL)  
4254 MOV DVSRSR,R3 ;SET HIGH BYTE POINTER (SEC REG SEL)  
4255 MOV DVSR4,R1 ;SET SRA POINTER (ACCESS REG)  
4256 MOV #1,R5 ;SET EXPECTED DATA  
4257 MOV R0,(R3) ;LOAD SEC REG SEL  
4258 MOV TEMP1,(R2) ;LOAD LINE NO.  
4259 MOV (R1),R4 ;READ RAM RESULT  
4260 CMP R5,R4 ;WAS RAM "WRITTEN" OCCRECTLY?  
4261 BEQ 50 ;BR IF RAM DATA OK  
4262 HLT 6 ;RAM WAS "WRITTEN" INCORRECTLY  
4263 CMPB (R0)+,(R5)+ ;UPDATE SEC REG POINTER AND DATA EXPECTED  
4264 CMP #16,,R0 ;ALL SEC REGISTERS DONE?  
4265 BNE 40 ;BR IF NO  
4266 CLR R0 ;ZERO SEC REG POINTER  
4267 INC TEMP1 ;UPDATE LINE NUMBER POINTER  
4268 CMP TEMP1,#16 ;ALL LINES DONE?  
4269 BNE 40 ;BR IF NO  
4270 SCOPE ;SCOPE TEST  
4271 ;***** TEST 103 *****  
4272 ;*BASIC TEST FOR THE "BCC OPERATION"  
4273 ;*POLYNOMIAL SELECTION TABLE:  
4274 ;*RAM OUTPUT BIT04 BIT03 POLY  
4275 ;* 0 0 LRC 8  
4276 ;* 0 1 CRC 16  
4277 ;* 1 1 CRC CCITT  
4278 ;!*****  
4279 ;***** TEST 103 *****  
4280  
4281
```

```
4282          ;*TEST OF LRC 8.  
4283          ;*PATTERNS ARE:  
4284          ;*A REG B REG BCC (EXPECTED)  
4285          ;* 0'S 0'S 0'S  
4286          ;* 0'S 1'S 1'S  
4287          ;* 1'S 0'S 1'S  
4288          ;* 1'S 1'S 0'S  
4289          ;*****  
4290  
4291          ; TEST 103  
4292          ;-----  
4293 023776 012737 000103 001226 TST103: MOV #103,TSTNO  
4294 024004 012737 024252 001216 MOV #TST104,NEXT  
4295 024012 104412 MSTCLR ;RESET DV11  
4296 024014 012777 000010 155340 MOV #BIT3,@DVSCR ;SET SOURCE SEL  
4297 024022 013700 001400 MOV DVFSR,R0 ;SET DVFSR POINTER  
4298 024026 012702 030346 MOV #XFR+BIT7+BIT6+BITS+BIT2+BIT1,R2 ;LOAD "DATA"  
4299 024032 012710 060000 MOV #BCC,(R0) ;RAM READ  
4300 024036 104415 ROMCLK ;EXECUTE  
4301 024040 102100 MOV R2,(R0) ;XFR BCC REG TO DVRC  
4302 024042 104415 ROMCLK ;EXECUTE  
4303 024044 005005 CLR R5 ;SET EXPECTED TO 0  
4304 024046 017704 155314 MOV @DVRC,R4 ;READ RESULTS OF BCC REG.  
4305 024052 001401 BEQ 10 ;BR IF =0  
4306 024054 104006 HLT 6 ;BCC REG NOT =0  
4307 024056 012710 010034 10: MOV #ALU+BIT4+BIT3+BIT2,(R0)  
4308 024062 104415 ROMCLK ;ALU OPR "F=-1"  
4309 024064 012710 030362 MOV #XFR+BIT7+BIT6+BITS+BIT4+BIT1,(R0)  
4310 024070 104415 ROMCLK ;XFR ALU RESULT TO B REGISTER  
4311 024072 012710 060000 MOV #BCC,(R0) ;DO A "BCC" OPR  
4312 024076 104415 ROMCLK ;EXECUTE  
4313 024100 102100 MOV R2,(R0) ;XFR BCC REG TO DVRC  
4314 024102 104415 ROMCLK ;EXECUTE  
4315 024104 012705 000377 MOV #377,R5 ;SET EXPECTED RESULTS =ALL 1'S (LOW BYTE)  
4316 024110 017704 155252 MOV @DVRC,R4 ;READ RESULTS  
4317 024114 020504 CMP R5,R4 ;DID BCC OPR WORK  
4318 024116 001401 BEQ 20 ;BR IF OK  
4319 024120 104006 HLT 6 ;EITHER "BCC" OPR FAILED OR BIT(S) DROPPED IN LOW BYTE 0  
4320 024122 104412 20: MSTCLR ;RESET INTERNAL REG (BCC,ALU,B)  
4321 024124 012777 000010 155230 MOV #BIT3,@DVSCR ;SET SOURCE SEL.  
4322 024132 012710 010034 MOV #ALU+BIT4+BIT3+BIT2,(R0)  
4323 024136 104415 ROMCLK ;ALU "F=-1"  
4324 024140 012710 030361 MOV #XFR+BIT7+BIT6+BITS+BIT4+BIT0,(R0)  
4325 024144 104415 ROMCLK ;XFR ALU RESULT TO "A" REGISTER  
4326 024146 012710 060000 MOV #BCC,(R0) ;BCC OPERATION  
4327 024152 104415 ROMCLK ;EXECUTE  
4328 024154 102100 MOV R2,(R0) ;XFR BCC TO DVRC  
4329 024156 104415 ROMCLK ;EXECUTE  
4330 024160 017704 155202 MOV @DVRC,R4 ;READ RESULTS  
4331 024164 020504 CMP R5,R4 ;BCC REG S/B =377  
4332 024166 001401 BEQ 30 ;BR IF OK  
4333 024170 104006 HLT 6 ;BCC REG NOT =377  
4334 ;READ OF DATA FROM "A" REG LEG FAILED  
4335 024172 104412 30: MSTCLR ;CLEAR INTERNAL REGISTERS  
4336 024174 012777 000010 155160 MOV #BIT3,@DVSCR ;SET SOURCE SEL  
4337 024202 012710 010034 MOV #ALU+BIT4+BIT3+BIT2,(R0)
```

```
4338 024206 104415 ROMCLK ;ALU "F=-1"  
4339 024210 012710 030361 MOV #XFR+BIT7+BIT6+BITS+BIT4+BIT0,(R0)  
4340 024214 104415 ROMCLK ;XFR ALU RESULT TO "A" REG  
4341 024216 012710 030362 MOV #XFR+BIT7+BIT6+BITS+BIT4+BIT1,(R0)  
4342 024222 104415 ROMCLK ;XFR ALU RESULT TO "B" REG  
4343 024224 012710 060000 MOV #BCC,(R0) ;SO BCC OPR  
4344 024230 104415 ROMCLK ;  
4345 024232 102100 MOV R2,(R0) ;XFR BCC TO DVRC  
4346 024234 104415 ROMCLK ;ROMCLK  
4347 024236 005005 CLR R5 ;EXPECT 0'S  
4348 024240 017704 155122 MOV @DVRC,R4 ;READ BCC RESULT  
4349 024244 001401 BEQ 40 ;BR IF =0  
4350 024246 104006 HLT 6 ;BCC "LRC" XOR TEST FAILED  
4351 024250 104400 40: SCOPE ;SCOPE TEST  
4352  
4353          ;***** TEST 104 *****  
4354          ;*TEST OF POLYNOMIAL "CRC 16"  
4355          ;*TEST THAT BITS 9-13 OF THE "B" REG APPEAR  
4356          ;*IN BITS 1-5 OF THE BCC REG.  
4357          ;*****  
4358  
4359          ; TEST 104  
4360          ;-----  
4361 024252 012737 000104 001226 TST104: MOV #104,TSTNO  
4362 024260 012737 024444 001216 MOV #TST105,NEXT  
4363 024266 104412 MSTCLR ;RESET DV11  
4364 024270 012777 000010 155064 MOV #BIT3,@DVSCR ;SET SOURCE SEL  
4365 024276 013700 001400 MOV DVFSR,R0 ;SET DVFSR POINTER  
4366 024302 012777 001000 155066 MOV #BIT9,@DVSRA ;LOAD "DATA"  
4367 024310 012710 020000 MOV #RAM,(R0) ;RAM READ  
4368 024314 104415 ROMCLK ;EXECUTE  
4369 024316 012710 030261 MOV #XFR+BIT7+BITS+BIT4+BIT0,(R0)  
4370 024322 104415 ROMCLK ;XFR RAM OUTPUT TO "A" REG.  
4371 024324 012710 030262 MOV #XFR+BIT7+BITS+BIT4+BIT1,(R0)  
4372 024330 104415 ROMCLK ;XFR RAM OUTPUT TO "B" REG.  
4373 024332 012777 000010 155036 MOV #BIT3,@DVSRA ;SELECT POLYNOMIAL "CRC16"  
4374 024340 012710 020000 MOV #RAM,(R0) ;READ DATA  
4375 024344 104415 ROMCLK ;  
4376 024346 012705 10: MOV #BIT9,R5 ;SET EXPECTED RESULTS  
4377 024352 012710 060000 20: MOV #BCC,(R0) ;BCC OPR "CRC16"  
4378 024356 104415 ROMCLK ;EXECUTE  
4379 024360 012710 030346 MOV #XFR+BIT7+BIT6+BITS+BIT2+BIT1,(R0)  
4380 024364 104415 ROMCLK ;XFR BCC REG TO DVRC  
4381 024366 017704 154774 MOV @DVRC,R4 ;READ RESULTS  
4382 024372 012703 000010 MOV #0,,R3 ;PREPARE  
4383 024376 000241 30: CLC ;TO  
4384 024400 006104 ROL R4 ;POSITION  
4385 024402 005303 DEC R3 ;RESULT  
4386 024404 001374 BNE 30 ;OF BCC OPERATION  
4387 024406 020504 CMP R5,R4 ;DID CRC16 WORK?  
4388 024410 001401 BEQ 40 ;BR IF YES  
4389 024412 104006 HLT 6 ;INCORRECT BCC RESULTS  
4390 024414 012710 010026 40: MOV #ALU+BIT4+BIT2+BIT1,(R0)  
4391 024420 104415 ROMCLK ;ALU "F=A+B"  
4392 024422 012710 030362 MOV #XFR+BIT7+BIT6+BITS+BIT4+BIT1,(R0)  
4393 024426 104415 ROMCLK ;XFR ALU RESULT TO "B" REG
```

```
4394 024430 062705 001000 ADD #BIT9,R5 ;UPDATE DATA COMPARE
4395 024434 032705 040000 BIT #BIT14,R5 ;ALL DATA DONE?
4396 024440 001744 BEQ 28 ;BR IF NO
4397 024442 104400 SCOPE ;SCOPE TEST
4398
4399
4400
4401 ;***** TEST 105 *****
4402 ;*TEST OF THE BCC OPERATION USING
4403 ;*USING CRC16 FOR THE POLYNOMIAL
4404 ;*SPECIFIC DATA PATTERNS ARE USED TO
4405 ;*ISOLATE FAULTS AS SOON AS POSSIBLE
4406 ;*****
4407
4408 ; TEST 105
4409 ;-----
4410 024444 012737 000105 001226 TST105: MOV #105,TSTNO
4411 024452 012737 026100 001216 MOV #TST106,NEXT
4412 024460 012737 120001 031646 MOV #CRC16,XPOLY ;SET POLYNOMIAL
4413 024466 013700 001400 MOV DV5FR,R0 ;SET REGISTER POINTER
4414 024472 012702 030346 MOV #XFR+BIT7+BIT6+BIT5+BIT2+BIT1,R2 ;SET FOR XFR FROM BCC TO DVRC
4415
4416 024476 012737 024504 001220 MOV #18,LOCK ;SET IF SW09=1
4417 024504 104412 18: MSTCLR ;ISSUE A MSTCLR
4418 024506 012777 000010 154646 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4419 024514 005037 031652 CLR CALBCC ;ZERO CALCULATED BCC (SOFTWARE)
4420 024520 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4421 024524 000010 0 ;SHIFTS PERFORMED
4422 024526 000000 0 ;DATA CHAR
4423 024530 000000 0 ;PREVIOUS BCC
4424 024532 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4425 024536 000000 0 ;DATA TO THE A REGISTER
4426 024540 000000 0 ;DATA TO THE B REGISTER
4427 024542 000010 10 ;POLY SELT, (RAMOUTPUT)
4428 024544 012710 060000 MOV #BCC,(R0) ;DO A BCC CALCULATION (HRDW)
4429 024550 104415 ROMCLR ;DO A DATAFR FROM BCC REG TO DVRC
4430 024552 010210 MOV R2,(R0) ;
4431 024554 104415 ROMCLR ;
4432 024556 013705 031652 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4433 024562 017704 154600 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVER
4434 024566 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4435 024570 001401 BEQ 648 ;BR IF OK!
4436 024572 104006 HLT 6 ;BCC CALCULATION ERROR
4437 024574 104401 SCOPI ;SW09=1?
4438 024576 012737 024604 001220 MOV #28,LOCK ;SET IF SW09=1
4439 024604 104412 28: MSTCLR ;ISSUE A MSTCLR
4440 024606 012777 000010 154546 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4441 024614 005037 031652 CLR CALBCC ;ZERO CALCULATED BCC (SOFTWARE)
4442 024620 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4443 024624 000010 0 ;SHIFTS PERFORMED
4444 024626 000252 "B<10101010> ;DATA CHAR
4445 024630 040000 BIT14 ;PREVIOUS BCC
4446 024632 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4447 024636 000252 "B<10101010> ;DATA TO THE A REGISTER
4448 024640 040000 BIT14 ;DATA TO THE B REGISTER
4449 024642 000010 10 ;POLY SELT, (RAMOUTPUT)
```

```
4450 024644 012710 060000 MOV #BCC,(R0) ;DO A BCC CALCULATION (HRDW)
4451 024650 104415 ROMCLR ;DO A DATAFR FROM BCC REG TO DVRC
4452 024652 010210 MOV R2,(R0) ;
4453 024654 104415 ROMCLR ;
4454 024656 013705 031652 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4455 024662 017704 154500 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVER
4456 024666 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4457 024670 001401 BEQ 658 ;BR IF OK!
4458 024672 104006 HLT 6 ;BCC CALCULATION ERROR
4459 024674 104401 SCOPI ;SW09=1?
4460 024676 012737 024704 001220 MOV #38,LOCK ;SET IF SW09=1
4461 024704 104412 38: MSTCLR ;ISSUE A MSTCLR
4462 024706 012777 000010 154446 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4463 024714 005037 031652 CLR CALBCC ;ZERO CALCULATED BCC (SOFTWARE)
4464 024720 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4465 024724 000010 0 ;SHIFTS PERFORMED
4466 024726 000125 "B<01010101> ;DATA CHAR
4467 024730 000000 0 ;PREVIOUS BCC
4468 024732 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4469 024736 000125 "B<01010101> ;DATA TO THE A REGISTER
4470 024740 000000 0 ;DATA TO THE B REGISTER
4471 024742 000010 10 ;POLY SELT, (RAMOUTPUT)
4472 024744 012710 060000 MOV #BCC,(R0) ;DO A BCC CALCULATION (HRDW)
4473 024750 104415 ROMCLR ;DO A DATAFR FROM BCC REG TO DVRC
4474 024752 010210 MOV R2,(R0) ;
4475 024754 104415 ROMCLR ;
4476 024756 013705 031652 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4477 024762 017704 154400 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVER
4478 024766 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4479 024770 001401 BEQ 668 ;BR IF OK!
4480 024772 104006 HLT 6 ;BCC CALCULATION ERROR
4481 024774 104401 SCOPI ;SW09=1?
4482 024776 012737 025004 001220 MOV #48,LOCK ;SET IF SW09=1
4483 025004 104412 48: MSTCLR ;ISSUE A MSTCLR
4484 025006 012777 000010 154346 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4485 025014 005037 031652 CLR CALBCC ;ZERO CALCULATED BCC (SOFTWARE)
4486 025020 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4487 025024 000010 0 ;SHIFTS PERFORMED
4488 025026 000377 "B<11111111> ;DATA CHAR
4489 025030 000000 0 ;PREVIOUS BCC
4490 025032 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4491 025036 000377 "B<11111111> ;DATA TO THE A REGISTER
4492 025040 000000 0 ;DATA TO THE B REGISTER
4493 025042 000010 10 ;POLY SELT, (RAMOUTPUT)
4494 025044 012710 060000 MOV #BCC,(R0) ;DO A BCC CALCULATION (HRDW)
4495 025050 104415 ROMCLR ;DO A DATAFR FROM BCC REG TO DVRC
4496 025052 010210 MOV R2,(R0) ;
4497 025054 104415 ROMCLR ;
4498 025056 013705 031652 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4499 025062 017704 154300 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVER
4500 025066 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4501 025070 001401 BEQ 678 ;BR IF OK!
4502 025072 104006 HLT 6 ;BCC CALCULATION ERROR
4503 025074 104401 SCOPI ;SW09=1?
4504 025076 012737 025104 001220 MOV #58,LOCK ;SET IF SW09=1
4505 025104 104412 58: MSTCLR ;ISSUE A MSTCLR
```

4506	025106	012777	000010	154246	MOV	#BIT3,@DVSCR	;SET SOURCE SEL
4507	025114	005037	031652		CLR	CALBCC	;ZERO CALCULATED BCC (SOFTWARE)
4508	025120	004537	031474		JSR	R5,SIMBCC	;GO AND CALCULATE A NEW BCC
4509	025124	000010			0		;SHIFTS PERFORMED
4510	025126	000001			"B<00000001>		;DATA CHAR
4511	025130	000000			0		;PREVIOUS BCC
4512	025132	004337	031420		JSR	R3,L,DATA	;GO AND LOAD DATA INTO THE DV11
4513	025136	000001			"B<00000001>		;DATA TO THE A REGISTER
4514	025140	000000			0		;DATA TO THE B REGISTER
4515	025142	000010			10		;POLY SELT, (RAMOUTPUT)
4516	025144	012710	060000		MOV	#BCC,(R0)	
4517	025150	104415			ROMCLK		;DO A BCC CALCULATION (HRDW)
4518	025152	010210			MOV	R2,(R0)	;DO A DATAFR FROM BCC REG TO DVRC
4519	025154	104415			ROMCLK		
4520	025156	013705	031652		MOV	CALBCC,R5	;PUT SOFTWARE BCC INTO EXPECTED
4521	025162	017704	154200		MOV	@DVRC,R4	;PUT HRDW BCC INTO RECEIVER
4522	025166	020504			CMP	R5,R4	;DOES EXPECTED = FOUND??
4523	025170	001401			BEQ	68h	;BR IF OKI
4524	025172	104006			HLT	6	;BCC CALCULATION ERROR
4525	025174	104401		68h:	SCOP1		;SW09=1?
4526	025176	012737	025204	001220	MOV	#6s,LOCK	;SET IF SW09=1
4527	025204	104412		68h:	MSTCLR		;ISSUE A MSTCLR
4528	025206	012777	000010	154146	MOV	#BIT3,@DVSCR	;SET SOURCE SEL
4529	025214	005037	031652		CLR	CALBCC	;ZERO CALCULATED BCC (SOFTWARE)
4530	025220	004537	031474		JSR	R5,SIMBCC	;GO AND CALCULATE A NEW BCC
4531	025224	000010			0		;SHIFTS PERFORMED
4532	025226	000004			"B<00000100>		;DATA CHAR
4533	025230	000000			0		;PREVIOUS BCC
4534	025232	004337	031420		JSR	R3,L,DATA	;GO AND LOAD DATA INTO THE DV11
4535	025236	000004			"B<00000100>		;DATA TO THE A REGISTER
4536	025240	000000			0		;DATA TO THE B REGISTER
4537	025242	000010			10		;POLY SELT, (RAMOUTPUT)
4538	025244	012710	060000		MOV	#BCC,(R0)	
4539	025250	104415			ROMCLK		;DO A BCC CALCULATION (HRDW)
4540	025252	010210			MOV	R2,(R0)	;DO A DATAFR FROM BCC REG TO DVRC
4541	025254	104415			ROMCLK		
4542	025256	013705	031652		MOV	CALBCC,R5	;PUT SOFTWARE BCC INTO EXPECTED
4543	025262	017704	154100		MOV	@DVRC,R4	;PUT HRDW BCC INTO RECEIVER
4544	025266	020504			CMP	R5,R4	;DOES EXPECTED = FOUND??
4545	025270	001401			BEQ	69h	;BR IF OKI
4546	025272	104006			HLT	6	;BCC CALCULATION ERROR
4547	025274	104401		69h:	SCOP1		;SW09=1?
4548	025276	012737	025304	001220	MOV	#7s,LOCK	;SET IF SW09=1
4549	025304	104412		7h:	MSTCLR		;ISSUE A MSTCLR
4550	025306	012777	000010	154046	MOV	#BIT3,@DVSCR	;SET SOURCE SEL
4551	025314	005037	031652		CLR	CALBCC	;ZERO CALCULATED BCC (SOFTWARE)
4552	025320	004537	031474		JSR	R5,SIMBCC	;GO AND CALCULATE A NEW BCC
4553	025324	000010			0		;SHIFTS PERFORMED
4554	025326	000002			"B<00010000>		;DATA CHAR
4555	025330	000000			0		;PREVIOUS BCC
4556	025332	004337	031420		JSR	R3,L,DATA	;GO AND LOAD DATA INTO THE DV11
4557	025336	000002			"B<00010000>		;DATA TO THE A REGISTER
4558	025340	000000			0		;DATA TO THE B REGISTER
4559	025342	000010			10		;POLY SELT, (RAMOUTPUT)
4560	025344	012710	060000		MOV	#BCC,(R0)	
4561	025350	104415			ROMCLK		;DO A BCC CALCULATION (HRDW)

4562	025352	010210			MOV	R2,(R0)	;DO A DATAFR FROM BCC REG TO DVRC
4563	025354	104415			ROMCLK		
4564	025356	013705	031652		MOV	CALBCC,R5	;PUT SOFTWARE BCC INTO EXPECTED
4565	025362	017704	154000		MOV	@DVRC,R4	;PUT HRDW BCC INTO RECEIVER
4566	025366	020504			CMP	R5,R4	;DOES EXPECTED = FOUND??
4567	025370	001401			BEQ	70h	;BR IF OKI
4568	025372	104006			HLT	6	;BCC CALCULATION ERROR
4569	025374	104401		70h:	SCOP1		;SW09=1?
4570	025376	012737	025404	001220	MOV	#8s,LOCK	;SET IF SW09=1
4571	025404	104412		8h:	MSTCLR		;ISSUE A MSTCLR
4572	025406	012777	000010	153746	MOV	#BIT3,@DVSCR	;SET SOURCE SEL
4573	025414	005037	031652		CLR	CALBCC	;ZERO CALCULATED BCC (SOFTWARE)
4574	025420	004537	031474		JSR	R5,SIMBCC	;GO AND CALCULATE A NEW BCC
4575	025424	000010			0		;SHIFTS PERFORMED
4576	025426	000100			"B<01000000>		;DATA CHAR
4577	025430	000000			0		;PREVIOUS BCC
4578	025432	004337	031420		JSR	R3,L,DATA	;GO AND LOAD DATA INTO THE DV11
4579	025436	000100			"B<01000000>		;DATA TO THE A REGISTER
4580	025440	000000			0		;DATA TO THE B REGISTER
4581	025442	000010			10		;POLY SELT, (RAMOUTPUT)
4582	025444	012710	060000		MOV	#BCC,(R0)	
4583	025450	104415			ROMCLK		;DO A BCC CALCULATION (HRDW)
4584	025452	010210			MOV	R2,(R0)	;DO A DATAFR FROM BCC REG TO DVRC
4585	025454	104415			ROMCLK		
4586	025456	013705	031652		MOV	CALBCC,R5	;PUT SOFTWARE BCC INTO EXPECTED
4587	025462	017704	153700		MOV	@DVRC,R4	;PUT HRDW BCC INTO RECEIVER
4588	025466	020504			CMP	R5,R4	;DOES EXPECTED = FOUND??
4589	025470	001401			BEQ	71h	;BR IF OKI
4590	025472	104006			HLT	6	;BCC CALCULATION ERROR
4591	025474	104401		71h:	SCOP1		;SW09=1?
4592	025476	012737	025504	001220	MOV	#9s,LOCK	;SET IF SW09=1
4593	025504	104412		9h:	MSTCLR		;ISSUE A MSTCLR
4594	025506	012777	000010	153646	MOV	#BIT3,@DVSCR	;SET SOURCE SEL
4595	025514	005037	031652		CLR	CALBCC	;ZERO CALCULATED BCC (SOFTWARE)
4596	025520	004537	031474		JSR	R5,SIMBCC	;GO AND CALCULATE A NEW BCC
4597	025524	000010			0		;SHIFTS PERFORMED
4598	025526	000006			"B<00000110>		;DATA CHAR
4599	025530	000000			0		;PREVIOUS BCC
4600	025532	004337	031420		JSR	R3,L,DATA	;GO AND LOAD DATA INTO THE DV11
4601	025536	000006			"B<00000110>		;DATA TO THE A REGISTER
4602	025540	000000			0		;DATA TO THE B REGISTER
4603	025542	000010			10		;POLY SELT, (RAMOUTPUT)
4604	025544	012710	060000		MOV	#BCC,(R0)	
4605	025550	104415			ROMCLK		;DO A BCC CALCULATION (HRDW)
4606	025552	010210			MOV	R2,(R0)	;DO A DATAFR FROM BCC REG TO DVRC
4607	025554	104415			ROMCLK		
4608	025556	013705	031652		MOV	CALBCC,R5	;PUT SOFTWARE BCC INTO EXPECTED
4609	025562	017704	153600		MOV	@DVRC,R4	;PUT HRDW BCC INTO RECEIVER
4610	025566	020504			CMP	R5,R4	;DOES EXPECTED = FOUND??
4611	025570	001401			BEQ	72h	;BR IF OKI
4612	025572	104006			HLT	6	;BCC CALCULATION ERROR
4613	025574	104401		72h:	SCOP1		;SW09=1?
4614	025576	012737	025604	001220	MOV	#10s,LOCK	;SET IF SW09=1
4615	025604	104412		100h:	MSTCLR		;ISSUE A MSTCLR
4616	025606	012777	000010	153546	MOV	#BIT3,@DVSCR	;SET SOURCE SEL
4617	025614	005037	031652		CLR	CALBCC	;ZERO CALCULATED BCC (SOFTWARE)

4618 025620 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4619 025624 000010 8, ;SHIFTS PERFORMED
4620 025626 000120 *B<01010000> ;DATA CHAR
4621 025630 000000 0 ;PREVIOUS BCC
4622 025632 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4623 025636 000120 *B<01010000> ;DATA TO THE A REGISTER
4624 025640 000000 0 ;DATA TO THE B REGISTER
4625 025642 000010 10 ;POLY SELT, (RAMOUTPUT)
4626 025644 012710 MOV #BCC,(R0)
4627 025650 104415 ROMCLK ;DO A BCC CALCULATION (HRDW)
4628 025652 010210 MOV R2,(R0) ;DO A DATAFR FROM BCC REG TO DVRC
4629 025654 104415 ROMCLK ;
4630 025656 013705 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4631 025662 017704 153500 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVERD
4632 025666 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4633 025670 001401 BEQ 738 ;BR IF OKI
4634 025672 104006 HLT 6 ;BCC CALCULATION ERROR
4635 025674 104401 SCOPI ;SW09=1?
4636 025676 012737 025704 001220 MOV #1010,LOCK ;SET IF SW09=1
4637 025704 104412 10101 MSTCLR ;ISSUE A MSTCLR
4638 025706 012777 000010 153446 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4639 025714 005037 031652 CLR CALBCC ;ZERO CALCULATED BCC (SOFTWARE)
4640 025720 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4641 025724 000010 8, ;SHIFTS PERFORMED
4642 025726 000320 *B<11010000> ;DATA CHAR
4643 025730 000000 0 ;PREVIOUS BCC
4644 025732 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4645 025736 000320 *B<11010000> ;DATA TO THE A REGISTER
4646 025740 000000 0 ;DATA TO THE B REGISTER
4647 025742 000010 10 ;POLY SELT, (RAMOUTPUT)
4648 025744 012710 MOV #BCC,(R0)
4649 025750 104415 ROMCLK ;DO A BCC CALCULATION (HRDW)
4650 025752 010210 MOV R2,(R0) ;DO A DATAFR FROM BCC REG TO DVRC
4651 025754 104415 ROMCLK ;
4652 025756 013705 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4653 025762 017704 153400 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVERD
4654 025766 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4655 025770 001401 BEQ 748 ;BR IF OKI
4656 025772 104006 HLT 6 ;BCC CALCULATION ERROR
4657 025774 104401 SCOPI ;SW09=1?
4658 025776 012737 026004 001220 MOV #1020,LOCK ;SET IF SW09=1
4659 026004 104412 10201 MSTCLR ;ISSUE A MSTCLR
4660 026006 012777 000010 153346 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4661 026014 005037 031652 CLR CALBCC ;ZERO CALCULATED BCC (SOFTWARE)
4662 026020 004537 031474 JSR R5,SIMBCC ;GO AND CALCULATE A NEW BCC
4663 026024 000010 8, ;SHIFTS PERFORMED
4664 026026 000300 *B<11000000> ;DATA CHAR
4665 026030 000000 0 ;PREVIOUS BCC
4666 026032 004337 031420 JSR R3,L,DATA ;GO AND LOAD DATA INTO THE DV11
4667 026036 000300 *B<11000000> ;DATA TO THE A REGISTER
4668 026040 000000 0 ;DATA TO THE B REGISTER
4669 026042 000010 10 ;POLY SELT, (RAMOUTPUT)
4670 026044 012710 MOV #BCC,(R0)
4671 026050 104415 ROMCLK ;DO A BCC CALCULATION (HRDW)
4672 026052 010210 MOV R2,(R0) ;DO A DATAFR FROM BCC REG TO DVRC
4673 026054 104415 ROMCLK ;

4674 026056 013705 031652 MOV CALBCC,R5 ;PUT SOFTWARE BCC INTO EXPECTED
4675 026062 017704 153300 MOV 0DVRC,R4 ;PUT HRDW BCC INTO RECEIVERD
4676 026066 020504 CMP R5,R4 ;DOES EXPECTED = FOUND??
4677 026070 001401 BEQ 758 ;BR IF OKI
4678 026072 104006 HLT 6 ;BCC CALCULATION ERROR
4679 026074 104401 SCOPI ;SW09=1?
4680 026076 104400 SCOPE ;
4681 ;
4682 ;
4683 ;
4684 ;
4685 ;
4686 ;
4687 ;
4688 ;
4689 ;
4690 ;
4691 ;
4692 ;
4693 026100 012737 000106 001226 ; TEST 106
4694 026106 012737 026256 001216 ;-----
4695 026114 012737 000200 031646 TST106: MOV #106,TSTNO
4696 026122 012702 030346 MOV #TST07,NEXT
4697 026126 013700 001400 MOV #LRC0,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE CAL,
4698 026132 005001 MOV #XFR0,BIT7+BIT6+BITS+BIT2+BIT1,R2 ;LOAD DATA XFER FROM BCC TO DVRC
4699 026134 005037 031652 CLR CALBCC ;SET DATA POINTER TO 0
4700 026140 104412 CLR CALBCC ;ZERO SOFTWARE BCC
4701 026142 012777 000010 153212 101 MSTCLR ;CLEAR THE DV11
4702 026150 010137 026202 MOV #BIT3,0DVSCR ;SET SOURCE SEL
4703 026154 010137 026212 MOV R1,20 ;LOAD SOFTWARE CHAR
4704 026160 013737 031652 026204 MOV R1,48 ;LOAD HRDW CHAR
4705 026166 013737 031652 026214 MOV CALBCC,30 ;PLACE PREVIOUS BCC FOR SOFTWARE
4706 026174 004537 031474 MOV CALBCC,58 ;PLACE PREVIOUS BCC FOR HRDW
4707 026200 000010 JSR R5,SIMBCC ;HAVE SOFTWARE GET THE RIGHT BCC
4708 026202 000001 8, ;EIGHT SHIFTS
4709 026204 000001 .BLKW 1 ;DATA
4710 026206 004337 031420 .BLKW 1 ;PREVIOUS BCC
4711 026212 000001 JSR R3,L,DATA ;LOAD DV11 REGISTERS
4712 026214 000001 .BLKW 1 ;TO BE PLACED INTO THE "A" REG
4713 026216 000000 .BLKW 1 ;TO BE PLACED INTO THE "B" REG
4714 026220 012710 060000 0 ;TO BE LEFT IN THE RAM OUTPUT REG
4715 026224 104415 MOV #BCC,(R0)
4716 026226 010210 ROMCLK ;DO A BCC OPERATION
4717 026230 104415 MOV R2,(R0) ;DO A DATA XFER OPR,
4718 026232 013705 031652 ROMCLK ;
4719 026236 017704 153124 MOV CALBCC,R5 ;GET GOOD BCC
4720 026242 020504 MOV 0DVRC,R4 ;GET ??? BCC
4721 026244 001401 CMP R5,R4 ;ARE THEY THE SAME?
4722 026246 104006 BEQ 68 ;BR IF YES
4723 026250 105201 HLT 6 ;BCC ERROR
4724 026252 001332 601 INCB R1 ;UPDATE DATA CHAR
4725 026254 104400 BNE 18 ;BR IF NOT ALL DATA DONE,
4726 SCOPE ;SCOPE THIS TEST
4727 ;
4728 ;
4729 ;
;***** TEST 107 *****
;TEST TO RUN A BINARY COUNT (000-377)PATTERN

```

4730 ;*THROUGH THE BCC GENERATION LOGIC,
4731 ;*THE POLYNOMIAL USED WILL BE CRC16,
4732 ;*THE BCC REGISTER WILL BE BUILT UP AFTER
4733 ;*EACH CHARACTER --NOT ZEROED OUT--
4734 ;!*****
4735
4736 ; TEST 107
4737 ;-----
4738 TST107: MOV #107,TSTNO
4739 MOV #TST110,NEXT
4740 MOV #CRC16,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE CAL.
4741 MOV #XFR+BIT7+BIT6+BITS+BIT2+BIT1,R2
4742 MOV DV5FR,R0 ;LOAD DATA XFER FROM BCC TO DVRIC
4743 CLR R1 ;SET DATA POINTER TO 0
4744 CLR CALBCC ;ZERO SOFTWARE BCC
4745 MSTCLR ;CLEAR THE DV11
4746 MOV #BIT3,@DVSCR ;SET SOURCE SEL
4747 MOV R1,28 ;LOAD SOFTWARE CHAR
4748 MOV R1,48 ;LOAD HRDW CHAR
4749 MOV CALBCC,38 ;PLACE PREVIOUS BCC FOR SOFTWARE
4750 MOV CALBCC,58 ;PLACE PREVIOUS BCC FOR HRDW
4751 JSR R5,SIMBCC ;HAVE SOFTWARE GET THE RIGHT BCC
4752 ;EIGHT SHIFTS
4753 ;DATA
4754 ;PREVIOUS BCC
4755 JSR R3,L,DATA ;LOAD DV11 REGISTERS
4756 ;TO BE PLACED INTO THE "A" REG
4757 ;TO BE PLACED INTO THE "B" REG
4758 ;TO BE LEFT IN THE RAM OUTPUT REG
4759 MOV #BCC,(R0) ;DO A BCC OPERATION
4760 ROMCLK R2,(R0) ;DO A DATA XFER OPR,
4761 MOV ;
4762 MOV CALBCC,R5 ;GET GOOD BCC
4763 MOV @DVRIC,R4 ;GET ??? BCC
4764 CMP R5,R4 ;ARE THEY THE SAME?
4765 BEQ 68 ;BR IF YES
4766 HLT 6 ;BCC ERROR
4767 INCB R1 ;UPDATE DATA CHAR
4768 BNE 18 ;BR IF NOT ALL DATA DONE,
4769 SCOPE THIS TEST
4770
4771 ;***** TEST 110 *****
4772 ;*TEST TO RUN A BINARY COUNT (000-377) PATTERN
4773 ;*THROUGH THE BCC GENERATION LOGIC,
4774 ;*THE POLYNOMIAL USED WILL BE CRC,CCITT,
4775 ;*THE BCC REGISTER WILL BE BUILT UP AFTER
4776 ;*EACH CHARACTER --NOT ZEROED OUT--
4777 ;!*****
4778
4779 ; TEST 110
4780 ;-----
4781 TST110: MOV #110,TSTNO
4782 MOV #TST111,NEXT
4783 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE CAL.
4784
4785

```

```

4786 MOV #XFR+BIT7+BIT6+BITS+BIT2+BIT1,R2
4787 MOV DV5FR,R0 ;LOAD DATA XFER FROM BCC TO DVRIC
4788 CLR R1 ;SET DATA POINTER TO 0
4789 CLR CALBCC ;ZERO SOFTWARE BCC
4790 MSTCLR ;CLEAR THE DV11
4791 MOV #BIT3,@DVSCR ;SET SOURCE SEL
4792 MOV R1,28 ;LOAD SOFTWARE CHAR
4793 MOV R1,48 ;LOAD HRDW CHAR
4794 MOV CALBCC,38 ;PLACE PREVIOUS BCC FOR SOFTWARE
4795 MOV CALBCC,58 ;PLACE PREVIOUS BCC FOR HRDW
4796 JSR R5,SIMBCC ;HAVE SOFTWARE GET THE RIGHT BCC
4797 ;EIGHT SHIFTS
4798 ;DATA
4799 ;PREVIOUS BCC
4800 JSR R3,L,DATA ;LOAD DV11 REGISTERS
4801 ;TO BE PLACED INTO THE "A" REG
4802 ;TO BE PLACED INTO THE "B" REG
4803 ;TO BE LEFT IN THE RAM OUTPUT REG
4804 MOV #BCC,(R0) ;DO A BCC OPERATION
4805 ROMCLK R2,(R0) ;DO A DATA XFER OPR,
4806 MOV ;
4807 MOV CALBCC,R5 ;GET GOOD BCC
4808 MOV @DVRIC,R4 ;GET ??? BCC
4809 CMP R5,R4 ;ARE THEY THE SAME?
4810 BEQ 68 ;BR IF YES
4811 HLT 6 ;BCC ERROR
4812 INCB R1 ;UPDATE DATA CHAR
4813 BNE 18 ;BR IF NOT ALL DATA DONE,
4814 SCOPE THIS TEST
4815
4816

```

```

4817
4818
4819
4820
4821
4822
4823
4824
4825 026612 012737 000111 001226
4826 026620 012737 026762 001216
4827 026626 012737 000340 177776
4828 026634 104412
4829 026636 004537 031654
4830 026642 031676
4831 026644 031702
4832 026646 340 340
4833 026650 005037 177776
4834 026654 012777 001200 152500
4835 026662 000240
4836 026664 012777 001100 152470
4837 026672 000240
4838 026674 005077 152462
4839 026700 004537 031654
4840 026704 026744
4841 026706 026756
4842 026710 340 340
4843 026712 052777 001300 152442
4844 026720 000240
4845 026722 104007
4846 026724 004537 031654
4847 026730 031676
4848 026732 031702
4849 026734 340 340
4850 026736 005077 152420
4851 026742 104400
4852 026744 012706 001200
4853 026750 005077 152406
4854 026754 000763
4855 026756 104012
4856 026760 000771
4857
4858
4859
4860
4861
4862
4863
4864
4865 026762 012737 000112 001226
4866 026770 012737 027132 001216
4867 026776 012737 000340 177776
4868 027004 104412
4869 027006 004537 031654
4870 027012 031676
4871 027014 031702
4872 027016 340 340

; TEST 111
;-----
TST111: MOV #111,TSTNO
MOV #TST112,NEXT
MOV #340,PS ;LOCK OUT CPU INTERRUPTS
MSTCLR ;ISSUE DVRESET
JSR R5,SETVEC ;GO SET VECTOR "A" AND "B"
NO,ATRAP ;"A"
NO,BTRAP ;"B"
;BYTE 340,340 ;PRIO. AT 7
CLR PS ;ZERO CPU PRIO,
MOV #BIT9|BIT7,@DVSCR ;SET AN INTERRUPT RELATIVE BIT,
NOP ;WAIST TIME
MOV #BIT9|BIT6,@DVSCR ;SET THE ALTERNATE RELATIVE BIT,
NOP ;WAIST
CLR @DVSCR ;ZERO REG
JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
2# ;"A"
3# ;"B"
;BYTE 340,340 ;PRIO. AT 7
BIS #BIT9|BIT7|BIT9|BIT6,@DVSCR
NOP ;SET BOTH INTERRUPT RELATIVE BITS,
HLT 7 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
JSR R5,SETVEC ;RESET VECTORS
NO,ATRAP ;"A"
NO,BTRAP ;"B"
;BYTE 340,340
CLR @DVSCR ;DABLE DV11
SCOPE ;SCOPE THIS TEST,
MOV #STACK,SP ;RESET STACK
CLR @DVSCR ;DABLE DV11
BR 1# ;RETURN
HLT 12 ;VECTOR HERE WAS WRONG SIDE
BR 2#

;***** TEST 112 *****
;TEST THAT SETTING BIT12 AND BIT10
;STORE IE AND NPR STAT OVFLOW PRODUCE AN INTERRUPT ON VECTOR "B"
;*****

; TEST 112
;-----
TST112: MOV #112,TSTNO
MOV #TST113,NEXT
MOV #340,PS ;LOCK OUT CPU INTERRUPTS
MSTCLR ;ISSUE DVRESET
JSR R5,SETVEC ;GO SET VECTOR "A" AND "B"
NO,ATRAP ;"A"
NO,BTRAP ;"B"
;BYTE 340,340 ;PRIO. AT 7
BIS #BIT12|BIT10,@DVSCR
NOP ;SET BOTH INTERRUPT RELATIVE BITS,
HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
JSR R5,SETVEC ;RESET VECTORS
NO,ATRAP ;"A"
NO,BTRAP ;"B"
;BYTE 340,340
CLR @DVSCR ;DABLE DV11
SCOPE ;SCOPE THIS TEST,
MOV #STACK,SP ;RESET STACK
CLR @DVSCR ;DABLE DV11
BR 1# ;RETURN
HLT 11 ;VECTOR HERE WAS WRONG SIDE
BR 2#

;***** TEST 113 *****
;TEST THAT SETTING BIT15|BIT9 AND BIT13|BIT9
;NPR STAT INTR AND NPR STAT IE PRODUCE AN INTERRUPT ON VECTOR "B"
;*****

; TEST 113
;-----
TST113: MOV #113,TSTNO
MOV #TST114,NEXT
MOV #340,PS ;LOCK OUT CPU INTERRUPTS
MSTCLR ;ISSUE DVRESET
JSR R5,SETVEC ;GO SET VECTOR "A" AND "B"
NO,ATRAP ;"A"
NO,BTRAP ;"B"
;BYTE 340,340 ;PRIO. AT 7
CLR PS ;ZERO CPU PRIO,
MOV #BIT15|BIT9,@DVSCR ;SET AN INTERRUPT RELATIVE BIT,
NOP ;WAIST TIME
MOV #BIT13|BIT9,@DVSCR ;SET THE ALTERNATE RELATIVE BIT,
NOP ;WAIST
CLR @DVSCR ;ZERO REG
MOV #BIT9,@DVSCR ;SET SYS MAINT ENABLE
JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
2# ;"A"
3# ;"B"
;BYTE 340,340 ;PRIO. AT 7
BIS #BIT15|BIT9|BIT13|BIT9,@DVSCR
NOP ;SET BOTH INTERRUPT RELATIVE BITS,
HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
JSR R5,SETVEC ;RESET VECTORS
NO,ATRAP ;"A"

```

```

4873 027020 005037 177776
4874 027024 012777 010000 152330
4875 027032 000240
4876 027034 012777 002000 152320
4877 027042 000240
4878 027044 005077 152312
4879 027050 004537 031654
4880 027054 027126
4881 027056 027114
4882 027060 340 340
4883 027062 052777 012000 152272
4884 027070 000240
4885 027072 104010
4886 027074 004537 031654
4887 027100 031676
4888 027102 031702
4889 027104 340 340
4890 027106 005077 152250
4891 027112 104400
4892 027114 012706 001200
4893 027120 005077 152236
4894 027124 000763
4895 027126 104011
4896 027130 000771
4897
4898
4899
4900
4901
4902
4903
4904
4905 027132 012737 000113 001226
4906 027140 012737 027310 001216
4907 027146 012737 000340 177776
4908 027154 104412
4909 027156 004537 031654
4910 027162 031676
4911 027164 031702
4912 027166 340 340
4913 027170 005037 177776
4914 027174 012777 010000 152160
4915 027202 000240
4916 027204 012777 021000 152150
4917 027212 000240
4918 027214 005077 152142
4919 027220 012777 001000 152134
4920 027226 004537 031654
4921 027232 027304
4922 027234 027272
4923 027236 340 340
4924 027240 052777 121000 152114
4925 027246 000240
4926 027250 104010
4927 027252 004537 031654
4928 027256 031676

;***** TEST 113 *****
;TEST THAT SETTING BIT15|BIT9 AND BIT13|BIT9
;NPR STAT INTR AND NPR STAT IE PRODUCE AN INTERRUPT ON VECTOR "B"
;*****

; TEST 113
;-----
TST113: MOV #113,TSTNO
MOV #TST114,NEXT
MOV #340,PS ;LOCK OUT CPU INTERRUPTS
MSTCLR ;ISSUE DVRESET
JSR R5,SETVEC ;GO SET VECTOR "A" AND "B"
NO,ATRAP ;"A"
NO,BTRAP ;"B"
;BYTE 340,340 ;PRIO. AT 7
CLR PS ;ZERO CPU PRIO,
MOV #BIT15|BIT9,@DVSCR ;SET AN INTERRUPT RELATIVE BIT,
NOP ;WAIST TIME
MOV #BIT13|BIT9,@DVSCR ;SET THE ALTERNATE RELATIVE BIT,
NOP ;WAIST
CLR @DVSCR ;ZERO REG
MOV #BIT9,@DVSCR ;SET SYS MAINT ENABLE
JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
2# ;"A"
3# ;"B"
;BYTE 340,340 ;PRIO. AT 7
BIS #BIT15|BIT9|BIT13|BIT9,@DVSCR
NOP ;SET BOTH INTERRUPT RELATIVE BITS,
HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
JSR R5,SETVEC ;RESET VECTORS
NO,ATRAP ;"A"

```



```
4929 027260 031702 NO,BTRAP ;"B"
4930 027262 340 .BYTE 340,340
4931 027264 005077 152072 CLR @DVSCR ;DSABLE DV11
4932 027270 104400 SCOPE ;SCOPE THIS TEST.
4933 027272 012706 001200 28: MOV #STACK,SP ;RESET STACK
4934 027276 005077 152060 CLR @DVSCR ;DSABLE DV11
4935 027302 000763 BR 18 ;RETURN
4936 027304 104011 38: HLT 11 ;VECTOR HERE WAS WRONG SIDE
4937 027306 000771 BR 28
4938
4939 ;***** TEST 114 *****
4940 ;*TEST TO VERIFY THAT VECTOR "A"
4941 ;*OCCURES BEFOR VECTOR "B" EVEN
4942 ;*WHEN VECTOR "B" IS ENABLED BEFORE
4943 ;*VECTOR "A".
4944 ;*****
4945
4946 ; TEST 114
4947 ;-----
4948 027310 012737 000114 001226 TST114: MOV #114,TSTNO
4949 027316 012737 027450 001216 MOV #TST115,NEXT
4950 027324 012737 000340 177776 MOV #340,PS ;SET CPU TO Prio 7
4951 027332 104412 MSTCLR ;RESET DV11
4952 027334 005003 CLR R3 ;SET COUNTER TO 0
4953 027336 012700 000002 MOV #2,R0 ;SET TO GET 2 INTERRUPTS
4954 027342 004537 031654 JSR R5,SETVEC ;SET DV11 VECTORS
4955 027346 027416 28 ;RECEIVER INTERRUPTS TO 28
4956 027350 027440 38 ;TRANSMITTER INTERRUPTS TO 38
4957 027352 340 340 .BYTE 340,340 ;SET PRIORITY TO 7 ON INTERRUPT
4958 027354 012777 001000 152000 MOV #BIT9,@DVSCR ;SET SYSTEM MAINT
4959 027362 052777 120000 151772 BIS #BIT15+BIT13,@DVSCR
4960 027370 052777 001300 151764 BIS #BIT9+BIT7+BIT6,@DVSCR
4961 027376 005037 177776 CLR PS ;SET B INTERRUPT ;A INTERRUPT ;CLEAR CPU STATUS
4962 027402 105203 INCB R3 ;HANG WAITING FOR INTERRUPTS
4963 027404 001376 BNE #-2 ;
4964 027406 005700 TST R0 ;DID TWO INTERRUPTS OCCUR?
4965 027410 001401 BEQ 18 ;BR IF YES
4966 027412 104000 HLT 0 ;EITHER NOT ENOUGH(2) OR TOO MANY (72) INTERRUPTS
4967 027414 104400 18: SCOPE ;SCOPE TEST
4968 027416 005300 28: DEC R0 ;RXISR
4969 027420 000001 CMP #1,R0 ;IF RX GOT HERE 1ST R0=1 S/B=1
4970 027424 001401 BEQ 648 ;BR IF OK
4971 027426 104011 HLT 11 ;RX NOT 1ST
4972 027430 042777 000300 151724 648: BIC #BIT7+BIT6,@DVSCR ;DISQUALIFY INTERRUPT REQST
4973 027436 000002 RTI ;RETURN
4974 027440 005300 38: DEC R0 ;TX ISR
4975 027442 001401 BEQ 48 ;IF SCOND INTERRUPT R0 SHOULD NOW =0
4976 027444 104012 HLT 12 ;TX INTERRUPT OUT OF ORDER
4977 027446 000002 RTI ;RETURN
4978
4979 ;***** TEST 115 *****
4980 ;*PRIORITY INTERRUPT TESTS.
4981 ;*SET PS TO PRIORITY 7 AND VERIFY
4982 ;*THAT THE DV11 DOESN'T INTERRUPT.
4983 ;*****
4984
```

```
4985
4986 ; TEST 115
4987 ;-----
4988 027450 012737 000115 001226 TST115: MOV #115,TSTNO
4989 027456 012737 027540 001216 MOV #TST116,NEXT
4990 027464 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERUPTS
4991 027472 104412 MSTCLR ;CLEAN DV11
4992 027474 004537 031654 JSR R5,SETVEC ;PREPARE VECTORS
4993 027500 031676 NO,ATRAPP ;"A"
4994 027502 031702 NO,BTRAPP ;"B"
4995 027504 340 340 .BYTE 340,340 ;PRIO, AT 7
4996 027506 012777 001300 151646 MOV #BIT9+BIT7+BIT6,@DVSCR
4997 027514 012737 000340 177776 MOV #340,PS ;SET CPU Prio AND ENABLE VECT, "A"
4998 027522 000240 NOP ;WAIT
4999 027524 005077 151632 18: CLR @DVSCR ;DSABLE DV11
5000 027530 104400 SCOPE ;SCOPE THIS TEST
5001 027532 012716 027524 28: MOV #18,(SP) ;SET FOR RETURN
5002 027536 000002 RTI ;
5003
5004 ;***** TEST 116 *****
5005 ;*PRIORITY INTERRUPT TESTS.
5006 ;*SET PS TO PRIORITY 6 AND VERIFY
5007 ;*THAT THE DV11 DOESN'T INTERRUPT.
5008 ;*****
5009
5010 ; TEST 116
5011 ;-----
5012 027540 012737 000116 001226 TST116: MOV #116,TSTNO
5013 027546 012737 027630 001216 MOV #TST117,NEXT
5014 027554 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERUPTS
5015 027562 104412 MSTCLR ;CLEAN DV11
5016 027564 004537 031654 JSR R5,SETVEC ;PREPARE VECTORS
5017 027570 031676 NO,ATRAPP ;"A"
5018 027572 031702 NO,BTRAPP ;"B"
5019 027574 340 340 .BYTE 340,340 ;PRIO, AT 7
5020 027576 012777 001300 151556 MOV #BIT9+BIT7+BIT6,@DVSCR
5021 027604 012737 000300 177776 MOV #300,PS ;SET CPU Prio AND ENABLE VECT, "A"
5022 027612 000240 NOP ;WAIT
5023 027614 005077 151542 18: CLR @DVSCR ;DSABLE DV11
5024 027620 104400 SCOPE ;SCOPE THIS TEST
5025 027622 012716 027614 28: MOV #18,(SP) ;SET FOR RETURN
5026 027626 000002 RTI ;
5027
5028 ;***** TEST 117 *****
5029 ;*PRIORITY INTERRUPT TESTS.
5030 ;*SET PS TO PRIORITY 5 AND VERIFY
5031 ;*THAT THE DV11 DOESN'T INTERRUPT.
5032 ;*****
5033
5034 ; TEST 117
5035 ;-----
5036 027630 012737 000117 001226 TST117: MOV #117,TSTNO
5037 027636 012737 027720 001216 MOV #TST120,NEXT
5038 027644 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERUPTS
```

```
5041 027652 104412 MSTCLR ;CLEAN DV11
5042 027654 004537 JSR R5,SETVEC ;PREPARE VECTORS
5043 027660 031676 NO,ATRAB ;"A"
5044 027662 031702 NO,BTRAP ;"B"
5045 027664 340 340 ;BYTE 340,340 ;"B"
5046 027666 012777 001300 151466 MOV #BIT9+BIT7+BIT6,0DVSCR ;PRIO, AT 7
5047 027674 012737 000240 177776 MOV #240,PS ;SET CPU PRIO AND ENABLE VECT, "A"
5048 027702 000240 NOP ;WAIST
5049 027704 005077 151452 10: CLR 0DVSCR ;DSABLE DV11
5050 027710 104400 SCOPE ;SCOPE THIS TEST
5051 027712 012716 027704 20: MOV #10,(SP) ;SET FOR RETURN
5052 027716 000002 RTI ;
5053
5054
5055 ;***** TEST 120 *****
5056 ;*PRIORITY INTERRUPT TESTS.
5057 ;*SET PS TO PRIORITY 4 AND VERIFY
5058 ;*THAT THE DV11 DOES INTERRUPT,
5059 ;*****
5060
5061 ; TEST 120
5062 ;-----
5063 027720 012737 000120 001226 TST120: MOV #120,TSTNO
5064 027726 012737 030012 001216 MOV #TST121,NEXT
5065 027734 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS
5066 027742 104412 MSTCLR ;CLEAN DV11
5067 027744 004537 031654 JSR R5,SETVEC ;PREPARE VECTORS
5068 027750 030004 20: ;"A"
5069 027752 031702 NO,BTRAP ;"B"
5070 027754 340 340 ;BYTE 340,340 ;PRIO, AT 7
5071 027756 012777 001300 151376 MOV #BIT9+BIT7+BIT6,0DVSCR ;SET CPU PRIO AND ENABLE VECT, "A"
5072 027764 012737 000200 177776 MOV #200,PS ;SET CPU PRIO AND ENABLE VECT, "A"
5073 027772 000240 NOP ;WAIST
5074 027774 104007 HLT 7 ;DY FAILED TO INTERRUPT
5075 027776 005077 151360 10: CLR 0DVSCR ;DSABLE DV11
5076 030002 104400 SCOPE ;SCOPE THIS TEST
5077 030004 012716 027776 20: MOV #10,(SP) ;SET FOR RETURN
5078 030010 000002 RTI ;
5079
5080
5081 ;***** TEST 121 *****
5082 ;*TEST THAT BIT15(NPR STATUS INTR) WILL
5083 ;*SET WHEN AN ENTRY IS MADE INTO THE
5084 ;*NPR STATUS REGISTER,
5085 ;*ALSO VERIFY THAT READING THE DVNSR CLEARS DVSCR BIT15,
5086 ;*****
5087
5088 ; TEST 121
5089 ;-----
5090 030012 012737 000121 001226 TST121: MOV #121,TSTNO
5091 030020 012737 030114 001216 MOV #TST122,NEXT
5092 030026 104412 MSTCLR ;RESET DV11
5093 030030 005777 151326 TST 0DVSCR ;MAKE SURE 15 =0
5094 030034 100001 BPL 640 ;BR IF OK
5095 030036 104000 HLT 0 ;15 S/B=0
5096 030040 012777 000010 151314 640: MOV #BIT3,0DVSCR ;SET SOURCE SEC
```

```
5097 030046 012777 030367 151324 MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT2+BIT1+BIT0,0DVSCR
5098 030054 005000 CLR R0 ;XFR ALU RESULT TO DVNSR
5099 030056 104415 ROMCLK ;EXECUTE
5100 030060 005777 151276 10: TST 0DVSCR ;15=1?
5101 030064 100404 BMI 20 ;BR IF YES
5102 030066 104414 DELAY ;WASTE TIME
5103 030070 005200 INC R0 ;DO DELAY AND WAIT
5104 030072 001372 BNE 10 ;
5105 030074 104000 HLT 0 ;15 NEVER SET
5106 030076 005777 151300 20: TST 0DVNSR ;READ NSR
5107 030102 005777 151254 TST 0DVSCR ;DID 15 CLEAR IN SCR?
5108 030106 100001 BPL 30 ;BR IF YES
5109 030110 104000 HLT 0 ;DVSCR IS NOT CLEARED BY READING NSR
5110 030112 104400 30: SCOPE ;SCOPE TEST
5111
5112
5113 ;***** TEST 122 *****
5114 ;*TEST TO WRITE PATTERNS THROUGH
5115 ;*THE NPR STATUS REGISTER,
5116 ;*BITS WRITTEN: 11,10,09,08,03,02,01,00
5117 ;*(WHEN BIT 15 OF DVSCR IS SET SO SHOULD BIT 15 OF DVNSR)
5118 ;*****
5119
5120 ; TEST 122
5121 ;-----
5122 030114 012737 000122 001226 TST122: MOV #122,TSTNO
5123 030122 012737 030314 001216 MOV #TST123,NEXT
5124 030130 012737 030172 001220 MOV #10,LOCK
5125 030136 104412 MSTCLR ;RESET DV11
5126 030140 012777 000010 151214 MOV #BIT3,0DVSCR ;SET SOURCE SEL
5127 030146 005000 CLR R0 ;ZERO LINE NUMBER POINTER
5128 030150 005037 001250 CLR TEMP2 ;ZERO DATA
5129 030154 013703 001402 MOV DVNSR,R3 ;SET POINTER
5130 030160 013702 001400 MOV DVNSR,R2 ;
5131 030164 012737 100000 001246 MOV #BIT15,TEMP1 ;SET CORRESPONDING BIT TO BE FOUND IN NSR,
5132 030172 012712 030267 18: MOV #XFR+BIT7+BIT5+BIT4+BIT2+BIT1+BIT0,(R2) ;XFR RAM OUTPUT TO NSR
5133 030176 104415 ROMCLK ;WAIT FOR
5134 030200 005777 151156 TST 0DVSCR ;
5135 030204 100375 BPL #4 ;
5136 030206 013705 001246 MOV TEMP1,R5 ;GET GOOD 15=1 DATA
5137 030212 011304 MOV (R3),R4 ;READ NSR
5138 030214 020504 CMP R5,R4 ;OK?
5139 030216 001401 BEQ 20 ;BR IF GOOD
5140 030220 104013 HLT 13 ;DVNSR HAS WRONG DATA
5141 030222 104401 20: SCOPE1 ;LOCK ON DATA?
5142 030224 004537 031342 PERFORM ,SETSCAN ;UPDATE MSCANNER
5143 030230 000001 ;BY ONE
5144 030232 005237 001246 INC TEMP1 ;UPDATE DATA
5145 030236 032700 000020 BIT #BIT4,R0 ;ALL DONE?
5146 030242 001753 BEQ 10 ;BR IF NO,
5147 030244 042737 077777 001246 BIC #<BIT15>,TEMP1 ;CLEAR ALL BUT ENTRY PRESENT
5148 030252 005000 CLR R0 ;ZERO LINE POINTER
5149 030254 005001 CLR R1 ;ZERO MSCANNER, POINTER
5150 030256 005237 001250 INC TEMP2 ;UPDATE HIGH BYTE DATA
5151 030262 153737 001250 001247 BISS TEMP2,TEMP1+1 ;PLACE IN GOOD LOCATION
5152 030270 013712 001250 MOV TEMP2,(R2) ;RAM ADDRESS
```

```

5153 030274 052712 020000      BIS      #RAM,(R2)      ;RAM READ
5154 030300 104415                ROMCLK                ;
5155 030302 032737 000020 001250 BIT      #BIT4,TEMP2  ;ALL DONE?
5156 030310 001730                BEQ      18           ;BR IF NO
5157 030312 104400                SCOPE                ;SCOPE TEST,
5158
5159 ;***** FIRST PLANNED ATTEMPT *****
5160 ;***** TO EXECUTE NPR, *****
5161 ;-----
5162
5163 ;***** TEST 123 *****
5164 ;*BASIC TEST OF THE NPR OPERATION INSTRUCTION,
5165 ;*TEST THAT THE DV11 CAN "READ" FROM CORE LOCATION
5166 ;*VIA THE NPR LOGIC,
5167 ;*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
5168 ;*PLACED INTO IT AND READ INTO THE DV11 AND XFERED
5169 ;*INTO THE DV11 REGISTER,
5170 ;*NOTE: THIS TEST USES AN EVEN ADDRESS FOR THE NPR OPERATION
5171 ;*****
5172
5173 ; TEST 123
5174 ;-----
5175 030314 012737 000123 001226 TST123: MOV      #123,TSTNO
5176 030322 012737 030454 001216 MOV      #TST124,NEXT
5177 030330 012737 030412 001220 MOV      #18,LOCK
5178 030336 104412                MSTCLR                ;RESET DV11
5179 030340 012777 000010 151014 MOV      #BIT3,@DVSCR  ;SET SOURCE SEL.
5180 030346 013703 001366 MOV      DVRIC,R3      ;SET POINTERS
5181 030352 013702 001400 MOV      DV5FR,R2      ;
5182 030356 012777 032756 151012 MOV      #NPRLOC,@DV5RA
5183 030364 012712 020000 MOV      #RAM,(R2)     ;RAM READ
5184 030370 104415                ROMCLK                ;EXECUTE
5185 030372 012712 030263 MOV      #XFR+BIT7+BIT5+BIT4+BIT1+BIT0,(R2)
5186 030376 104415                ROMCLK                ;DO XFR TO NPR ADD.
5187 030400 005037 032756 CLR      NPRLOC        ;CLEAR NPR LOCATION
5188 030404 005005 CLR      R5            ;CLEAR GOOD
5189 030406 005077 150764 CLR      @DV5RA        ;CLEAR DATA PORT
5190 030412 012712 040000 18: MOV      #NPR,(R2)     ;DO THE NPR
5191 030416 104415                ROMCLK                ;***NOW***
5192 030420 012712 030226 MOV      #XFR+BIT7+BIT4+BIT2+BIT1,(R2)
5193 030424 104415                ROMCLK                ;XFR NPR OUTPUT TO DVRIC
5194 030426 011304 MOV      (R3),R4       ;READ RIC
5195 030430 013705 032756 MOV      NPRLOC,R5     ;READ GOOD DATA
5196 030434 020504 CMP      R5,R4         ;OK?
5197 030436 001401 BEQ      28           ;BR IF YES
5198 030440 104013 HLT      13           ;NPR FUNCTION FAILED
5199 030442 104401 28: SCOP1                ;LOOP?
5200 030444 105237 032756 INCB     NPRLOC ;UPDATE DATA
5201 030450 001360 BNE      18           ;BR IF MORE
5202 030452 104400 SCOPE                ;SCOPE TEST
5203
5204
5205
5206 ;***** TEST 124 *****
5207 ;*BASIC TEST OF THE NPR OPERATION INSTRUCTION,
5208 ;*TEST THAT THE DV11 CAN "READ" FROM CORE LOCATION

```

```

5209 ;*VIA THE NPR LOGIC,
5210 ;*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
5211 ;*PLACED INTO IT AND READ INTO THE DV11 AND XFERED
5212 ;*INTO THE DVRIC REGISTER,
5213 ;*NOTE: THIS TEST USES AN ODD ADDRESS FOR THE NPR OPERATION,
5214 ;*****
5215
5216 ; TEST 124
5217 ;-----
5218 030454 012737 000124 001226 TST124: MOV      #124,TSTNO
5219 030462 012737 030616 001216 MOV      #TST125,NEXT
5220 030470 012737 030552 001220 MOV      #18,LOCK
5221 030476 104412                MSTCLR                ;RESET DV11
5222 030500 012777 000010 150654 MOV      #BIT3,@DVSCR  ;SET SOURCE SEL.
5223 030506 013703 001366 MOV      DVRIC,R3      ;SET POINTERS
5224 030512 013702 001400 MOV      DV5FR,R2      ;
5225 030516 012777 032757 150652 MOV      #NPRLOC+1,@DV5RA
5226 030524 012712 020000 MOV      #RAM,(R2)     ;RAM READ
5227 030530 104415                ROMCLK                ;EXECUTE
5228 030532 012712 030263 MOV      #XFR+BIT7+BIT5+BIT4+BIT1+BIT0,(R2)
5229 030536 104415                ROMCLK                ;DO XFR TO NPR ADD.
5230 030540 005037 032756 CLR      NPRLOC        ;CLEAR NPR LOCATION
5231 030544 005005 CLR      R5            ;CLEAR GOOD
5232 030546 005077 150624 CLR      @DV5RA        ;CLEAR DATA PORT
5233 030552 012712 040000 18: MOV      #NPR,(R2)     ;DO THE NPR
5234 030556 104415                ROMCLK                ;***NOW***
5235 030560 012712 030226 MOV      #XFR+BIT7+BIT4+BIT2+BIT1,(R2)
5236 030564 104415                ROMCLK                ;XFR NPR OUTPUT TO DVRIC
5237 030566 011304 MOV      (R3),R4       ;READ RIC
5238 030570 013705 032756 MOV      NPRLOC,R5     ;GET GOOD DATA
5239 030574 000305 SWAB     R5           ;
5240 030576 020504 CMP      R5,R4         ;OK?
5241 030600 001401 BEQ      28           ;BR IF YES
5242 030602 104013 HLT      13           ;NPR FUNCTION FAILED
5243 030604 104401 28: SCOP1                ;LOOP?
5244 030606 105237 032757 INCB     NPRLOC+1 ;UPDATE DATA
5245 030612 001357 BNE      18           ;BR IF MORE
5246 030614 104400 SCOPE                ;SCOPE TEST
5247
5248
5249
5250 ;***** TEST 125 *****
5251 ;*BASIC TEST OF THE NPR OPERATION INSTRUCTION,
5252 ;*TEST THAT THE DV11 CAN "WRITTEN" INTO CORE LOCATION
5253 ;*VIA THE NPR LOGIC,
5254 ;*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
5255 ;*WRITTEN INTO IT BY THE DV11 NPR LOGIC,
5256 ;*NOTE: THIS TEST USES AN EVEN ADDRESS FOR THE NPR OPERATION
5257 ;*****
5258
5259 ; TEST 125
5260 ;-----
5261 030616 012737 000125 001226 TST125: MOV      #125,TSTNO
5262 030624 012737 031000 001216 MOV      #TST126,NEXT
5263 030632 012737 030714 001220 MOV      #18,LOCK
5264 030640 104412                MSTCLR                ;RESET DV11

```

5265 030642 012777 000010 150512 NOV #BIT3,#DVSCR ;SET SOURCE SEL.
5266 030650 013703 001366 NOV DVRC,R3 ;SET POINTERS
5267 030654 013702 001400 MOV DVSCR,R2 ;
5268 030660 012777 032756 150510 MOV #NPRLOC,#DVSRA ;
5269 030666 012712 020000 MOV #RAM,(R2) ;RAM READ
5270 030672 104415 ROMCLK ;EXECUTE
5271 030674 012712 031663 MOV #XFR+BIT9+BIT8+BIT7+BIT5+BIT4+BIT1+BIT0,(R2)
5272 030700 104415 ROMCLK ;DO XFR TO NPR ADD.
5273 030702 005037 032756 CLR NPRLOC ;CLEAR NPR LOCATION
5274 030706 005005 CLR R5 ;CLEAR GOOD
5275 030710 005077 150462 CLR #DVSRA ;CLEAR DATA PORT
5276 030714 005037 032756 10: CLR NPRLOC ;CLEAR NPR LOC
5277 030720 012712 020000 MOV #RAM,(R2) ;DO RAM READ
5278 030724 104415 ROMCLK ;
5279 030726 012712 030265 MOV #XFR+BIT7+BIT5+BIT4+BIT2+BIT0,(R2)
5280 030732 104415 ROMCLK ;XFR RAM OUTPUT TO NPR INPUT DATA
5281 030734 012712 040000 MOV #NPR,(R2) ;DO THE NPR
5282 030740 104415 ROMCLK ;***NOW***
5283 030742 017705 150430 MOV #DVSRA,R5 ;READ GOOD DATA
5284 030746 013704 032756 MOV NPRLOC,R4 ;READ ??? DATA
5285 030752 020504 CMP R5,R4 ;OK?
5286 030754 001401 BEQ 28 ;BR IF YES
5287 030756 104013 HLT 13 ;NPR FUNCTION FAILED
5288 030760 104401 20: SCOP1 ;LOOP?
5289 030762 005277 150410 INC #DVSRA ;UPDATE DATA
5290 030766 032777 000400 150402 BIT #BIT8,#DVSRA ;ALL DONE?
5291 030774 001747 BEQ 10 ;BR IF NO
5292 030776 104400 SCOPE ;SCOPE TEST

***** TEST 126 *****
;BASIC TEST OF THE NPR OPERATION INSTRUCTION,
;TEST THAT THE DV11 CAN "WRITTEN" INTO CORE LOCATION
;VIA THE NPR LOGIC,
;LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN
;WRITTEN INTO IT BY THE DV11 NPR LOGIC.
;NOTE: THIS TEST USES AN ODD ADDRESS FOR THE NPR OPERATION,
;*****

TEST 126

5307 031000 012737 000126 001226 TST126: MOV #126,TSTNO
5308 031006 012737 031164 001216 MOV #TST127,NEXT
5309 031014 012737 031076 001220 MOV #18,LOCK
5310 031022 104412 MSTCLR ;RESET DV11
5311 031024 012777 000010 150330 MOV #BIT3,#DVSCR ;SET SOURCE SEL.
5312 031032 013703 001366 MOV DVRC,R3 ;SET POINTERS
5313 031036 013702 001400 MOV DVSCR,R2 ;
5314 031042 012777 032757 150326 MOV #NPRLOC+1,#DVSRA ;
5315 031050 012712 020000 MOV #RAM,(R2) ;RAM READ
5316 031054 104415 ROMCLK ;EXECUTE
5317 031056 012712 031663 MOV #XFR+BIT9+BIT8+BIT7+BIT5+BIT4+BIT1+BIT0,(R2)
5318 031062 104415 ROMCLK ;DO XFR TO NPR ADD.
5319 031064 005037 032756 CLR NPRLOC ;CLEAR NPR LOCATION
5320 031070 005005 CLR R5 ;CLEAR GOOD

5321 031072 005077 150300 CLR #DVSRA ;CLEAR DATA PORT
5322 031076 005037 032756 10: CLR NPRLOC ;CLEAR NPR LOC
5323 031102 012712 020000 MOV #RAM,(R2) ;DO RAM READ
5324 031106 104415 ROMCLK ;
5325 031110 012712 030265 MOV #XFR+BIT7+BIT5+BIT4+BIT2+BIT0,(R2)
5326 031114 104415 ROMCLK ;XFR RAM OUTPUT TO NPR INPUT DATA
5327 031116 012712 040000 MOV #NPR,(R2) ;DO THE NPR
5328 031122 104415 ROMCLK ;***NOW***
5329 031124 017705 150246 MOV #DVSRA,R5 ;READ GOOD DATA
5330 031130 013704 032756 MOV NPRLOC,R4 ;GET DATA
5331 031134 000304 SWAB R4 ;
5332 031136 020504 CMP R5,R4 ;OK?
5333 031140 001401 BEQ 28 ;BR IF YES
5334 031142 104013 HLT 13 ;NPR FUNCTION FAILED
5335 031144 104401 20: SCOP1 ;LOOP?
5336 031146 005277 150224 INC #DVSRA ;UPDATE DATA
5337 031152 032777 000400 150216 BIT #BIT8,#DVSRA ;ALL DONE?
5338 031160 001746 BEQ 10 ;BR IF NO
5339 031162 104400 SCOPE ;SCOPE TEST

***** TEST 127 *****
;BASIC TEST OF THE NPR OPERATION INSTRUCTION,
;TEST THAT THE DV11 CAN DO AN NPR
;TO A NON-EXISTANT MEMORY,
;TEST THAT BRANCH "A" -NXM H- IS SET AFTER
;THE NPR, THEN DO A "SET/CLEAR" CLEAR NXM
;AND VERIFY THAT IT IS CLEARED,
;*****

TEST 127

5354 031164 012737 000127 001226 TST127: MOV #127,TSTNO
5355 031172 012737 002436 001216 MOV #,EOP,NEXT
5356 031200 104412 MSTCLR ;RESET DV11
5357 031202 012777 000010 150152 MOV #BIT3,#DVSCR ;SET SOURCE SEL.
5358 031210 013703 001366 MOV DVRC,R3 ;SET POINTERS
5359 031214 013702 001400 MOV DVSCR,R2 ;
5360 031220 052777 000000 150134 BIS #BIT5+BIT4,#DVSRA ;SET EA BITS.
5361 031226 012777 177320 150142 MOV #177320,#DVSRA ;LOAD "NXM".
5362 031234 012712 020000 MOV #RAM,(R2) ;RAM READ
5363 031240 104415 ROMCLK ;EXECUTE
5364 031242 012712 031663 MOV #XFR+BIT9+BIT8+BIT7+BIT5+BIT4+BIT1+BIT0,(R2)
5365 031246 104415 ROMCLK ;EXECUTE
5366 031250 012712 040000 MOV #NPR,(R2) ;DO THE NPR
5367 031254 104415 ROMCLK ;***NOW***
5368 031256 012712 030000 MOV #BIT10+BIT9,(R2) ;BRANCH "A" NXM
5369 031262 017704 150102 MOV #DVLRC,R4 ;READ BRANCH TEST POINTS,
5370 031266 010405 MOV R4,R5 ;GET IMAGE
5371 031270 042705 000001 BIC #BIT0,R5 ;BR "A" TRUE
5372 031274 052705 000002 BIS #BIT1,R5 ;BR B FALSE
5373 031300 020504 CMP R5,R4 ;NXM TRUE?
5374 031302 001401 BEQ .+4 ;BR IF YES
5375 031304 104006 HLT 6 ;BR "A" OF NXM FAILED!
5376 031306 012712 050017 MOV #S,C+BIT3+BIT2+BIT1+BIT0,(R2)

```

5377                                     ;SET/CLEAR CLEAR NXM,
5378 031312 104415 ROMCLK ;EXECUTE.
5379 031314 012712 003000 MOV #BIT10+BIT9,(R2) ;BRANCH "A" NXM
5380 031320 017704 150044 MOV @DVLCR,R4 ;READ BRANCH TEST POINTS,
5381 031324 010405 MOV R4,R5 ;GET IMAGE
5382 031326 052705 000003 BIS #BIT1+BIT0,R5 ;BR A FALSE BR B FALSE
5383 031332 020504 CMP R5,R4 ;NXM TRUE?
5384 031334 001401 BEQ ,+4 ;BR IF NO
5385 031336 104006 HLT 6 ;BR "A" OF NXM FAILED TO CLEAR!
5386 031340 104400 SCOPE ;SCOPE TEST
5387
  
```

```

5388
5389 031342 SETSCAN:
5390 031342 010346 MOV R3,-(SP)
5391 031344 052777 000010 150010 BIS #BIT3,@DVSRCR
5392 031352 012503 MOV (R5)+,R3
5393 031354 001414 BEQ 2$
5394 031356 012777 050102 150014 18: MOV #BIT14+BIT12+BIT6+BIT1,@DVSFR
5395 031364 104415 ROMCLK
5396 031366 005201 INC R1
5397 031370 012777 050102 150002 MOV #BIT14+BIT12+BIT6+BIT1,@DVSFR
5398 031376 104415 ROMCLK
5399 031400 005201 INC R1
5400 031402 005303 DEC R3
5401 031404 001364 BNE 1$
5402 031406 012603 28: MOV (SP)+,R3
5403 031410 010100 MOV R1,R0
5404 031412 000241 CLC
5405 031414 006000 ROR R0
5406 031416 000205 EXIT
5407
5408 ;SUBROUTINE TO LOAD DATA INTO "A" AND "B" REG,
5409 ;THE FIRST ARGUMENT WILL LOAD THE "A" REGISTER;
5410 ;THE SECOND ARGUMENT WILL LOAD THE "B" REGISTER;
5411 ;AND THE THIRD ARGUMENT WILL SPECIFY THE POLYNOMIAL USED.
5412
5413 031420 012377 147752 L.DATA: MOV (R3)+,@DVSRA ;LOAD DATA TO BE PLACED INTO THE "A" REG
5414 031424 012710 020000 MOV #RAM,(R0) ;DO A ROM READ INSTR.
5415 031430 104415 ROMCLK ;EXECUTE
5416 031432 012710 030261 MOV #XFR+BIT7+BIT5+BIT4+BIT0,(R0)
5417 031436 104415 ROMCLK ;DATA XFR FROM RAM OUTPUT TO "A" REGISTER
5418 031440 012377 147732 MOV (R3)+,@DVSRA ;LOAD DATA TO BE PLACED INTO THE "B" REG.
5419 031444 012710 020000 MOV #RAM,(R0) ;DO A ROM READ
5420 031450 104415 ROMCLK ;
5421 031452 012710 030262 MOV #XFR+BIT7+BIT5+BIT4+BIT1,(R0)
5422 031456 104415 ROMCLK ;DO A DATA XFER FROM RAM OUTPUT TO THE "B" REG.
5423 031460 012377 147712 MOV (R3)+,@DVSRA ;PLACE DATA TO REMAIN IN THE RAMOUTPUT REG
5424 031464 012710 020000 MOV #RAM,(R0) ;DO A RAM READ TO SPECIFY POLYN.
5425 031470 104415 ROMCLK ;READ
5426 031472 000203 RTS R3 ;LEAVE HERE
5427
5428
5429 031474 010046 SIMBCC: MOV R0,-(SP)
5430 031476 010146 MOV R1,-(SP)
5431 031500 010246 MOV R2,-(SP)
5432 031502 012537 001246 MOV (R5)+,TEMP1
5433 031506 012537 001250 MOV (R6)+,TEMP2
5434 031512 012537 001252 MOV (R5)+,TEMP3
5435 031516 005037 031650 18: CLR BCCFBK
5436 031522 013700 001252 MOV TEMP3,R0
5437 031526 006037 001250 ROR TEMP2
5438 031532 005500 ADC R0
5439 031534 032700 000001 BIT #BIT0,R0
5440 031540 001402 BEQ 2$
5441 031542 005137 031650 COM BCCFBK
5442 031546 013700 031646 28: MOV XPOLY,R0
5443 031552 005100 COM R0
  
```

```

5444 031554 040037 031650      BIC      R0,BCCFBK
5445 031560 000241      CLC
5446 031562 006037 001252      ROR      TEMP3
5447 031566 013700 031650      MOV      BCCFBK,R0
5448 031572 013701 001252      MOV      TEMP3,R1
5449 031576 010102      MOV      R1,R2
5450 031600 040100      BIC      R1,R0
5451 031602 043702 031650      BIC      BCCFBK,R2
5452 031606 050200      BIS      R2,R0
5453 031610 043737 031646 001252      BIC      XPOLY,TEMP3
5454 031616 050037 001252      BIS      R0,TEMP3
5455 031622 005337 001246      DEC      TEMP1
5456 031626 001333      BNE      1$
5457 031630 013737 001252 031652      MOV      TEMP3,CALBCC
5458 031636 012602      MOV      (SP)+,R2
5459 031640 012601      MOV      (SP)+,R1
5460 031642 012600      MOV      (SP)+,R0
5461 031644 000205      RTS      R5
5462 031646 000000      XPOLY: 0
5463 031650 000000      BCCFBK: 0
5464 031652 000000      CALBCC: 0
5465 000200      LRC#200
5466 120001      CRC16=120001
5467 102010      CRC.CCITT=102010
5468
5469
5470 031654      SETVEC:
5471 031654 012577 147472      MOV      (R5)+,@DVRVEC
5472 031660 012577 147472      MOV      (R5)+,@DVTVEC
5473 031664 112577 147464      MOV      (R5)+,@DVRVLV
5474 031670 112577 147464      MOV      (R5)+,@DVTVLV
5475 031674 000205      RTS      R5
5476
5477 031676      NO,ATRAP:
5478 031676 104011      HLT      11
5479 031700 000002      RTI
5480
5481 031702      NO,BTRAP:
5482 031702 104012      HLT      12
5483 031704 000002      RTI
5484
5485
    
```

```

5486      .NLIST  BEX
031706 050377 044522 040515 EM1: .ASCIZ <377>/PRIMARY REGISTER ADDRESSING TIME-OUT/
031754 051777 041505 047117 EM2: .ASCIZ <377>"SECONDARY REGISTER READ/WRITE TEST"
032020 050377 044522 040515 EM3: .ASCIZ <377>"PRIMARY REGISTER READ/WRITE TEST"
032062 046777 046505 051117 EM4: .ASCIZ <377>"MEMORY EXTENSION READ/WRITE TEST"
032124 051777 042520 044503 EM5: .ASCIZ <377>/SPECIAL FUNCTION REG TEST/
032157 377 042526 052103 EM6: .ASCIZ <377>/VECTOR "A" FAILED TO INTERRUPT/
032216 053377 041505 047524 EM7: .ASCIZ <377>/VECTOR "B" FAILED TO INTERRUPT/
032255 377 047125 054105 EM8: .ASCIZ <377>/UNEXPECTED INTERRUPT ON VECTOR "A"/
032320 052777 042516 050130 EM9: .ASCIZ <377>/UNEXPECTED INTERRUPT ON VECTOR "B"/
032363 377 051120 046511 EM10: .ASCIZ <377>/PRIMARY REGISTER ERROR/
032413 377 044514 042516 EM11: .ASCIZ <377>/LINE CARD STATIC TEST/
032442 051377 043505 051511 DH1: .ASCIZ <377>/REGISTER REFERENCED TRAPPED FROM/
032505 377 054105 042520 DH2: .ASCIZ <377>/EXPECTED FOUND LINE SEC REG PRI REG/
032557 377 054105 042520 DH3: .ASCIZ <377>/EXPECTED FOUND PRI REG/
032612 045377 051123 050040 DH4: .ASCIZ <377>/JSR PC DVSFR EXPECTED FOUND/
032653 377 053104 043123 DH5: .ASCIZ <377>/DVSFR EXPECTED FOUND/
032704 046777 052123 041523 DH6: .ASCIZ <377>/MSTSCAN DVSFR EXPECTED FOUND LINE/
032754 .EVEN
000000 SKIP=000000
5487 032754 000000 DATA: 0
5488 032756 000000 NPRLOC: 0
5489 032760 000002 DT1: 2
5490 032762 006 017 .BYTE 6,15,
5491 032764 001262 SAVR1 .BYTE 6,2
5492 032766 006 002 SAVR2
5493 032770 001264 DT2: 5
5494 032772 000005 .BYTE 6,4
5495 032774 006 004 SAVR4
5496 032776 001270 SAVR1 .BYTE 6,2
5497 033000 006 002 SAVR3
5498 033002 001266 .BYTE 2,4
5499 033004 002 004 SAVR0
5500 033006 001260 .BYTE 2,7
5501 033010 002 007 SAVR1
5502 033012 001262 .BYTE 6,2
5503 033014 006 002 SAVR2
5504 033016 001264 DT3: 3
5505 033020 000003 .BYTE 6,4
5506 033022 006 004 SAVR5
5507 033024 001272 .BYTE 6,2
5508 033026 006 002 SAVR4
5509 033030 001270 .BYTE 6,2
5510 033032 006 002 SAVR3
5511 033034 001266 DT4: 4
5512 033036 000004 .BYTE 6,2
5513 033040 006 002 SAVR1
5514 033042 001262 .BYTE 6,2
5515 033044 006 002 SAVR3
5516 033046 001266 .BYTE 6,4
5517 033050 006 004 SAVR5
5518 033052 001272 .BYTE 6,1
5519 033054 006 001 SAVR4
5520 033056 001270 DT5: 3
5521 033060
5522 033060 000003
    
```

5523	033062	006	002		.BYTE	6,2
5524	033064	001264			SAVR2	
5525	033066	006	004		.BYTE	6,4
5526	033070	001272			SAVR5	
5527	033072	006	001		.BYTE	6,1
5528	033074	001270			SAVR4	
5529	033076	000005		DT6:	5	
5530	033100	006	003		.BYTE	6,3
5531	033102	001260			SAVR0	
5532	033104	006	001		.BYTE	6,1
5533	033106	001264			SAVR2	
5534	033110	006	004		.BYTE	6,4
5535	033112	001272			SAVR5	
5536	033114	006	001		.BYTE	6,1
5537	033116	001270			SAVR4	
5538	033120	002	001		.BYTE	2,1
5539	033122	001262			SAVR1	
5540						
5541	033124			.ERRTAB:		
5542	033124	000000			0	
5543	033126	000000			0	
5544	033130	000000			0	
5545	033132	031706			EM1	
5546	033134	032442			DH1	;HALT 1
5547	033136	032760			DT1	
5548	033140	031754			EM2	
5549	033142	032505			DH2	;HALT 2
5550	033144	032772			DT2	
5551	033146	032020			EM3	
5552	033150	032557			DH3	;HALT 3
5553	033152	033020			DT3	
5554	033154	032062			EM4	
5555	033156	032505			DH2	;HALT 4
5556	033160	032772			DT2	
5557	033162	032124			EM5	
5558	033164	032612			DH4	;HALT 5
5559	033166	033036			DT4	
5560	033170	032124			EM5	
5561	033172	032653			DH5	;HALT 6
5562	033174	033060			DT5	
5563	033176	032157			EM6	
5564	033200	000000			0	;HALT 7
5565	033202	000000			0	
5566	033204	032216			EM7	
5567	033206	000000			0	;HALT 10
5568	033210	000000			0	
5569	033212	032255			EM8	
5570	033214	000000			0	;HALT 11
5571	033216	000000			0	
5572	033220	032320			EM9	
5573	033222	000000			0	;HALT 12
5574	033224	000000			0	
5575	033226	032363			EM10	
5576	033230	032557			DH3	;HALT 13
5577	033232	033020			DT3	
5578	033234	032413			EM11	

5579	033236	032704			DH6	;HALT 14
5580	033240	033076			DT6	
5581	033242			CORMAX:		
5582		000001		.END		

Table with columns for symbol names and numerical values. Symbols include DV05.C, EM1, ERRCNT, ERRTAB, EXIT, EXITER, FIX, HALTS, HILIM, ICOUNT, INBUF, INIFLG, INSTER, INSTR, INSTR2, LIGHT, LIMITS, LOBITS, LOCK, LOGICA, LOKFLG, LOLIM, LPCNT, LRC8, LSTERR, L,DATA, L00, L04, L08.

Table with columns for symbol names and numerical values. Symbols include L12, MAR17, MASK, MASTEK, MCRLF, MCSRX, MDATA, MEMEXT, MEPASS, MERRPC, MERRX, MERR2, MERR3, MLOCK, MNEW, MPASSX, MPFAIL, MQM, MR, MRESET, MSTCLR, MTITLE, MTSTN, MTSTPC, MVECX, NEXT, NOLIST, NO,ATR, NO,BTR, NPR, NPRLOC, PARAM, PARBIT, PARERR, PASCNT, PC, PERFOR, PFTAB.

Table with 17 columns of numerical values. Rows include parameters like POPR0, PUSH0, QV, FLG, RAM, RAMCLR, RESREG, RESTAR, RESTRT, RESV16, RES05, RETURN, ROMCLK, RUN, and R0. Each row contains 17 values, some with asterisks indicating significance.

Table with 17 columns of numerical values. Rows include parameters R1, R2, and R3. Each row contains 17 values, some with asterisks. The data continues the numerical sequence from the previous page.

Table with columns for user symbols and corresponding reference numbers. Includes sections for R4 (#000004) and R5 (#000005).

Table with columns for user symbols and corresponding reference numbers. Includes sections for SAVACT, SAVNUM, SAVPC, SAVR0-4, SAVRS, SAVSP, SAVS0, SCOPE, SCOP1, and SETSCA.

TST112 026762 4826 4865#
TST113 027132 4866 4905#
TST114 027310 4906 4948#
TST115 027450 4949 4988#
TST116 027540 4989 5013#
TST117 027630 5014 5038#
TST112 010324 1481 1506#
TST120 027720 5039 5063#
TST121 030012 5064 5090#
TST122 030114 5091 5122#
TST123 030314 5123 5175#
TST124 030454 5176 5218#
TST125 030616 5219 5261#
TST126 031000 5262 5307#
TST127 031164 5308 5354# 5486
TST13 010400 1507 1532#
TST130# ***** U 5355
TST14 010454 1533 1558#
TST15 010530 1559 1584#
TST16 010604 1585 1610#
TST17 010660 1611 1638#
TST2 007366 1219 1249#
TST20 010754 1639 1667#
TST21 011032 1668 1691#
TST22 011072 1692 1712#
TST23 011156 1713 1740#
TST24 011242 1741 1768#
TST25 011326 1769 1796#
TST26 011412 1797 1824#
TST27 011476 1825 1852#
TST3 007620 1250 1317#
TST30 011562 1853 1880#
TST31 011636 1881 1906#
TST32 011712 1907 1932#
TST33 011766 1933 1958#
TST34 012042 1959 1984#
TST35 012116 1985 2010#
TST36 012172 2011 2036#
TST37 012246 2037 2062#
TST4 007674 1318 1343#
TST40 012322 2063 2089#
TST41 012424 2090 2126#
TST42 012534 2127 2166#
TST43 012576 2167 2189#
TST44 012652 2190 2215#
TST45 012726 2216 2241#
TST46 013002 2242 2267#
TST47 013056 2268 2293#
TST5 007750 1344 1369#
TST50 013132 2294 2319#
TST51 013206 2320 2345#
TST52 013262 2346 2371#
TST53 013336 2372 2401#
TST54 013472 2402 2443#
TST55 013674 2444 2502#
TST56 014034 2503 2545#

TST57 014432 2547 2662#
TST6 010024 1370 1395#
TST60 014626 2663 2714#
TST61 015042 2715 2780#
TST62 015260 2781 2862#
TST63 015362 2863 2898#
TST64 015626 2899 2968#
TST65 015704 2969 2994#
TST66 016072 2995 3051#
TST67 016264 3052 3106#
TST7 010100 1396 1421#
TST70 016506 3107 3168#
TST71 017170 3169 3315#
TST72 017412 3316 3373#
TST73 017616 3374 3429#
TST74 020156 3430 3555#
TST75 020276 3556 3599#
TST76 021206 3600 3780#
TST77 021334 3781 3820#
TST 002702 454* 455* 457* 458* 525*
TWO5YN# 010000 81#
TYPDAT 004266 795 813 816#
TYPE 104402 195# 406 411 424 429 453 461 474 475 477 479 481 569
582 599 692 729 796 800 801 803 805 809 814 859
916 918 946 984 1067 1085 1090 1174
TYPMSG 004166 793 796#
VECMAP 007102 1173 1181#
WRDCNT 003742 700* 730# 738#
WRKO,F 004254 808 811#
KBX 004060 770 772 774#
KCSR 002604 476 498#
KERR 002626 482 507#
XFR 030000 75# 3458 3478 3489 3500 3511 3560 3608 3656 3687 3689 3715 3785
3844 3864 3898 3926 3954 3982 4010 4038 4066 4094 4187 4246 4298
4309 4324 4339 4341 4369 4371 4379 4392 4414 4696 4741 4786 5097
5132 5185 5192 5228 5235 5271 5279 5317 5325 5364 5416 5421
411 958#
XHEAD 005461 480 504#
XPASS 002620 4412* 4695* 4740* 4785* 5442 5453 5462#
XPOLY 031646 417 958#
XSTATQ 005506 802 839#
XTSTN 004374 478 501#
XVEC 002612 1# 1211# 1214# 1240# 1245# 1309# 1313# 1335# 1339# 1361# 1365# 1387# 1391#
1413# 1417# 1439# 1445# 1472# 1476# 1498# 1502# 1524# 1528# 1550# 1554# 1576#
1580# 1602# 1606# 1628# 1634# 1660# 1663# 1682# 1687# 1704# 1708# 1732# 1736#
1760# 1764# 1780# 1792# 1816# 1820# 1844# 1848# 1872# 1876# 1898# 1902# 1924#
1928# 1950# 1954# 1976# 1980# 2002# 2006# 2032# 2054# 2058# 2080# 2084#
2117# 2121# 2155# 2162# 2181# 2185# 2207# 2211# 2233# 2237# 2259# 2263# 2285#
2289# 2311# 2315# 2337# 2341# 2363# 2367# 2389# 2397# 2434# 2439# 2493# 2498#
2536# 2541# 2647# 2657# 2705# 2710# 2771# 2776# 2836# 2851# 2853# 2858# 2882#
2894# 2960# 2964# 2984# 2990# 3040# 3047# 3091# 3102# 3160# 3164# 3304# 3311#
3362# 3369# 3421# 3425# 3539# 3551# 3583# 3595# 3770# 3776# 3810# 3816# 3870#
3884# 4118# 4125# 4169# 4174# 4272# 4279# 4281# 4289# 4353# 4357# 4401# 4406#
4683# 4689# 4728# 4734# 4773# 4779# 4818# 4821# 4858# 4861# 4898# 4901# 4939#
4944# 4980# 4984# 5005# 5009# 5030# 5034# 5055# 5059# 5081# 5086# 5113# 5118#
5163# 5171# 5206# 5214# 5250# 5257# 5296# 5303# 5343# 5350#

SE = 000131	1#	1219	1221#	1250	1252#	1318	1319#	1344	1345#	1370	1371#	1396	1397#
	1422	1423#	1450	1451#	1481	1482#	1507	1508#	1533	1534#	1559	1560#	1585
	1586#	1611	1612#	1639	1640#	1668	1669#	1692	1693#	1713	1714#	1741	1742#
	1769	1770#	1797	1798#	1825	1826#	1853	1854#	1881	1882#	1907	1908#	1933
	1934#	1959	1960#	1985	1986#	2011	2012#	2037	2038#	2063	2064#	2090	2091#
	2127	2128#	2167	2168#	2190	2191#	2216	2217#	2242	2243#	2268	2269#	2294
	2295#	2320	2321#	2346	2347#	2372	2373#	2402	2403#	2444	2446#	2503	2505#
	2547	2549#	2663	2665#	2715	2716#	2781	2782#	2863	2864#	2899	2900#	2969
	2970#	2995	2996#	3052	3054#	3107	3108#	3169	3171#	3316	3317#	3374	3375#
	3430	3432#	3556	3557#	3600	3601#	3781	3782#	3821	3822#	3889	3890#	4130
	4131#	4179	4180#	4294	4295#	4362	4363#	4411	4412#	4694	4695#	4739	4740#
	4784	4785#	4826	4827#	4866	4867#	4906	4907#	4949	4950#	4989	4990#	5014
	5015#	5039	5040#	5064	5065#	5091	5092#	5123	5125#	5176	5178#	5219	5221#
	5262	5264#	5308	5310#	5355	5356#							
SN = 000127	1#	1211	1216	1221#	1240	1247	1252#	1309	1315	1319#	1335	1341	1345#
	1361	1367	1371#	1387	1393	1397#	1413	1419	1423#	1439	1447	1451#	1472
	1478	1482#	1498	1504	1508#	1524	1530	1534#	1550	1556	1560#	1576	1582
	1586#	1602	1608	1612#	1628	1636	1640#	1660	1665	1669#	1682	1689	1693#
	1704	1710	1714#	1732	1738	1742#	1760	1766	1770#	1788	1794	1798#	1816
	1822	1826#	1844	1850	1854#	1872	1878	1882#	1898	1904	1908#	1924	1930
	1934#	1950	1956	1960#	1976	1982	1986#	2002	2008	2012#	2028	2034	2038#
	2054	2060	2064#	2080	2087	2091#	2117	2124	2128#	2155	2164	2168#	2181
	2187	2191#	2207	2213	2217#	2233	2239	2243#	2259	2265	2269#	2285	2291
	2295#	2311	2317	2321#	2337	2343	2347#	2363	2369	2373#	2389	2399	2403#
	2434	2441	2446#	2493	2500	2505#	2536	2543	2549#	2647	2660	2665#	2705
	2712	2716#	2771	2778	2782#	2836	2853	2860	2864#	2882	2896	2900#	2960
	2966	2970#	2982	2992	2996#	3040	3049	3054#	3091	3104	3108#	3160	3166
	3171#	3304	3313	3317#	3362	3371	3375#	3421	3427	3432#	3539	3553	3557#
	3583	3597	3601#	3770	3778	3782#	3810	3818	3822#	3870	3886	3890#	4118
	4127	4131#	4169	4176	4180#	4272	4281	4291	4295#	4353	4359	4363#	4401
	4408	4412#	4683	4691	4695#	4728	4736	4740#	4773	4781	4785#	4818	4823
	4827#	4858	4863	4867#	4898	4903	4907#	4939	4946	4950#	4980	4986	4990#
	5005	5011	5015#	5030	5036	5040#	5055	5061	5065#	5081	5088	5092#	5113
	5120	5125#	5163	5173	5178#	5206	5216	5221#	5250	5259	5264#	5296	5305
	5310#	5343	5352	5356#	5486#								
SY = 000017	1#	182#	191	193#	195#	197#	199#	201#	203#	205#	207#	209#	211#
	213#	215#	217#	219#	221#								
. = 033242	92#	93	96#	103#	104#	105#	106#	109#	111#	114#	118#	120#	165#
	166#	167#	168#	169#	170#	279#	281#	282#	283#	284#	285#	286#	287#
	288#	289#	290#	292#	293#	294#	295#	296#	297#	298#	299#	300#	301#
	303#	304#	305#	306#	307#	308#	309#	310#	311#	312#	314#	315#	316#
	317#	318#	319#	320#	321#	322#	323#	325#	326#	327#	328#	329#	330#
	331#	332#	333#	334#	336#	337#	338#	339#	340#	341#	342#	343#	344#
	345#	347#	348#	349#	350#	351#	352#	353#	354#	355#	356#	358#	359#
	360#	361#	362#	363#	364#	365#	366#	367#	431	520	767	849	858
	872	910#	920	927	941	968#	970#	972#	986	1177	1198	2702#	4140
	4206	4209	4232	4708#	4709#	4711#	4712#	4753#	4754#	4756#	4757#	4798#	4799#
	4801#	4802#	4963	5135	5374	5384	5486#						
.BEGIN 002332		447#											
.CNVRT 003542		210	693#										
.CONVR 003536		208	692#										
.DATAC 004576		220	898#										
.DELAY 004476		216	869#										
.EOP 002436		469#	5355										
.ERRTA 033124		788	5541#										
.HLT 004002		99	761#										

.INSTE 003224	200	599#		
.INSTR 003120	198	578#		
.INST1 003140	582#	602		
.MSC 003142	580#	583#		
.MSTCL 004556	212	890#		
.PARAM 003244	202	610#		
.PFALL 004402	97	380	846#	854
.RAMCL 004516	214	877#		
.RES05 003504	206	681#		
.ROMCL 004566	218	894#		
.SAV05 003444	204	667#		
.SCOPE 002634	192	514#		
.SCOPI 003020	194	552#		
.START 001742	115	378#	390	
.TRPSR 003750	101	749#		
.TRPTA 001314	190#	754		
.TYPE 003044	196	562#		

Table with columns for instruction codes (ADC, ADCB, ADD, etc.) and 16 columns of numerical values representing cross-references between symbols.

Table with columns for instruction codes (BR, CLC, CLR, etc.) and 16 columns of numerical values representing cross-references between symbols.

