

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DCKBN-A1-D
PRODUCT NAME: 11/45 PIRQ INTERRUPT TEST
DATE CREATED: 15 MAR 1972
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: JOHN ADAMS

COPYRIGHT (c) 1972
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS

1,0 ABSTRACT
THIS IS A TEST OF THE PROGRAM INTERRUPT REQUEST (PIRQ) LOGIC,

2,0 REQUIREMENTS

2,1 EQUIPMENT
BASIC 11/45 SYSTEM

2,2 STORAGE
THIS PROGRAM USES 0 THRU 17500

2,3 PRELIMINARY PROGRAMS
D0AA THRU D0MA

3,0 LOADING PROCEDURE
LOAD PROGRAM USING ABS LOADER

4,0 STARTING PROCEDURE
LOAD ADDRESS 200, PRESS START, THE PROGRAM WILL LOOP AND RING BELL ON PASS COMPLETION,

5,0 OPERATING PROCEDURE

5,1 SWITCH SETTINGS
NONE

5,2 SUBROUTINE ABSTRACTS

5,2.1 SCOPE
SCOPE IS A MOVE PC,R1 AND STORES THE PC+2 IN R1,

5,2.2 HLT
HLT IS A HALT INSTRUCTION,

6,0 ERRORS
ALL ERRORS WILL CAUSE A HALT
TRAP AND INTERRUPT ERRORS WILL CAUSE A HALT AT VECTOR+2,

6,1 ERROR RECOVERY
PRESS CONTINUE TO PROCEED TO NEXT TEST

6,2 ERROR LOOPING
TO LOOP ON AN ERROR, PLACE A BRANCH TO THE PREVIOUS SCOPE INSTRUCTION IN PLACE OF THE HALT INSTRUCTION,
NOTE THAT IF THE ERROR IS INTERMITTANT THAT THE TEST WILL DROP THRU THE HALT AND PROCEED TO THE NEXT TEST,
THEREFORE, TO LOOP THE TEST CONTINUOUSLY REPLACE THE BEQ ,+4 INSTRUCTION IMMEDIATELY PRECEEDING THE HALT WITH A BRANCH BACK TO THE PREVIOUS SCOPE,

TO LOOP ON TRAP FAILURES, PATCH IN THE FOLLOWING ROUTINE AT THE ADDRESS OF THE TRAP VECTOR,

```

TRAPVEC:      TRAPVEC+4
TRAPVEC+2:    0
TRAPVEC+4:    012716 ;MOVE SCOPE ADDRESS TO STACK
TRAPVEC+6:    ADDRESS ;ADDRESS OF PREVIOUS SCOPE
TRAPVEC+10:   000006 ;RETURN TO TEST AT SCOPE

```

RESTORE ALL LOCATIONS BEFORE PROCEEDING TO NEXT TEST,

- 7,0 RESTRICTIONS
NONE
- 8,0 MISCELLANEOUS
ON TRAP ERRORS THE STACK POINTER(R6) WILL CONTAIN THE
ADDRESS WHERE THE TRAP OCCURED,
- 8,1 EXECUTION TIME
THIS PROGRAM TAKES ABOUT 1 MINUTE,
- 8,2 STACK POINTER
THIS PROGRAM INITIALLY SETS THE STACK POINTER AT 500,

1

```

      ,TITLE MAINDEC-11-DCKBN-A PROG INT RQST LOGIC
      ,NLIST MC,HD,SEQ
      ,LIST ME
      ,ABS
IDCKBNA= TESTS THAT PROGRAM INTERRUPT REQUEST (PIRQ) HARDWARE WORKS PROPERLY,
ITHE PIRQ LOGIC 'BOOKS' AN INTERRUPT AND WHEN THE PRIORITY LEVEL FALLS
IBELOW THAT OF THE REQUEST THE INTERRUPT IS TAKEN,
INOTE! IT IS NOT SPECIFIED AS TO WHETHER OR NOT THE NEXT INSTRUCTION IS
IEXECUTED IF THE 'BOOKED' REQUEST IS GREATER THAN THAT OF THE PROCESSER,

I STARTING PROCEDURE
I   LOAD ADDRESS=200
I   PRESS START
I   STACK POINTER IS AT 500
I   BELL WILL RING WHEN TEST IS COMPLETE

IEQUATE STATEMENTS
000000 R0=X0
000001 R1=X1
000002 R2=X2
000003 R3=X3
000004 R4=X4
000005 R5=X5
000006 SP=X6
000007 PC=X7

IVECTOR ADDRESSES
000004 ERRVEC=4
000010 RESVEC=10
000014 TB1TVEC=14
000020 IOTVEC=20
000024 PFVEC=24
000030 EMTVEC=30
000034 TRPVEC=34
000064 TPVEC=64
                                           I TELETYPE PRINTER INTERRUPT VECTOR

I*****INITIAL STACK POINTER=500*****

000500 STKPTR=500           I INITIAL STACK POINTER
010701 SCOPE=010701    I MOVE PC TO R1
000000 HLT=HALT        I ERROR HALT
022626 POP2=022626    I POPS TWO WORD OFF THE STACK

IRESISTER ADDRESSES
177776 PSW=177776     I ADDRESS OF PROCESSOR STATUS
177770 UBREAK=177770  I ADDRESS OF MICRO BREAK REGISTER
177564 TPCSR=177564   I ADDRESS OF TELEPRINTER CONTROL STATUS
177566 TPBUF=177566   I AND DATA BUFFER REGISTER
177570 SHR=177570     I ADDRESS OF CONSOLE SWITCH REGISTER
177570 DISPLAY=177570 I ADDRESS OF CONSOLE DISPLAY REGISTER

IPSW BIT ASSIGNMENTS
000000 PRTY0=0
000040 PRTY1=40
000100 PRTY2=100
000140 PRTY3=140
  
```

```

000200 PRTY4=200
000240 PRTY5=240
000300 PRTY6=300
000340 PRTY7=340
000340 PRTY10=340

IPIRQ BIT ASSIGNMENTS
000000 PIR0=0
001000 PIR1=1000
002000 PIR2=2000
004000 PIR3=4000
010000 PIR4=10000
020000 PIR5=20000
040000 PIR6=40000
100000 PIR7=100000
100000 PIR10=100000
000000 PIA0=0
000042 PIA1=42
000104 PIA2=104
000146 PIA3=146
000210 PIA4=210
000252 PIA5=252
000314 PIA6=314
000356 PIA7=356

IMACRO CALLS
  
```

000000	000000	,#0
000000	000002	,+2
000002	000000	HALT
000004	000006	,+2
000006	000000	HALT
000010	000012	,+2
000012	000000	HALT
000014	000016	,+2
000016	000000	HALT
000020	000022	,+2
000022	000000	HALT
000024	000026	,+2
000026	000000	HALT
000030	000032	,+2
000032	000000	HALT
000034	000036	,+2
000036	000000	HALT
000040	000042	,+2
000042	000000	HALT
000044	000046	,+2
000046	000000	HALT
000050	000052	,+2
000052	000000	HALT
000054	000056	,+2
000056	000000	HALT
000060	000062	,+2
000062	000000	HALT
000064	000066	,+2
000066	000000	HALT
000070	000072	,+2
000072	000000	HALT
000074	000076	,+2
000076	000000	HALT
000100	000102	,+2
000102	000000	HALT
000104	000106	,+2
000106	000000	HALT
000110	000112	,+2
000112	000000	HALT
000114	000116	,+2
000116	000000	HALT
000120	000122	,+2
000122	000000	HALT
000124	000126	,+2
000126	000000	HALT
000130	000132	,+2
000132	000000	HALT
000134	000136	,+2
000136	000000	HALT
000140	000142	,+2
000142	000000	HALT
000144	000146	,+2
000146	000000	HALT

000150	000152	,+2
000152	000000	HALT
000154	000156	,+2
000156	000000	HALT
000160	000162	,+2
000162	000000	HALT
000164	000166	,+2
000166	000000	HALT
000170	000172	,+2
000172	000000	HALT
000174	000176	,+2
000176	000000	HALT
000200	000202	,+2
000202	000000	HALT
000204	000206	,+2
000206	000000	HALT
000210	000212	,+2
000212	000000	HALT
000214	000216	,+2
000216	000000	HALT
000220	000222	,+2
000222	000000	HALT
000224	000226	,+2
000226	000000	HALT
000230	000232	,+2
000232	000000	HALT
000234	000236	,+2
000236	000000	HALT
000240	000242	,+2
000242	000000	HALT
000244	000246	,+2
000246	000000	HALT
000250	000252	,+2
000252	000000	HALT
000254	000256	,+2
000256	000000	HALT
000260	000262	,+2
000262	000000	HALT
000264	000266	,+2
000266	000000	HALT
000270	000272	,+2
000272	000000	HALT
000274	000276	,+2
000276	000000	HALT
000300	000302	,+2
000302	000000	HALT
000304	000306	,+2
000306	000000	HALT
000310	000312	,+2
000312	000000	HALT
000314	000316	,+2
000316	000000	HALT
000320	000322	,+2
000322	000000	HALT

```

000324 000326          ,+2
000326 000000          HALT
000330 000332          ,+2
000332 000000          HALT
000334 000336          ,+2
000336 000000          HALT
000340 000342          ,+2
000342 000000          HALT
000344 000346          ,+2
000346 000000          HALT
000350 000352          ,+2
000352 000000          HALT
000354 000356          ,+2
000356 000000          HALT
000360 000362          ,+2
000362 000000          HALT
000364 000366          ,+2
000366 000000          HALT
000370 000372          ,+2
000372 000000          HALT
000374 000376          ,+2
000376 000000          HALT

          000200          ,#200
000200 000167 000606    JMP      START

          001000          ,#1000
001000 000000          ICNTI   0          ;PASS COUNT
001002 177772          PIRI   177772        ;PROGRAM INTERRUPT REQUEST REGISTER
001004 177773          PIHI   177773        ;HIGH (ODD) BYTE
001006 000240          PIRVECI 240        ;PROGRAM INTERRUPT REQUEST INTER-
001010 000242          PIRLVI 242        ;RUPT VECTOR AND STATUS
001012 005067 177762    STARTI  CLR      ICNT          ;CLEAR PASS COUNT
001016 012706 000500          MOV     #STKPTR,SP ;INITIALIZE THE STACK PTR
001022 012706 000500          BEGNI  MOV     #STKPTR,SP ;INITIALIZE THE STACK POINTER
001026 012767 000340 176742    MOV     #PRTY7,PSW    ;SET PROCESSOR PRIORITY=7
001034 016737 177740 177570    MOV     ICNT,#DISPLAY ;DISPLAY PASS COUNT
001042 032737 000400 177570    BIT     #400,#SWR     ;LOAD MICRO BREAK REGISTER
001050 001403          BEQ    ,+10
001052 113737 177570 177770    MOVB   #SWR,#UBREAK  ;LOAD MICRO BREAK REG WITH SWR=7

          ;TEST THAT PROGRAM INTERRUPT REGISTER (PIRQ) CAN BE ACCESSED
001060 012767 001074 176710    T0I    MOV     #T0A,4    ;LOAD ERROR TRAP VECTOR
001066 005777 177710          TST     #PI           ;REFERENCE PI
001072 000403          BR     T0B
001074 022626          T0AI   POP2          ;POP 2 WORDS OFF THE STACK
001076 000000          HLT    T0           ;ERROR CP FAILED TO ACCESS PI
001100 000767          BR     T0           ;LOOP TEST IF ERROR
001102 012767 000006 176674    T0BI   MOV     #6,4      ;RESTORE ERROR TRAP
001110 000400          BR     T1           ;GO TO NEXT TEST

          ;TEST THAT PROGRAM INTERRUPT REGISTER CAN BE LOADED AND CLEARED (T1=T7)
001112 010701          T1I    SCOPE

```

```

001114 012767 000340 176654    MOV     #PRTY7,PSW    ;SET PROCESSOR PRIORITY=7
001122 012777 001000 177652    MOV     #PIR1,#PI     ;SET PIR=1
001130 017700 177646          MOV     #PI,R0        ;GET RESULT
001134 022700 001042          CMP     #PIR1+PIA1,R0 ;CORRECT RESULT?
001140 001401          BEQ    T1A
001142 000000          HLT    T1A          ;INCORRECT RESULT
001144 005077 177632          T1AI   CLR     #PI          ;CLEAR PROGRAM INTERRUPT REGISTER
001150 017700 177626          MOV     #PI,R0        ;GET RESULTS
001154 001401          BEQ    T2
001156 000000          HLT    T2           ;PIRQ DID NOT CLEAR

001160 010701          T2I    SCOPE
001162 012777 002000 177612    MOV     #PIR2,#PI     ;SET PIR=2
001170 017700 177606          MOV     #PI,R0        ;GET RESULT
001174 022700 002104          CMP     #PIR2+PIA2,R0 ;CORRECT RESULT?
001200 001401          BEQ    T2A
001202 000000          HLT    T2A
001204 005077 177572          T2AI   CLR     #PI          ;CLEAR PROGRAM INTERRUPT REGISTER
001210 017700 177566          MOV     #PI,R0        ;GET RESULTS
001214 001401          BEQ    T3
001216 000000          HLT    T3           ;PIRQ DID NOT CLEAR

001220 010701          T3I    SCOPE
001222 012777 004000 177592    MOV     #PIR3,#PI     ;SET PIR=3
001230 017700 177546          MOV     #PI,R0        ;GET RESULT
001234 022700 004144          CMP     #PIR3+PIA3,R0 ;CORRECT RESULT?
001240 001401          BEQ    T3A
001242 000000          HLT    T3A
001244 005077 177532          T3AI   CLR     #PI          ;CLEAR PROGRAM INTERRUPT REGISTER
001250 017700 177526          MOV     #PI,R0        ;GET RESULTS
001254 001401          BEQ    T4
001256 000000          HLT    T4

```

```

001260 010701          T4I  SCOPE
001262 012777 010000 177512  MOV  #PIR4,0PI
001270 017700 177506  MOV  0PI,R0
001274 022700 010210  CMP  #PIR4+PIA4,R0
001300 001401  BEQ  T4A
001302 000000  HLT
001304 005077 177472  T4A1 CLR  0PI
001310 017700 177466  MOV  0PI,R0
001314 001401  BEQ  T5

001316 000000  HLT
001320 010701          T5I  SCOPE
001322 012777 020000 177452  MOV  #PIR5,0PI
001330 017700 177446  MOV  0PI,R0
001334 022700 020252  CMP  #PIR5+PIA5,R0
001340 001401  BEQ  T5A
001342 000000  HLT
001344 005077 177432  T5A1 CLR  0PI
001350 017700 177426  MOV  0PI,R0
001354 001401  BEQ  T6

001356 000000  HLT
001360 010701          T6I  SCOPE
001362 012777 040000 177412  MOV  #PIR6,0PI
001370 017700 177406  MOV  0PI,R0
001374 022700 040314  CMP  #PIR6+PIA6,R0
001400 001401  BEQ  T6A
001402 000000  HLT
001404 005077 177372  T6A1 CLR  0PI
001410 017700 177366  MOV  0PI,R0
001414 001401  BEQ  T7

001416 000000  HLT
001420 010701          T7I  SCOPE
001422 012777 100000 177352  MOV  #PIR7,0PI
001430 017700 177346  MOV  0PI,R0
001434 022700 100356  CMP  #PIR7+PIA7,R0
001440 001401  BEQ  T7A
001442 000000  HLT
001444 005077 177332  T7A1 CLR  0PI
001450 017700 177326  MOV  0PI,R0
001454 001401  BEQ  T10
001456 000000  HLT

JTEST THAT RESET CLEARS PIRQ
001460 010701          T10I  SCOPE
001462 012777 177777 177312  MOV  #-1,0PI      ISET ALL PIR BITS IN MSH AND
                                IPIA BITS # TO 7 IN LSH
001470 017700 177306  MOV  0PI,R0      IGET RESULT
001474 022700 177356  CMP  #177000+PIA7,R0  IDID ALL CORRECT BITS SET
001500 001401  BEQ  T10A
001502 000000  HLT
001504 000000  T10A1 RESET      IRESET
  
```

```

001506 017700 177270  MOV  0PI,R0      IGET RESULT
001512 001402  BEQ  T11      IBRANCH IF 0
001514 000000  HLT      IRESET DID NOT CLEAR ALL BITS
001516 000760  BR   T10      ILOOP TEST IF RESET FAILS
  
```

```

                                ITEST THAT ODD BYTE OF PIR0 CAN BE REFERENCED;
001520 010701                                T111 SCOPE
001522 112777 000002 177254                MOVB #2,0PIH          ILOAD ODD BYTE
001530 117700 177250                MOVB 0PIH,R0         IGET ODD BYTE
001534 122700 000002                CMPB #2,R0           IODD ODD BYTE LOAD CORRECTLY
001540 001401                                BEQ T11A
001542 000000                                HLT
001544 017700 177232                T11A1 MOV 0PI,R0        IGET PIR0
001550 022700 001042                CMP #PIR1+PIA1,R0   ICOMPARE WORD
001554 001401                                BEQ T12
001556 000000                                HLT                    IWORD FAILED

                                ITEST THAT EVEN BYTE BITS CANNOT BE 'PROGRAM' SET;
001560 010701                                T121 SCOPE
001562 005077 177214                CLR 0PI              ICLEAR PIR0
001566 112777 177777 177206        MOVB #=1,0PI        ITRY TO SET EVEN BYTE BITS
001574 017700 177202                MOV 0PI,R0           IGET RESULT
001600 001401                                BEQ T13
001602 000000                                HLT                    IERROR! PIR0 GOT LOADED

                                ITEST THAT 'PIA' BITS DECODE ONLY THE MOST SIGNIFICANT 'SET' BIT
001604 010701                                T131 SCOPE
001606 012777 001000 177166        MOV #PIR1,0PI
001614 017700 177162                MOV 0PI,R0
001620 022700 001042                CMP #PIR1+PIA1,R0
001624 001401                                BEQ ,+4
001626 000000                                HLT

001630 052777 002000 177144        BIS #PIR2,0PI
001636 017700 177140                MOV 0PI,R0
001642 022700 003104                CMP #PIR1+PIR2+PIA2,R0
001646 001401                                BEQ ,+4
001650 000000                                HLT

001652 052777 004000 177122        BIS #PIR3,0PI
001660 017700 177116                MOV 0PI,R0
001664 022700 007146                CMP #PIR1+PIR2+PIR3+PIA3,R0
001670 001401                                BEQ ,+4
001672 000000                                HLT

001674 052777 010000 177100        BIS #PIR4,0PI
001702 017700 177074                MOV 0PI,R0
001706 022700 017210                CMP #PIR1+PIR2+PIR3+PIR4+PIA4,R0
001712 001401                                BEQ ,+4
001714 000000                                HLT

001716 052777 020000 177056        BIS #PIR5,0PI
001724 017700 177052                MOV 0PI,R0
001730 022700 037252                CMP #PIR1+PIR2+PIR3+PIR4+PIR5+PIA5,R0
001734 001401                                BEQ ,+4
001736 000000                                HLT

```

```

001740 052777 040000 177034        BIS #PIR6,0PI
001746 017700 177030                MOV 0PI,R0
001752 022700 077314                CMP #PIR1+PIR2+PIR3+PIR4+PIR5+PIR6+PIA6,R0
001756 001401                                BEQ ,+4
001760 000000                                HLT
001762 052777 100000 177012        BIS #PIR7,0PI
001770 017700 177006                MOV 0PI,R0
001774 022700 177356                CMP #PIR1+PIR2+PIR3+PIR4+PIR5+PIR6+PIR7+PIA7,R0
002000 001401                                BEQ T14
002002 000000                                HLT

```


NA

TEST THAT WHEN PROGRAM INTERRUPT OCCURS THAT IT DOES SO AT THE CORRECT VECTOR, IF THE VECTOR IS INCORRECT PROGRAM WILL HALT AT THE INCORRECT VECTOR ADDRESS +2.

```

002004 010701 T14I SCOPE
002006 012777 002042 176772 MOV #T14A,@PIRVEC ILOAD INTERRUPT VECTOR AND
002014 012777 000340 176766 MOV #PRTY7,@PIRLVL IPRORITY LEVEL
002022 012777 001000 176752 MOV #PIR1,@PI IREQUEST AN INTERRUPT AT LEVEL 1
002030 005067 175742 CLR PSW IALLOW INTERRUPTS
002034 000240 NOP
002036 000000 HLT IINTERRUPT FAILED
002040 000664 BR T13 ILOOP TEST
002042 000240 T14AI NOP IINTERRUPTS TO T14A
002044 022626 POP2
002046 000005 RESET ICLEAR PIRQ
002050 012767 000340 175720 MOV #PRTY7,PSW ILOCK OUT INTERRUPTS
I(VECTOR ADDRESS+2),
T15I SCOPE
002056 010701 MOV #T15A,@PIRVEC ILOAD INTERRUPT VECTOR AND
002060 012777 002114 176720 MOV #PRTY7,@PIRLVL IPRORITY LEVEL
002066 012777 000340 176714 CLR PSW ICLEAR PSW
002074 005067 175676 MOV #PIR1,@PI
002100 012777 001000 176674 MOV #PRTY7,PSW
002106 000240 NOP
002110 000005 HLT IERROR INTERRUPT FAILED
002112 000412 BR T16
002114 022626 T15AI POP2
002116 016700 175654 MOV PSW,R0
002122 022700 000340 CMP #PRTY7,R0
002126 001404 BEQ T16
002130 000000 HLT
002132 012767 000340 175636 MOV #PRTY7,PSW
I(VECTOR ADDRESS+2),
T16I SCOPE
002140 010701 MOV #STKPTR,SP IINITIALIZE THE STACK POINTER
002142 012706 000500 CLR @PI ICLEAR PIRQ
002146 005077 176630 MOV #T16A,@PIRVEC ILOAD INTERRUPT VECTOR
002152 012777 002212 176626 MOV #PRTY7,@PIRLVL IAND STATUS
002160 012777 000340 176622 MOV #PRTY4,PSW ISET PROCESSER STATUS EQUAL TO 4
002166 012767 000200 175602 MOV #PIR5,@PI IREQUEST INTERRUPT AT LEVEL 5
002174 012777 020000 176600 CLR @PI IDISABLE REQUEST
002202 005077 176574 HLT IERROR! PROGRAM DID NOT INTERRUPT
002206 000000 BR T17 IGO TO NEXT TEST
002210 000402 T16AI POP2
002212 022626 BR T17 IGO TO NEXT TEST
002214 000400
I(VECTOR ADDRESS+2),
T17I SCOPE
002216 010701 MOV #STKPTR,SP IINITIALIZE THE STACK POINTER
002220 012706 000500 CLR @PI ICLEAR PIRQ
002224 005077 176552 MOV #T17A,@PIRVEC ILOAD INTERRUPT VECTOR
002230 012777 002274 176550

```

NA

```

002236 012777 000340 176544 MOV #PRTY7,@PIRLVL IAND STATUS
002244 012767 000100 175524 MOV #PRTY2,PSW
002252 012777 004000 176522 MOV #PIR3,@PI
002260 012767 000140 175510 MOV #PRTY3,PSW
002266 000240 NOP
002270 000000 HLT IERROR! PROG. INT. NOT ACK!
002272 000402 BR T20
002274 022626 T17AI POP2
002276 000400 BR T20
C=20
D=21
N=1
I(VECTOR ADDRESS+2),
T20I SCOPE
002300 010701 MOV #STKPTR,SP IINITIALIZE THE STACK POINTER
002302 012706 000500 CLR @PI ICLEAR PROGRAM INTERRUPT REQUEST REG.
002306 005077 176470 MOV #T20A,@PIRVEC ILOAD INTERRUPT VECTOR &
002312 012777 002346 176466 MOV #PRTY7,@PIRLVL ISTATUS
002320 012777 000340 176462 MOV #PRTY1,PSW ISET PROCESSER STATUS EQUAL TO 1
002326 012767 000040 175442 MOV #PIR1,@PI IREQUEST INTERRUPT AT LEVEL 1
002334 012777 001000 176440 MOV #PIR1,@PI
002342 000240 NOP
002344 000401 BR T21 IGO TO NEXT TEST
002346 000000 T20AI HLT IPROGRAM INTERRUPTED;STATUS=REQ-
I(VECTOR ADDRESS+2),
T21I SCOPE
002350 010701 MOV #STKPTR,SP IINITIALIZE THE STACK POINTER
002352 012706 000500 CLR @PI ICLEAR PROGRAM INTERRUPT REQUEST REG.
002356 005077 176420 MOV #T21A,@PIRVEC ILOAD INTERRUPT VECTOR &
002362 012777 002416 176416 MOV #PRTY7,@PIRLVL ISTATUS
002370 012777 000340 176412 MOV #PRTY2,PSW ISET PROCESSER STATUS EQUAL TO 2
002376 012767 000100 175372 MOV #PIR2,@PI IREQUEST INTERRUPT AT LEVEL 2
002404 012777 002000 176370 MOV #PIR2,@PI
002412 000240 NOP
002414 000401 BR T22 IGO TO NEXT TEST
002416 000000 T21AI HLT IPROGRAM INTERRUPTED;STATUS=REQ-
I(VECTOR ADDRESS+2),
T22I SCOPE
002420 010701 MOV #STKPTR,SP IINITIALIZE THE STACK POINTER
002422 012706 000500 CLR @PI ICLEAR PROGRAM INTERRUPT REQUEST REG.
002426 005077 176350 MOV #T22A,@PIRVEC ILOAD INTERRUPT VECTOR &
002432 012777 002466 176346 MOV #PRTY7,@PIRLVL ISTATUS
002440 012777 000342 176342

```

NA

```

002446 012767 000140 175322      MOV      #PRTY3,PSW      ;SET PROCESSER STATUS EQUAL TO 3
002454 012777 004000 176320      MOV      #PIR3,PI      ;REQUEST INTERRUPT AT LEVEL 3
002462 000240                      NOP
002464 000401                      BR       T23            ;GO TO NEXT TEST
002466 000000                      T23A1   HLT            ;PROGRAM INTERRUPTED,STATUS=REQ-
                                ;UEST LEVEL=3,

                                N=N+1
                                C=C+1
                                D=D+1

;TEST THAT WHEN THE PROCESSER PRIORITY LEVEL (4) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (4) THAT NO INTERRUPT OCCURS,
T23:  SCOPE
002470 010701                      MOV      #STKPTR,SP     ;INITIALIZE THE STACK POINTER
002472 012706 000500                      CLR      #PI           ;CLEAR PROGRAM INTERRUPT REQUEST REG,
002476 005077 176300                      MOV      #T23A,#PIRVEC  ;LOAD INTERRUPT VECTOR &
002502 012777 002536 176276      MOV      #PRTY4,#PIRLVL ;STATUS
002510 012777 000340 176272      MOV      #PRTY4,PSW     ;SET PROCESSER STATUS EQUAL TO 4
002516 012767 000200 175292      MOV      #PIR4,PI      ;REQUEST INTERRUPT AT LEVEL 4
002524 012777 010000 176250      NOP
002532 000240                      BR       T24            ;GO TO NEXT TEST
002534 000401                      T23A1   HLT            ;PROGRAM INTERRUPTED,STATUS=REQ-
002536 000000                                ;UEST LEVEL=4,

                                N=N+1
                                C=C+1
                                D=D+1

;TEST THAT WHEN THE PROCESSER PRIORITY LEVEL (5) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (5) THAT NO INTERRUPT OCCURS,
T24:  SCOPE
002540 010701                      MOV      #STKPTR,SP     ;INITIALIZE THE STACK POINTER
002542 012706 000500                      CLR      #PI           ;CLEAR PROGRAM INTERRUPT REQUEST REG,
002546 005077 176230                      MOV      #T24A,#PIRVEC  ;LOAD INTERRUPT VECTOR &
002552 012777 002606 176226      MOV      #PRTY5,#PIRLVL ;STATUS
002560 012777 000340 176222      MOV      #PRTY5,PSW     ;SET PROCESSER STATUS EQUAL TO 5
002566 012767 000240 175202      MOV      #PIR5,PI      ;REQUEST INTERRUPT AT LEVEL 5
002574 012777 020000 176200      NOP
002602 000240                      BR       T25            ;GO TO NEXT TEST
002604 000401                      T24A1   HLT            ;PROGRAM INTERRUPTED,STATUS=REQ-
002606 000000                                ;UEST LEVEL=5,

                                N=N+1
                                C=C+1
                                D=D+1

;TEST THAT WHEN THE PROCESSER PRIORITY LEVEL (6) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (6) THAT NO INTERRUPT OCCURS,
T25:  SCOPE
002610 010701                      MOV      #STKPTR,SP     ;INITIALIZE THE STACK POINTER
002612 012706 000500                      CLR      #PI           ;CLEAR PROGRAM INTERRUPT REQUEST REG,
002616 005077 176160                      MOV      #T25A,#PIRVEC  ;LOAD INTERRUPT VECTOR &
002622 012777 002656 176156      MOV      #PRTY6,#PIRLVL ;STATUS
002630 012777 000340 176152      MOV      #PRTY6,PSW     ;SET PROCESSER STATUS EQUAL TO 6
002636 012767 000300 175132      MOV      #PIR6,PI      ;REQUEST INTERRUPT AT LEVEL 6
002644 012777 040000 176130      NOP
002692 000240

```

NA

```

002654 000401                      BR       T26            ;GO TO NEXT TEST
002656 000000                      T25A1   HLT            ;PROGRAM INTERRUPTED,STATUS=REQ-
                                ;UEST LEVEL=6,

                                N=N+1
                                C=C+1
                                D=D+1

;TEST THAT WHEN THE PROCESSER PRIORITY LEVEL (7) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (7) THAT NO INTERRUPT OCCURS,
T26:  SCOPE
002660 010701                      MOV      #STKPTR,SP     ;INITIALIZE THE STACK POINTER
002662 012706 000500                      CLR      #PI           ;CLEAR PROGRAM INTERRUPT REQUEST REG,
002666 005077 176110                      MOV      #T26A,#PIRVEC  ;LOAD INTERRUPT VECTOR &
002672 012777 002726 176106      MOV      #PRTY7,#PIRLVL ;STATUS
002700 012777 000340 176102      MOV      #PRTY7,PSW     ;SET PROCESSER STATUS EQUAL TO 7
002706 012767 000340 175062      MOV      #PIR7,PI      ;REQUEST INTERRUPT AT LEVEL 7
002714 012777 100000 176060      NOP
002722 000240                      BR       T27            ;GO TO NEXT TEST
002724 000401                      T26A1   HLT            ;PROGRAM INTERRUPTED,STATUS=REQ-
002726 000000                                ;UEST LEVEL=7,

                                N=N+1
                                C=C+1
                                D=D+1

;TEST THAT WHEN THE PROCESSER PRIORITY (1) IS GREATER THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL (8) THAT NO INTERRUPT OCCURS,
T27:  SCOPE
002730 010701                      MOV      #STKPTR,SP     ;INITIALIZE THE STACK POINTER
002732 012706 000500                      CLR      #PI           ;CLEAR PIR0
002736 005077 176040                      MOV      #T27A,#PIRVEC  ;LOAD INTERRUPT VECTOR
002742 012777 002776 176036      MOV      #PRTY7,#PIRLVL ;AND STATUS
002750 012777 000340 176032      MOV      #PRTY7,PSW     ;SET PROCESSER STATUS EQUAL TO 1
002756 012767 000040 175012      MOV      #PIR0,PI      ;REQUEST INTERRUPT AT LEVEL 0
002764 012777 000000 176010      NOP
002772 000240                      BR       T30            ;GO TO NEXT TEST
002774 000401                      T27A1   HLT            ;ERROR PROGRAM INTERRUPTED WHEN
002776 000000                                ;STATUS=1, REQUEST LEVEL=0

                                C=C+1
                                D=D+1
                                M=M+1
                                N=N+1

;TEST THAT WHEN THE PROCESSER PRIORITY (2) IS GREATER THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL (1) THAT NO INTERRUPT OCCURS,
T30:  SCOPE
003000 010701                      MOV      #STKPTR,SP     ;INITIALIZE THE STACK POINTER
003002 012706 000500                      CLR      #PI           ;CLEAR PIR0
003006 005077 175770                      MOV      #T30A,#PIRVEC  ;LOAD INTERRUPT VECTOR
003012 012777 000046 175766      MOV      #PRTY7,#PIRLVL ;AND STATUS
003020 012777 000340 175762      MOV      #PRTY2,PSW     ;SET PROCESSER STATUS EQUAL TO 2
003026 012767 000100 174742      MOV      #PIR1,PI      ;REQUEST INTERRUPT AT LEVEL 1
003034 012777 001000 175740      NOP
003042 000240

```

```

003044 000401          BR      T31          IGO TO NEXT TEST
003046 000000          HLT          IERROR PROGRAM INTERRUPTED WHEN
                                           ISTATUS=2, REQUEST LEVEL=1

          000031          C=C+1
          000032          D=D+1
          000002          M=M+1
          000003          N=N+1

I TEST THAT WHEN THE PROCESSER PRIORITY (3) IS GREATER THAN THE PROGRAM INT-
I INTERRUPT REQUEST LEVEL (2) THAT NO INTERRUPT OCCURS,
T31:  SCOPE
      MOV #STKPTR,SP      I INITIALIZE THE STACK POINTER
      CLR #PI             I CLEAR PIR0
      MOV #T31A,#PIRVEC)  I LOAD INTERRUPT VECTOR
      MOV #PRTY7,#PIRLVL I AND STATUS
      MOV #PRTY3,PSW      I SET PROCESSER STATUS EQUAL TO 3
      MOV #PIR2,#PI       I REQUEST INTERRUPT AT LEVEL 2
      NOP
      BR T32
T31A:  HLT

          000032          C=C+1
          000033          D=D+1
          000003          M=M+1
          000004          N=N+1

I TEST THAT WHEN THE PROCESSER PRIORITY (4) IS GREATER THAN THE PROGRAM INT-
I INTERRUPT REQUEST LEVEL (3) THAT NO INTERRUPT OCCURS,
T32:  SCOPE
      MOV #STKPTR,SP      I INITIALIZE THE STACK POINTER
      CLR #PI             I CLEAR PIR0
      MOV #T32A,#PIRVEC)  I LOAD INTERRUPT VECTOR
      MOV #PRTY7,#PIRLVL I AND STATUS
      MOV #PRTY4,PSW      I SET PROCESSER STATUS EQUAL TO 4
      MOV #PIR3,#PI       I REQUEST INTERRUPT AT LEVEL 3
      NOP
      BR T33
T32A:  HLT

          000033          C=C+1
          000034          D=D+1
          000004          M=M+1
          000005          N=N+1

I TEST THAT WHEN THE PROCESSER PRIORITY (5) IS GREATER THAN THE PROGRAM INT-
I INTERRUPT REQUEST LEVEL (4) THAT NO INTERRUPT OCCURS,
T33:  SCOPE
      MOV #STKPTR,SP      I INITIALIZE THE STACK POINTER
      CLR #PI             I CLEAR PIR0
      MOV #T33A,#PIRVEC)  I LOAD INTERRUPT VECTOR
      MOV #PRTY7,#PIRLVL I AND STATUS
      MOV #PRTY5,PSW      I SET PROCESSER STATUS EQUAL TO 5
      MOV #PIR4,#PI       I REQUEST INTERRUPT AT LEVEL 4
      NOP

```

```

003234 000401          BR      T34          IGO TO NEXT TEST
003236 000000          HLT          IERROR PROGRAM INTERRUPTED WHEN
                                           ISTATUS=5, REQUEST LEVEL=4

          000034          C=C+1
          000035          D=D+1
          000005          M=M+1
          000006          N=N+1

I TEST THAT WHEN THE PROCESSER PRIORITY (6) IS GREATER THAN THE PROGRAM INT-
I INTERRUPT REQUEST LEVEL (5) THAT NO INTERRUPT OCCURS,
T34:  SCOPE
      MOV #STKPTR,SP      I INITIALIZE THE STACK POINTER
      CLR #PI             I CLEAR PIR0
      MOV #T34A,#PIRVEC)  I LOAD INTERRUPT VECTOR
      MOV #PRTY7,#PIRLVL I AND STATUS
      MOV #PRTY6,PSW      I SET PROCESSER STATUS EQUAL TO 6
      MOV #PIR5,#PI       I REQUEST INTERRUPT AT LEVEL 5
      NOP
      BR T35
T34A:  HLT

          000035          C=C+1
          000036          D=D+1
          000006          M=M+1
          000007          N=N+1

I TEST THAT WHEN THE PROCESSER PRIORITY (7) IS GREATER THAN THE PROGRAM INT-
I INTERRUPT REQUEST LEVEL (6) THAT NO INTERRUPT OCCURS,
T35:  SCOPE
      MOV #STKPTR,SP      I INITIALIZE THE STACK POINTER
      CLR #PI             I CLEAR PIR0
      MOV #T35A,#PIRVEC)  I LOAD INTERRUPT VECTOR
      MOV #PRTY7,#PIRLVL I AND STATUS
      MOV #PRTY7,PSW      I SET PROCESSER STATUS EQUAL TO 7
      MOV #PIR6,#PI       I REQUEST INTERRUPT AT LEVEL 6
      NOP
      BR T36
T35A:  HLT

          000036          C=C+1
          000037          D=D+1
          000007          M=M+1
          000010          N=N+1

```

```

000000      N#0
000001      M#1
          ITEST THAT WHEN THE PROCESSER PRIORITY (0) IS LESS THAN THE PROGRAM INT-
          IERRUPT REQUEST LEVEL(1) THAT AN INTERRUPT OCCURS;
003360 010701      T36I SCOPE
003362 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER
003366 005077      CLR #PI           ICLEAR PIRQ
003372 012777 003426 175400 MOV #T36A,#PIRVEC ILOAD INTERRUPT VECTOR
003400 012777 000340 175402 MOV #PRTY7,#PIRLVL IAND STATUS
003406 012767 000000 174362 MOV #PRTY0,PSW     ISET PROCESSER STATUS#0
003414 012777 001000 175360 MOV #PIR1,#PI     IREQUEST INTERRUPT AT LEVEL1
003422 000240      NOP
003424 000000      HLT
003426 000400      BR T37
          IERROR! PROGRAM FAILED TO INTERRUPT
          IGO TO NEXT TEST

000001      N#N+1
000002      M#M+1
000037      C#C+1
000040      D#D+1

          ITEST THAT WHEN THE PROCESSER PRIORITY (1) IS LESS THAN THE PROGRAM INT-
          IERRUPT REQUEST LEVEL(2) THAT AN INTERRUPT OCCURS;
003430 010701      T37I SCOPE
003432 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER
003436 005077      CLR #PI           ICLEAR PIRQ
003442 012777 003476 175336 MOV #T37A,#PIRVEC ILOAD INTERRUPT VECTOR
003450 012777 000340 175332 MOV #PRTY7,#PIRLVL IAND STATUS
003456 012767 000040 174312 MOV #PRTY1,PSW     ISET PROCESSER STATUS#1
003464 012777 002000 175310 MOV #PIR2,#PI     IREQUEST INTERRUPT AT LEVEL2
003472 000240      NOP
003474 000000      HLT
003476 000400      BR T40
          IERROR! PROGRAM FAILED TO INTERRUPT
          IGO TO NEXT TEST

000002      N#N+1
000003      M#M+1
000040      C#C+1
000041      D#D+1

          ITEST THAT WHEN THE PROCESSER PRIORITY (2) IS LESS THAN THE PROGRAM INT-
          IERRUPT REQUEST LEVEL(3) THAT AN INTERRUPT OCCURS;
003500 010701      T40I SCOPE
003502 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER
003506 005077      CLR #PI           ICLEAR PIRQ
003512 012777 003546 175266 MOV #T40A,#PIRVEC ILOAD INTERRUPT VECTOR
003520 012777 000340 175262 MOV #PRTY7,#PIRLVL IAND STATUS
003526 012767 000100 174242 MOV #PRTY2,PSW     ISET PROCESSER STATUS#2
003534 012777 004000 175240 MOV #PIR3,#PI     IREQUEST INTERRUPT AT LEVEL3
003542 000240      NOP
003544 000000      HLT
003546 000400      BR T41
          IERROR! PROGRAM FAILED TO INTERRUPT
          IGO TO NEXT TEST

000003      N#N+1
000004      M#M+1
000041      C#C+1
000042      D#D+1

          ITEST THAT WHEN THE PROCESSER PRIORITY (3) IS LESS THAN THE PROGRAM INT-

```

```

          IERRUPT REQUEST LEVEL(4) THAT AN INTERRUPT OCCURS;
003550 010701      T41I SCOPE
003552 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER
003556 005077      CLR #PI           ICLEAR PIRQ
003562 012777 003616 175216 MOV #T41A,#PIRVEC ILOAD INTERRUPT VECTOR
003570 012777 000340 175212 MOV #PRTY7,#PIRLVL IAND STATUS
003576 012767 000140 174172 MOV #PRTY3,PSW     ISET PROCESSER STATUS#3
003604 012777 010000 175170 MOV #PIR4,#PI     IREQUEST INTERRUPT AT LEVEL4
003612 000240      NOP
003614 000000      HLT
003616 000400      BR T42
          IERROR! PROGRAM FAILED TO INTERRUPT
          IGO TO NEXT TEST

000004      N#N+1
000005      M#M+1
000042      C#C+1
000043      D#D+1

          ITEST THAT WHEN THE PROCESSER PRIORITY (4) IS LESS THAN THE PROGRAM INT-
          IERRUPT REQUEST LEVEL(5) THAT AN INTERRUPT OCCURS;
003620 010701      T42I SCOPE
003622 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER
003626 005077      CLR #PI           ICLEAR PIRQ
003632 012777 003666 175146 MOV #T42A,#PIRVEC ILOAD INTERRUPT VECTOR
003640 012777 000340 175142 MOV #PRTY7,#PIRLVL IAND STATUS
003646 012767 000200 174122 MOV #PRTY4,PSW     ISET PROCESSER STATUS#4
003654 012777 020000 175120 MOV #PIR5,#PI     IREQUEST INTERRUPT AT LEVEL5
003662 000240      NOP
003664 000000      HLT
003666 000400      BR T43
          IERROR! PROGRAM FAILED TO INTERRUPT
          IGO TO NEXT TEST

000005      N#N+1
000006      M#M+1
000043      C#C+1
000044      D#D+1

          ITEST THAT WHEN THE PROCESSER PRIORITY (5) IS LESS THAN THE PROGRAM INT-
          IERRUPT REQUEST LEVEL(6) THAT AN INTERRUPT OCCURS;
003670 010701      T43I SCOPE
003672 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER
003676 005077      CLR #PI           ICLEAR PIRQ
003702 012777 003730 175076 MOV #T43A,#PIRVEC ILOAD INTERRUPT VECTOR
003710 012777 000340 175072 MOV #PRTY7,#PIRLVL IAND STATUS
003716 012767 000240 174052 MOV #PRTY5,PSW     ISET PROCESSER STATUS#5
003724 012777 040000 175050 MOV #PIR6,#PI     IREQUEST INTERRUPT AT LEVEL6
003732 000240      NOP
003734 000000      HLT
003736 000400      BR T44
          IERROR! PROGRAM FAILED TO INTERRUPT
          IGO TO NEXT TEST

000006      N#N+1
000007      M#M+1
000044      C#C+1
000045      D#D+1

          ITEST THAT WHEN THE PROCESSER PRIORITY (6) IS LESS THAN THE PROGRAM INT-
          IERRUPT REQUEST LEVEL(7) THAT AN INTERRUPT OCCURS;
003740 010701      T44I SCOPE
003742 012706      MOV #STKPTR,SP      IINITIALIZE THE STACK POINTER

```

```

003746 005077 175030 CLR #PI I CLEAR PIRQ
003752 012777 004006 175020 MOV #T44A,#PIRVEC I LOAD INTERRUPT VECTOR
003760 012777 000340 175022 MOV #PRTY7,#PIRLVL I AND STATUS
003766 012767 000300 174002 MOV #PRTY6,PSW I SET PROCESSOR STATUS=6
003774 012777 100000 175000 MOV #PIR7,#PI I REQUEST INTERRUPT AT LEVEL 7
004002 000240 NOP
004004 000000 HLT I ERROR! PROGRAM FAILED TO INTERRUPT
004006 000400 T44A1 BR T45 I GO TO NEXT TEST

000007 N=N+1
000010 M=M+1
000045 C=C+1
000046 D=D+1

I TEST THAT PIRQ REQUESTS AN INTERRUPT AT EACH LEVEL AS THE REQUEST LEVEL
I IS DECREASED,
T451 MOV #STKPTR,SP I INITIALIZE STACK POINTER
CLR X0
MOV #PRTY7,PSW I LOCK OUT INTERRUPTS
MOV #=1,#PI I REQUEST AN INTERRUPT AT ALL LEVELS
MOV #LEVEL7,#PIRVEC I LOAD INT. RQST. VECTOR
MOV #PRTY7,#PIRLVL I AND (NEW) STATUS
CLR PSW I ALLOW INTERRUPTS AT ALL LEVELS
HLT I ERROR! NO INTERRUPT
BR T45EX I EXIT TEST

004056 012700 100000 LEVEL71 MOV #PIR7,X0 I SET INDICATOR BIT IN R0
004062 022777 177356 174712 CMP #PIR7*PIR6*PIR5*PIR4*PIR3*PIR2*PIR1*PIA7,#PI
004070 001401 BEQ ,+4 I IS PIRQ CORRECT?
004072 000000 HLT I INCORRECT PIRQ
004074 042777 100000 BIC #PIR7,#PI I DELETE REQUEST AT LEVEL 7
004102 012777 004120 174676 MOV #LEVEL6,#PIRVEC I SET UP FOR LEVEL 6 REQUEST
004110 022626 POP2 I RESTORE THE STACK
004112 005067 173660 CLR PSW I ALLOW INTERRUPTS
004116 000000 HLT I ERROR! NO INTERRUPT
004120 052700 040000 LEVEL61 BIS #PIR6,X0 I SET INDICATOR BIT
004124 022777 077314 174650 CMP #PIR6*PIR5*PIR4*PIR3*PIR2*PIR1*PIA6,#PI
004132 001401 BEQ ,+4 I IS PIRQ CORRECT?
004134 000000 HLT I ERROR! INCORRECT PIRQ
004136 042777 040000 174636 BIC #PIR6,#PI I DELETE LEVEL 6 REQUEST
004144 012777 004162 174634 MOV #LEVEL5,#PIRVEC I SET UP FOR LEVEL 5 REQUEST
004152 022626 POP2 I RESTORE THE STACK
004154 005067 173616 CLR PSW I ALLOW INTERRUPTS
004160 000000 HLT I ERROR! NO INTERRUPT

004162 052700 020000 LEVEL51 BIS #PIR5,X0 I SET INDICATOR BIT
004166 022777 037252 174606 CMP #PIR5*PIR4*PIR3*PIR2*PIR1*PIA5,#PI
004174 001401 BEQ ,+4 I IS PIRQ CORRECT?
004176 000000 HLT I ERROR! INCORRECT PIRQ
004200 042777 020000 174574 BIC #PIR5,#PI I DELETE LEVEL 5 REQUEST
004206 012777 004224 174572 MOV #LEVEL4,#PIRVEC I SET UP FOR LEVEL 4 REQUEST
004214 022626 POP2 I RESTORE THE STACK
004216 005067 173554 CLR PSW I ALLOW INTERRUPTS
004222 000000 HLT I ERROR! NO INTERRUPT

```

```

004224 052700 010000 LEVEL41 BIS #PIR4,X0 I SET INDICATOR BIT
004230 022777 017210 174544 CMP #PIR4*PIR3*PIR2*PIR1*PIA4,#PI
004236 001401 BEQ ,+4 I IS PIRQ CORRECT?
004240 000000 HLT I ERROR! INCORRECT PIRQ
004242 042777 010000 174532 BIC #PIR4,#PI I DELETE LEVEL 4 REQUEST
004250 012777 004266 174530 MOV #LEVEL3,#PIRVEC I SET UP FOR LEVEL 3 REQUEST
004256 022626 POP2 I RESTORE THE STACK
004260 005067 173512 CLR PSW I ALLOW INTERRUPTS
004264 000000 HLT I ERROR! NO INTERRUPT

004266 052700 004000 LEVEL31 BIS #PIR3,X0 I SET INDICATOR BIT
004272 022777 007146 174502 CMP #PIR3*PIR2*PIR1*PIA3,#PI
004300 001401 BEQ ,+4 I IS PIRQ CORRECT?
004302 000000 HLT I ERROR! INCORRECT PIRQ
004304 042777 004000 174470 BIC #PIR3,#PI I DELETE LEVEL 3 REQUEST
004312 012777 004330 174466 MOV #LEVEL2,#PIRVEC I SET UP FOR LEVEL 2 REQUEST
004320 022626 POP2 I RESTORE THE STACK
004322 005067 173450 CLR PSW I ALLOW INTERRUPTS
004326 000000 HLT I ERROR! NO INTERRUPT

004330 052700 002000 LEVEL21 BIS #PIR2,X0 I SET INDICATOR BIT
004334 022777 003104 174440 CMP #PIR2*PIR1*PIA2,#PI
004342 001401 BEQ ,+4 I IS PIRQ CORRECT?
004344 000000 HLT I ERROR! INCORRECT PIRQ
004346 042777 002000 174420 BIC #PIR2,#PI I DELETE LEVEL 2 REQUEST
004354 012777 004372 174424 MOV #LEVEL1,#PIRVEC I SET UP FOR LEVEL 1 REQUEST
004362 022626 POP2 I RESTORE THE STACK
004364 005067 173406 CLR PSW I ALLOW INTERRUPTS
004370 000000 HLT I ERROR! NO INTERRUPT

004372 052700 001000 LEVEL11 BIS #PIR1,X0 I SET INDICATOR BIT
004376 022777 001042 174376 CMP #PIR1*PIA1,#PI
004404 001401 BEQ ,+4 I IS PIRQ CORRECT?
004406 000000 HLT I ERROR! INCORRECT PIRQ
004410 022626 POP2 I RESTORE THE STACK
004412 005077 174364 CLR #PI I CLEAR PROGRAM INT,RQST,REG.
004416 005067 173354 CLR PSW
004422 022700 177000 CMP #I77000,X0 I WERE ALL LEVELS SERVICED
004426 001401 BEQ ,+4
004430 000000 HLT I ERROR! A LEVEL(S) NOT SERVICED
I MISSING BIT(S) GIVE LEVEL MISSED

004432 000240 T45EX1 NOP
I CHECK THAT PROGRAM INTERRUPT REQUEST TAKE PRECEDENCE
I OVER BUS INTERRUPT (TTY)

004434 010701 T461 SCOPE
004436 012706 000500 MOV #STKPTR,X6 I SET STACK PTR
004442 000237 SPL 7 I SET PRIORITY LEVEL 7
004444 012777 004520 174334 MOV #T46A,#PIRVEC I LOAD PIRQ INT VECTOR
004452 012777 000200 174330 MOV #PRTY4,#PIRLVL I ASSUME PRIORITY LEVEL 4 ON INTERRUPT
004460 012737 004522 000044 MOV #T46B,#PIRVEC I LOAD TTY PRINTER INTERRUPT
004466 012737 000200 000066 MOV #PRTY4,#PIRVEC*2
004474 012737 000100 177564 MOV #I00,#PTPCR I SET IE BIT

```

NA

```

004502 012777 010000 174272      MOV      #PIR4,#PI      IREQUEST INTERRUPT AT LEVEL 4
004510 005037 177776              CLR      #PSW          IALLOW PIRQ INTERRUPT
004514 000240              NOP
004516 000000              HLT
004520 000401              BR      T46A1         IERRORINO INTERRUPT
004522 000000              HLT                    IBRANCH OVER HALT WHEN PIRQ INTERRUPTS
004524 005077 174292      CLR      #PI          IERRORI TTY INTERRUPTED
004530 005037 177564      CLR
004534 012737 000066 000064      MOV      #TPVECSR+2,#TPVEC
004542 010701              T471  SCOPE
004544 000237              SPL      7            ISET PRIORITY LEVEL =7
004546 012706 000500      MOV      #STKPTR,X6    ISET STACK PTR
004552 012737 004612 000030      MOV      #T47A,#EMTVEC ILOAD EMT TRAP VECTOR
004556 005037 000032      CLR      #EMTVEC+2    IASSUME PRIORITY LEVEL 0 AFTER EMT
004564 012777 004614 174214      MOV      #T47B,#PIRVEC ILOAD PIRQ INTERRUPT VECTOR
004572 012777 000340 174210      MOV      #PRTY7,#PIRLVL IASSUME PRIORITY LEVEL 7 AFTER INT
004600 012777 010000 174174      MOV      #PIR4,#PI    IBOOK INTERRUPT ROST AT LEVEL 4
004606 104000      EMT
004610 000000      HLT                    ITRAP ASSUME LEVEL 0 AFTER TRAP
004612 000000      HLT                    IERRORI FAILED TO TRAP
004614 022726 004612      T47A1 CMP      #T47A,(6)+  IERRORI PIRQ INT, FAILED AFTER EMT
004620 001401      T47B1 BEQ
004622 000000      HLT                    ICHECK RETURN PC ON THE STACK
004624 003726      TST      (6)+
004626 001401      BEQ      ,+4
004630 000000      HLT                    IERRORI INCORRECT PC ON THE STACK
004632 005077 174144      CLR      #PI          IERRORI INCORRECT STATUS ON STACK
004636 010777 174146 174142      MOV      #PIRLVL,#PIRVEC ICLEAR INTERRUPT REQUEST
004644 005077 174140      CLR      #PIRLVL
004650 012737 000032 000030      MOV      #EMTVEC+2,#EMTVEC IRESTORE INT VECTOR
004656 010701              SCOPE
004660 005267 174114      ENDI  INC      ICNT          IINCREMENT THE PASS COUNTER
004664 026727 174110 001000      CMP      ICNT,#1000
004672 001402      BEQ      DONE
004674 000167 174122      JMP      BEGIN
004700 012767 000007 172660      DONE1 MOV      #7,TPBUF      IRESTART THE TEST
004706 105767 172652      TSTB    TPUSR          IRING THE BELL
004712 100375      BPL     ,+4            IWAIT FOR BELL TO
004714 013702 000042      MOV      #42,X2       IRING
004720 001404      BEQ     DONE1         IGET DECTAPE MONITOR RETURN ADDRESS
004722 004712      JSR    7,(2)         IDO NOT RETURN IF {42}=0
004724 000240      NOP
004726 000240      NOP
004730 000240      NOP
004732 000167 174054      DONE11 JMP      START
000001              ,END

```

NA

SYMBOL TABLE

BEGIN	001022	C	= 000045	D	= 000046	DISPLA	= 177570
DONE	004700	DONE1	= 004732	EMTVEC	= 000030	END	= 004660
ERRVEC	= 000004	HLT	= 000000	ICNT	= 001000	IO*VEC	= 000020
LEVEL1	004372	LEVEL2	004330	LEVEL3	004266	LEVEL4	004224
LEVEL5	004162	LEVEL6	004120	LEVEL7	004056	H	= 000010
N	= 000007	PC	= %000007	PFVEC	= 000024	PI	= 001002
PIA0	= 000000	PIA1	= 000042	PIA2	= 000104	PIA3	= 000146
PIA4	= 000210	PIA5	= 000252	PIA6	= 000314	PIA7	= 000356
PIH	001004	PIRLVL	001010	PIRVEC	001006	PIR0	= 000000
PIR1	= 001000	PIR10	= 100000	PIR2	= 002000	PIR3	= 004000
PIR4	= 010000	PIR5	= 020000	PIR6	= 040000	PIR7	= 100000
POP2	= 022624	PRTY0	= 000000	PRTY1	= 000040	PRTY10	= 000340
PRTY2	= 000100	PRTY3	= 000140	PRTY4	= 000200	PRTY5	= 000240
PRTY6	= 000300	PRTY7	= 000340	PSW	= 177776	RESVEC	= 000010
R0	= %000000	R1	= %000001	R2	= %000002	R3	= %000003
R4	= %000004	R5	= %000005	SCOPE	= 010701	SP	= %000006
START	001012	STKPTR	= 000500	SWR	= 177570	TBITVE	= 000014
TPBUF	= 177564	TPCSR	= 177564	TPVEC	= 000064	TRPVEC	= 000034
T0	001060	T0A	001074	T0B	001102	T1	001112
T1A	001144	T10	001460	T10A	001504	T11	001520
T11A	001544	T12	001560	T13	001604	T14	002004
T14A	002042	T15	002056	T15A	002114	T16	002140
T16A	002212	T17	002214	T17A	002274	T2	001160
T2A	001204	T20	002300	T20A	002346	T21	002350
T21A	002416	T22	002420	T22A	002466	T23	002470
T23A	002536	T24	002540	T24A	002606	T25	002610
T25A	002656	T26	002660	T26A	002726	T27	002730
T27A	002776	T3	001220	T3A	001244	T30	003000
T30A	003046	T31	003050	T31A	003116	T32	003120
T32A	003166	T33	003170	T33A	003236	T34	003240
T34A	003306	T35	003310	T35A	003356	T36	003360
T36A	003426	T37	003430	T37A	003476	T4	001260
T4A	001304	T40	003500	T40A	003546	T41	003550
T41A	003616	T42	003620	T42A	003666	T43	003670
T43A	003736	T44	003740	T44A	004006	T45	004010
T45EX	004432	T46	004434	T46A	004920	T46B	004922
T47	004542	T47A	004612	T47B	004614	T5	001320
T5A	001344	T6	001350	T6A	001404	T7	001420
T7A	001444	UBREAK	= 177770		= 004736		

ERRORS DETECTED: 0