```
.REM_
```

IDENTIFICATION

PRODUCT CODE: AC-F605B-MC

PRODUCT NAME: CJKDEB0 11/24 CP CLUSTER DIAG

PRODUCT DATE: AUGUST 1982

MAINTAINER: DIAGNOSTIC ENGINEERING

HISTORY

REVISION A	FIRST RELEASE OF DIAGNOSTIC
REVISION B	UPDATED FOR VOLTAGE MONITOR BIT CHECK, AND FOR KNOWN BUGS REPORTED BY MANUFACTURING.

61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95

TABLE OF CONTENTS

1.0 GENERAL PROGRAM INFORMATION
1.1 ABSTRACT
1.2 SYSTEM REQUIREMENTS
1.3 RELATED DOCUMENTS AND STANDARDS
1.4 DIAGNOSTIC HIERARCHY PREREQUISITES
1.5 ASSUMPTIONS

2.0 OPERATING INSTRUCTIONS
2.1 LOADING AND STARTING PROCEDURE
2.2 PROGRAM OPTIONS
2.3 EXECUTION TIMES

3.0 ERROR INFORMATION
3.1 ERROR REPORTING PROCEDURES
3.2 ERROR HALTS

4.0 PERFORMANCE AND PROGESS REPORTS
4.1 PERFORMANCE REPORTS
4.2 PROGRESS REPORTS

5.0 DEVICE INFORMATION TABLES

6.0 PROGRAM DESCRIPTION
6.1 PROGRAM EXECUTION CHARACTERISTICS
6.2 SUBTEST SUMMARIES
6.3 SPECIAL SUBROUTINE DESCRIPTION

7.0 LISTING

1.0 ABSTRACT

THIS PROGRAM IS A GO-NOGO TEST FOR THE 11/24 CPU BOARD. IT TESTS THE CPU INCLUDING EIS, THE MMU, THE FPP, THE LTC AND BOTH SLU'S. IT DOES NOT CONTAIN THE CAPABILITIES OF SCOPE LOOPING, ERROR RECOVERY OR PRINTING OF ERROR INFORMATION. ERROR HALTS DO INDICATE WHICH DEVICE FAILED TO ALLOW THE TECHNICIAN TO DETERMINE WHICH DIAGNOSTIC TO USE TO FIX THE BOARD OR WHAT FIELD REPLACEABLE UNIT (FRU) MAY FIX THE BOARD. THE PROGRAM WILL RUN UNDER THE ACT AND APT MANUFACTURING SYSTEMS AND IS CHAINABLE UNDER XXDP.

1.1 SYSTEM REQUIREMENTS

A. HARDWARE REQUIREMENTS

- CPU BASED ON DCF11-AA CHIP SET WITH KTF11-AA AND KEF11-AA CHIPS PRESENT.
- LTC
- 2 SLU'S COMPATIBLE WITH 11/24 SLU SPECIFICATION.
- 28K OF MEMORY
- THE SECOND SLU MUST HAVE TURN AROUND CONNECTOR.

B. SOFTWARE ENVIRONMENTS

- APT (MULTI-CPU TESTER)
- ACT
- XXDP (SLIDE)
- STAND-ALONE

1.2 RELATED DOCUMENTS AND STANDARDS

- ASSEMBLED WITH SYSMAC; SEE FIRST PAGE OF LISTING FOR REVISION NUMBER.
- M7133 MODULE SPECIFICATION
- DIAGNOSTIC ENGINEERING FUNCTIONAL SPECIFICATION FOR SPECIAL MANUFACTURING TEST BGI-79-003-00-U.
- DIAGNOSTIC ENGINEERING PROJECT PLAN FOR 11/24) BGI-78-002-02-U.

- DIAGNOSTIC ENGINEERING STANDARDS AND CONVENTIONS 175-003-009-02.

1.3 PREREQUISITE DIAGNOSTICS

NONE

1.4 ASSUMPTIONS

THIS PROGRAM ASSUMES THE MACHINE IS UP SUFFICIENTLY TO ALLOW PROPER OPERATION OF THE MICRO-ODT OF THE DCF11-AA CHIP SET.

2.0 OPERATING INSTRUCTIONS

2.1 LOADING AND STARTING PROCEDURES

TO LOAD AND START THIS PROGRAM USE THE STANDARD PROCEDURES FOR THE DIAGNOSTIC SOFTWARE ENVIRONMENT THAT IS BEING USED.

2.2 PROGRAM OPTIONS

THIS PROGRAM USES THE SOFTWARE SWITCH LOCATION 176 IF PROGRAM IS NOT BEING RUN UNDER APT MODE (BIT 0 SET OF LOCATION $ENV). IF PROGRAM IS BEING RUN IN APT MODE THE LOCATION $SWREG IN THE APT ETABLE IS USED TO STORE OPERATING SWITCHES.

BIT #	DEFINITION
15-6	NOT USED
5	0 - PROGRAM RESERVED -- PROGRAM WILL CLEAR IF CIS CHIP SET NOT ON BOARD
	1 - PROGRAM RESERVED -- PROGRAM WILL SET IF CIS CHIP SET IS ON BOARD
4	0 - TEST SLU2 OF 11/24
	1 - INHIBIT TESTING OF SLU2
3	0 - TEST LTC OF 11/24
	1 - INHIBIT TESTING OF LTC
2	0 - TEST SLU1 OF 11/24
	1 - INHIBIT TESTING OF SLU1
1	0 - TEST FPP INSTRUCTION SET
	1 - INHIBIT TESTING OF FPP
0	0 - TEST MEMORY MANAGEMENT UNIT
	1 - INHIBIT TESTING OF MMEMORY MANAGEMENT UNIT

2.3 EXECUTION TIMES

FIRST PASS RUNTIME (WORST CASE).....45 SEC
LONGEST TEST TIME.....30 SEC
ADDITIONAL RUNTIME (EXTRA UNITS).....NONE
LONGEST PASS TIME.....45 SEC

3.0 ERROR INFORMATION

3.1 ERROR REPORTING PROCEDURES

THE PROGRAM DOES NOT TYPE OUT ANY ERROR REPORTS OF ITS OWN BUT TAKES ADVANTAGE OF THE HARDWARE FEATURE THAT TYPES THE PC WHEN A HALT OCCURS. WHEN AN ERROR IS DETECTED THE PROGRAM JUMPS TO ONE OF SEVEN HALT ROUTINES. THE ROUTINES SIMPLY MOVE A FATAL ERROR NUMBER INTO LOCATION $FATAL, SET THE FATAL ERROR FLAG IN LOCATION $MSGTY AND EITHER HALT OR IF ON APT DO A BRANCH DOT. THE OPERATOR HAS THREE WAYS TO DETERMINE THE FAILING DEVICE; 1) BY EXAMINING LOCATION $FATAL, 2) BY DETERMINING THE HALT ADDRESS AND LOOKING UP THE ADDRESS IN THE LISTING AND 3) BY EXAMINING LOCATION $TESTN WHICH WILL CONTAIN THE TEST NUMBER BEING EXECUTED.

3.2 ERROR HALTS

FOR DISCUSSION SEE SECTION 3.1. THE LABELS FOR THE HALTS AND THE DEVICE THEY INDICATE HAVING FAILED ARE:

CPUHLT: CPU
MMUHLT: MMU
FPPHLT: FPP
LTCHLT: LTC
SL1HLT: SLU1
SL2HLT: SLU2
COMHLT: SYSTEM INTERACTION

*** IF THE LOCATION $FATAL = 177 THEN THE POWER FAILED ***

UPON RECEIVING THE ERROR HALT ADDRESS (PC) FROM THE MICRO-ODT THE OPERATOR CAN LOOK UP THESE TAGS IN THE SYMBOL TABLE AT THE END OF THE LISTING TO DETERMINE WHICH HALT WAS EXECUTED. NOTE: THE PC SUPPLIED BY THE MICRO-ODT WILL BE THE HALT ADDRESS PLUS 2.

THE OPERATOR CAN DETERMINE WHICH TEST THE ERROR OCCURRED IN BY EXAMINING LOCATION "$TESTN". THE TEST NUMBERS EQUATE TO FAILING DEVICES AS FOLLOWS:

DEVICE CONTENTS OF $TESTN

```
                        CPU             000001
                        MMU             000002
                        FPP             000003
                        SLU1            000004
                        LTC             000005
                        SLU2            000006
                        SYSTEM
                        INTERACTION     000007


4.0  PERFORMANCE AND PROGRESS REPORTS

     THE ONLY REPORT TYPED BY THIS PROGRAM IS  THE  END  PASS  MESSAGE
     WHICH IS:

               CJKDEB END OF PASS #XXX

     WHERE XXX IS THE DECIMAL NUMBER OF PASSES COMPLETED.
```

5.0 DEVICE INFORMATION TABLES

SLU1 RCSR



SLU1 RBUF



SLU1 XCSR



```
SLU1 XBUF

      15  14  13  12  11  10  9   8   7   6   5   4   3   2   1   0
     ---------------------------------------------------------------
    I                               I   I   I   I   I   I   I   I   I
     ---------------------------------------------------------------
                                                I
                                                I
TRANSMITTER DATA BITS (8) ----------------------


LTC CSR

      15  14  13  12  11  10  9   8   7   6   5   4   3   2   1   0
     ---------------------------------------------------------------
    I                           I   I   I                           I
     ---------------------------------------------------------------
                                I   I
                                I   I
LINE CLOCK MONITOR --------------   I
INTERRUPT ENABLE ----------------------


SLU2 RCSR

      15  14  13  12  11  10  9   8   7   6   5   4   3   2   1   0
     ---------------------------------------------------------------
    I                           I   I   I                           I
     ---------------------------------------------------------------
                                I   I
                                I   I
RECEIVER DONE -------------------   I
INTERRUPT ENABLE ----------------------


SLU2 RBUF

      15  14  13  12  11  10  9   8   7   6   5   4   3   2   1   0
     ---------------------------------------------------------------
    I   I   I   I   I               I   I   I   I   I   I   I   I   I
     ---------------------------------------------------------------
      I   I   I   I                                 I
      I   I   I   I                                 I
ERROR -   I   I   I                                 I
OVERRUN ---   I   I                                 I
FRAME ERROR ---   I                                 I
RECEIVER PARITY ---                                 I
ERROR                                               I
RECEIVER DATA BITS (8) ------------------------------
```

SLU2 XCSR



SLU2 XBUF



6.0 PROGRAM DESCRIPTION

6.1 PROGRAM EXECUTION CHARACTERISTICS

THIS PROGRAM RUNS THE SAME UNDER ALL DIAGNOSTIC MONITORS. WHEN THE TEST IS STARTED AT ADDRESS 200 OCTAL THE TESTING IS DONE AND ON COMPLETION THE TITLE IS TYPED AS PART OF THE END OF PASS MESSAGE.

6.2 SUB-TEST SUMMARIES

6.2.1 CENTRAL PROCESSING UNIT SUBTEST -

THESE TESTS CHECK THE BASIC INSTRUCTION SET AND ADDRESSING MODES, THE EXTENDED ELEVEN INSTRUCTION SET (EIS) AND TRAPS TESTING. IT IS EQUIVALENT TO CJKDB.

6.2.2 MEMORY MANAGEMENT UNIT SUBTEST -

THESE TESTS ARE THE SAME AS IN CJKDA, THE KEF11-AA TEST. THE PROGRAM BEGINS BY TESTING SOME OF THE INTERNAL CPU DATA AND ADDRESS PATHS AND ADDRESS DETECTION LOGIC. NEXT THE MEMORY MANAGEMENT REGISTERS ARE CHECKED FOR DATA RELIABILITY, THEN RELOCATION CAPABILITIES (FORMATION OF A PHYSICAL ADDRESS FROM A VIRTUAL ADDRESS AND ASSOCIATED PAGE DESCRIBTOR (PDR) INFORMATION). FINALLY THE ABORT AND STATUS SEGMENTS OF THE LOGIC ARE CHECKED.

6.2.3 FLOATING POINT PROCESSOR SUBTEST -

THE FLOATING POINT PROCESSOR SUBTEST CHECKS FLOATING POINT REGISTERS FIRST USING A LIMITED NUMBER OF FLOATING POINT INSTRUCTIONS. IT THEN VERIFIES THE REST OF THE FLOATING POINT INSTRUCTION SET USING A NUMBER OF DATA PATTERNS FOR EACH INSTRUCTION.

6.2.4 SERIAL LINE UNIT (SLU1) SUBTEST -

THESE TEST FIRST CHECK THE SLU'S REGISTERS FOR ADDRESSING AND DATA CAPABILITIES. THEN USING THE MAINTENANCE MODE OF THE SLU THEY CHECK THE DATA PATHS AND INTERRUPT LOGIC.

6.2.5 LINE TIME CLOCK (LTC) SUBTEST -

FIRST THE REGISTER IS CHECKED FOR ADDRESSING AND BIT SETTING CAPABILITIES THEN THE INTERRUPT LOGIC IS CHECKED. THERE IS ALSO A REPEATABILITY TEST FOR THE CLOCK.

6.2.6 SERIAL LINE UNIT 2 SUBTEST -

THE TESTING DONE HERE IS THE SAME AS FOR SLU1 (SEE SECTION 6.2.4). THE ONLY DIFFERENCE IS THAT SINCE SLU2 DOES NOT HAVE A MAINTENANCE WRAP-AROUND LIKE SLU1 THE TESTING REQUIRES AN EXTERNAL JUMPER TO BE PRESENT.

6.2.7 BLAST SUBTEST

THIS TEST CHECKS THE ABILITY OF THE 11/24 TO HANDLE SYSTEM INTERACTION. THE CPU HAS TO HANDLE DEVICES AT DIFFERENT PRIORITY LEVELS AND ARBITRATE BETWEEN THEM AND ITS OWN PRIORITY. THE TEST SETS UP ALL DEVICES TO INTERRUPT THEN ENABLES THEM ALL AT ONCE. THE SLU'S TRANSFER DATA UNTIL THEY TRANSFER 400(8) BYTES OR UNTIL ONE SECOND (60 TICKS) OF THE LINE CLOCK HAS BEEN RECEIVED. THE PROGRAM THEN VERIFIES THE NUMBER OF TRANSMITTER INTERRUPTS IS EQUAL TO THE NUMBER OF RECEIVER INTERRUPTS. FINALLY THE DATA TRANSFERRED BY EACH DEVICE IS CHECKED.

6.3 SPECIAL SUBROUTINE DESCRIPTIONS

THE ONLY SPECIAL SUBROUTINES ARE THE ERROR ROUTINES EACH SUBTEST HAS IS OWN. THE ROUTINES SIMPLY SET THE FATAL ERROR FLAG IN THE APT MAILBOX AND EITHER "BRANCH SELF" OR "HALT". THIS CHOICE IS DETERMINED IN THE INITIALIZE PORTION OF THE PROGRAM AND IS A "BRANCH SELF" IF RUNNING UNDER APT OR A "HALT" IF RUNNING UNDER ANY OTHER MONITOR.

7.0 LISTING

```
                                .TITLE  CJKDE-B  11/24 CPU CLUSTER DIAG.
                                .ENABLE ABS
                                .NLIST  CND,MC,MD
                                .LIST   ME
000240                          SCOPE=NOP
000007                          R7=%7
000006                          R6=%6
177776                          PS=177776
177564                          TPS=177564
177566                          TPB=177566
140000                          USRM=140000
030000                          PUSRM=30000
000006                          SP=%6
000006                          R6=%6
000003                          TAB=%3
000001                          LAST=%1
000005                          FIRST=%5
000002                          R2=%2
000000                          HLT=HALT
000003                          TRT=3
000004                          ITRAP5=4
000004                          RTRAP5=4                ;RESERVED INST AND ILLEGAL ADDRESSES
000014                          RTRAP4=14               ;FOR TRACE TRAP
000030                          RTRAP3=30               ;FOR EMULATOR TRAP
000020                          RTRAP2=20               ;FOR IOT TRAP
000034                          RTRAP1=34               ;FOR TRAP INST
177564                          TTCSR=177564
177560                          TRCSR=177560
177562                          TKB=177562
177566                          TPB=177566
000240                          BELL=240
000240                          NOP=240
177776                          STATUS=177776
000077                          TRAPA=77
000010                          RTRAP=10
004700                          ILLA=004700
000100                          ILLB=100
177776                          CC=177775
001000                          KERSTK=STBOT
000600                          USESTK=STBOT-200
104377                          EMTA=104377
104777                          TRAPC=104777
000001                          APTENV=1
                        .SBTTL  ACT11 HOOKS

                        ;*******************************************************************************
                        ;HOOKS REQUIRED BY ACT11
000400                          $SVPC=.                 ;SAVE PC
000046                          .=46
000046  131522                  $ENDAD                  ;;1)SET LOC.46 TO ADDRESS OF $ENDAD IN .$EOP
000052                          .=52
000052  000000                  .WORD   0               ;;2)SET LOC.52 TO ZERO
000400                          .=$SVPC                 ;; RESTORE PC
001000                          .=1000
```

```
                                .SBTTL  APT MAILBOX-ETABLE

                                ;*****************************************************************************************
                                .EVEN
001000                          $MAIL:                          ;;APT MAILBOX
001000  000000                  $MSGTY: .WORD   AMSGTY   ;;MESSAGE TYPE CODE
001002  000000                  $FATAL: .WORD   AFATAL   ;;FATAL ERROR NUMBER
001004  000000                  $TESTN: .WORD   ATESTN   ;;TEST NUMBER
001006  000000                  $PASS:  .WORD   APASS    ;;PASS COUNT
001010  000000                  $DEVCT: .WORD   ADEVCT   ;;DEVICE COUNT
001012  000000                  $UNIT:  .WORD   AUNIT    ;;I/O UNIT NUMBER
001014  000000                  $MSGAD: .WORD   AMSGAD   ;;MESSAGE ADDRESS
001016  000000                  $MSGLG: .WORD   AMSGLG   ;;MESSAGE LENGTH
001020                          $ETABLE:                        ;;APT ENVIRONMENT TABLE
001020     000                  $ENV:   .BYTE   AENV     ;;ENVIRONMENT BYTE
001021     000                  $ENVM:  .BYTE   AENVM    ;;ENVIRONMENT MODE BITS
001022  000000                  $SWREG: .WORD   ASWREG   ;;APT SWITCH REGISTER
001024  000000                  $USWR:  .WORD   AUSWR    ;;USER SWITCHES
001026  000000                  $CPUOP: .WORD   ACPUOP   ;;CPU TYPE,OPTIONS
                                ;*                              BITS 15-11=CPU TYPE
                                ;*                                      11/04=01,11/05=02,11/20=03,11/40=04,11/45=05
                                ;*                                      11/70=06,PDQ=07,Q=10
                                ;*                              BIT 10=REAL TIME CLOCK
                                ;*                              BIT  9=FLOATING POINT PROCESSOR
                                ;*                              BIT  8=MEMORY MANAGEMENT
001030                          $ETEND:
                                .MEXIT
                                .SBTTL  APT PARAMETER BLOCK

                                ;*****************************************************************************************
                                ;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
                                ;*****************************************************************************************
        001030                          .$X=.   ;;SAVE CURRENT LOCATION
        000024                  .=24    ;;SET POWER FAIL TO POINT TO START OF PROGRAM
000024  000200                  200     ;;FOR APT START UP
        000044                  .=44    ;;POINT TO APT INDIRECT ADDRESS PNTR.
000044  001030                  $APTHDR ;;POINT TO APT HEADER BLOCK
        001030                  .=.$X   ;;RESET LOCATION COUNTER
                                ;*****************************************************************************************
                                ;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
                                ;INTERFACE SPEC.

001030                          $APTHD:
001030  000000                  $HIBTS: .WORD   0       ;;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
001032  001000                  $MBADR: .WORD   $MAIL   ;;ADDRESS OF APT MAILBOX (BITS 0-15)
001034  000010                  $TSTM:  .WORD   10      ;;RUN TIM OF LONGEST TEST
001036  000025                  $PASTM: .WORD   25      ;;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
001040  000000                  $UNITM: .WORD   0       ;;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
001042  000014                          .WORD   $ETEND-$MAIL/2 ;;LENGTH MAILBOX-ETABLE(WORDS)
                                ;*****************************************************************************************
                                ;SOME POINTERS TO CPU TRAP HANDLERS
                                ;*****************************************************************************************
        000004                          .=4
000004  021256                  TO4
000006  000000                  0
000010  021260                  TO10
```

```
                    000012  000000                          0
                    000014  021262                          TO14
                    000016  000000                          0
                    000020  021264                          TO20
                    000022  000000                          0
                            000030                          .=30
                    000030  021266                          TO30
                    000032  000000                          0
                    000034  021270                          TO34
                    000036  000000                          0
                            000114                          .=114
                    000114  021272                          TO114
                    000116  000000                          0
                            000244                          .=244
                    000244  021274                          TO244
                    000246  000000                          0
                    000250  021276                          TO250
                    000252  000000                          0

                            000172                  .=172
                    000172  000000                  MTFLAG:         0       ;MULTI-TESTER ACTIVE BIT
                    000174  000000                  DISPREG:        0       ;SOFTWARE DISPLAY REGISTER
                    000176  000000                  SWREG:          0       ;SOFTWARE SWITCH REGISTER

                                                    ;*****************************************************************************
                                                    ;DATA TABLE FOR USE IN ADDRESSING MODE TESTS
                                                    ;*****************************************************************************
                            000370                          .=370
                    000370  000000  000000  000000          0,0,0,0,0,0
                    000376  000000  000000  000000
                    000404  000001  000001  177777          1,1,-1
                                                    ;*****************************************************************************
                                                    ;SET UP STARTING ADDRESS
                            001000                  .=1000
                    001000  000000                  STBOT:  .WORD 0                         ;STACK POINTER

                            000200                          .=200
                    000200  000167  000774                  JMP     START
                    000204  012706  001000                  MOV     #STBOT,R6               ;SET STACK POINTER
                    000210  012702  001004                  MOV     #$TESTN,R2              ;SET MAILBOX POINTER
                    000214  000137                          JMP     @(PC)+                  ;JUMP TO SUBTEST
                    000216  000000                          0                               ;ADDR. OF SUBTEST GOES HERE

                            001200                  .=1200
                                                    .SBTTL **STARTING OF CPU TEST **
                    001200  012737  000000  001006  START:  MOV     #0,@#$PASS      ;CLEAR PASS COUNT
                    001206  012737  131574  000024  RESTRT: MOV     #PWRDN,@#24             ;SET UP FOR POWER FAIL
                    001214  012706  001000                  MOV     #STBOT,R6       ;SET UP STACK
                    001220  012737  001250  000004          MOV     #1$,@#4         ;SET UP FOR TIMEOUT IF NO MULTI TESTER
                    001226  012737  000340  000006          MOV     #340,@#6
                    001234  012737  000002  164000          MOV     #2,@#164000     ;SET BIT1 FOR MULTI TESTER
                    001242  012737  000001  000172          MOV     #1,@#MTFLAG     ;SET FLAG TO INDICATE MULTI-TESTER
                    001250  012737  021256  000004  1$:     MOV     #TO4,@#4                ;SET TRAP CATCHER
                    001256  012737  000000  000006          MOV     #0,@#6          ;SET HALT BACK IN LOCATION 6
                    001264  012706  001000                  MOV     #STBOT,R6       ;INITIALIZE STACK POINTER
                    001270  012737  000001  001004          MOV     #1,@#$TESTN     ;SET TEST NUMBER TO 1
```

```
   673  001276  012737  000000  001002          MOV     #0,@#$FATAL     ;CLEAR ERROR INDICATOR
   674  001304  012737  000000  001000          MOV     #0,@#$MSGTY     ;CLEAR MESSAGE TYPE(FOR APT)
   675  001312  105737  001020                  TSTB    @#$ENV          ;RUNNING ON APT
   676  001316  001025                          BNE     TS1             ;IF YES DO BRANCH SELF ON ERROR
   677  001320  012737  000000  002130          MOV     #0,@#CPUHLT     ;IF NOT THEN PUT A HALT IN ON ERROR
   678  001326  012737  000000  050520          MOV     #0,@#MMUHLT
   679  001334  012737  000000  120472          MOV     #0,@#FPHLT
   680  001342  012737  000000  124460          MOV     #0,@#LTCHLT
   681  001350  012737  000000  123216          MOV     #0,@#SL1HLT
   682  001356  012737  000000  127302          MOV     #0,@#SL2HLT
   683  001364  012737  000000  130452          MOV     #0,@#COMHLT
   684
   685                                  ;*****************************************************************************
   686                                  ;
   687                                  ;       THIS TEST EXECUTES EVERY POSSIBLE BRANCH WITH EVERY POSSIBLE
   688                                  ;CONDITION CODE COMBINATION.
   689                                  ;       THE ROUTINE USES TWO TABLES.  THE BRANCH TABLE HOLDS ALL THE
   690                                  ;POSSIBLE BRANCH INSTRUCTIONS, THE OTHER TABLE (YNTAB) HOLDS BIT MAPS FOR
   691                                  ;EACH BRANCH.  A ONE IN THE BIT MAP INDICATES THAT THE CORRESPONDING
   692                                  ;BRANCH INSTRUCTION SHOULD BRANCH FOR THE CONDITION CODE SETTING WHICH
   693                                  ;CORRESPONDS TO THE BIT POSITION WITHIN THE MAP.  FOR EXAMPLE IF THE LEFT
   694                                  ;MOST BIT IS A ONE THEN THE CORRESPONDING BRANCH INSTRUCTION SHOULD BRANCH
   695                                  ;WHEN THE CONDITION CODES ARE 0.
   696                                  ;       THE ROUTINE CONSISTS OF NESTED LOOPS; THE OUTER LOOP SETS UP
   697                                  ;ALL THE POSSIBLE BRANCH INSTRUCTIONS.  THE INNER LOOP SETS UP EVERY POSSIBLE
   698                                  ;CONDITION CODE FOR EACH BRANCH.
   699                                  ;       THE BIT MAP IS USED TO SET THE ADDRESS LOCATION IN TWO
   700                                  ;JUMP MODE 3 INSTRUCTIONS.  THE ADDRESSES ARE CHANGED TO ALLOW THE
   701                                  ;PROGRAM TO CONTINUE OR JUMP TO AN ERROR ROUTINE DEPENDING UPON
   702                                  ;WHETHER IT HANDLED THE BRANCH INSTRUCTION CORRECTLY.
   703                                  ;       AT ANY ERROR HALT, LOCATION, BRH, HOLDS THE BRANCH INSTRUCTION
   704                                  ;UNDER TEST AND LOCATION, CC, HOLDS THE VALUE OF THE CONDITION CODES
   705                                  ;AT THE TIME THE BRANCH WAS EXECUTED.
   706                                  ;
   707                                  ;*****************************************************************************
   708                                  ;TEST 1 TEST THE BRANCH ROM
   709                                  ;*****************************************************************************
   710  001372                          TS1:
   711  001372  012700  021162          SETUP:  MOV     #BRTAB,R0       ;INITIALIZE BRANCH TABLE POINTER
   712  001376  012704  021220                  MOV     #YNTAB,R4       ;INITIALIZE YES/NO BRANCH MAP POINTER
   713  001402  012767  000017  000130          MOV     #15.,BRCT       ;INITIALIZE BRANCH TABLE COUNT
   714  001410  012067  000110          SETBR:  MOV     (R0)+,BRH       ;GET NEXT BRANCH INST.
   715  001414  012401                          MOV     (R4)+,R1        ;GET NEXT BRANCH MAP
   716  001416  012767  177777  000074          MOV     #-1,CC1         ;INITIALIZE CONDITION CODE VALUE
   717  001424  012703  000020                  MOV     #16.,R3         ;INITIALIZE CONDITION CODE COUNT
   718  001430  005267  000064          SETCC:  INC     CC1             ;SET FOR NEXT CC VALUE
   719  001434  032701  100000                  BIT     #100000,R1      ;SEE IF SHOULD BR W/ THESE CC'S
   720  001440  013705  177776                  MOV     @#177776,R5     ;SIMULATE A JNE
   721  001444  042705  177773                  BIC     #177773,R5      ;       (JUMP NOT EQUAL)
   722  001450  000165  001454                  JMP     .+4(R5)         ;       TO SET2BR
   723  001454  000167  000020                  JMP     SET2BR
   724  001460  012767  001542  000042          MOV     #CONT,NBR       ;SET TO CONTINUE IF NO BRANCH
   725  001466  012767  001536  000040          MOV     #ER,YBR         ;SET TO REPORT ERROR IF BRANCH
   726  001474  000167  000014                  JMP     AROUN           ;GO AROUND OPPOSITE CONDITION
   727  001500  012767  001536  000022  SET2BR: MOV     #ER,NBR         ;SET TO REPORT ERROR IF NO BRANCH
   728  001506  012767  001542  000020          MOV     #CONT,YBR       ;SET TO CONTINUE IF BRANCH
```

```
                                AROUN:  ROL     R1              ;UPDATE BIT MAP
                                
                                        MOV     (PC)+,@(PC)+    ;SET CONDITION CODE
                                CC1:    0                       ;NEW CC VALUE GOES HERE
                                        177776
                                BRH:    0                       ;BRANCH INST. GOES HERE
                                        JMP     @(PC)+          ;THIS JUMP IF NO BRANCH
                                NBR:    0                       ;WHERE TO GO IF NO BRANCH OCCURS
                                        JMP     @(PC)+          ;THIS JUMP IF BRANCH OCCURS
                                YBR:    0                       ;WHERE TO GO IF BRANCH OCCURS
                                ER:
                                        BR      ERROR1          ;
                                BRCT:   0
                                CONT:   DEC     R3              ;CC'S DONE?
                                        MOV     @#177776,R5     ;SIMULATE A JNE
                                        BIC     #177773,R5      ;       (JUMP NOT EQUAL)
                                        JMP     .+4(R5)         ;       TO SETCC
                                        JMP     SETCC
                                        DEC     BRCT            ;BR'S DONE?
                                        MOV     @#177776,R5     ;SIMULATE A JNE
                                        BIC     #177773,R5      ;       (JUMP NOT EQUAL)
                                        JMP     .+4(R5)         ;       TO SETBR
                                        JMP     SETBR
                                        MOV     #357,R0         ;IF THIS TEST IS DONE SET UP R0 FOR THE NEXT
                                                                ;SEVEN TESTS. THIS IS SAVING 4 LOCATIONS PER
                                                                ;TEST WHICH I NEED BECAUSE BRANCHES WERE OUT
                                                                ;OF BOUNDS.
                                
                                ;***************************************************************************************
                                ;TEST 2 TEST TRAP OF RESERVED INSTRUCTION
                                ;***************************************************************************************
                                TS2:
                                        MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
                                        MOV     #1$,RTRAP               ;SET UP NEW PC IN VECTOR
                                        MOV     R0,RTRAP+2              ;SET UP NEW PSW IN VECTOR
                                        CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
                                        TRAPA                   ;DO TRAP
                                8$:
                                        BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
                                1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
                                        BNE     ERROR1          ;NEW STATUS WRONG
                                2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
                                        BNE     ERROR1          ;STACK DID NOT DECREMENT CORRECTLY
                                3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
                                        BNE     ERROR1          ;PROPER PC WAS NOT SAVED
                                4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
                                        BNE     ERROR1          ;WRONG PSW SAVED
                                5$:     ADD     #4,SP           ;RESET STACK POINTER
                                        MOV     #6$,RTRAP               ;SET UP NEW PC IN VECTOR
                                        CLR     RTRAP+2         ;SET UP NEW PSW IN VECTOR
                                        MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
                                        TRAPA                   ;DO TRAP
                                        BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
                                6$:     TST     STATUS          ;IS NEW PSW CORRECT
                                        BNE     ERROR1          ;NEW PSW WRONG
```

```
   785  001730  020067  177042          7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
   786  001734  001052                          BNE     ERROR1          ;OLD STATUS WRONG
   787                                  ;*****************************************************************************
   788                                  ;TEST 3 TEST TRAP OF TRAP INSTRUCTION
   789                                  ;*****************************************************************************
   790  001736                          TS3:
   791  001736  012706  001000                  MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
   792  001742  012767  001764  176064          MOV     #1$,RTRAP1              ;SET UP NEW PC IN VECTOR
   793  001750  010067  176062                  MOV     R0,RTRAP1+2             ;SET UP NEW PSW IN VECTOR
   794  001754  005067  176016                  CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
   795  001760  104400                          TRAP                    ;DO TRAP
   796  001762                          8$:
   797  001762  000437                          BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
   798  001764  020067  176006          1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
   799  001770  001034                          BNE     ERROR1          ;NEW STATUS WRONG
   800  001772  020627  000774          2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
   801  001776  001031                          BNE     ERROR1          ;STACK DID NOT DECREMENT CORRECTLY
   802  002000  022767  001762  176766  3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
   803  002006  001025                          BNE     ERROR1          ;PROPER PC WAS NOT SAVED
   804  002010  005767  176762          4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
   805  002014  001022                          BNE     ERROR1          ;WRONG PSW SAVED
   806  002016  062706  000004          5$:     ADD     #4,SP           ;RESET STACK POINTER
   807  002022  012767  002044  176004          MOV     #6$,RTRAP1              ;SET UP NEW PC IN VECTOR
   808  002030  005067  176002                  CLR     RTRAP1+2                ;SET UP NEW PSW IN VECTOR
   809  002034  010037  177776                  MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
   810  002040  104777                          TRAPC                   ;DO TRAP WITH LOWER BYTE ALL ONES
   811  002042  000407                          BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
   812  002044  005767  175726          6$:     TST     STATUS          ;IS NEW PSW CORRECT
   813  002050  001004                          BNE     ERROR1          ;NEW PSW WRONG
   814  002052  020067  176720          7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
   815  002056  001001                          BNE     ERROR1          ;OLD STATUS WRONG
   816  002060  000424                          BR      CPUHLT+2        ;GET OVER ERROR CALL TO NEXT TEST IF NO ERROR
   817                                  ;*****************************************************************************
   818                                  ;THIS ERROR IS USED FOR THE ENTIRE CPU,TRAPS AND EIS PORTION OF
   819                                  ;THIS TEST
   820                                  ;*****************************************************************************
   821  002062  012737  002114  000004  ERROR1: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
   822  002070  012737  000340  000006          MOV     #340,@#6
   823  002076  005737  177766                  TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
   824                                                                  ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
   825                                                                  ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
   826                                                                  ;MAP BOARD
   827  002102  001404                          BEQ     1$              ;NO,GO REPORT THE ERROR
   828  002104  012737  000177  001002          MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
   829  002112  000403                          BR      2$              ; AND GO SET FATAL ERROR FLAG
   830  002114  012737  000001  001002  1$:     MOV     #1,@#$FATAL                     ;SET UP FATAL ERROR NUMBER
   831  002122  012767  000001  176650  2$:     MOV     #1,$MSGTY                       ;SET FATAL ERROR FLAG
   832  002130  000777                  CPUHLT: BR      .
   833                                  ;*****************************************************************************
   834                                  ;TEST 4 TEST TRAP OF IOT INSTRUCTION
   835                                  ;*****************************************************************************
   836  002132                          TS4:
   837  002132  012706  001000                  MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
   838  002136  012767  002160  175654          MOV     #1$,RTRAP2              ;SET UP NEW PC IN VECTOR
   839  002144  010067  175652                  MOV     R0,RTRAP2+2             ;SET UP NEW PSW IN VECTOR
   840  002150  005067  175622                  CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
```

```
                                        IOT                     ;DO TRAP
                                8$:
                                        BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
                                1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
                                        BNE     ERROR1          ;NEW STATUS WRONG
                                2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
                                        BNE     ERROR1          ;STACK DID NOT DECREMENT CORRECTLY
                                3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
                                        BNE     ERROR1          ;PROPER PC WAS NOT SAVED
                                4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
                                        BNE     ERROR1          ;WRONG PSW SAVED
                                5$:     ADD     #4,SP           ;RESET STACK POINTER
                                        MOV     #6$,RTRAP2              ;SET UP NEW PC IN VECTOR
                                        CLR     RTRAP2+2                ;SET UP NEW PSW IN VECTOR
                                        MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
                                        IOT                     ;DO TRAP
                                        BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
                                6$:     TST     STATUS          ;IS NEW PSW CORRECT
                                        BNE     ERROR1          ;NEW PSW WRONG
                                7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
                                        BNE     ERROR1          ;OLD STATUS WRONG
                                ;*******************************************************************************
                                ;TEST 5 TEST TRAP OF EMT INSTRUCTION
                                ;*******************************************************************************
                                TS5:
                                        MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
                                        MOV     #1$,RTRAP3              ;SET UP NEW PC IN VECTOR
                                        MOV     R0,RTRAP3+2             ;SET UP NEW PSW IN VECTOR
                                        CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
                                        EMT                     ;DO TRAP
                                8$:
                                        BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
                                1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
                                        BNE     ERROR1          ;NEW STATUS WRONG
                                2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
                                        BNE     ERROR1          ;STACK DID NOT DECREMENT CORRECTLY
                                3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
                                        BNE     ERROR1          ;PROPER PC WAS NOT SAVED
                                4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
                                        BNE     ERROR1          ;WRONG PSW SAVED
                                5$:     ADD     #4,SP           ;RESET STACK POINTER
                                        MOV     #6$,RTRAP3              ;SET UP NEW PC IN VECTOR
                                        CLR     RTRAP3+2                ;SET UP NEW PSW IN VECTOR
                                        MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
                                        EMTA                    ;DO TRAP WITH LOWER BYTE ALL ONES
                                        BR      ERROR1          ;INSTRUCTION FAILED TO TRAP
                                6$:     TST     STATUS          ;IS NEW PSW CORRECT
                                        BNE     ERROR1          ;NEW PSW WRONG
                                7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
                                        BNE     ERROR1          ;OLD STATUS WRONG
                                        BR      ERROR2+2        ;WE MUST GET OVER ERROR CALL AT END OF THIS TEST
                                ;*******************************************************************************
                                ;THIS ERROR IS NEEDED BECAUSE BRANCHES IN TRAP TESTS BEYOND HERE CAN NOT
                                ;REACH ERROR1.
                                ;*******************************************************************************
                                ERROR2: BR      ERROR1
```

```
                                        ;*****************************************************************************
                                        ;TEST 6 TEST TRAP OF TRACE-TRAP INSTRUCTION
                                        ;*****************************************************************************
002402                                  TS6:
002402  012706  001000                          MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
002406  012767  002430  175400                  MOV     #1$,RTRAP4              ;SET UP NEW PC IN VECTOR
002414  010067  175376                          MOV     R0,RTRAP4+2             ;SET UP NEW PSW IN VECTOR
002420  005067  175352                          CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
002424  000003                                  TRT                     ;DO TRAP
002426                                  8$:
002426  000764                                  BR      ERROR2          ;INSTRUCTION FAILED TO TRAP
002430  020067  175342                  1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
002434  001361                                  BNE     ERROR2          ;NEW STATUS WRONG
002436  020627  000774                  2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
002442  001356                                  BNE     ERROR2          ;STACK DID NOT DECREMENT CORRECTLY
002444  022767  002426  176322          3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
002452  001352                                  BNE     ERROR2          ;PROPER PC WAS NOT SAVED
002454  005767  176316                  4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
002460  001347                                  BNE     ERROR2          ;WRONG PSW SAVED
002462  062706  000004                  5$:     ADD     #4,SP           ;RESET STACK POINTER
002466  012767  002510  175320                  MOV     #6$,RTRAP4              ;SET UP NEW PC IN VECTOR
002474  005067  175316                          CLR     RTRAP4+2                ;SET UP NEW PSW IN VECTOR
002500  010037  177776                          MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
002504  000003                                  TRT                     ;DO TRAP
002506  000734                                  BR      ERROR2          ;INSTRUCTION FAILED TO TRAP
002510  005767  175262                  6$:     TST     STATUS          ;IS NEW PSW CORRECT
002514  001331                                  BNE     ERROR2          ;NEW PSW WRONG
002516  020067  176254                  7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
002522  001326                                  BNE     ERROR2          ;OLD STATUS WRONG
                                        ;PDP-11 ILLEGAL AND ADDRESS INSTRUCTION TEST
                                        ;ALL INSTRUCTIONS THAT ARE RESERVED
                                        ;SHOULD TRAP TO LOCATION 4, AND THE
                                        ;PC THAT POINTS TO THE TRAPPING INSTRUCTION
                                        ;SHOULD BE PLACED ON THE STACK

                                        ;*****************************************************************************
                                        ;TEST 7 TEST TRAP OF ILLEGAL INSTRUCTION
                                        ;*****************************************************************************
002524                                  TS7:
002524  012706  001000                          MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
002530  012767  002552  175246                  MOV     #1$,RTRAP5              ;SET UP NEW PC IN VECTOR
002536  010067  175244                          MOV     R0,RTRAP5+2             ;SET UP NEW PSW IN VECTOR
002542  005067  175230                          CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
002546  000100                                  JMP     %0                      ;DO TRAP
002550                                  8$:
002550  000713                                  BR      ERROR2          ;INSTRUCTION FAILED TO TRAP
002552  020067  175220                  1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
002556  001310                                  BNE     ERROR2          ;NEW STATUS WRONG
002560  020627  000774                  2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
002564  001305                                  BNE     ERROR2          ;STACK DID NOT DECREMENT CORRECTLY
002566  022767  002550  176200          3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
002574  001301                                  BNE     ERROR2          ;PROPER PC WAS NOT SAVED
002576  005767  176174                  4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
002602  001276                                  BNE     ERROR2          ;WRONG PSW SAVED
```

```
  953  002604  062706  000004          5$:     ADD     #4,SP           ;RESET STACK POINTER
  954  002610  012767  002632  175166          MOV     #6$,RTRAP5              ;SET UP NEW PC IN VECTOR
  955  002616  005067  175164                  CLR     RTRAP5+2                ;SET UP NEW PSW IN VECTOR
  956  002622  010037  177776                  MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
  957  002626  000100                          JMP     %0                      ;DO TRAP
  958  002630  000663                          BR      ERROR2          ;INSTRUCTION FAILED TO TRAP
  959  002632  005767  175140          6$:     TST     STATUS          ;IS NEW PSW CORRECT
  960  002636  001260                          BNE     ERROR2          ;NEW PSW WRONG
  961  002640  020067  176132          7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
  962  002644  001255                          BNE     ERROR2          ;OLD STATUS WRONG
  963                                  ;*******************************************************************************
  964                                  ;TEST 10        TEST TRAP OF ALL ILLEGAL INSTRUCTION
  965                                  ;*******************************************************************************
  966  002646                          TS10:
  967  002646  012706  001000                  MOV     #STBOT,SP       ;INITIALIZE THE STACK POINTER
  968  002652  012767  002674  175124          MOV     #1$,RTRAP5              ;SET UP NEW PC IN VECTOR
  969  002660  010067  175122                  MOV     R0,RTRAP5+2             ;SET UP NEW PSW IN VECTOR
  970  002664  005067  175106                  CLR     STATUS          ;CLEAR PRESENT (OLD) STATUS
  971  002670  004000                          JSR     %0,%0                   ;DO TRAP
  972  002672                          8$:
  973  002672  000642                          BR      ERROR2          ;INSTRUCTION FAILED TO TRAP
  974  002674  020067  175076          1$:     CMP     R0,STATUS       ;IS NEW STATUS CORRECT
  975  002700  001237                          BNE     ERROR2          ;NEW STATUS WRONG
  976  002702  020627  000774          2$:     CMP     SP,#STBOT-4     ;DID STACK DECREMENT CORRECTLY
  977  002706  001234                          BNE     ERROR2          ;STACK DID NOT DECREMENT CORRECTLY
  978  002710  022767  002672  176056  3$:     CMP     #8$,STBOT-4     ;WAS PROPER PC SAVED
  979  002716  001230                          BNE     ERROR2          ;PROPER PC WAS NOT SAVED
  980  002720  005767  176052          4$:     TST     STBOT-2         ;WAS OLD PSW SAVED
  981  002724  001225                          BNE     ERROR2          ;WRONG PSW SAVED
  982  002726  062706  000004          5$:     ADD     #4,SP           ;RESET STACK POINTER
  983  002732  012767  002754  175044          MOV     #6$,RTRAP5              ;SET UP NEW PC IN VECTOR
  984  002740  005067  175042                  CLR     RTRAP5+2                ;SET UP NEW PSW IN VECTOR
  985  002744  010037  177776                  MOV     R0,@#STATUS     ;SET UP OLD STATUS FOR COMPARISON AFTER TRAP
  986  002750  004000                          JSR     %0,%0                   ;DO TRAP
  987  002752  000612                          BR      ERROR2          ;INSTRUCTION FAILED TO TRAP
  988  002754  005767  175015          6$:     TST     STATUS          ;IS NEW PSW CORRECT
  989  002760  001207                          BNE     ERROR2          ;NEW PSW WRONG
  990  002762  020067  176010          7$:     CMP     R0,STBOT-2      ;WAS OLD STATUS STORED
  991  002766  001204                          BNE     ERROR2          ;OLD STATUS WRONG
  992
  993                                  ;*******************************************************************************
  994                                  .SBTTL  DATA PATH TESTS
  995                                  ;
  996                                  ;       THE DATA PATH TESTS ARE USED TO VERIFY THAT VARIOUS
  997                                  ;DATA PATTERNS CAN BE SUCCESSFULLY MOVED THROUGH THE DATA PATHS
  998                                  ;MOVE AND COMPARE MODE 2,3 INSTRUCTIONS ARE USED TO PASS AND
  999                                  ;TEST VARIOUS DATA PATTERNS IN THE DATA PATHS.
 1000                                  ;       THE TEST EXERCISES THE INTERNAL DATA PATHS,  AND THE UNIBUS
 1001                                  ;DATA TRANSCIEVERS.
 1002                                  ;       IF THESE TESTS FAIL, EXAMINE THE TARGET LOCATION (LOC. 0)
 1003                                  ;TO SEE WHICH BITS OF THE DATA PATH ARE FAILING.
 1004  002770  012737  002062  000030          MOV     #ERROR1,@#30    ;SET UP VECTOR FOR ERROR CALLS
 1005  002776  012737  000340  000032          MOV     #340,@#32       ;SET UP NEW PSW
 1006  003004  012737  021256  000004          MOV     #TO4,@#4        ;SET UP FOR UNEXPECTED TRAP TO 4
 1007  003012  012737  021260  000010          MOV     #TO10,@#10      ;SET UP FOR UNEXPECTED TRAP TO 10
 1008  003020  012737  021262  000014          MOV     #TO14,@#14      ;SET UP FOR UNEXPECTED TRAP TO 14
```

```
1009  003026  012737  021270  000034          MOV     #TO34,@#34      ;SET UP FOR UNEXPECTED TRAP TO 34
1010  003034  012737  021264  000020          MOV     #TO20,@#20      ;SET UP FOR UNEXPECTED TRAP TO 20
1011
1012
1013                                  ;*************************************************************************
1014                                  ;TEST 11        TEST OF ZEROES IN THE DATA PATH
1015                                  ;*************************************************************************
1016  003042                          TS11:
1017  003042  012737  000000  000000          MOV     #0,@#0          ;MOVE ZEROES THRU ADDRESS LINES, DATA
1018                                                                  ;LINES AND INTERNAL PATHS
1019  003050  005737  000000                  TST     @#0             ;SUCCESSFUL?
1020  003054  001401                          BEQ     TS12
1021  003056  104000                          EMT                     ;DATA INCORRECT
1022
1023                                  ;*************************************************************************
1024                                  ;TEST 12        TEST OF PATTERN 125252 IN DATA PATH
1025                                  ;*************************************************************************
1026  003060                          TS12:
1027  003060  012737  125252  000000          MOV     #125252,@#0     ;MOVE ALTERNATING ONES AND ZEROES
1028                                                                  ;THRU DATA PATHS
1029  003066  022737  125252  000000          CMP     #125252,@#0     ;SUCCESSFUL
1030  003074  001401                          BEQ     TS13
1031  003076  104000                          EMT                     ;DATA INCORRECT
1032
1033                                  ;*************************************************************************
1034                                  ;TEST 13        TEST OF PATTERN 052525 IN DATA PATH
1035                                  ;*************************************************************************
1036  003100                          TS13:
1037  003100  012737  052525  000000          MOV     #052525,@#0     ;MOVE ALTERNATING ZEROES AND ONES
1038                                                                  ;THRU DATA PATH
1039  003106  022737  052525  000000          CMP     #052525,@#0     ;SUCCESSFUL?
1040  003114  001401                          BEQ     TS14
1041  003116  104000                          EMT                     ;DATA INCORRECT
1042
1043                                  ;*************************************************************************
1044                                  ;TEST 14        TEST OF ALL ONES IN DATA PATH
1045                                  ;*************************************************************************
1046  003120                          TS14:
1047  003120  012737  177777  000000          MOV     #177777,@#0     ;MOVE ONES THRU DATA PATH
1048  003126  022737  177777  000000          CMP     #177777,@#0     ;SUCCESSFUL
1049  003134  001401                          BEQ     TS15
1050  003136  104000                          EMT                     ;DATA INCORRECT
1051
1052                                  ;*************************************************************************
1053                                  .SBTTL  B-REGISTER TEST
1054                                  ;
1055                                  ;       THE B-REGISTER (LOCATION 0) SHIFTING LOGIC TESTS ARE USED
1056                                  ;TO TEST THAT THE B-REGISTER CAN HOLD VARIOUS DATA PATTERNS AND THAT
1057                                  ;THE ASSOCIATED LOGIC SUPPORTS THE SHIFTING FUNCTIONS WITHIN THE
1058                                  ;B-REGISTER AND C-BIT.
1059                                  ;A ONE IS SHIFTED THROUGH EVERY BIT IN THE B-REGISTER AND C-BIT IN
1060                                  ;BOTH DIRECTIONS.
1061                                  ;       THE B-REGISTER ITSELF IS TESTED IN ITS ABILITY AS A BUFFER AND AS
1062                                  ;A SHIFT REGISTER.  DATA IS ALSO PASSED THROUGH THE DATA PATH AND ALU.
1063                                  ;       IF THESE TESTS FAIL, EXAMINE THE TARGET LOCATION (LOC. 0) TO SEE
1064                                  ;WHICH BITS OF THE B-REGISTER MAY BE FAILING.
```

```
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 15        SHIFT BIT 0 TO BIT 1
                                        ;*****************************************************************************
003140                                  TS15:
003140  000241                                  CLC                     ;CLEAR CARRY BIT
003142  012737  000001  000000                  MOV     #1,@#0          ;LOAD A 1
003150  006137  000000                          ROL     @#0             ;SHIFT LEFT
003154  022737  000002  000000                  CMP     #2,@#0          ;SUCCESSFUL
003162  001401                                  BEQ     TS16
003164  104000                                  EMT                     ;BIT 1 NOT SET

                                        ;*****************************************************************************
                                        ;TEST 16        SHIFT CARRY INTO BIT 0
                                        ;*****************************************************************************
003166                                  TS16:
003166  012737  000000  000000                  MOV     #0,@#0          ;CLEAR LOCATION
003174  000261                                  SEC                     ;SET CARRY
003176  006137  000000                          ROL     @#0             ;ROTATE CARRY BIT TO BIT 0
003202  103001                                  BCC     CARRY1
003204  104000                                  EMT                     ;CARRY CLEAR
003206  022737  000001  000000          CARRY1: CMP     #1,@#0          ;BIT 0 SET
003214  001401                                  BEQ     TS17
003216  104000                                  EMT                     ;BIT 0 NOT SET

                                        ;*****************************************************************************
                                        ;TEST 17        LEFT SHIFT FROM BIT 0 TO C-BIT
                                        ;*****************************************************************************
003220                                  TS17:
003220  012737  000001  000000                  MOV     #1,@#0          ;SET BIT 0
003226  012700  177757                          MOV     #-21,R0         ;SET BIT COUNTER
003232  000241                                  CLC                     ;CLEAR C-BIT
003234  005200                          SHL:    INC     R0              ;INCREMENT BIT COUNTER
003236  001404                                  BEQ     SHLE            ;BR TO ERROR HALT IF BIT IS LOST
003240  006137  000000                          ROL     @#0             ;SHIFT LEFT ONE POSITION
003244  103373                                  BCC     SHL             ;BRANCH IF C-BIT NOT SET
003246  001401                                  BEQ     TS20
003250                                  SHLE:
003250  104000                                  EMT                     ;LEFT SHIFTING LOGIC FAILED

                                        ;*****************************************************************************
                                        ;TEST 20        SHIFT BIT 15 TO BIT 14
                                        ;*****************************************************************************
003252                                  TS20:
003252  012737  100000  000000                  MOV     #100000,@#0     ;SET BIT 15
003260  000241                                  CLC                     ;CLEAR CARRY
003262  006037  000000                          ROR     @#0             ;SHIFT BIT 15 TO BIT 14
003266  022737  040000  000000                  CMP     #40000,@#0      ;SUCCESSFUL
003274  001401                                  BEQ     TS21
003276  104000                                  EMT                     ;BIT 14 NOT SET

                                        ;*****************************************************************************
                                        ;TEST 21        RIGHT SHIFT FROM BIT 15 TO C-BIT
                                        ;*****************************************************************************
003300                                  TS21:
003300  012737  100000  000000                  MOV     #100000,@#0     ;SET BIT 15
```

```
                        T21     RIGHT SHIFT FROM BIT 15 TO C-BIT

1121  003306  012700  177757            MOV     #-21,R0         ;SET BIT COUNTER
1122  003312  000241                    CLC                     ;CLEAR C-BIT
1123  003314  005200            SHR:    INC     R0              ;INCREMENT BIT COUNTER
1124  003316  001404                    BEQ     SHRE            ;BR TO ERROR HALT IF BIT IS LOST
1125  003320  006037  000000            ROR     @#0             ;ROTATE RIGHT ONE POSITION
1126  003324  103373                    BCC     SHR             ;BRANCH IF C-BIT CLEAR
1127  003326  001401                    BEQ     TS22
1128  003330                    SHRE:
1129  003330  104000                    EMT                     ;RIGHT SHIFT LOGIC FAILED
1130
1131                            ;******************************************************************************
1132                            .SBTTL  SCRATCH PAD TESTS
1133                            ;
1134                            ;       THE SCRATCH PAD TESTS ARE USED TO VERIFY THAT VARIOUS
1135                            ;DATA PATTERNS CAN BE SUCCESSFULLY HELD IN THE SCRATCH PAD
1136                            ;CIRCUITRY.  MOVE AND COMPARE INSTRUCTIONS ARE USED TO TEST THAT
1137                            ;R0 CAN HOLD VARIOUS DATA PATTERNS.  EACH DATA PATTERN IS
1138                            ;MOVED AND TESTED IN A SMALL LOOP CONVENIENT FOR SCOPING.  THE
1139                            ;SUCCESSFUL COMPLETION OF THESE TESTS SHOULD VERIFY THE CIRCUITRY EXTERNAL
1140                            ;TO THE SCRATCH PAD ITSELF.
1141                            ;       THE REMAINDER OF THE GENERAL REGISTERS ARE TESTED BY MOVING
1142                            ;A BIT INTO BIT 0 OF THE REGISTER AND SHIFTING IT LEFT ONE
1143                            ;BIT AT A TIME INTO THE CARRY BIT.  THE RESULT IS THEN CHECKED TO INSURE THAT
1144                            ;NO BITS WERE PICKED. THE PROCEDURE IS THEN REPEATED UNDER OPPOSITE
1145                            ;CONDITIONS. THE GENERAL REGISTER AND THE CARRY BIT ARE SET TO
1146                            ;ALL ONES, AND A ZERO IS SHIFTED LEFT FROM BIT 0 INTO THE CARRY BIT.
1147                            ;THE RESULT IS THEN CHECKED TO INSURE THAT NO ZEROES WERE PICKED.
1148                            ;       AT THIS POINT ALL OF THE GENERAL REGISTERS HAVE BEEN EXERCISED
1149                            ;AS WELL AS REGISTER 11.
1150                            ;
1151                            ;******************************************************************************
1152                            ;TEST 22        TEST IF R0 CAN HOLD ALL ZEROES
1153                            ;******************************************************************************
1154  003332                    TS22:
1155
1156  003332  012700  000000            MOV     #0,R0           ;MOVE ZEROES TO R0
1157  003336  005700                    TST     R0              ;SUCCESSFUL?
1158  003340  001401                    BEQ     TS23
1159  003342  104000                    EMT                     ;R0 NOT 0
1160
1161                            ;******************************************************************************
1162                            ;TEST 23        TEST IF R0 CAN HOLD ONES AND ZEROES
1163                            ;******************************************************************************
1164  003344                    TS23:
1165  003344  012700  125252            MOV     #125252,R0      ;MOVE ALTERNATING ONES AND ZEROES TO R0
1166  003350  020027  125252            CMP     R0,#125252      ;SUCCESSFUL?
1167  003354  001401                    BEQ     TS24
1168  003356  104000                    EMT                     ;R0 NOT 125252
1169
1170                            ;******************************************************************************
1171                            ;TEST 24        TEST IF R0 CAN HOLD ZEROES AND ONES
1172                            ;******************************************************************************
1173  003360                    TS24:
1174  003360  012700  052525            MOV     #052525,R0      ;MOVE ALTERNATING ZEROES AND ONES TO R0
1175  003364  020027  052525            CMP     R0,#052525      ;SUCCESSFUL?
1176  003370  001401                    BEQ     TS25
```

```
1177  003372  104000                        EMT                     ;R0 NOT 52525
1178
1179
1180                                  ;*****************************************************************************
1181                                  ;TEST 25        TEST IF R0 CAN HOLD ALL ONES
1182  003374                          ;*****************************************************************************
1183  003374  012700  177777         TS25:
1184  003400  020027  177777                 MOV     #177777,R0      ;MOVE ALL ONES TO R0
1185  003404  001401                         CMP     R0,#177777      ;SUCCESSFUL?
1186  003406  104000                         BEQ     TS26
1187                                          EMT                     ;R0 NOT 177777
1188
1189                                  ;*****************************************************************************
1190                                  ;TEST 26        TEST IF R1 CAN HOLD A ONE IN ALL BITS
1191  003410                          ;*****************************************************************************
1192  003410  012701  000001         TS26:
1193  003414  012700  177757                 MOV     #1,R1           ;SET BIT 0
1194  003420  000241                         MOV     #-21,R0         ;SET BIT COUNTER
1195  003422  005200                         CLC                     ;CLEAR C-BIT
1196  003424  001403                 REG1:   INC     R0              ;INCREMENT BIT COUNTER
1197  003426  006101                         BEQ     REG1E           ;BR TO ERROR HALT IF BIT IS LOST
1198  003430  103374                         ROL     R1              ;ROTATE 1 POSITION
1199  003432  001401                         BCC     REG1            ;ALL DONE
1200  003434                                  BEQ     TS27
1201  003434  104000                 REG1E:
1202                                          EMT                     ;FAILURE WITH R1
1203
1204                                  ;*****************************************************************************
1205                                  ;TEST 27        TEST IF R1 CAN HOLD A ZERO IN ALL BITS
1206  003436                          ;*****************************************************************************
1207  003436  012701  177776         TS27:
1208  003442  012700  177757                 MOV     #-2,R1          ;SET ALL ONES IN R1 EXCEPT FOR BIT 0
1209  003446  000261                         MOV     #-21,R0         ;SET BIT COUNTER
1210  003450  005200                         SEC                     ;SET C-BIT
1211  003452  001405                 REG1A:  INC     R0              ;INCREMENT COUNTER
1212  003454  006101                         BEQ     R1ERR           ;BR TO ERROR HALT IF COUNTER=0
1213  003456  103774                         ROL     R1              ;ROTATE 1 POSITION
1214  003460  022701  177777                 BCS     REG1A           ;CONTINUE UNTIL C-BIT IS CLEAR
1215  003464  001401                         CMP     #-1,R1          ;CHECK DATA IN R1
1216  003466                                  BEQ     TS30
1217  003466  104000                 R1ERR:
1218                                          EMT                     ;FAILURE WITH R1
1219                                  ;*****************************************************************************
1220                                  ;TEST 30        TEST IF R2 CAN HOLD A ONE IN ALL BITS
1221  003470                          ;*****************************************************************************
1222  003470  012702  000001         TS30:
1223  003474  012700  177757                 MOV     #1,R2           ;SET BIT 0
1224  003500  000241                         MOV     #-21,R0         ;SET BIT COUNTER
1225  003502  005200                         CLC                     ;CLEAR C-BIT
1226  003504  001403                 REG2:   INC     R0              ;INCREMENT BIT COUNTER
1227  003506  006102                         BEQ     REG2E           ;BR TO ERROR HALT IF BIT IS LOST
1228  003510  103374                         ROL     R2              ;ROTATE 1 POSITION
1229  003512  001401                         BCC     REG2            ;ALL DONE
1230  003514                                  BEQ     TS31
1231  003514  104000                 REG2E:
1232                                          EMT                     ;FAILURE WITH R2
```

```
1233                                    ;*****************************************************************************
1234                                    ;TEST 31        TEST IF R2 CAN HOLD A ZERO IN ALL BITS
1235                                    ;*****************************************************************************
1236  003516                            TS31:
1237  003516  012702  177776                   MOV     #-2,R2          ;SET ALL ONES IN R2 EXCEPT FOR BIT 0
1238  003522  012700  177757                   MOV     #-21,R0         ;SET BIT COUNTER
1239  003526  000261                           SEC                     ;SET C-BIT
1240  003530  005200                    REG2B: INC     R0              ;INCREMENT BIT COUNTER
1241  003532  001405                           BEQ     R2ERR           ;BR TO ERROR HALT IF COUNTER=0
1242  003534  006102                           ROL     R2              ;ROTATE 1 POSITION
1243  003536  103774                           BCS     REG2B           ;CONTINUE UNTIL C-BIT IS CLEAR
1244  003540  022702  177777                   CMP     #-1,R2          ;CHECK DATA IN R2
1245  003544  001401                           BEQ     TS32
1246  003546                            R2ERR:
1247  003546  104000                           EMT                     ;FAILURE WITH R2
1248
1249                                    ;*****************************************************************************
1250                                    ;TEST 32        TEST IF R3 CAN HOLD A ONE IN ALL BITS
1251                                    ;*****************************************************************************
1252  003550                            TS32:
1253  003550  012703  000001                   MOV     #1,R3           ;SET BIT 0
1254  003554  012700  177757                   MOV     #-21,R0         ;SET BIT COUNTER
1255  003560  000241                           CLC                     ;CLEAR C-BIT
1256  003562  005200                    REG3:  INC     R0              ;INCREMENT BIT COUNTER
1257  003564  001403                           BEQ     REG3E           ;BR TO ERROR HALT IF BIT IS LOST
1258  003566  006103                           ROL     R3              ;ROTATE 1 POSITION
1259  003570  103374                           BCC     REG3            ;ALL DONE
1260  003572  001401                           BEQ     TS33
1261  003574                            REG3E:
1262  003574  104000                           EMT                     ;FAILURE WITH R3
1263
1264                                    ;*****************************************************************************
1265                                    ;TEST 33        TEST IF R3 CAN HOLD A ZERO IN ALL BITS
1266                                    ;*****************************************************************************
1267  003576                            TS33:
1268  003576  012703  177776                   MOV     #-2,R3          ;SET ALL ONES IN R3 EXCEPT FOR BIT 0
1269  003602  012700  177757                   MOV     #-21,R0         ;SET BIT COUNTER
1270  003606  000261                           SEC                     ;SET C-BIT
1271  003610  005200                    REG3A: INC     R0              ;INCREMENT BIT COUNTER
1272  003612  001405                           BEQ     R3ERR           ;BR TO ERROR HALT IF COUNTER=0
1273  003614  006103                           ROL     R3              ;ROTATE 1 POSITION
1274  003616  103774                           BCS     REG3A           ;CONTINUE UNTIL C-BIT IS CLEAR
1275  003620  022703  177777                   CMP     #-1,R3          ;CHECK DATA
1276  003624  001401                           BEQ     TS34
1277  003626                            R3ERR:
1278  003626  104000                           EMT                     ;FAILURE WITH R3
1279
1280                                    ;*****************************************************************************
1281                                    ;TEST 34        TEST IF R4 CAN HOLD A ONE IN ALL BITS
1282                                    ;*****************************************************************************
1283  003630                            TS34:
1284  003630  012704  000001                   MOV     #1,R4           ;SET BIT 0
1285  003634  012700  177757                   MOV     #-21,R0         ;SET BIT COUNTER
1286  003640  000241                           CLC                     ;CLEAR C-BIT
1287  003642  005200                    REG4:  INC     R0              ;INCREMENT BIT COUNTER
1288  003644  001403                           BEQ     REG4E           ;BR TO ERROR HALT IF BIT IS LOST
```

```
T34     TEST IF R4 CAN HOLD A ONE IN ALL BITS

1289  003646  006104                        ROL     R4              ;ROTATE 1 POSITION
1290  003650  103374                        BCC     REG4            ;ALL DONE
1291  003652  001401                        BEQ     TS35
1292  003654                          REG4E:
1293  003654  104000                        EMT                     ;FAILURE WITH R4
1294
1295                                  ;*****************************************************************************
1296                                  ;TEST 35        TEST IF R4 CAN HOLD A ZERO IN ALL BITS
1297                                  ;*****************************************************************************
1298  003656                          TS35:
1299  003656  012704  177776                MOV     #-2,R4          ;SET ALL ONES IN R4 EXCEPT FOR BIT 0
1300  003662  012700  177757                MOV     #-21,R0         ;SET BIT COUNTER
1301  003666  000261                        SEC                     ;SET C-BIT
1302  003670  005200                 REG4A: INC     R0              ;INCREMENT BIT COUNTER
1303  003672  001405                        BEQ     R4ERR           ;BR TO ERROR HALT IF COUNTER=0
1304  003674  006104                        ROL     R4              ;ROTATE 1 POSITION
1305  003676  103774                        BCS     REG4A           ;CONTINUE UNTIL C-BIT IS CLEAR
1306  003700  022704  177777                CMP     #-1,R4          ;CHECK DATA
1307  003704  001401                        BEQ     TS36
1308  003706                          R4ERR:
1309  003706  104000                        EMT                     ;FAILURE WITH R4
1310
1311
1312                                  ;*****************************************************************************
1313                                  ;TEST 36        TEST IF R5 CAN HOLD A ONE IN ALL BITS
1314                                  ;*****************************************************************************
1315  003710                          TS36:
1316  003710  012705  000001                MOV     #1,R5           ;SET BIT 0
1317  003714  012700  177757                MOV     #-21,R0         ;SET BIT COUNTER
1318  003720  000241                        CLC                     ;CLEAR C-BIT
1319  003722  005200                 REG5:  INC     R0              ;INCREMENT BIT COUNTER
1320  003724  001403                        BEQ     REG5E           ;BR TO ERROR HALT IF BIT IS LOST
1321  003726  006105                        ROL     R5              ;ROTATE 1 POSITION
1322  003730  103374                        BCC     REG5            ;ALL DONE
1323  003732  001401                        BEQ     TS37
1324  003734                          REC5E:
1325  003734  104000                        EMT                     ;FAILURE WITH R5
1326
1327                                  ;*****************************************************************************
1328                                  ;TEST 37        TEST IF R5 CAN HOLD A ZERO IN ALL BITS
1329                                  ;*****************************************************************************
1330  003736                          TS37:
1331  003736  012705  177776                MOV     #-2,R5          ;SET ALL ONES IN R5 EXCEPT FOR BIT 0
1332  003742  012700  177757                MOV     #-21,R0         ;SET BIT COUNTER
1333  003746  000261                        SEC                     ;SET C-BIT
1334  003750  005200                 REG5A: INC     R0              ;INCREMENT BIT COUNTER
1335  003752  001405                        BEQ     R5ERR           ;BR TO ERROR HALT IF COUNTER=0
1336  003754  006105                        ROL     R5              ;ROTATE 1 POSITION
1337  003756  103774                        BCS     REG5A           ;CONTINUE UNTIL C-BIT IS C;EAR
1338  003760  022705  177777                CMP     #-1,R5          ;CHECK DATA
1339  003764  001401                        BEQ     TS40
1340  003766                          R5ERR:
1341  003766  104000                        EMT                     ;FAILURE WITH R5
1342
1343                                  ;*****************************************************************************
1344                                  ;TEST 40        TEST IF R6 CAN HOLD A ONE IN ALL BITS
```

```
                                        ;*************************************************************************
        003770                          TS40:
        003770  012706  000001                  MOV     #1,R6           ;SET BIT 0
        003774  012700  177757                  MOV     #-21,R0         ;SET BIT COUNTER
        004000  000241                          CLC                     ;CLEAR C-BIT
        004002  005200                  REG6:   INC     R0              ;INCREMENT BIT COUNTER
        004004  001403                          BEQ     REG6E           ;BR TO ERROR HALT IF BIT IS LOST
        004006  006106                          ROL     R6              ;ROTATE 1 POSITION
        004010  103374                          BCC     REG6            ;ALL DONE
        004012  001401                          BEQ     TS41
        004014                          REG6E:
        004014  104000                          EMT                     ;FAILURE WITH R6

                                        ;*************************************************************************
                                        ;TEST 41        TEST IF R6 CAN HOLD A ZERO IN ALL BITS
                                        ;*************************************************************************
        004016                          TS41:
        004016  012706  177776                  MOV     #-2,R6          ;SET ALL ONES IN R6 EXCEPT FOR BIT 0
        004022  012700  177757                  MOV     #-21,R0         ;SET BIT COUNTER
        004026  000261                          SEC                     ;SET C-BIT
        004030  005200                  REG6A:  INC     R0              ;INCREMENT BIT COUNT
        004032  001405                          BEQ     R6ERR           ;BR TO ERROR HALT IF COUNTER=0
        004034  006106                          ROL     R6              ;ROTATE 1 POSITION
        004036  103774                          BCS     REG6A           ;CONTINUE UNTIL C-BIT IS CLEAR
        004040  022706  177777                  CMP     #-1,R6          ;CHECK DATA
        004044  001401                          BEQ     TS42
        004046                          R6ERR:
        004046  104000                          EMT                     ;FAILURE WITH R6

                                        ;*************************************************************************
                                        .SBTTL  PSW TESTS
                                        ;
                                        ;       THE PSW TESTS ARE USED TO VERIFY THAT VARIOUS DATA
                                        ;PATTERNS CAN BE SUCCESSFULLY HELD IN THE PSW AND THAT THE
                                        ;PSW ADDRESSING LOGIC IS FUNCTIONING.  MOVE AND COMPARE INSTRUCTIONS
                                        ;ARE USED TO TEST THAT THE PSW CAN HOLD VARIOUS DATA PATTERNS.
                                        ;EACH DATA PATTERN IS MOVED AND TESTED IN A SMALL LOOP CONVENIENT FOR
                                        ;SCOPING.
                                        ;       THE PSW REGISTER IS TESTED, THE CC INPUTS ARE TESTED
                                        ;LATER IN THE MICROCODE TESTS.  SETTING OF THE T-BIT BY THE
                                        ;TEST PATTERNS IS PURPOSELY AVOIDED. TESTING OF THE
                                        ;T-BIT TRAP CIRCUITRY IS LEFT FOR THE TRAP TEST.
                                        ;
                                        ;*************************************************************************
                                        ;TEST 42        TEST IF PSW WILL HOLD ZEROES
                                        ;*************************************************************************
        004050                          TS42:
        004050  012706  001000                  MOV     #STBOT,R6
        004054  012737  000000  177776          MOV     #0,@#PS         ;SET PSW TO ZERO
        004062  005737  177776                  TST     @#PS            ;SUCCESSFUL
        004066  001401                          BEQ     TS43
        004070  104000                          EMT                     ;PSW NOT 0

                                        ;*************************************************************************
                                        ;TEST 43        TEST IF PSW WILL HOLD ONES AND ZEROES
                                        ;*************************************************************************
```

```
1401  004072                          TS43:
1402  004072  012737  000252  177776          MOV     #252,@#PS       ;MOVE ALT. ONES AND ZEROES TO PSW
1403  004100  023727  177776  000252          CMP     @#PS,#252       ;SUCCESSFUL?
1404  004106  001401                          BEQ     TS44
1405  004110  104000                          EMT                     ;PSW NOT 252
1406
1407                                  ;*******************************************************************************
1408                                  ;TEST 44        TEST IF PSW (EXCEPT T-BIT) WILL HOLD ZEROES AND ONES
1409                                  ;*******************************************************************************
1410  004112                          TS44:
1411  004112  012737  000105  177776          MOV     #105,@#PS       ;MOVE ALT. ONES AND ZEROES TO PSW
1412  004120  023727  177776  000105          CMP     @#PS,#105       ;SUCCESSFUL?
1413  004126  001401                          BEQ     TS45
1414  004130  104000                          EMT                     ;PSW NOT 105
1415
1416                                  ;*******************************************************************************
1417                                  ;TEST 45        TEST IF PSW (EXCEPT T-BIT) WILL HOLD ALL ONES
1418                                  ;*******************************************************************************
1419  004132                          TS45:
1420  004132  012737  000357  177776          MOV     #357,@#PS       ;MOVE ONES TO PSW
1421  004140  023727  177776  000357          CMP     @#PS,#357       ;SUCCESSFUL
1422  004146  001401                          BEQ     TS46
1423  004150  104000                          EMT                     ;PSW NOT 357
1424                                  ;*******************************************************************************
1425                                  .SBTTL  MICROCODE TESTS
1426                                  ;
1427                                  ;       THE TEST EXERCISES  BRANCHES IN THE MICROCODE BY
1428                                  ;TESTING AT LEAST ONE INSTRUCTION FROM EVERY CLASS OF INSTRUCTION IN
1429                                  ;ALL POSSIBLE MODES.  FOR EXAMPLE, TO TEST THE SINGLE OPERAND INSTRUCTIONS,
1430                                  ;AT LEAST ONE SINGLE OPERAND INSTRUCTION IS VERIFIED IN ALL UNIQUE
1431                                  ;ADDRESSING MODES.  BYTE MODES ARE ALSO TESTED.  AS EACH NEW
1432                                  ;MODE IS INTRODUCED THE SAME INSTRUCTION IS TRIED AND TESTED IN
1433                                  ;A SMALL LOOP CONVENIENT FOR SCOPING.  THE TEST IS SET UP USING
1434                                  ;ONLY INSTRUCTIONS AND ADDRESSING MODES WHICH HAVE BEEN PREVIOUSLY
1435                                  ;VERIFIED.
1436                                  ;       IF THESE TESTS FAIL, CHECK THE RESULTS FOR A CLUE TO THE
1437                                  ;FAULT.
1438                                  ;
1439                                  ;*******************************************************************************
1440
1441
1442
1443                                  ;*******************************************************************************
1444                                  ;
1445                                  ;       THE CLR INSTRUCTION IS USED TO INTRODUCE EACH ADDRESSING
1446                                  ;MODE WITH THE SINGLE OPERAND INSTRUCTION.  FOLLOWING THE SEQUENCE CHECK,
1447                                  ;THE CLR INSTRUCTION IS EXECUTED AND A BRANCH TEST IS EXECUTED WHICH
1448                                  ;CHECKS THAT THE Z-BIT WAS PROPERLY SET.  THIS TEST CAN CHECK IR DECODE
1449                                  ;AND MICROCODE FOR SOP INSTRUCTIONS WITH MODE 0.  FOLLOWING THIS TEST
1450                                  ;SEVERAL OTHER SOP INSTRUCTIONS ARE INTRODUCED WITH MODE 0.  THESE
1451                                  ;INSTRUCTIONS MAINPULATE DATA AND SERVE TO CHECK THE DATA RESULTS
1452                                  ;OF THE SOP INSTRUCTIONS IN THIS TEST.  THE DATA IN THIS TEST IS
1453                                  ;OPERATED ON BY EACH INSTRUCTION WITHOUT REINITIALIZING.
1454                                  ;
1455                                  ;*******************************************************************************
1456                                  ;TEST 46        TEST MODE 0 USING SOP INST.
```

```
                         ;*************************************************************************
004152                   TS46:
004152  005000                   CLR     R0              ;TRY THE CLEAR INST.
004154  001401                   BEQ     SOP0A
004156  104000                   EMT                     ;CLR DID NOT SET Z-BIT
004160  005200           SOP0A:  INC     R0              ;TRY THE INCREMENT INST.
004162  005100                   COM     R0              ;TRY COMPLEMENT
004164  005200                   INC     R0
004166  100401                   BMI     SOP0B
004170  104000                   EMT                     ;NEGATE DID NOT SET N-BIT
004172  005100           SOP0B:  COM     R0              ;TRY COMPLEMENT INST.
004174  001401                   BEQ     TS47
004176  104000                   EMT                     ;CUMMULATIVE RESULT OF CLR,INC,NEG AND COM INSTS. FAILED


                         ;*************************************************************************
                         ;
                         ;       THIS TEST INTRODUCES THE REMAINING SOP INSTRUCIONS AND TESTS
                         ;THEM IN MODE 0.  THE PURPOSE IS TO PROVIDE A BASELINE OF
                         ;INSTRUCTIONS FOR USE IN THE SUBSEQUENT TESTS.  SINCE THE MICROCODE FOR
                         ;THESE INSTRUCTIONS IS IDENTICAL TO THAT ALREADY TESTED, ANY TROUBLE
                         ;SHOOTING EFFORTS SHOULD BE AIMED AT THE ACTUAL IR DECODE AND ALU
                         ;FUNCTIONING.
                         ;
                         ;*************************************************************************
                         ;TEST 47         TEST REMAINDER OF SOP INSTS IN MODE 0
                         ;*************************************************************************
004200                   TS47:
004200  005000                   CLR     R0              ;INITIALIZE
004202  005300                   DEC     R0              ;TRY DECREMENT INST.
004204  100401                   BMI     SOP0C
004206  104000                   EMT                     ;N-BIT NOT SET ON DEC
004210  000261           SOP0C:  SEC                     ;INITIALIZE CARRY
004212  005500                   ADC     R0              ;TRY ADD CARRY INST
004214  001007                   BNE     SOP0D
004216  000261                   SEC                     ;INITIALIZE CARRY
004220  005600                   SBC     R0              ;TRY SUBTRACT-CARRY INST
004222  100004                   BPL     SOP0D
004224  005100                   COM     R0
004226  005200                   INC     R0
004230  005300                   DEC     R0
004232  001401                   BEQ     TS50
004234                   SOP0D:
004234  104000                   EMT                     ; CUMMULATIVE RESULT OF ADC,SBC,COM,INC AND DEC INSTS. F

                         ;*************************************************************************
                         ;
                         ;       THIS TEST INTRODUCES THE BYTE CONTROL LOGIC OF THE PROCESSOR.
                         ;THE MODE 0 BYTE MICROCODE IS TESTED.  THE METHOD AND SEQUENCE
                         ;OF TESTING IS THE SAME AS THAT USED IN THE SOP MODE 0 TESTS.
                         ;
                         ;*************************************************************************
                         ;TEST 50         TEST MODE 0 EVEN BYTE USING SOP INST
                         ;*************************************************************************
004236                   TS50:
004236  105000                   CLRB    R0              ;TRY CLEARING EVEN BYTE OF REGISTER
```

```
1513  004240  001401                BEQ     SOPB0A
1514  004242  104000                EMT                     ;CLRB DID NOT SET Z-BIT
1515  004244  105100        SOPB0A: COMB    R0              ;TRY SETTING EVEN BYTE OF REGISTER
1516  004246  100002                BPL     SOPB0B
1517  004250  105200                INCB    R0              ;TRY INCREMENTING EVEN BYTE OF REGISTER>>
1518  004252  001401                BEQ     TS51
1519  004254                SOPB0B:
1520  004254  104000                EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE BYTE INST.
1521
1522                        ;*****************************************************************************
1523                        ;
1524                        ;       THIS TEST USES THE CLR INSTRUCTION TO INTRODUCE AND TEST
1525                        ;SINGLE OPERAND MODE 1 INSTRUCTIONS.  AGAIN, THE CLR INSTRUCTION
1526                        ;IS USED TO INTRODUCE THE MICROCODE AND TO TEST THAT THE PROPER
1527                        ;CONDITION CODES ARE SET.  OTHER SOP INSTRUCTIONS ARE USED TO MANIPULATE
1528                        ;COMMON DATA TO VERIFY THAT THE CORRECT DATA IS PRODUCED.
1529                        ;
1530                        ;*****************************************************************************
1531                        ;TEST 51        TEST MODE 1 USING SOP INST.
1532                        ;*****************************************************************************
1533  004256                TS51:
1534  004256  005000                CLR     R0              ;INITIALIZE R0
1535  004260  005010                CLR     (R0)            ;TRY CLEAR INST W/MODE 1
1536  004262  001401                BEQ     SOP1A
1537  004264  104000                EMT                     ;CLR DID NOT SET Z-BIT
1538  004266  005310        SOP1A:  DEC     (R0)            ;TRY DECREMENT INST W/MODE 1
1539  004270  100003                BPL     SOP1B
1540  004272  000261                SEC                     ;INITIALIZE CARRY
1541  004274  005510                ADC     (R0)            ;TRY ADD-CARRY W/MODE 1
1542  004276  001401                BEQ     TS52
1543  004300                SOP1B:
1544  004300  104000                EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INST
1545
1546                        ;*****************************************************************************
1547                        ;
1548                        ;       THIS TEST VERIFIES THE BYTE INSTRUCTION MICROCODE FOR MODE 1
1549                        ;SINGLE OPERAND INSTRUCTIONS.
1550                        ;       THIS IS THE FIRST PLACE THE SIGN EXTEND LOGIC IS EXERCISED
1551                        ;AND VERIFIED.
1552                        ;
1553                        ;*****************************************************************************
1554                        ;TEST 52        TEST MODE 1 EVEN BYTE USING SOP INST
1555                        ;*****************************************************************************
1556  004302                TS52:
1557  004302  005000                CLR     R0              ;INITIALIZE R0
1558  004304  005010                CLR     (R0)            ;INITIALIZE LOC. 0
1559  004306  005110                COM     (R0)
1560  004310  105010                CLRB    (R0)            ;TRY TO CLEAR BYTE 0
1561  004312  001401                BEQ     SOPB1A
1562  004314  104000                EMT                     ;CLRB DID NOT SET Z-BIT
1563  004316  005210        SOPB1A: INC     (R0)            ;INCREMENT TO TEST WORD
1564  004320  100005                BPL     SOPB1B
1565  004322  105110                COMB    (R0)            ;COMPLEMENT:  ODD BYTE = 376
1566  004324  105210                INCB    (R0)            ;INC:  ODD BYTE = 377
1567  004326  100002                BPL     SOPB1B
1568  004330  105210                INCB    (R0)            ;INCREMENT ODD BYTE=0
```

```
                        T52     TEST MODE 1 EVEN BYTE USING SOP INST

1569  004332  001401                   BEQ     TS53
1570  004334                   SOPB1B:
1571  004334  104000                   EMT                     ;CHECK CUMMULATIVE RESULT OF ABOVE INST
1572
1573
1574                           ;*****************************************************************************
1575                           ;
1576                           ;       THIS TEST VERIFIES THAT SINGLE OPERAND BYTE INSTRUCTIONS WILL
1577                           ;FUNCTION CORRECTLY FOR ODD BYTES.
1578                           ;       THIS IS THE FIRST TIME THAT ADDRESS LINE 0 HAS BEEN
1579                           ;EXERCISED.  CHECKS ARE MADE THAT THE PROPER BYTE IS MODIFIED AND
1580                           ;THE CONDITION CODES ARE CHECKED.  IT IS ALSO VERIFIED THAT THE UNADDRESSED
1581                           ;BYTE IS NOT ALTERED BY THE INSTRUCTION.
1582                           ;
1583                           ;*****************************************************************************
1584                           ;TEST 53        TEST MODE 1 ODD BYTE USING SOP INST
1585                           ;*****************************************************************************
1586  004336                   TS53:
1587  004336  005000                   CLR     R0              ;INITIALIZE R0
1588  004340  005010                   CLR     (R0)            ;INITIALIZE LOC. 0
1589  004342  005110                   COM     (R0)
1590  004344  005200                   INC     R0              ;R0=ODD BYTE
1591  004346  105010                   CLRB    (R0)            ;TRY TO CLEAR BYTE 1
1592  004350  001401                   BEQ     SOPB1C
1593  004352  104000                   EMT                     ;CLRB DID NOT SET Z-BIT
1594  004354  005300           SOPB1C: DEC     R0              ;R0=WORD ADDR.
1595  004356  005210                   INC     (R0)            ;INCREMENT TO TEST WORD
1596  004360  005200                   INC     R0              ;R0=ODD BYTE
1597  004362  105110                   COMB    (R0)            ;TRY TO COMPLEMENT BYTE 1
1598  004364  105210                   INCB    (R0)
1599  004366  100002                   BPL     SOPB1D
1600  004370  105210                   INCB    (R0)            ;TRY TO INCREMENT BYTE 1
1601  004372  001401                   BEQ     TS54
1602  004374                   SOPB1D:
1603  004374  104000                   EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INST.
1604
1605                           ;*****************************************************************************
1606                           ;
1607                           ;       THIS TEST VERIFIES MODE 2 SINGLE-OPERAND INSTRUCTIONS.  PREVIOUSLY
1608                           ;TESTED INSTRUCTIONS ARE USED TO SET A POINTER IN R0 TO LOC. 400.
1609                           ;LOC. 400 IS INITIALIZED TO -1 BEFORE A CLR MODE 2 IS EXECUTED.
1610                           ;       THEN R0 IS DECREMENTED BY TWO TO AGAIN POINT TO 400 BEFORE EACH
1611                           ;OF SEVERAL MODE 2 INSTRUCTIONS ARE USED TO VERIFY THE DATA RESULTS OF
1612                           ;THE TEST.  THIS PROCEDURE ALSO VERIFIES THE PROPER INCREMENTING OF THE
1613                           ;REGISTER.
1614                           ;
1615                           ;*****************************************************************************
1616                           ;TEST 54        TEST MODE 2 USING SOP INST.
1617                           ;*****************************************************************************
1618  004376                   TS54:
1619  004376  005000                   CLR     R0              ;SET R0=400
1620  004400  105100                   COMB    R0
1621  004402  005200                   INC     R0
1622  004404  005010                   CLR     (R0)            ;CLEAR 400
1623  004406  005110                   COM     (R0)            ;INITIALIZE: 400=-1
1624  004410  005020                   CLR     (R0)+           ;TRY CLEARING WITH MODE 2
```

```
1625  004412  001401                BEQ     SOPZA
1626  004414  104000                EMT                     ;CLR INST DID NOT SET Z-BIT
1627  004416  005300        SOPZA:  DEC     R0              ;RESET R0
1628  004420  005300                DEC     R0
1629  004422  005120                COM     (R0)+           ;TRY COMPLEMENTING WITH MODE 2
1630  004424  100004                BPL     SOP2B
1631  004426  005300                DEC     R0              ;RESET R0
1632  004430  005300                DEC     R0
1633  004432  005220                INC     (R0)+           ;TRY INCREMENTING WITH MODE 2
1634  004434  001401                BEQ     TS55
1635  004436                SOP2B:
1636  004436  104000                EMT                     ;CHECK CUMMULATIVE RESULT OF ABOVE INST
1637
1638                        ;*****************************************************************************
1639                        ;
1640                        ;       THIS TEST VERIFIES MODE 2 SINGLE OPERAND INSTRUCTIONS WHICH
1641                        ;ADDRESS EVEN BYTES.  R0 IS SET TO 400 AND USED TO INITIALIZE LOCATION
1642                        ;400 TO -1.  CLRB INSTRUCTION IS THEN EXECUTED ON BYTE 400 WITH
1643                        ;MODE 2.
1644                        ;       R0 IS THEN DECREMENTED BEFORE EACH OF SEVERAL MODE 2 INSTRUCTIONS
1645                        ;WHICH ARE USED TO VERIFY THE DATA RESULTS OF THE TEST.  THIS PROCEDURE ALSO
1646                        ;VERIFIES THE PROPER INCREMENTING OF THE REGISTER.
1647                        ;
1648                        ;*****************************************************************************
1649                        ;TEST 55        TEST MODE 2 EVEN BYTE USING SOP INST.
1650                        ;*****************************************************************************
1651  004440                TS55:
1652  004440  005000                CLR     R0              ;SET R0=400
1653  004442  105100                COMB    R0
1654  004444  005200                INC     R0
1655  004446  005010                CLR     (R0)            ;CLEAR 400
1656  004450  005110                COM     (R0)            ;INITIALIZE: 400=-1
1657  004452  105020                CLRB    (R0)+           ;TRY TO CLEAT 400 W/MODE 2
1658  004454  001401                BEQ     SOPB2A
1659  004456  104000                EMT                     ;CLR DID NOT SET Z-BIT
1660  004460  005300        SOPB2A: DEC     R0              ;RESULT R0=400
1661  004462  005210                INC     (R0)            ;INC 400 TO TEST WORD
1662  004464  105110                COMB    (R0)
1663  004466  105220                INCB    (R0)+           ;TRY TO INC EVEN BYTE
1664  004470  100003                BPL     SOPB2B
1665  004472  005300                DEC     R0              ;RESET R0=400
1666  004474  105220                INCB    (R0)+           ;TRY INCREMENT OF EVEN BYTE
1667  004476  001401                BEQ     TS56
1668  004500                SOPB2B:
1669  004500  104000                EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INST.
1670
1671                        ;*****************************************************************************
1672                        ;
1673                        ;       THIS TEST FOLLOWS THE SAME PROCEDURE DESCRIBED IN THE PREVIOUS
1674                        ;TEST.  HERE, THE BYTE INSTRUCTION IS USED TO ADDRESS AN ODD BYTE.
1675                        ;
1676                        ;*****************************************************************************
1677                        ;TEST 56        TEST MODE 2 ODD BYTE USING SOP INST.
1678                        ;*****************************************************************************
1679  004502                TS56:
1680  004502  005000                CLR     R0              ;SET R0=400
```

```
1681  004504  105100                  COMB    R0
1682  004506  005200                  INC     R0
1683  004510  005010                  CLR     (R0)            ;CLEAR LOC 400
1684  004512  005110                  COM     (R0)            ;INITIALIZE: 400=-1
1685  004514  005200                  INC     R0              ;R0=ODD BYTE
1686  004516  105020                  CLRB    (R0)+           ;TRY TO CLEAR ODD BYTE
1687  004520  001401                  BEQ     SOPB2C
1688  004522  104000                  EMT                     ;CLRB DID NOT SET Z-BIT
1689  004524  005300          SOPB2C: DEC     R0              ;R0=WORD ADDR.
1690  004526  005300                  DEC     R0
1691  004530  005220                  INC     (R0)+           ;INCREMENT WORD
1692  004532  005300                  DEC     R0              ;POINT TO ODD BYTE
1693  004534  105110                  COMB    (R0)            ;COMPLEMENT ODD BYTE
1694  004536  105220                  INCB    (R0)+           ;TRY TO INCREMENT ODD BYTE
1695  004540  100003                  BPL     SOPB2D
1696  004542  005300                  DEC     R0              ;RESET R0 TO ODD BYTE
1697  004544  105220                  INCB    (R0)+           ;TRY TO INCREMENT ODD BYTE
1698  004546  001401                  BEQ     TS57
1699  004550                  SOPB2D:
1700  004550  104000                  EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INST.
1701
1702                          ;*****************************************************************************
1703                          ;
1704                          ;       THESE TESTS CHECK THE NEGATE INSTRUCTION IN ALL MODES.  PREVIOUSLY
1705                          ;TESTED SINGLE-OPERAND INSTRUCTIONS ARE USED TO TEST THE NEGATE INSTRUCTION.
1706                          ;
1707                          ;*****************************************************************************
1708                          ;TEST 57        TEST MODE 0 USING NEGATE INSTRUCTION
1709                          ;*****************************************************************************
1710  004552                  TS57:
1711  004552  005000                  CLR     R0              ;SET R0=0
1712  004554  005200                  INC     R0              ;    R0=1
1713  004556  005400                  NEG     R0              ;TRY NEGATE MODE 0:  R0=-1
1714  004560  100003                  BPL     NEG00           ;CC=1001?
1715  004562  001402                  BEQ     NEG00
1716  004564  102401                  BVS     NEG00
1717  004566  103401                  BCS     NEG01
1718  004570                  NEG00:
1719  004570  104000                  EMT                     ;NEGATE DID NOT SET CC'S CORRECTLY
1720
1721  004572  005200          NEG01:  INC     R0              ;TEST DATA RESULT
1722  004574  001401                  BEQ     NEG02
1723  004576  104000                  EMT                     ;DATA RESULT OF NEGATE INCORRECT
1724
1725  004600  105100          NEG02:  COMB    R0              ;R0=377
1726  004602  105400                  NEGB    R0              ;R0=1
1727  004604  100403                  BMI     NEG03           ;CC=0001?
1728  004606  001402                  BEQ     NEG03
1729  004610  102401                  BVS     NEG03
1730  004612  103401                  BCS     NEG04
1731  004614                  NEG03:
1732  004614  104000                  EMT                     ;NEGB DID NOT SET CC'S CORRECTLY
1733  004616  005300          NEG04:  DEC     R0              ;TEST DATA RESULT
1734  004620  001401                  BEQ     TS60
1735  004622  104000                  EMT                     ;DATA RESULT OF NEGB INCORRECT
1736                          ;*****************************************************************************
```

```
                                        ;TEST 60        TEST MODE 1 USING NEGATE INST.
                                        ;*******************************************************************************
                                        TS60:
004624                                          CLR     R0              ;POINT TO LOC. 0
004624  005000                                  CLR     (R0)            ;CLEAR LOC. 0
004626  005010                                  INC     (R0)            ;LOC. 0=1
004630  005210                                  NEG     (R0)            ;TRY NEG. LOC. 0=-1
004632  005410                                  BPL     NEG10           ;CC=1001
004634  100003                                  BEQ     NEG10
004636  001402                                  BVS     NEG10
004640  102401                                  BCS     NEG11
004642  103401                          NEG10:
004644                                          EMT                     ;NEGATE DID NOT SET CC'S CORRECTLY
004644  104000
                                        NEG11:  INC     @#0             ;TEST DATA RESULT
004646  005237  000000                          BEQ     NEG12
004652  001401                                  EMT                     ;DATA RESULT OF NEGATE INCORRECT
004654  104000                          NEG12:  COMB    (R0)            ;LOC. 0=377
004656  105110                                  NEGB    (R0)            ;TRY NEGB LOC. 0=1
004660  105410                                  BMI     NEG13           ;CC=0001?
004662  100403                                  BEQ     NEG13
004664  001402                                  BVS     NEG13
004666  102401                                  BCS     NEG14
004670  103401                          NEG13:
004672                                          EMT                     ;NEGB DID NOT SET CC'S CORRECTLY
004672  104000                          NEG14:  DEC     @#0             ;TEST DATA RESULT
004674  005337  000000                          BEQ     TS61
004700  001401                                  EMT                     ;DATA RESULT OF NEGB INCORRECT
004702  104000                          ;*******************************************************************************
                                        ;TEST 61        TEST MODE 2 USING NEGATE INSTRUCTION
                                        ;*******************************************************************************
                                        TS61:
004704                                          CLR     R0              ;POINT TO LOC. 0
004704  005000                                  CLR     (R0)            ;CLEAR LOC. 0
004706  005010                                  INC     (R0)            ;LOC. 0=1
004710  005210                                  NEG     (R0)+           ;TRY NEG.: LOC. 0=-1
004712  005420                                  BPL     NEG20           ;CC=1001?
004714  100003                                  BEQ     NEG20
004716  001402                                  BVS     NEG20
004720  102401                                  BCS     NEG21
004722  103401                          NEG20:
004724                                          EMT                     ;NEGATE DID NOT SET CC'S CORRECTLY
004724  104000                          NEG21:  DECB    R0              ;R0=LOC. 0
004726  105300                                  DECB    R0
004730  105300                                  NEGB    (R0)+           ;BYTE 0=1   R0=1
004732  105420                                  NEGB    (R0)+           ;BYTE 1=1   R0=2
004734  105420                                  DECB    -(R0)           ;R0=1  LOC. 0=01
004736  105340                                  DEC     R0              ;R0=0
004740  005300                                  BEQ     NEG22
004742  001401                                  EMT                     ;REGISTER NOT INCREMENTED CORRECTLY
004744  104000                          NEG22:  DEC     @#0             ;LOC. 0=0
004746  005337  000000                          BEQ     TS67
004752  001401                                  EMT                     ;NEG BYTE INSTRUCTIONS FAILED
004754  104000
                                        ;*******************************************************************************
                                        ;
```

```
                        ;       THIS TEST VERIFIES MODE 3 SINGLE OPERAND INSTRUCTIONS.  IT
                        ;USES LOCATION 0 AS ITS TARGET DATA.  A TABLE LOCATED AT LOC. 400
                        ;THRU 402 IS USED TO SUPPLY THE ADDRESS OF LOCATION 0 TO THE
                        ;INSTRUCTIONS UNDER TEST.
                        ;       R0 IS SET TO 400, THE START OF THE ADDRESS TABLE, AND A CLR
                        ;INSTRUCTION IS EXECUTED WITH MODE 3 TO CLEAR LOC. 0.  THEN R0
                        ;IS DECREMENTED BY TWO AND TWO OTHER MODE 3 INSTRUCTIONS OPERATE ON
                        ;LOC. 0 TO VERIFY THE DATA RESULTS OF THE TEST.  THE PROPER INCREMENTING
                        ;OF THE REGISTER IS ALSO VERIFIED IN THIS MANNER.
                        ;       IF A FAILURE IS DETECTED BE SURE TO VERIFY THAT THE TABLE
                        ;(LOC. 400-402) HAS THE PROPER VALUES (0).
                        ;
                        ;*****************************************************************************
                        ;TEST 62        TEST MODE 3 USING SOP INST.
                        ;*****************************************************************************
004756                  TS62:
004756  005000          TS62:   CLR     R0              ;SET R0=400
004760  105100                  COMB    R0
004762  005200                  INC     R0
004764  005010                  CLR     (R0)            ;CLEAR LOC 400
004766  005030                  CLR     @(R0)+          ;TRY TO CLEAR LOC 0 USING MODE 3 ;R0=402
004770  001401                  BEQ     SOP3A
004772  104000                  EMT                     ;CLR DID NOT SET Z-BIT
004774  005300          SOP3A:  DEC     R0              ;RESET R0=400
004776  005300                  DEC     R0
005000  005130                  COM     @(R0)+          ;TRY TO COMPLEMENT LOC 0 OF MODE 3  ;R0=402
005002  100002                  BPL     SOP3B
005004  005230                  INC     @(R0)+          ;TRY TO INCREMENT LOC 0 W/MODE 3  ;R0=404
005006  001401                  BEQ     TS63
005010                  SOP3B:
005010  104000                  EMT                     ;CUMMULATIVE RESULT OF ABOVE INST FAILED
                        ;*****************************************************************************
                        ;
                        ;       THIS TEST VERIFIES MODE 3 SINGLE OPERAND BYTE INSTRUCTIONS
                        ;WHICH ADDRESS EVEN BYTES.  AGAIN, THE TARGET LOCATION 0 IS USED
                        ;AND THE SAME TABLE AT 400 IS EMPLOYED.
                        ;       AFTER POINTING R4 TO THE TABLE (400) AND SETTING LOCATION
                        ;0 TO -1, A CLRB INSTRUCTION IS USED TO CLEAR BYTE 0.
                        ;       SEVERAL OTHER MODE 3 INSTRUCTIONS ARE THEN USED WITH THE TABLE
                        ;TO VERIFY THE DATA RESULTS AND THE PROPER INCREMENTING OF THE REGISTER.
                        ;IF A FAILURE IS DETECTED, BE SURE THAT THE TABLE (LOCATION 400-402) HAS
                        ;THE PROPER VALUES (0).
                        ;
                        ;*****************************************************************************
                        ;TEST 63        TEST MODE 3 EVEN BYTE USING SOP INST.
                        ;*****************************************************************************
005012                  TS63:
005012  005004          TS63:   CLR     R4              ;SET R4=400
005014  105104                  COMB    R4
005016  005204                  INC     R4
005020  005000                  CLR     R0              ;INITIALIZE LOC. 0=-1
005022  005010                  CLR     (R0)
005024  005110                  COM     (R0)            ;LOC. 0=-1
005026  105034                  CLRB    @(R4)+          ;TRY TO CLEAR EVEN BYTE ;LOC. 0=177400  R4=402
005030  001401                  BEQ     SOPB3A
```

```
 1849  005032  104000                EMT                     ;CLRB DID NOT SET Z-BIT
 1850  005034  005304      SOPB3A:   DEC     R4              ;RESET POINTER  R4=400
 1851  005036  005304                DEC     R4
 1852  005040  005234                INC     @(R4)+          ;TRY INCREMENTING WORD  LOC.0=177401  R4=402
 1853  005042  100006                BPL     SOPB3B
 1854  005044  105434                NEGB    @(R4)+          ;TRY TO NEGATE EVEN BYTE ;LOC.0=-1 R4=404
 1855  005046  100004                BPL     SOPB3B
 1856  005050  005304                DEC     R4              ;R4=402
 1857  005052  005304                DEC     R4
 1858  005054  105234                INCB    @(R4)+          ;TRY TO INCREMENT EVEN BYTE ;LOC. 0=17400
 1859  005056  001401                BEQ     TS64
 1860  005060            SOPB3B:
 1861  005060  104000                EMT                     ;CUMMULATIVE RESULT OF ABOVE INST FAILED
 1862
 1863                    ;********************************************************************************** **
 1864                    ;
 1865                    ;       THIS TEST VERIFIES MODE 3 SINGLE OPERAND BYTE INSTRUCTIONS
 1866                    ;WHICH ADDRESS ODD BYTES.  THE TARGET IS BYTE 1.  A TABLE AT
 1867                    ;LOC. 400-406 IS USED.  R0 SERVES AS THE TABLE POINTER.
 1868                    ;       R0 IS INITIALIZED TO 400.  LOC. 0 IS SET TO -1 USING THE
 1869                    ;FIRST TWO TABLE ENTRIES.  A CLRB MODE 3 IS EXECUTED ON BYTE 1 USING
 1870                    ;TABLE ADDRESS AT 404.  R0 IS DECREMENTED TO 402 AND SEVERAL SOP
 1871                    ;MODE 3 INSTRUCTIONS ARE USED TO VERIFY DATA RESULTS AND PROPER
 1872                    ;REGISTER INCREMENTING.
 1873                    ;       THE TABLE (400-406) SHOULD CONTAIN 0,0,1,1 BEFORE AND
 1874                    ;AFTER THE TEST IS RUN.
 1875                    ;
 1876                    ;*********************************************************************************
 1877                    ;TEST 64        TEST MODE 3 ODD BYTE USING SOP INST.
 1878                    ;*********************************************************************************
 1879  005062            TS64:
 1880  005062  005000                CLR     R0              ;SET R0=400
 1881  005064  105100                COMB    R0
 1882  005066  005200                INC     R0
 1883  005070  005030                CLR     @(R0)+          ;INITIALIZE
 1884  005072  005130                COM     @(R0)+          ;LOC 0=-1 R0=404
 1885  005074  105030                CLRB    @(R0)+          ;TRY TO CLEAR ODD BYTE LOC. 0=377 R0=406
 1886  005076  001401                BEQ     SOPB3C
 1887  005100  104000                EMT                     ;CLRB DID NOT SET Z-BIT
 1888  005102  005300      SOPB3C:   DEC     R0              ;RESET R0=402
 1889  005104  005300                DEC     R0
 1890  005106  005300                DEC     R0              ;POINT TO EVEN BYTE ADDR.
 1891  005110  005300                DEC     R0
 1892  005112  005230                INC     @(R0)+          ;INCREMENT WORD LOC. 0=400 R0=404
 1893  005114  105430                NEGB    @(R0)+          ;TRY TO NEGATE ODD BYTE LOC. 0=177400 R0=406
 1894  005116  100002                BPL     SOPB3D
 1895  005120  105230                INCB    @(R0)+          ;TRY TO INCREMENT ODD BYTE LOC.0=0 R0=410
 1896  005122  001401                BEQ     TS65
 1897  005124            SOPB3D:
 1898  005124  104000                EMT                     ;CUMMULATIVE RESULT OF ABOVE INSTS FAILED
 1899                    ;*********************************************************************************
 1900                    ;TEST 65        TEST MODE 3 USING NEGATE INSTRUCTION
 1901                    ;*********************************************************************************
 1902  005126            TS65:
 1903  005126  005000                CLR     R0              ;R0=400
 1904  005130  105100                COMB    R0
```

```
1905  005132  005200                        INC     R0
1906  005134  005010                        CLR     (R0)            ;LOC. 400=0
1907  005136  005004                        CLR     R4              ;R4=0
1908  005140  005014                        CLR     (R4)            ;LOC. 0=0
1909  005142  005214                        INC     (R4)            ;LOC. 0=1
1910  005144  005430                        NEG     @(R0)+          ;TRY NEGATE   LOC. 0=-1  R0=402
1911  005146  100003                        BPL     NEG30           ;CC=1001?
1912  005150  001402                        BEQ     NEG30
1913  005152  102401                        BVS     NEG30
1914  005154  103401                        BCS     NEG31
1915  005156                        NEG30:
1916  005156  104000                        EMT                     ;NEG DID NOT SET CC'S CORRECTLY
1917  005160  005214                NEG31:  INC     (R4)            ;LOC. 0=0
1918  005162  001401                        BEQ     NEG32
1919  005164  104000                        EMT                     ;DATA RESULT OF NEG INCORRECT
1920  005166  105137  000001        NEG32:  COMB    @#1             ;LOC 0=177400
1921  005172  005237  000000                INC     @#0             ;LOC. 0=177401
1922  005176  105430                        NEGB    @(R0)+          ;TRY NEGB LOC. 0=177777  R0=404
1923  005200  100401                        BMI     NEG33
1924  005202  104000                        EMT                     ;NEGB FAILED WITH EVEN BYTE
1925  005204  105430                NEG33:  NEGB    @(R0)+          ;TRY NEGB  LOC.0=777  R0=406
1926  005206  100001                        BPL     NEG34
1927  005210  104000                        EMT                     ;NEGB FAILED WITH ODD BYTE
1928  005212  105137  000001        NEG34:  COMB    @#1             ;LOC. 0=177377
1929  005216  105237  000001                INCB    @#1             ;LOC. 0=177777
1930  005222  005214                        INC     (R4)            ;LOC. 0=0
1931  005224  001401                        BEQ     TS66
1932  005226  104000                        EMT                     ;DATA RESULT OF NEGB'S INCORRECT
1933
1934                                ;*****************************************************************************
1935                                ;
1936                                ;       THIS TEST VERIFIES MODE 4 SINGLE OPERAND INSTRUCTIONS.
1937                                ;R0 IS SET TO 400. A CLR INSTRUCTION IS EXECUTED IN MODE 4 TO CLEAR
1938                                ;LOC. 376. R0 IS RESET TO 400 AND A COM INSTRUCTION USING MODE 4
1939                                ;COMPLEMENTS LOC.376.
1940                                ;       TWO INC INSTRUCTIONS AND A MODE 4 INSTRUCTION ARE EXECUTED
1941                                ;TO COMPLETE THE TEST.
1942                                ;*****************************************************************************
1943                                ;TEST 66        TEST MODE 4 USING SOP INSTS
1944                                ;*****************************************************************************
1945  005230                        TS66:
1946  005230  005000                        CLR     R0              ;SET R0=400
1947  005232  105100                        COMB    R0
1948  005234  005200                        INC     R0
1949  005236  005040                        CLR     -(R0)           ;TRY TO CLEAR USING MODE 4
1950  005240  001401                        BEQ     SOP4A
1951  005242  104000                        EMT                     ;CLR DID NOT SET Z-BIT
1952  005244  005200                SOP4A:  INC     R0              ;RESET R0
1953  005246  005200                        INC     R0
1954  005250  005140                        COM     -(R0)           ;TRY TO COMPLEMENT USING MODE 4
1955  005252  100004                        BPL     SOP4B
1956  005254  005200                        INC     R0              ;MOVE POINTER
1957  005256  005200                        INC     R0
1958  005260  005240                        INC     -(R0)
1959  005262  001401                        BEQ     TS67
1960  005264                        SOP4B:
```

```
1961  005264  104000                  EMT                     ;CHECK CUMMULATIVE RESULT OF ABOVE INST.
1962
1963                                  ;*************************************************************************
1964                                  ;
1965                                  ;       THIS TEST VERIFIES MODE 5 SINGLE OPERAND INSTRUCTIONS.  IT
1966                                  ;USES LOCATION 0 AS ITS TARGET DATA.  A TABLE LOCATED AT LOC. 372
1967                                  ;THRU 374 IS USED TO SUPPLY THE ADDRESS OF LOCATION 0 TO THE
1968                                  ;INSTRUCTIONS UNDER TEST.
1969                                  ;       R0 IS SET TO 376, (THE START OF THE ADDRESS TABLE) +2,
1970                                  ;AND A CLR INSTRUCTION IS EXECUTED WITH MODE 3 TO CLEAR
1971                                  ;LOC. 0.  THEN R0 IS INCREMENTED BY TWO AND TWO OTHER MODE 3
1972                                  ;INSTRUCTIONS OPERATE ON LOC. 0 TO VERIFY THE DATA RESULTS OF
1973                                  ;THE TEST.  THE PROPER DECREMENTING OF THE REGISTER IS ALSO
1974                                  ;VERIFIED IN THIS MANNER.
1975                                  ;       IF A FAILURE IS DETECTED BE SURE TO VERIFY THAT THE TABLE
1976                                  ;(LOC. 372 THRU 374) HAS THE PROPER VALUES (0).
1977                                  ;
1978                                  ;*************************************************************************
1979                                  ;TEST 67        TEST MODE 5 USING SOP INSTS
1980                                  ;*************************************************************************
1981  005266                          TS67:
1982  005266  012700  000370                 MOV     #370,R0         ;CLEAR LOCATION 370-376
1983  005272  005020                          CLR     (R0)+           ;370
1984  005274  005020                          CLR     (R0)+           ;372
1985  005276  005020                          CLR     (R0)+           ;374
1986  005300  005010                          CLR     (R0)            ;376
1987  005302  005000                          CLR     R0              ;SET R0=376 (LOW BYTE)
1988  005304  005020                          CLR     (R0)+
1989  005306  105400                          NEGB    R0
1990  005310  005050                          CLR     @-(R0)          ;TRY TO CLEAR LOC 0 W/MODE 5
1991  005312  001401                          BEQ     SOP5A
1992  005314  104000                          EMT                     ;CLR DID NOT SET Z-BIT
1993  005316  005200                  SOP5A:  INC     R0              ;RESET R0
1994  005320  005200                          INC     R0
1995  005322  005150                          COM     @-(R0)          ;TRY TO COMPLEMENT LOC. 0 W/MODE 5
1996  005324  100002                          BPL     SOP5B
1997  005326  005250                          INC     @-(R0)          ;TRY TO INCREMENT LOC. 0 W/MODE 5
1998  005330  001401                          BEQ     TS70
1999  005332                          SOP5B:
2000  005332  104000                          EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INSTS
2001
2002                                  ;*************************************************************************
2003                                  ;
2004                                  ;       THIS TEST VERIFIES MODE 6 SINGLE OPERAND INSTRUCTIONS.  IT
2005                                  ;USES LOCATION 0 AS ITS TARGET DATA.  R0 IS SET TO 400 USING
2006                                  ;PREVIOUSLY TESTED INSTRUCTIONS AND A MODE 6 CLR INSTRUCTION IS
2007                                  ;EXECUTED ON LOC. 0 USING R0 AND A -400 OFFSET.  COM AND INC
2008                                  ;INSTRUCTIONS ARE THEN USED TO VERIFY THE DATA.
2009                                  ;
2010                                  ;*************************************************************************
2011                                  ;TEST 70        TEST MODE 6 USING SOP INSTS
2012                                  ;*************************************************************************
2013  005334                          TS70:
2014  005334  005000                          CLR     R0              ;SET R0=400
2015  005336  105100                          COMB    R0
2016  005340  005200                          INC     R0
```

```
2017  005342  005060  177400          CLR     -400(R0)        ;TRY TO CLEAR LOCATION 0 W/MODE 6
2018  005346  001401                  BEQ     SOP6A
2019  005350  104000                  EMT                     ;CLR DID NOT SET Z-BIT
2020  005352  005160  177400  SOP6A:  COM     -400(R0)        ;TRY TO COMPLEMENT LOCATION 0 W/MODE 6
2021  005356  100003                  BPL     SOP6B
2022  005360  005260  177400          INC     -400(R0)        ;TRY TO INCREMENT LOCATION 0 W/MODE 6
2023  005364  001401                  BEQ     TS71
2024  005366                  SOP6B:
2025  005366  104000                  EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INSTS
2026
2027                          ;*****************************************************************************
2028                          ;
2029                          ;       THIS TEST VERIFIES MODE 7 SINGLE OPERAND INSTRUCTIONS.  IT USES
2030                          ;THE POINTER TO LOC. 0 WHICH IS STORED AT LOC. 402.
2031                          ;       R0 IS SET TO 400 AND A MODE 7 CLR INSTRUCTION IS
2032                          ;EXECUTED WITH A +2 OFFSET TO CLEAR LOC. 0.
2033                          ;       SEVERAL OTHER MODE 7 INSTRUCTIONS ARE THEN USED ON THE COMMON
2034                          ;LOCATION TO VERIFY THE DATA RESULTS.
2035                          ;
2036                          ;*****************************************************************************
2037                          ;TEST 71        TEST MODE 7 USING SOP INST.
2038                          ;*****************************************************************************
2039  005370                  TS71:
2040  005370  005000                  CLR     R0              ;SET R0=400
2041  005372  105100                  COMB    R0
2042  005374  005200                  INC     R0
2043  005376  005210                  INC     (R0)            ;R0=1
2044  005400  005070  000002          CLR     @2(R0)          ;TRY TO CLEAR LOC. 0 W/MODE 7
2045  005404  001401                  BEQ     SOP7A
2046  005406  104000                  EMT                     ;CLR DID NOT SET Z-BIT
2047  005410  005170  000002  SOP7A:  COM     @2(R0)          ;TRY TO COMPLEMENT LOC. 0 W/MODE 7
2048  005414  100003                  BPL     SOP7B
2049  005416  005270  000002          INC     @2(R0)          ;TRY TO INCREMENT LOC. 0 W/MODE 7
2050  005422  001401                  BEQ     TS72
2051  005424                  SOP7B:
2052  005424  104000                  EMT                     ;TEST CUMMULATIVE RESULT OF ABOVE INSTS.
2053
2054                          ;*****************************************************************************
2055                          ;TEST 72        TEST MODE 4 WITH NEGATE INSTRUCTION
2056                          ;*****************************************************************************
2057  005426                  TS72:
2058  005426  005000                  CLR     R0
2059  005430  005010                  CLR     (R0)
2060  005432  005120                  COM     (R0)+           ;LOC. 0=177777,  R0=2
2061  005434  005440                  NEG     -(R0)           ;TRY NEGATE, LOC. 0=1
2062  005436  100403                  BMI     NEG40           ;CC=0001?
2063  005440  001402                  BEQ     NEG40
2064  005442  102401                  BVS     NEG40
2065  005444  103401                  BCS     NEG41
2066  005446                  NEG40:
2067  005446  104000                  EMT                     ;NEG DID NOT SET CC'S CORRECTLY
2068  005450  005400  NEG41:  NEG     R0              ;TST R0 WITH A NEG.
2069  005452  001401                  BEQ     NEG42
2070  005454  104000                  EMT                     ;R0 NOT DECREMENTED PROPERLY
2071  005456  005310  NEG42:  DEC     (R0)            ;TEST DTA RESULT OF NEG
2072  005460  001401                  BEQ     TS73
```

```
2073  005462  104000                  EMT                     ;DATA RESULT OF NEG INCORRECT
2074                          ;*****************************************************************************
2075                          ;TEST 73        TEST MODE 5 WITH NEGATE INSTRUCTION
2076                          ;*****************************************************************************
2077  005464                  TS73:
2078  005464  005000                  CLR     R0              ;R0=0
2079  005466  005010                  CLR     (R0)            ;LOC. 0=0
2080  005470  105100                  COMB    R0              ;R0=377
2081  005472  005200                  INC     R0              ;R0=400
2082  005474  005010                  CLR     (R0)            ;SET 400 = 0
2083  005476  005004                  CLR     R4              ;R4=0
2084  005500  005314                  DEC     (R4)            ;LOC. 0=177777
2085  005502  005450                  NEG     @-(R0)          ;TRY NEGATE:  LOC. 0=1
2086  005504  100403                  BMI     NEG50           ;CC=0001?
2087  005506  001402                  BEQ     NEG50
2088  005510  102401                  BVS     NEG50
2089  005512  103401                  BCS     NEG51
2090  005514                  NEG50:
2091  005514  104000                  EMT                     ;NEG DID NOT SET CC'S CORRECTLY
2092  005516  005314          NEG51:  DEC     (R4)
2093  005520  001401                  BEQ     NEG52
2094  005522  104000                  EMT                     ;DATA RESULT OF NEG INCORRECT
2095  005524  105100          NEG52:  COMB    R0
2096  005526  005300                  DEC     R0
2097  005530  001401                  BEQ     TS74
2098  005532  104000                  EMT                     ;REGISTER NOT DECREMENTED PROPERLY
2099                          ;*****************************************************************************
2100                          ;TEST 74        TEST MODE 6 WITH NEGATE
2101                          ;*****************************************************************************
2102  005534                  TS74:
2103  005534  005000                  CLR     R0              ;R0=0
2104  005536  005004                  CLR     R4              ;R4=0
2105  005540  105100                  COMB    R0              ;R0=377
2106  005542  005014                  CLR     (R4)            ;LOC. 0=0
2107  005544  105024                  CLRB    (R4)+           ;LOC. 0=177777,  R4=1
2108  005546  105114                  COMB    (R4)            ;LOC. 0=177400
2109  005550  005460  177401          NEG     -377(R0)        ;LOC. 0=400
2110  005554  100403                  BMI     NEG60           ;CC=0001
2111  005556  001402                  BEQ     NEG60
2112  005560  102401                  BVS     NEG60
2113  005562  103401                  BCS     NEG61
2114  005564                  NEG60:
2115  005564  104000                  EMT                     ;NEG DID NOT SET CC'S CORRECTLY
2116  005566  105314          NEG61:  DECB    (R4)
2117  005570  001401                  BEQ     TS75
2118  005572  104000                  EMT                     ;DATA RESULT OF NEG INCORRECT
2119                          ;*****************************************************************************
2120                          ;TEST 75        TEST MODE 7 W/ NEGATE
2121                          ;*****************************************************************************
2122  005574                  TS75:
2123  005574  005000                  CLR     R0              ;R0=0
2124  005576  005010                  CLR     (R0)            ;LOC. 0=0
2125  005600  005110                  COM     (R0)            ;LOC. 0=177777
2126  005602  105100                  COMB    R0              ;R0=377
2127  005604  105470  000005          NEGB    @5(R0)          ;R0+5=404,  404=1,  LOC. 0=777
2128  005610  100403                  BMI     NEG70           ;CC=0001?
```

```
2129  005612  001402                  BEQ     NEG70
2130  005614  102401                  BVS     NEG70
2131  005616  103401                  BCS     NEG71
2132  005620                  NEG70:
2133  005620  104000                  EMT                     ;NEG DID NOT SET CC'S CORRECTLY
2134  005622  105100          NEG71:  COMB    R0              ;R0=0
2135  005624  105120                  COMB    (R0)+           ;LOC. 0=400,  R0=1
2136  005626  105310                  DECB    (R0)            ;LOC. 0=0
2137  005630  005467  172144          NEG     0               ;USE NEG MODE 67 TO TST FOR ZERO
2138  005634  001401                  BEQ     TS76
2139  005636  104000                  EMT                     ;DATA RESULT OF NEG WAS INCORRECT
2140
2141                                  ;*************************************************************************
2142                                  ;
2143                                  ;       THIS TEST VERIFIES PROGRAM COUNTER ADDRESSING WITH SOP
2144                                  ;INSTRUCTIONS.  CLR MODE 77 IS USED TO CLEAR THE LOCATION FOLLOWING THE
2145                                  ;INSTRUCTION (SOPX).  THEN SINGLE OPERAND INSTRUCTIONS WITH MODES 37, 67, AND
2146                                  ;77, USING INDIRECT POINTER SOPXAD ARE USED TO VERIFY THE DATA RESULTS
2147                                  ;OF THESE INSTRUCTIONS.
2148                                  ;
2149                                  ;*************************************************************************
2150                                  ;TEST 76        TEST SOP INSTRUCTIONS MODES 2,3,6,7 WITH REGISTER 7
2151                                  ;*************************************************************************
2152  005640                  TS76:
2153  005640  005027                  CLR     (R7)+           ;CLEAR NEXT LOCATION: (SOPX)
2154  005642  177777          SOPX:   -1                      ;USE MODE 27
2155  005644  001401                  BEQ     SOPA
2156  005646  104000                  EMT                     ;CLR DID NOT SET Z-BIT
2157  005650  005237  005642  SOPA:   INC     @#SOPX          ;INC SOPX W/MODE 37
2158  005654  005467  177762          NEG     SOPX            ;NEGATE SOPX W/MODE 67
2159  005660  100003                  BPL     SOPB
2160  005662  005277  000004          INC     @SOPXAD         ;INC SOPX W/MODE 77
2161  005666  001402                  BEQ     TS77
2162  005670                  SOPB:
2163  005670  104000                  EMT                     ;INC DID NOT SET Z-BIT
2164  005672  005642          SOPXAD: SOPX                    ;INDIRECT ADDRESS OF SOPX
2165
2166                                  ;*************************************************************************
2167                                  ;
2168                                  ;       THIS TEST VERIFIES SINGLE OPERAND NON-MODIFYING INSTRUCTIONS
2169                                  ;USING MODE 0.  R0 IS SET TO ZERO AND THE CONDITION CODES ARE SET
2170                                  ;TO THE COMPLEMENT OF THAT EXPECTED BY THE INSTRUCTION.  A TST INSTRUCTION
2171                                  ;IS EXECUTED AND CONDITIONAL BRANCHES ARE USED TO TEST THE CONDITION
2172                                  ;CODES.
2173                                  ;
2174                                  ;*************************************************************************
2175                                  ;TEST 77        TEST MODE 0 SOP NON-MODIFYING
2176                                  ;*************************************************************************
2177  005674                  TS77:
2178  005674  005000                  CLR     R0              ;INITIALIZE R0=0
2179  005676  000277                  SCC                     ;SET CC=1011
2180  005700  000244                  CLZ
2181  005702  005700                  TST     R0              ;TRY TST W/ MODE 0
2182  005704  102403                  BVS     SNM0A           ;CHECK THAT CC=0100
2183  005706  100402                  BMI     SNM0A
2184  005710  103401                  BCS     SNM0A
```

```
T77     TEST MODE 0 SOP NON-MODIFYING

2185  005712  001401                BEQ     TS100
2186  005714                  SNM0A:
2187  005714  104000                EMT                     ;CONDITION CODES NOT SET PROPERLY
2188
2189                          ;*****************************************************************************
2190                          ;
2191                          ;       THIS TEST VERIFIES SINGLE OPERAND NON-MODIFYING BYTE INSTRUCTIONS WITH MODE 0.
2192                          ;R0 IS SET TO 377 AND COMPLEMENT OF THE EXPECTED CONDITION CODES
2193                          ;IS LOADED IN PSW.  A TSTB INSTRUCTION IS EXECUTED AND THE RESULTS
2194                          ;ARE CHECKED WITH SEVERAL CONDITIONAL BRANCH INSTRUCTIONS.
2195                          ;       THIS VERIFIES THAT THE PROPER BYTE WAS TESTED.
2196                          ;
2197                          ;*****************************************************************************
2198                          ;TEST 100       TEST MODE 0 EVEN BYTE W/ SOP NON-MODIFYING
2199                          ;*****************************************************************************
2200  005716                  TS100:
2201  005716  005000                CLR     R0              ;INITIALIZE
2202  005720  105100                COMB    R0              ;R0=377
2203  005722  000277                SCC                     ;SET CC=0111
2204  005724  000250                CLN
2205  005726  105700                TSTB    R0              ;TRY TST EVEN BYTE
2206  005730  102402                BVS     SNMB0A          ;CHECK CC=1000
2207  005732  101401                BLOS    SNMB0A
2208  005734  100401                BMI     TS101
2209  005736                  SNMB0A:
2210  005736  104000                EMT                     ;CONDITION CODES NOT SET PROPERLY
2211
2212                          ;*****************************************************************************
2213                          ;
2214                          ;       THIS TEST VERIFIES SINGLE OPERAND INSTRUCTIONS WITH MODE 1.
2215                          ;R0 IS USED TO POINT TO AND CLEAR LOC. 0.  THE COMPLEMENT OF THE
2216                          ;EXPECTED CONDITION CODES ARE LOADED IN THE PSW.  A TST INSTRUCTION
2217                          ;IS THEN EXECUTED ON LOC. 0 USING R0 AND CONDITIONAL BRANCHES TEST
2218                          ;THE RESULTS.
2219                          ;
2220                          ;*****************************************************************************
2221                          ;TEST 101       TEST MODE 1 SOP NON-MODIFYING
2222                          ;*****************************************************************************
2223  005740                  TS101:
2224  005740  005000                CLR     R0              ;POINT TO LOC 0
2225  005742  005010                CLR     (R0)            ;CLEAR LOC 0
2226  005744  000277                SCC                     ;INITIALIZE
2227  005746  000244                CLZ                     ;CC=1011
2228  005750  005710                TST     (R0)            ;TRY TST W/ MODE 1
2229  005752  102403                BVS     SNM1A           ;CHECK CC=0100
2230  005754  103402                BCS     SNM1A
2231  005756  100401                BMI     SNM1A
2232  005760  001401                BEQ     TS102
2233  005762                  SNM1A:
2234  005762  104000                EMT                     ;CC'S NOT SET PROPERLY
2235
2236                          ;*****************************************************************************
2237                          ;
2238                          ;       THIS TEST SETS LOCATION 0 TO 377 AND THEN USES R0 TO TEST
2239                          ;THE EVEN BYTE AND THE ODD BYTE USING SOP BYTE INSTRUCTIONS WITH MODE 1.
2240                          ;AGAIN, CONDITIONAL BRANCHES ARE USED TO VERIFY THE SETTING OF THE
```

```
                                ;PROPER CONDITION CODE BITS.
                                ;
                                ;*********************************************************************************
                                ;TEST 102       TEST MODE 1 BYTE INST. NON-MODIFYING
                                ;*********************************************************************************
005764                          TS102:
005764  005000                          CLR     R0              ;POINT TO LOC 0
005766  005010                          CLR     (R0)            ;CLEAR LOC 0
005770  105110                          COMB    (R0)            ;COMPLEMENT BYTE 0
005772  000277                          SCC                     ;SET CC=0111
005774  000250                          CLN
005776  105710                          TSTB    (R0)            ;TRY TST ON EVEN BYTE
006000  102402                          BVS     SNMB1A
006002  101401                          BLOS    SNMB1A
006004  100401                          BMI     SNMB1B
006006                          SNMB1A:
006006  104000                          EMT                     ;CC'S NOT CORRECT
006010  005000                  SNMB1B: CLR     R0
006012  005200                          INC     R0
006014  000277                          SCC                     ;SET CC=1011
006016  000244                          CLZ
006020  105710                          TSTB    (R0)            ;TRY TO TST AN ODD BYTE
006022  102403                          BVS     SNMB1C          ;CHECK CC=0100
006024  103402                          BCS     SNMB1C
006026  100401                          BMI     SNMB1C
006030  001401                          BEQ     TS103
006032                          SNMB1C:
006032  104000                          EMT                     ;CC'S NOT CORRECT
                                ;
                                ;*********************************************************************************
                                ;
                                ;       THIS TEST VERIFIES THE SINGLE-OPERAND NON-MODIFYING INSTRUCTIONS
                                ;USING MODE 2.  IT USES THE IDENTICAL PROCEDURE EMPLOYED IN THE
                                ;MODE 1 TESTS.  ADDITIONALLY, THE REGISTER IS CHECKED TO ASSURE THAT
                                ;IT IS INCREMENTED PROPERLY.
                                ;
                                ;*********************************************************************************
                                ;TEST 103       TEST MODE 2 WITH SOP NON-MODIFYING
                                ;*********************************************************************************
006034                          TS103:
006034  005000                          CLR     R0              ;INITIALIZE R0=0
006036  005010                          CLR     (R0)            ;CLEAR LOC 0
006040  000277                          SCC                     ;SET CC=1011
006042  000244                          CLZ
006044  005720                          TST     (R0)+           ;TRY TST W/ MODE 2
006046  102403                          BVS     SNM2A           ;CHECK CC=0100
006050  103402                          BCS     SNM2A
006052  100401                          BMI     SNM2A
006054  001401                          BEQ     SNM2B
006056                          SNM2A:
006056  104000                          EMT                     ;CC'S NOT CORRECT
006060  005300                  SNM2B:  DEC     R0              ;RESET R0
006062  005300                          DEC     R0
006064  001401                          BEQ     TS104
006066  104000                          EMT                     ;MODE 2 DID NOT INC REQ CORRECTLY
```

```
                                ;*******************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 2 SINGLE OPERAND NON-MODIFYING BYTE
                                ;INSTRUCTIONS IT USES R0 TO POINT TO LOC. 0.  WITH LOCATION 0
                                ;SET TO 377, THE EVEN AND ODD BYTE IS TESTED WITH TSTB INSTRUCTIONS
                                ;TO VERIFY THE CORRECT CC ARE SET.  THE REGISTER IS CHECKED FOR
                                ;PROPER INCREMENTING.
                                ;
                                ;*******************************************************************************
                                ;TEST 104        TEST MODE 2 - BYTE W/ SOP NON-MODIFYING
                                ;*******************************************************************************
006070                          TS104:
006070  005000                          CLR     R0              ;CLEAR R0
006072  005010                          CLR     (R0)            ;CLEAR LOC 0
006074  105110                          COMB    (R0)            ;SET LOC 0=377
006076  000277                          SCC                     ;SET CC=0111
006100  000250                          CLN
006102  105720                          TSTB    (R0)+           ;TRY TST OF EVEN BYTE
006104  102402                          BVS     SNMB2A
006106  101401                          BLOS    SNMB2A
006110  100401                          BMI     SNMB2B
006112                          SNMB2A:
006112  104000                          EMT                     ;CC'S NOT SET CORRECTLY
006114  005300                  SNMB2B: DEC     R0              ;DECREMENT R0
006116  001401                          BEQ     SNMB2C
006120  104000                          EMT                     ;MODE 2 DID NOT INC REG CORRECTLY
006122  005200                  SNMB2C: INC     R0              ;POINT TO ODD BYTE
006124  000277                          SCC                     ;SET CC=1011
006126  000244                          CLZ
006130  105720                          TSTB    (R0)+           ;TRY TST OF ODD BYTE
006132  102403                          BVS     SNMB2D          ;CHECK CC'S=0100
006134  103402                          BCS     SNMB2D
006136  100401                          BMI     SNMB2D
006140  001401                          BEQ     SNMB2E
006142                          SNMB2D:
006142  104000                          EMT                     ;CC'S NOT CORRECT
006144  005300                  SNMB2E: DEC     R0
006146  005300                          DEC     R0
006150  001401                          BEQ     TS105
006152  104000                          EMT                     ;R0 DID NOT INCREMENT PROPERLY

                                ;*******************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 3 SINGLE OPERAND NON-MODIFYING INSTRUCTIONS.
                                ;A POINTER IN A TABLE AT LOC. 376 IS USED TO TEST LOCATION 0.
                                ;THE CC'S AND THE REGISTER ARE CHECKED FOLLOWING THE
                                ;TST MODE 3 INSTRUCTION.
                                ;
                                ;*******************************************************************************
                                ;TEST 105        TEST MODE 3 W/ SOP NON-MODIFYING INSTS
                                ;*******************************************************************************
006154                          TS105:
006154  005000                          CLR     R0              ;R0=0
006156  005010                          CLR     (R0)            ;CLEAR LOC 0
006160  105100                          COMB    R0              ;R0=376
006162  005300                          DEC     R0
```

```
                        SCC                     ;SET CC=1011
                        CLZ
                        TST     @(R0)+          ;TRY TST W/ MODE 3
                        BVS     SNM3A           ;CHECK CC=0100
                        BCS     SNM3A
                        BMI     SNM3A
                        BEQ     SNM3B
                SNM3A:
                        EMT                     ;CC'S NOT CORRECT
                SNM3B:  DEC     R0              ;R0=377
                        COMB    R0              ;R0=0
                        BEQ     TS106
                        EMT                     ;MODE 3 DID NOT INC REG CORRECTLY

                ;*******************************************************************************
                ;
                ;       THIS TEST VERIFIES SOP NON-MODIFYING BYTE INSTRUCTIONS MODE 3
                ;LOC. 0 IS SET TO 377.  TABLE AT LOC. 402-404 IS USED TO TEST
                ;BYTE 0 AND BYTE 1.  THE REGISTER IS CHECKED FOR PROPER INCREMENTING AND
                ;THE CC'S ARE VERIFIED.
                ;       THE TABLE AT LOC. 402-404 SHOULD CONTAIN 0 AND 1 BEFORE AND
                ;AFTER THE TEST IS RUN.
                ;
                ;*******************************************************************************
                ;TEST 106       TEST MODE 3 - BYTES W/ SOP NON-MODIFYING INSTS.
                ;*******************************************************************************
                TS106:
006214                  CLR     R0              ;R0=0
006216  005010          CLR     (R0)            ;CLEAR LOC 0
006220  105110          COMB    (R0)            ;LOC. 0 =377
006222  105100          COMB    R0
006224  005200          INC     R0
006226  005720          TST     (R0)+           ;R0=402
006230  000277          SCC                     ;CC=0111
006232  000250          CLN
006234  105730          TSTB    @(R0)+          ;TRY TST OF EVEN BYTE
006236  102402          BVS     SNMB3A          ;CHECK CC=1000
006240  101401          BLOS    SNMB3A
006242  100401          BMI     SNMB3B
006244                  SNMB3A:
006244  104000                  EMT             ;CC'S NOT CORRECT
006246  000277          SNMB3B: SCC             ;SET CC=1011
006250  000244                  CLZ
006252  105730                  TSTB    @(R0)+  ;TRY TST OF ODD BYTE
006254  102403                  BVS     SNMB3C  ;CHECK CC=0100
006256  103402                  BCS     SNMB3C
006260  100401                  BMI     SNMB3C
006262  001401                  BEQ     SNMB3D
006264                  SNMB3C:
006264  104000                  EMT             ;CC'S NOT CORRECT
006266  005720          SNMB3D: TST     (R0)+   ;R0=410
006270  005710                  TST     (R0)
006272  100401                  BMI     TS107
006274  104000                  EMT             ;TSTB DID NOT INCREMENT R0 CORRETCLY
                ;*******************************************************************************
                ;
```

```
                                ;       THIS TEST VERIFIES MODE 4 SOP NON-MODIFYING INSTRUCTIONS.
                                ;LOC. 0 IS SET TO -1 AND THE CC'S ARE SET TO THE COMPLEMENT OF THE
                                ;EXPECTED RESULTS.  R0 AND SET TO 2 AND A TST MODE 4 IS EXECUTED.
                                ;THE CC'S ARE CHECKED WITH CONDITIONAL BRANCH INSTRUCTIONS AND THE REGISTER
                                ;IS CHECKED FOR PROPER DECREMENTING.
                                ;
                                ;*****************************************************************************
                                ;TEST 107       TEST MODE 4 W/ SOP NON-MODIFYING INSTS
                                ;*****************************************************************************
006276                          TS107:
006276  005000                          CLR     R0              ;R0=0
006300  005010                          CLR     (R0)            ;LOC 0=0
006302  005120                          COM     (R0)+           ;LOC 0=-1
006304  000277                          SCC                     ;SET CC=1011
006306  000244                          CLZ
006310  005740                          TST     -(R0)           ;TRY TST W/ MODE 4
006312  102402                          BVS     SNM4A           ;CHECK CC=0100
006314  101401                          BLOS    SNM4A
006316  100401                          BMI     SNM4B
006320                          SNM4A:
006320  104000                          EMT                     ;CC'S NOT CORRECT
006322  005700                  SNM4B:  TST     R0
006324  001401                          BEQ     TS110
006326  104000                          EMT                     ;TST MODE 4 DID NOT DEC R0 CORRECTLY
                                ;
                                ;*****************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 5 SOP NON-MODIFYING INSTRUCTIONS.
                                ;IT USES A POINTER AT LOC. 376 TO TEST LOC. 0.  R0 IS SET
                                ;TO 400, A TST MODE 5 INSTRUCTION IS EXECUTED AND THE CC'S CHECKED.
                                ;R0 IS CHECKED TO INSURE PROPER DECREMENTING.
                                ;
                                ;*****************************************************************************
                                ;TEST 110       TEST MODE 5 W/ SOP NON-MODIFYING INSTS
                                ;*****************************************************************************
006330                          TS110:
006330  005000                          CLR     R0              ;R0=0
006332  005010                          CLR     (R0)            ;LOC 0=0
006334  005110                          COM     (R0)            ;LOC 0=-1
006336  105100                          COMB    R0              ;R0=377
006340  005200                          INC     R0              ;R0=400
006342  000277                          SCC                     ;SET CC=0111
006344  000250                          CLN
006346  005750                          TST     @-(R0)          ;TRY TST W/ MODE 5
006350  102402                          BVS     SNM5A           ;CHECK CC=1000
006352  101401                          BLOS    SNM5A
006354  100401                          BMI     SNM5B
006356                          SNM5A:
006356  104000                          EMT                     ;CC'S NOT SET PROPERLY
006360  005200                  SNM5B:  INC     R0              ;R0=377
006362  105100                          COMB    R0              ;R0=0
006364  001401                          BEQ     TS111
006366  104000                          EMT                     ;MODE 5 DID NOT DEC R0 CORRECTLY
                                ;
                                ;*****************************************************************************
                                ;
```

```
                                ;       THIS TEST VERIFIES MODE 6 SOP NON-MODIFYING INSTRUCTIONS.
                                ;R0 IS SET TO 377 AND A MODE 6 TST INSTRUCTION IS EXECUTED
                                ;USING R0 AND AN OFFSET OF -377.  THE CC'S ARE CHECKED AS WELL
                                ;AS R0 TO INSURE IT WAS NOT ALTERED.
                                ;
                                ;*********************************************************************************
                                ;TEST 111       TEST MODE 6 W/ SOP NON-MODIFYING INSTS
                                ;*********************************************************************************
006370                          TS111:
006370  005000                        CLR     R0              ;R0=0
006372  005010                        CLR     (R0)            ;LOC 0=0
006374  005110                        COM     (R0)            ;LOC 0=-1
006376  105100                        COMB    R0              ;R0=377
006400  000277                        SCC                     ;SET CC=0111
006402  000250                        CLA
006404  005760  177401                TST     -377(R0)        ;TRY TST W/ MODE 6
006410  102402                        BVS     SNM6A           ;CHECK CC=1000
006412  101401                        BLOS    SNM6A
006414  100401                        BMI     SNM6B
006416                          SNM6A:
006416  104000                        EMT                     ;CC'S INCORRECT
006420  105100                  SNM6B:COMB    R0              ;R0=0
006422  001401                        BEQ     TS'12
006424  104000                        EMT                     ;TST MODE 6 INCORRECTLY CHANGED R0
```

```
                        ;*****************************************************************************
                        ;
                        ;       THIS TEST VERIFIES MODE 7 SOP NON-MODIFYING INSTRUCTIONS.
                        ;IT USES A POINTER TO LOC. 0 STORED AT LOC. 400 TO TST LOC. 0.
                        ;R0 IS SET TO 377 AND LOC. 0 IS TESTED THRU THE POINTER AT 400 USING
                        ;R0 AND AN OFFSET OF 1.
                        ;
                        ;*****************************************************************************
                        ;TEST 112       TEST MODE 7 W/ SOP NON-MODIFYING INSTS.
                        ;*****************************************************************************
006426                  TS112:
006426  005000                  CLR     R0              ;R0=0
006430  005010                  CLR     (R0)            ;LOC 0=0
006432  005110                  COM     (R0)            ;LOC 0=-1
006434  105100                  COMB    R0              ;R0=377
006436  000277                  SCC                     ;CC=0111
006440  000250                  CLN
006442  005770  000001          TST     @1(R0)          ;TRY TST W/ MODE 7
006446  102402                  BVS     SNM7A           ;CHECK CC=1000
006450  101401                  BLOS    SNM7A
006452  100401                  BMI     SNM7B
006454                  SNM7A:
006454  104000                  EMT                     ;CC'S NOT CORRECT
006456  105100          SNM7B:  COMB    R0              ;R0=0
006460  001401                  BEQ     TS113
006462  104000                  EMT                     ;TST MODE 7 INCORRECTLY CHANGED R0

                        ;*****************************************************************************
                        ;
                        ;       THIS TEST VERIFIES MODE 0 DOUBLE OPERAND INSTRUCTIONS.  IT SETS
                        ;DATA IN R0 AND R4 AND USES THE ADD INSTRUCTION TO TEST THE DOP
                        ;MICROCODE.
                        ;
                        ;*****************************************************************************
                        ;TEST 113       TEST MODE 0 DOUBLE-OPERAND (DOP) INSTS.
                        ;*****************************************************************************
006464                  TS113:
006464  005000                  CLR     R0              ;R0=0
006466  005100                  COM     R0              ;R0=-1
006470  005004                  CLR     R4              ;R4=0
006472  060004                  ADD     R0,R4           ;TRY ADD: R4=-1
006474  005204                  INC     R4              ;R4=0
006476  001401                  BEQ     TS114
006500  104000                  EMT                     ;ADD INST. FAILED W/ MODE 0

                        ;*****************************************************************************
                        ;
                        ;       THIS TEST VERIFIES THE MOVE INSTRUCTION WITH MODE 0 TO MODE 0.
                        ;
                        ;*****************************************************************************
                        ;TEST 114       MOV MODE 0 TO MODE 0
                        ;*****************************************************************************
006502                  TS114:
006502  005000                  CLR     R0              ;R0=0
006504  005004                  CLR     R4              ;R4=0
```

```
2545  006506  005100                  COM     R0              ;R0=-1
2546  006510  010004                  MOV     R0,R4           ;TRY MOVE -1 TO R4
2547  006512  005204                  INC     R4              ;INC R4
2548  006514  001401                  BEQ     TS115
2549  006516  104000                  EMT                     ;MOVE FAILED MODE 0 TO MODE 0
2550
2551                            ;*****************************************************************************
2552                            ;
2553                            ;       THIS TEST VERIFIES THE SUBTRACT INSTRUCTION WITH MODE 0,0.
2554                            ;
2555                            ;*****************************************************************************
2556                            ;TEST 115       TEST SUB MODE 0,0
2557                            ;*****************************************************************************
2558  006520                    TS115:
2559  006520  005000                  CLR     R0              ;R0=0
2560  006522  005004                  CLR     R4              ;R4=0
2561  006524  005204                  INC     R4              ;R4=1
2562  006526  160400                  SUB     R4,R0           ;TRY SUB 0,0   R0=-1
2563  006530  100003                  BPL     SUB0            ;CC=1001
2564  006532  001402                  BEQ     SUB0
2565  006534  102401                  BVS     SUB0
2566  006536  103401                  BCS     SUB0A
2567  006540                    SUB0:
2568  006540  104000                  EMT                     ;CONDITION CODE FAILED ON SUB
2569  006542  005200            SUB0A:  INC     R0
2570  006544  001401                  BEQ     TS116
2571  006546  104000                  EMT                     ;DATA RESULT OF SUB FAILED
2572
2573                            ;*****************************************************************************
2574                            ;
2575                            ;       THIS TEST QUICKLY VERIFIES THE REMAINING DOP MODIFYING INSTRUCTIONS
2576                            ;WITH MODE 0,0 TO PROVIDE A BASELINE FOR SUBSEQUENT TESTS.
2577                            ;SINGLE OPERAND INSTRUCTIONS ARE USED TO SET UP DATA IN R0 AND R4
2578                            ;BEFORE EACH OF THE SEVERAL DOP MODIFYING INSTRUCTIONS ARE USED AND
2579                            ;VERIFIED.
2580                            ;
2581                            ;*****************************************************************************
2582                            ;TEST 116       TEST ALL THE DOP INSTRUCTIONS W/ SOURCE MODE 0,0
2583                            ;*****************************************************************************
2584  006550                    TS116:
2585  006550  005000                  CLR     R0              ;R0=0
2586  006552  010004                  MOV     R0,R4           ;TRY MOVE MODE 0,0
2587  006554  001401                  BEQ     DOP0A
2588  006556  104000                  EMT                     ;Z-BIT NOT SET
2589  006560  005200            DOP0A:  INC     R0              ;R0=1
2590  006562  005100                  COM     R0              ;R0=177776
2591  006564  005104                  COM     R4              ;R4=177777
2592  006566  040004                  BIC     R0,R4           ;TRY BIC: R4=1
2593  006570  005304                  DEC     R4              ;R4=0
2594  006572  001401                  BEQ     DOP0B
2595  006574  104000                  EMT                     ;BIC CLEAR RESULT INCORRECT
2596  006576  050004            DOP0B:  BIS     R0,R4           ;TRY BIS: R4=177777
2597  006600  005204                  INC     R4
2598  006602  005204                  INC     R4              ;R4=0
2599  006604  001401                  BEQ     DOP0C
2600  006606  104000                  EMT                     ;RESULT OF BIS INCORRECT
```

```
 2601  006610  005000                DOP0C:  CLR     R0              ;R0=0
 2602  006612  105100                        COMB    R0              ;R0=377
 2603  006614  005004                        CLR     R4              ;R4=0
 2604  006616  005104                        COM     R4              ;R4=177777
 2605  006620  040004                        BIC     R0,R4           ;R4=177400
 2606  006622  060004                        ADD     R0,R4           ;TRY ADD: R4=177777
 2607  006624  005204                        INC     R4              ;R4=0
 2608  006626  001401                        BEQ     DOP0D
 2609  006630  104000                        EMT                     ;RESULT OF ADD INCORRECT
 2610  006632  160004                DOP0D:  SUB     R0,R4           ;177401=R4
 2611  006634  105404                        NEGB    R4              ;R4=177777
 2612  006636  005204                        INC     R4              ;RD=0
 2613  006640  001401                        BEQ     TS117
 2614  006642  104000                        EMT                     ;RESULT OF SUB INCORRECT
 2615
 2616                                ;*******************************************************************************
 2617                                ;
 2618                                ;       THIS TEST VERIFIES MODE 0,X DOUBLE OPERAND INSTRUCTIONS.  IT SETS
 2619                                ;DATA IN R0 AND LOCATION 0 AND OPERATES UPON IT USING DOP INSTRUCTIONS.
 2620                                ;
 2621                                ;*******************************************************************************
 2622                                ;TEST 117       TEST MODE 0,X DOUBLE-OPERAND INSTRUCTIONS
 2623                                ;*******************************************************************************
 2624  006644                        TS117:
 2625  006644  005000                        CLR     R0              ;R0=0
 2626  006646  005010                        CLR     (R0)            ;LOC. 0=0
 2627  006650  105110                        COMB    (R0)            ;LOC. 0=377
 2628  006652  005220                        INC     (R0)+           ;LOC. 0=400   R0=2
 2629  006654  005400                        NEG     R0              ;R0=-2
 2630  006656  060037  000000                ADD     R0,@#0          ;TRY ADD 0,3;  LOC. 0=376
 2631  006662  100403                        BMI     DOP03A          ;CC=0001?
 2632  006664  001402                        BEQ     DOP03A
 2633  006666  102401                        BVS     DOP03A
 2634  006670  103401                        BCS     DOP03B
 2635  006672                        DOP03A:
 2636  006672  104000                        EMT                     ;CC'S NOT SET CORRECTLY
 2637  006674  105137  000000        DOP03B: COMB    @#0             ;LOC. 0=1
 2638  006700  005337  000000                DEC     @#0             ;LOC. 0=0
 2639  006704  001401                        BEQ     TS120
 2640  006706  104000                        EMT                     ;DATA RESULT INCORRECT
 2641                                ;*******************************************************************************
 2642                                ;
 2643                                ;       THIS TEST VERIFIES MODE 0,0 DOP NON-MODIFYING INSTRUCTIONS.
 2644                                ;R0 AND R4 ARE PRESET TO 0 AND 1 RESPECTIVELY.  COMPARE INSTRUCTIONS ARE
 2645                                ;THEN EXECUTED AND CHECKED.  FIRST R4 IS COMPARED TO R0 THEN R0 TO R4.
 2646                                ;
 2647                                ;*******************************************************************************
 2648                                ;TEST 120       TEST DOP NON-MODIFYING INST. W/ SOURCE MODE 0,0
 2649                                ;*******************************************************************************
 2650  006710                        TS120:
 2651  006710  005000                        CLR     R0              ;R0=0
 2652  006712  005004                        CLR     R4              ;R4=0
 2653  006714  005204                        INC     R4              ;R4=1
 2654  006716  020400                        CMP     R4,R0           ;TRY COMPARE R4 TO R0
 2655  006720  003001                        BGT     DNM1
 2656  006722  104000                        EMT                     ;CC'S NOT CORRECT FOR CMP
```

```
2657  006724  020004                DNM1:   CMP     R0,R4           ;TRY COMPARE R0 TO R4
2658  006726  002401                        BLT     DNM2
2659  006730  104000                        EMT                     ;CC'S NOT CORRECT FOR CMP
2660  006732  005200                DNM2:   INC     R0              ;R0=1
2661  006734  020400                        CMP     R4,R0           ;TRY COMPARE R4=1 TO R0=1
2662  006736  001401                        BEQ     DNM3
2663  006740  104000                        EMT                     ;CC'S NOT CORRECT (Z=1) FOR CMP
2664  006742  005000                DNM3:   CLR     R0              ;R0=0
2665  006744  005100                        COM     R0              ;R0=177777
2666  006746  005004                        CLR     R4              ;R4=0
2667  006750  030004                        BIT     R0,R4           ;TRY BIT R0 TO R4
2668  006752  001401                        BEQ     DNM4
2669  006754  104000                        EMT                     ;CC'S NOT CORRECT FOR BIT
2670  006756  005304                DNM4:   DEC     R4              ;R4=177777
2671  006760  030004                        BIT     R0,R4           ;TRY BIT AGAIN
2672  006762  100401                        BMI     TS121
2673  006764  104000                        EMT                     ;CC'S NOT CORRECT FOR BIT
2674                                ;*******************************************************************************
2675                                ;
2676                                ;       THIS TEST VERIFIES MODE 0,X DOUBLE OPERAND NON-MODIFYING INSTRUCTIONS.
2677                                ;IT SETS DATA IN R0 AND LOCATION 0 AND COMPARES THEM USING DOPNM INSTRUCTIONS.
2678                                ;
2679                                ;*******************************************************************************
2680                                ;TEST 121       TEST MODE 0,X DOUBLE-OPERAND NON-MODIFYING INSTS.
2681                                ;*******************************************************************************
2682  006766                        TS121:
2683  006766  005000                        CLR     R0              ;R0=0
2684  006770  005010                        CLR     (R0)            ;LOC. 0=0
2685  006772  005110                        COM     (R0)            ;LOC. 0=177777
2686  006774  005200                        INC     R0              ;R0=1
2687  006776  020037  000000                CMP     R0,@#0          ;TRY CMP MODE 0,3
2688  007002  100403                        BMI     DNM03A          ;CC=0001
2689  007004  001402                        BEQ     DNM03A
2690  007006  102401                        BVS     DNM03A
2691  007010  103401                        BCS     DNM03B
2692  007012                        DNM03A:
2693  007012  104000                        EMT                     ;CC'S NOT SET CORRECTLY
2694  007014  005300                DNM03B: DEC     R0
2695  007016  001002                        BNE     DNM03C
2696  007020  005210                        INC     (R0)
2697  007022  001401                        BEQ     TS122
2698  007024                        DNM03C:
2699  007024  104000                        EMT                     ;DATA INCORRECTLY MODIFIED BY CMP
2700                                ;*********** *******************************************************************
2701                                ;
2702                                ;       THIS TEST VERIFIES MODE 1 DOP INSTRUCTIONS.  R0 IS SET TO -1
2703                                ;AND LOC 0 TO 1.  R4 IS THEN CLEARED AND USED TO POINT TO LOC 0.
2704                                ;IN THE ADD MODE 1 INSTRUCTION, LOC 0 IS ADDED TO R0 AND THE
2705                                ;RESULTS VERIFIED.
2706                                ;
2707                                ;*******************************************************************************
2708                                ;TEST 122       TEST MODE 1 W/ DOP INST.
2709                                ;*******************************************************************************
2710  007026                        TS122:
2711  007026  005000                        CLR     R0              ;R0=0
2712  007030  005100                        COM     R0              ;R0=177777
```

```
                        CLR     R4              ;R4=0
                        CLR     (R4)            ;LOC 0=0
                        INC     (R4)            ;LOC 0=1
                        ADD     (R4),R0         ;TRY ADD SOURCE MODE 1
                        BEQ     TS123
                        EMT                     ;RESULT OF ADD INCORRECT

;*******************************************************************************
;
;       THIS TEST VERIFIES MODE 1 DOP BYTE INSTRUCTIONS WHICH ADDRESS
;EVEN BYTES.  LOC. 0 IS SET TO -1 AND R4 IS CLEARED.  THEN  4 IS
;SET TO -1 USING A BISB THRU R0 WITH MODE 1.
;
;*******************************************************************************
;TEST 123       TEST MODE 1 - EVEN BYTE W/ DOP INSTS.
;*******************************************************************************
TS123:
        CLR     R0              ;R0=0
        CLR     (R0)            ;LOC. 0=0
        COM     (R0)            ;LOC. 0=177777
        CLR     R4              ;R4=0
        BISB    (R0),R4         ;TRY MODE 1- EVEN BYTE W/ DOP
        COMB    R4              ;R4=0
        BEQ     TS124
        EMT                     ;RESULT OF BISB IS INCORRECT

;*******************************************************************************
;
;       THIS TEST VERIFIES MODE 1 DOP NON-MODIFYING INSTRUCTIONS
;WHICH ADDRESS EVEN BYTES.  LOC. 0 IS SET TO -1 AND R0 IS CLEARED
;AND USED AS THE ADDRESSING REGISTER.  R4 IS SET TO 377 AND A
;MODE 1,0 CMPB INSTRUCTION IS USED THE RESULTS VERIFIED.
;
;*******************************************************************************
;TEST 124       TEST MODE 1 - EVEN BYTE W/ DOP NON-MODIFYING INST.
;*******************************************************************************
TS124:
        CLR     R0              ;R0=0
        CLR     (R0)            ;LOC 0=0
        COM     (R0)            ;LOC 0=177777
        CLR     R4              ;R4=0
        COMB    R4              ;R4=377
        CMPB    (R0),R4         ;TRY MODE 1 - EVEN BYTE W/ DOP NON-MODIFYING
        BEQ     TS125
        EMT                     ;RESULT OF CMPB INCORRECT

;*******************************************************************************
;
;       THIS TEST VERIFIES MODE 1,0 MOVB INSTRUCTIONS
;WHICH ADDRESS EVEN BYTES.  LOC. 0 IS SET TO 177400, R0 IS CLEARED AND
;R4 IS SET TO -1.  MOVB ARE USED TO MOVE BYTE 0 TO R4.  THIS
;VERIFIES THAT THE PROPER BYTE WAS SELECTED AND THAT THE SIGN-X-TEND
;FUNCTION WITH MODE 0.
;       THEN LOC. 0 IS COMPLEMENTED AND THE SAME PROCEDURE EXERCISES
;THE LOGIC FOR COMPLEMENTARY DATA.
;       THIS TEST EXERCISES UNIQUE MICROCODE.
```

```
                                ;
                                ;*******************************************************************************
                                ;TEST 125       TEST MOV INSTRUCTION MODE 1,0 EVEN BYTE
                                ;*******************************************************************************
007106                          TS125:
007106  005000                         CLR     R0              ;R0=0
007110  005010                         CLR     (R0)            ;LOC 0=0
007112  105110                         COMB    (R0)            ;LOC 0=177400
007114  005110                         COM     (R0)
007116  005004                         CLR     R4              ;R4=0
007120  005104                         COM     R4              ;R4=177777
007122  111004                         MOVB    (R0),R4         ;R4=0
007124  005704                         TST     R4              ;CHECK SIGN OF WORD
007126  001401                         BEQ     DOP1
007130  104000                         EMT                     ;MOVB SHOULD SIGN X-TEND
007132  005110                DOP1:    COM     (R0)            ;LOC 0=177777
007134  111004                         MOVB    (R0),R4         ;DO MOVB W/ EVEN BYTE
007136  100401                         BMI     TS126
007140  104000                         EMT                     ;MOVB SHOULD SIGN X-TEND
                                ;
                                ;*******************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 1 DOP INSTRUCTIONS WHICH REFERENCE
                                ;ODD BYTES.  LOC. 0 IS SET TO 177400.  R0 IS SET TO 0 AND R4 IS
                                ;SET TO 1.  THE BISB INSTRUCTION USES THE DATA IN BYTE 1 TO SET BYTE 0.
                                ;THE RESULT IS CHECKED BY INCREMENTING THE WORD (LOC. 0) TO ZERO.
                                ;
                                ;*******************************************************************************
                                ;TEST 126       TEST MODE 1-ODD BYTE W/ DOP INSTS.
                                ;*******************************************************************************
007142                          TS126:
007142  005000                         CLR     R0              ;R0=0
007144  005010                         CLR     (R0)            ;LOC. 0=0
007146  005004                         CLR     R4              ;R4=0
007150  005204                         INC     R4              ;R4=1
007152  105114                         COMB    (R4)            ;LOC. 0=177400
007154  151410                         BISB    (R4),(R0)       ;TRY TO BIS LOW ORDER BITS W/ MODE 1
007156  005210                         INC     (R0)            ;CHECK RESULT
007160  001401                         BEQ     TS127
007162  104000                         EMT                     ;RESULT OF BISB INCORRECT
                                ;
                                ;*******************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 2 DOP INSTRUCTIONS.  LOC. 0 IS SET TO -1.
                                ;R0 IS CLEARED AND USED AS THE MODE 2 ADDRESSING REGISTER TO MOVE LOC. 0
                                ;TO R7.  THE DATA RESULTS ARE VERIFIED AND THE INCREMENTING OF THE REGISTER
                                ;IS CHECKED.
                                ;
                                ;*******************************************************************************
                                ;TEST 127       TEST MODE 2 W/ DOP INSTS.
                                ;*******************************************************************************
007164                          TS127:
007164  005000                         CLR     R0              ;R0=0
007166  005010                         CLR     (R0)            ;LOC. 0=0
007170  005110                         COM     (R0)            ;LOC. 0=177777
007172  012004                         MOV     (R0)+,R4        ;TRY MOVE MODE 2,0
```

```
2825  007174  005204                  INC     R4              ;CHECK R4
2826  007176  001401                  BEQ     DOP2
2827  007200  104000                  EMT                     ;RESULT OF MOV INST INCORRECT
2828  007202  005300          DOP2:   DEC     R0              ;TEST R0 AFTER MODE 2
2829  007204  005300                  DEC     R0
2830  007206  001401                  BEQ     TS130
2831  007210  104000                  EMT                     ;REGISTER NOT INCREMENTED IN MODE 2
2832
2833                          ;*****************************************************************************
2834                          ;
2835                          ;       THIS TEST VERIFIES MODE 2 DOP BYTE INSTRUCTIONS WHICH ADDRESS
2836                          ;EVEN BYTES.  LOC. 0 IS SET TO -1.  R0 IS CLEARED AND USED AS THE
2837                          ;ADDRESSING REGISTER IN A TEST WHICH TRIES TO CLEAR BYTE 1 USING
2838                          ;BYTE 0 DATA AND A BICB.  UNIQUE IN THIS TEST IS USE OF THE
2839                          ;SAME ADDRESSING REGISTER FOR BOTH SOURCE AND DESTINATION.  THE SOURCE AND
2840                          ;DESTINATION IS CHECKED TO INSURE PROPER FUNCTIONING.
2841                          ;
2842                          ;*****************************************************************************
2843                          ;TEST 130       TEST MODE 2 - EVEN BYTE W/ DOP INST.
2844                          ;*****************************************************************************
2845  007212                  TS130:
2846  007212  005000                  CLR     R0              ;R0=0
2847  007214  010010                  MOV     R0,(R0)         ;LOC. 0=0
2848  007216  005110                  COM     (R0)            ;LOC. 0=177777
2849  007220  142010                  BICB    (R0)+,(R0)      ;TRY TO CLEAR BYTE 1 FROM BYTE 0 W/ BICB
2850  007222  105737  000001          TSTB    @#1             ;CHECK RESULT
2851  007226  001401                  BEQ     DOPB2A
2852  007230  104000                  EMT                     ;BICB DESTINATION INCORRECT
2853  007232  105137  000000  DOPB2A: COMB    @#0             ;CHECK BICB SOURCE
2854  007236  001401                  BEQ     TS131
2855  007240  104000                  EMT                     ;BICB SOURCE INCORRECTLY CHANGED
2856                          ;*****************************************************************************
2857                          ;
2858                          ;       THIS TEST VERIFIES MODE 2 DOP BYTE INSTRUCTIONS WHICH REFERENCE
2859                          ;ODD BYTES.  R0 IS SET TO 1, LOC. 0 IS SET TO 177400, AND R4 IS CLEARED.
2860                          ;A MODE 2 MOVB USES R0 TO MOVE BYTE 1 TO R4.  AN INCREMENT
2861                          ;IS USED TO CHECK THAT THE PROPER BYTE WAS MOVED AND SIGN X-TENDED
2862                          ;
2863                          ;*****************************************************************************
2864                          ;TEST 131       TEST MODE 2 - ODD BYTE W/ DOP INST.
2865                          ;*****************************************************************************
2866  007242                  TS131:
2867  007242  005000                  CLR     R0              ;R0=0
2868  007244  005004                  CLR     R4              ;R4=0
2869  007246  005010                  CLR     (R0)            ;LOC. 0=0
2870  007250  005110                  COM     (R0)            ;LOC. 0=177777
2871  007252  105120                  COMB    (R0)+           ;LOC 0=177400; R0=1
2872  007254  112004                  MOVB    (R0)+,R4        ;TRY DOP MODE 2 W/ ODD BYTE
2873  007256  005204                  INC     R4              ;CHECK RESULT OF MOVB
2874  007260  001401                  BEQ     DOPB2B
2875  007262  104000                  EMT                     ;RESULT OF MOVB INCORRECT
2876  007264  005740          DOPB2B: TST     -(R0)           ;BUMP R0 DOWN BY 2
2877  007266  005700                  TST     R0              ;CHECK R0
2878  007270  001401                  BEQ     TS132
2879  007272  104000                  EMT                     ;MODE 2 BYTE DID NOT INCREMENT REG. CORRECTLY
2880                          ;*****************************************************************************
```

```
                                        ;
                                        ;       THIS TEST VERIFIES MODE 3 DOUBLE-OPERAND INSTRUCTIONS.
                                        ;LOC. 0 IS LOADED WITH ALTERNATING ZEROES AND ONES; AND R0 IS LOADED
                                        ;WITH ALTERNATING ONES AND ZEROES.  A MODE 3 BIS IS USED TO SET R0
                                        ;TO -1 BY USING LOC. 0 AS THE SOURCE TO BIS THE ZEROES IN R0.  THE
                                        ;RESULT IS TESTED BY INCREMENTING R0 AND CHECKING FOR ZERO.
                                        ;
                                        ;*********************************************************************
                                        ;TEST 132       TEST MODE 3 W/ DOP INSTS.
                                        ;*********************************************************************
007274                                  TS132:
007274  012737  052525  000000                MOV     #052525,@#0     ;MOVE 52525 TO LOC. 0
007302  012700  125252                       MOV     #125252,R0      ;SET ALT. ONE AND ZERO IN R0
007306  053700  000000                       BIS     @#0,R0          ;TRY TO SET ALL OTHER BITS W/ MODE 3
007312  005200                               INC     R0              ;TEST RESULT
007314  001401                               BEQ     TS133
007316  104000                               EMT                     ;BIS W/ MODE 3 INCORRECT RESULT
                                        ;*********************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES MODE 3 DOUBLE OPERAND BYTE INSTRUCTIONS WHICH
                                        ;ADDRESS EVEN BYTES.  BYTE 0 IS SET TO ALTERNATING 1'S AND 0'S; BYTE 1,
                                        ;ALTERNATING 0'S AND 1'S.  R0 IS CLEARED AND A BISB IS USED TO
                                        ;SET THE LOW BYTE OF R0 TO 252.
                                        ;
                                        ;*********************************************************************
                                        ;TEST 133       TEST MODE 3 - EVEN BYTE W/ DOP INSTS.
                                        ;*********************************************************************
007320                                  TS133:
007320  012737  052652  000000                MOV     #52652,@#0      ;MOVE 1'S AND 0' PATTERN TO LOC. 0
007326  005000                               CLR     R0              ;R0=0
007330  153700  000000                       BISB    @#0,R0          ;TRY R0=252 W/ MODE 3 - EVEN BYTE
007334  022700  000252                       CMP     #252,R0         ;BISB W/ EVEN BYTE SUCCESSFUL?
007340  001401                               BEQ     TS134
007342  104000                               EMT                     ;BISB W/ MODE 3 - EVEN BYTE FAILED
                                        ;*********************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES MODE 3 DOUBLE OPERAND BYTE INSTRUCTIONS
                                        ;WHICH ADDRESS ODD BYTES.  THE SAME PROCEDURE USED IN PREVIOUS
                                        ;TEST IS USED HERE.  THIS TIME BYTE 1 IS USED AS THE SOURCE BYTE.
                                        ;THE EXPECTED RESULT IS:  R0 = 125.
                                        ;
                                        ;*********************************************************************
                                        ;TEST 134       TEST MODE 3 - ODD BYTE W/ DOP INSTS.
                                        ;*********************************************************************
007344                                  TS134:
007344  012737  052652  000000                MOV     #52652,@#0      ;MOVE 1'S AND 0'S PATTERN TO LOC 0
007352  005000                               CLR     R0              ;R0=0
007354  153700  000001                       BISB    @#1,R0          ;TRY R0=152 W/ MODE 3 - ODD BYTE
007360  022700  000125                       CMP     #125,R0         ;R0=125?
007364  001401                               BEQ     TS135
007366  104000                               EMT                     ;BISB W/ MODE 3 - ODD BYTE FAILED

                                        ;*********************************************************************
                                        ;TEST 135       TEST DEST. MODE 0-BYTE W/ DOP NON-MODIFYING MST
                                        ;*********************************************************************
007370                                  TS135:
```

```
2937  007370  005000                  CLR     R0              ;R0=0
2938  007372  105100                  COMB    R0              ;R0=377
2939  007374  000263                  +SEC!SEV                ;SET C AND V BITS
2940  007376  132700  000200          BITB    #200,R0         ;TRY DOPNM DEST. MODE 0-BYTE
2941  007402  001403                  BEQ     DNMB0A          ;BR TO ERROR IF Z BIT SET
2942  007404  102402                  BVS     DNMB0A          ;BR TO ERROR IF V BIT SET
2943  007406  103001                  BCC     DNMB0A          ;BR TO ERROR IF C BIT CLEAR.
2944  007410  100401                  BMI     DNMB0B
2945  007412                  DNMB0A:
2946  007412  104000                  EMT                     ;CC'S INCORRECT
2947  007414  105100          DNMB0B: COMB    R0              ;CHECK DESTINATION DATA
2948  007416  001401                  BEQ     TS136
2949  007420  104000                  EMT                     ;DEST. DATA MODIFIED
2950
2951                          ;*****************************************************************************
2952                          ;TEST 136       TEST DEST. MODE 1 W/ DOP NON-MODIFYING INST
2953                          ;*****************************************************************************
2954  007422                  TS136:
2955  007422  005000                  CLR     R0              ;R0=0
2956  007424  005010                  CLR     (R0)            ;LOC. 0=0
2957  007426  000241                  CLC                     ;CLEAR C BIT
2958  007430  032710  177777          BIT     #177777,(R0)    ;TRY DOPNM DEST. MODE 1
2959  007434  100403                  BMI     DNM1A           ;BR TO ERROR IF N BIT SET
2960  007436  102402                  BVS     DNM1A           ;BR TO ERROR IF V BIT SET
2961  007440  103401                  BCS     DNM1A           ;BR TO ERROR IF C BIT SET
2962  007442  001401                  BEQ     DNM1B
2963  007444                  DNM1A:
2964  007444  104000                  EMT                     ;COND. CODES INCORRECT
2965  007446  005710          DNM1B:  TST     (R0)            ;CHECK TEST DATA
2966  007450  001401                  BEQ     TS137
2967  007452  104000                  EMT                     ;DESTINATION DATA MODIFIED
2968
2969                          ;*****************************************************************************
2970                          ;TEST 137       TEST DEST, MODE 2 W/ DOP NON-MODIFYING INST.
2971                          ;*****************************************************************************
2972  007454                  TS137:
2973  007454  005000                  CLR     R0              ;R0=0
2974  007456  005010                  CLR     (R0)            ;LOC. 0=0
2975  007460  052710  125252          BIS     #125252,(R0)    ;LOC. 0=125252
2976  007464  032720  077777          BIT     #77777,(R0)+    ;TRY DOPNM INST W/ MODE 2
2977  007470  102402                  BVS     DNM2A           ;BR TO ERROR IF V BIT SET
2978  007472  001401                  BEQ     DNM2A           ;BR TO ERROR IF Z-BIT SET
2979  007474  100001                  BPL     DNM2B
2980  007476                  DNM2A:
2981  007476  104000                  EMT                     ;COND. CODES INCORRECT
2982  007500  005300          DNM2B:  DEC     R0              ;DECREMENT R0 TO CHECK IT.
2983  007502  005300                  DEC     R0
2984  007504  001401                  BEQ     DNM2D
2985  007506                  DNM2C:
2986  007506  104000                  EMT                     ;MODE 2 REGISTER NOT INCREMENTED BY 2
2987  007510  022710  125252  DNM2D: CMP     #125252,(R0)    ;CHECK DEST. DATA
2988  007514  001401                  BEQ     TS140
2989  007516  104000                  EMT                     ;DEST. DATA MODIFIED
2990
2991                          ;*****************************************************************************
2992                          ;TEST 140       TEST DEST. MODE 2-BYTE, W/DOP NON-MODIFYING INST
```

```
 2993
 2994  007520
 2995  007520  005000                  TS140:  CLR     R0              ;R0=0
 2996  007522  005010                          CLR     (R0)            ;LOC. 0=0
 2997  007524  052710  052652                  BIS     #52652,(R0)     ;LOC. 0=52652
 2998  007530  000263                          +SEC!SEV                ;SET C AND V BITS
 2999  007532  132720  000201                  BITB    #201,(R0)+      ;TRY DOPNM INST. W/ MODE 2 EVEN BYTE
 3000  007536  001403                          BEQ     DNMB2A          ;BR TO ERROR IF Z-BIT SET
 3001  007540  103002                          BCC     DNMB2A          ;BR TO ERROR IF C-BIT CLEAR
 3002  007542  102401                          BVS     DNMB2A          ;BR TO ERROR IF V-BIT SET
 3003  007544  100401                          BMI     DNMB2B
 3004  007546                        DNMB2A:
 3005  007546  104000                          EMT                     ;COND. CODES INCORRECT
 3006  007550  005300                DNMB2B:   DEC     R0              ;CHECK DEST. REGISTER.
 3007  007552  001401                          BEQ     DNMB2C
 3008  007554  104000                          EMT                     ;DEST. REGISTER NOT INCREMENTED BY 1
 3009  007556  005200                DNMB2C:   INC     R0              ;R0=1
 3010  007560  132720  000201                  BITB    #201,(R0)+      ;TRY DOPNM INST. W/MODE 2-ODD BYTE
 3011  007564  001402                          BEQ     DNMB2D  ;BR TO ERROR IF Z-BIT SET
 3012  007566  102401                          BVS     DNMB2D          ;BR TO ERROR IF V-BIT SET
 3013  007570  100001                          BPL     DNMB2E
 3014  007572                        DNMB2D:
 3015  007572  104000                          EMT                     ;COND. CODES INCORRECT
 3016  007574  005300                DNMB2E:   DEC     R0              ;DEC R0 TO CHECK IT.
 3017  007576  005300                          DEC     R0
 3018  007600  001401                          BEQ     DNMB2F
 3019  007602  104000                          EMT                     ;DEST. REGISTER NOT INCREMENTED BY 1
 3020  007604  022710  052652        DNMB2F:   CMP     #52652,(R0)     ;CHECK DEST. DATA IS UNMODIFIED
 3021  007610  001401                          BEQ     TS141
 3022  007612  104000                          EMT                     ;DEST. DATA WAS MODIFIED.
 3023
 3024
 3025
 3026                                  ;TEST 141       TEST DEST. MODE 3-BYTES W/DOP NON-MODIFYING INST.
 3027
 3028  007614                        TS141:
 3029  007614  005000                          CLR     R0              ;R0=0
 3030  007616  005010                          CLR     (R0)            ;LOC. 0=0
 3031  007620  052710  125125                  BIS     #125125,(R0)    ;LOC. 0=125125
 3032  007624  105100                          COMB    R0              ;R0=377
 3033  007626  005200                          INC     R0              ;R0=400
 3034  007630  005010                          CLR     (R0)            ;LOC. 400=0
 3035  007632  000263                          +SEC!SEV                ;C-BIT=V-BIT=1
 3036  007634  132730  000201                  BITB    #201,@(R0)+     ;TRY DOPNM W/MODE 3-EVEN BYTE
 3037  007640  001403                          BEQ     DNMB3A          ;BR TO ERROR IF Z BIT SET
 3038  007642  102402                          BVS     DNMB3A          ;BR TO ERROR IF V BIT SET
 3039  007644  103001                          BCC     DNMB3A          ;BR TO ERROR IF C BIT CLEAR
 3040  007646  100001                          BPL     DNMB3B
 3041  007650                        DNMB3A:
 3042  007650  104000                          EMT                     ;COND. CODES INCORRECT
 3043  007652  022700  000402        DNMB3B:   CMP     #402,R0         ;CHECK DEST. REGISTER INC. BY 2 AND INC BY 2 AGAIN
 3044  007656  001401                          BEQ     DNMB3C
 3045  007660  104000                          EMT                     ;DEST. REGISTER NOT INCREMENTED BY 2
 3046  007662  005200                DNMB3C:   INC     R0              ;R0=404
 3047  007664  005200                          INC     R0
 3048  007666  132730  000201                  BITB    #201,@(R0)+     ;TRY DOPNM DEST MODE 3-BYTE(ODD)
```

```
 3049  007672  001402                        BEQ     DNMB3D          ;BR TO ERROR IF Z BIT SET
 3050  007674  102401                        BVS     DNMB3D          ;BR TO ERROR IF V BIT SET
 3051  007676  100401                        BMI     DNMB3E
 3052  007700                        DNMB3D:
 3053  007700  104000                        EMT                     ;COND. CODES INCORRECT
 3054  007702  005004                DNMB3E: CLR     R4              ;R4=0
 3055  007704  022714  125125                CMP     #125125,-R4)    ;CHECK DEST. DATA
 3056  007710  001401                        BEQ     TS142
 3057  007712  104000                        EMT                     ;DEST. DATA MODIFIED
 3058
 3059                                ;*****************************************************************************
 3060                                ;TEST 142       TEST DEST. MODE 4 W/DOP NON-MODIFYING INST.
 3061                                ;*****************************************************************************
 3062  007714                        TS142:
 3063  007714  005000                        CLR     R0              ;R0=0
 3064  007716  005010                        CLR     (R0)            ;LOC. 0=0
 3065  007720  052710  125252                BIS     #125252,(R0)    ;LOC. 0=125125
 3066  007724  052700  000002                BIS     #2,R0           ;R0=2
 3067  007730  000277                        SCC                     ;SET ALL COND. CODE BITS
 3068  007732  032740  020000                BIT     #20000,-(R0)    ;TRY DOPNM W/ MODE 4
 3069  007736  100403                        BMI     DNM4A           ;BR TO ERROR IF N-BIT SET
 3070  007740  102402                        BVS     DNM4A           ;BR TO ERROR IF V-BIT SET
 3071  007742  103001                        BCC     DNM4A           ;BR TO ERROR IF C-BIT CHAR
 3072  007744  001001                        BNE     DNM4B
 3073  007746                        DNM4A:
 3074  007746  104000                        EMT                     ;COND. CODES INCORRECT
 3075  007750  005700                DNM4B:  TST     R0              ;CHECK DEST. REGISTER
 3076  007752  001401                        BEQ     DNM4C
 3077  007754  104000                        EMT                     ;DEST. REGISTER NOT DECREMENTED BY 2
 3078  007756  022737  125252  000000 DNM4C:  CMP     #125252,@#0     ;CHECK DEST. DATA
 3079  007764  001401                        BEQ     TS143
 3080  007766  104000                        EMT                     ;DEST. DATA MODIFIED
 3081
 3082                                ;*****************************************************************************
 3083                                ;TEST 143       TEST DEST. MODE 4-BYTE W/ DOP NON-MODIFYING INST.
 3084                                ;*****************************************************************************
 3085  007770                        TS143:
 3086  007770  005000                        CLR     R0              ;R0=0
 3087  007772  005010                        CLR     (R0)            ;LOC. 0=0
 3088  007774  052710  052652                BIS     #52652,(R0)     ;LOC. 0=52652
 3089  010000  052700  000002                BIS     #2,R0           ;R0=2
 3090  010004  000257                        CCC                     ;COND. CODES=0
 3091  010006  132740  000201                BITB    #201,-(R0)      ;TRY DOPNM INST W/MODE 4 ODD BYTE
 3092  010012  102403                        BVS     DNMB4A          ;BR TO ERROR IF V BIT SET
 3093  010014  001402                        BEQ     DNMB4A  ;BR TO ERROR IF Z BIT SET
 3094  010016  103401                        BCS     DNMB4A          ;BR TO ERROR IF C BIT SET
 3095  010020  001001                        BNE     DNMB4B
 3096  010022                        DNMB4A:
 3097  010022  104000                        EMT                     ;COND. CODES INCORRECT
 3098  010024  022700  000001        DNMB4B: CMP     #1,R0           ;CHECK DEST. REGISTER
 3099  010030  001401                        BEQ     DNMB4C
 3100  010032  104000                        EMT                     ;DEST REG. NOT DECREMENTED BY 1
 3101  010034  132740  000201        DNMB4C: BITB    #201,-(R0)      ;TRY DOPNM INST. W/MODE 4 EVEN BYTE
 3102  010040  001401                        BEQ     DNMB4D          ;BR TO ERROR IF Z-BIT SET
 3103  010042  100401                        BMI     DNMB4E
 3104  010044                        DNMB4D:
```

```
3105  010044  104000                    EMT                     ;COND. CODES INCORRECT
3106  010046  005700          DNMB4E:   TST     R0              ;CHECK DEST. REGISTER
3107  010050  001401                    BEQ     DNMB4F
3108  010052  104000                    EMT                     ;DEST. REG. NOT DECREMENTED BY 1
3109  010054  022710  052652  DNMB4F:   CMP     #52652,(R0)     ;CHECK DESTINATION DATA
3110  010060  001401                    BEQ     TS144
3111  010062  104000                    EMT                     ;DEST. DATA MODIFIED
3112
3113                          ;*************************************************************************
3114                          ;TEST 144       TEST DEST MODE 5 W/DOP NON-MODIFYING INST.
3115                          ;*************************************************************************
3116  010064                  TS144:
3117  010064  005000                    CLR     R0              ;R0=0
3118  010066  005010                    CLR     (R0)            ;LOC 0=0
3119  010070  052710  100000            BIS     #100000,(R0)    ;LOC. 0=100000
3120  010074  052700  000402            BIS     #402,R0         ;R0=2
3121  010100  000277                    SCC                     ;SET ALL COND. CODE BITS
3122  010102  032750  100000            BIT     #100000,@-(R0)  ;TRY DOPNM W/MODE 5
3123  010106  102403                    BVS     DNM5A           ;BR TO ERROR IF V-BIT SET
3124  010110  103002                    BCC     DNM5A           ;BR TO ERROR IF C-BIT CLEAR
3125  010112  001401                    BEQ     DNM5A           ;BR TO ERROR IF Z-BIT SET
3126  010114  100401                    BMI     DNM5B
3127  010116                  DNM5A:
3128  010116  104000                    EMT                     ;COND. CODES INCORRECT
3129  010120  022700  000400  DNM5B:    CMP #400,R0             ;CHECK DEST. REGISTER
3130  010124  001401                    BEQ     DNM5C
3131  010126  104000                    EMT                     ;DEST. REGISTER NOT DECREMENTED BY 2
3132  010130  022737  100000  000000  DNM5C:   CMP     #100000,@#0     ;CHECK DESTINATION DATA
3133  010136  001401                    BEQ     TS145
3134  010140  104000                    EMT                     ;DEST. DATA INCORRECTLY MODIFIED
3135
3136                          ;*************************************************************************
3137                          ;TEST 145       TEST DEST. MODE 6 W/DOP NON-MODIFYING INST.
3138                          ;*************************************************************************
3139  010142                  TS145:
3140  010142  005000                    CLR     R0              ;R0=0
3141  010144  005010                    CLR     (R0)            ;LOC> 0=0
3142  010146  052710  000001            BIS     #1,(R0)         ;LOC. 0=1
3143  010152  005100                    COM     R0              ;R0=-1 C-BIT=1
3144  010154  032760  000001  000001    BIT     #1,1(R0)        ;TRY DOPNM W/MODE 6
3145  010162  001403                    BEQ     DNM6A           ;BR TO ERROR IF Z-BIT SET
3146  010164  102402                    BVS     DNM6A           ;BR TO ERROR IF V-BIT SET
3147  010166  103001                    BCC     DNM6A           ;BR TO ERROR IF C-BIT CLEAR
3148  010170  100001                    BPL     DNM6B
3149  010172                  DNM6A:
3150  010172  104000                    EMT                     ;COND CODES INCORRECT
3151  010174  022700  177777  DNM6B:    CMP     #-1,R0          ;CHECK DEST. REGISTER
3152  010200  001401                    BEQ     DNM6C
3153  010202  104000                    EMT                     ;DEST. REGISTER MODIFIED
3154  010204  022737  000001  000000  DNM6C:   CMP     #1,@#0          ;CHECK DEST. DATA
3155  010212  001401                    BEQ     TS146
3156  010214  104000                    EMT                     ;DEST. DATA MODIFIED
3157
3158                          ;*************************************************************************
3159                          ;TEST 146       TEST DEST MODE 7 W/DOP NON-MODIFYING INST.
3160                          ;*************************************************************************
```

```
3161  010216                          TS146:
3162  010216  005000                          CLR     R0              ;R0=0
3163  010220  005010                          CLR     (R0)            ;LOC. 0=0 C-BIT=0
3164  010222  052710  125125                BIS     #125125,(R0)    ;LOC. 0=125125
3165  010226  052700  000001                BIS     #1,R0           ;R0=1
3166  010232  132770  000125  000403        BITB    #125,@403(R0)   ;TRY DOPNM W/MODE 7
3167  010240  102403                          BVS     DNM7A           ;BR TO ERROR IF V-BIT SET
3168  010242  100402                          BMI     DNM7A           ;BR TO ERROR IF N-BIT SET
3169  010244  103401                          BCS     DNM7A           ;BR TO ERROR IF C-BIT SET
3170  010246  001401                          BEQ     DNM7B
3171  010250                          DNM7A:
3172  010250  104000                          EMT                     ;COND. CODES INCORRECT
3173  010252  022700  000001         DNM7B:  CMP     #1,R0           ;CHECK DEST. REGISTER
3174  010256  001401                          BEQ     DNM7C
3175  010260  104000                          EMT                     ;DESTINATION REGISTER MODIFIED
3176  010262  022737  125125  000000 DNM7C:  CMP     #125125,@#0     ;CHECK DEST. DATA
3177  010270  001401                          BEQ     TS147
3178  010272  104000                          EMT                     ;DEST. DATA INCORRECT
3179
3180                                  ;*****************************************************************************
3181                                  ;
3182                                  ;       THIS TEST VERIFIES THE MOV DESTINATION MODE 1 INSTRUCTION.
3183                                  ;DATA IS SET IN R0 USING SOP INSTRUCTIONS AND THEN MOVED TO LOC. 0
3184                                  ;USING MOV SRC MODE 0, DEST. MODE 1.
3185                                  ;
3186                                  ;*****************************************************************************
3187                                  ;TEST 147       TEST MOV DESTINATION MODE 1
3188                                  ;*****************************************************************************
3189  010274                          TS147:
3190  010274  005000                          CLR     R0              ;R0=0
3191  010276  005010                          CLR     (R0)            ;LOC. 0=0
3192  010300  005100                          COM     R0              ;R0=-1
3193  010302  005004                          CLR     R4              ;R4 POINTS TO LOC. 0
3194  010304  010014                          MOV     R0,(R4)         ;TRY MOVE MODE 0,1
3195  010306  102402                          BVS     MDM1A           ;BR TO ERROR IF V SET
3196  010310  001401                          BEQ     MDM1A           ;BR TO ERROR IF Z SET
3197  010312  100401                          BMI     MDM1B
3198  010314                          MDM1A:
3199  010314  104000                          EMT                     ;CONDITION CODE NOT CORRECT
3200  010316  005704                  MDM1B:  TST     R4
3201  010320  001401                          BEQ     TS150
3202  010322  104000                          EMT                     ;DESTINATION REGISTER INCORRECTLY ALTERED
3203
3204                                  ;*****************************************************************************
3205                                  ;
3206                                  ;       THIS TEST VERIFIES THE MOV DESTINATION MODE 2 INSTRUCTION.
3207                                  ;       DATA IS SET IN R0 USING SOP INSTRUCTIONS AND THEN MOVED
3208                                  ;       TO LOCATION 0 USING MOV SRC MODE 0, DEST. MODE 1.
3209                                  ;
3210                                  ;*****************************************************************************
3211                                  ;TEST 150       TEST MOV DESTINATION MODE 2
3212                                  ;*****************************************************************************
3213  010324                          TS150:
3214  010324  005000                          CLR     R0              ;R0=0
3215  010326  005001                          CLR     R1              ;R1=0
3216  010330  005010                          CLR     (R0)            ;LOC.0=0
```

```
3217  010332  005110                    COM     (R0)            ;LOC. 0= 1
3218  010334  010120                    MOV     R1,(R0)+        ;TRY MOVE MODE 0,2
3219  010336  100402                    BMI     MDM2A           ;BR TO ERROR IF N SET
3220  010340  102401                    BVS     MDM2A           ;BR TO ERROR IF V SET
3221  010342  001401                    BEQ     MDM2B
3222  010344                    MDM2A:
3223  010344  104000                    EMT                     ;CC'S INCORRECT
3224  010346  005300            MDM2B:  DEC     R0
3225  010350  005300                    DEC     R0
3226  010352  001401                    BEQ     MDM2D
3227  010354                    MDM2C:
3228  010354  104000                    EMT                     ;DESTINATION REGISTER NOT INCREMENTED PROPERLY
3229  010356  005737  000000    MDM2D:  TST     @#0
3230  010362  001401                    BEQ     TS151
3231  010364  104000                    EMT                     ;DESTINATION DATA INCORRECT
3232
3233                            ;*******************************************************************************
3234                            ;
3235                            ;       THIS TEST VERIFIES DESTINATION MODE 2 W/MOVB INSTS. TWO DIFFERENT MOVB
3236                            ;INSTRUCTIONS ARE USED TO MOVE A TEST PATTERN FIRST TO BYTE 0 THEN TO BYTE 1.
3237                            ;
3238                            ;*******************************************************************************
3239                            ;TEST 151       TEST MOV-BYTE DESTINATION MODE 2
3240                            ;*******************************************************************************
3241  010366                    TS151:
3242  010366  005000                    CLR     R0              ;R0=0
3243  010370  005010                    CLR     (R0)            ;LOC. 0=0
3244  010372  112720  000125            MOVB    #125,(R0)+      ;TRY DESTINATION MODE 2 W/EVEN BYTE
3245  010376  102402                    BVS     MBDM2A          ;BR TO ERROR IF V SET
3246  010400  001401                    BEQ     MBDM2A          ;BR TO ERROR IF Z SET
3247  010402  100001                    BPL     MBDM2B
3248  010404                    MBDM2A:
3249  010404  104000                    EMT                     ;CC'S INCORRECT
3250  010406  022700  000001    MBDM2B: CMP     #1,R0
3251  010412  001401                    BEQ     MBDM2C
3252  010414  104000                    EMT                     ;REGISTER NOT INCREMENTED BY ONE
3253  010416  112720  000252    MBDM2C: MOVB    #252,(R0)+      ;TRY DESTINATION MODE 2 W/ODD BYTE
3254  010422  102402                    BVS     MBDM2D
3255  010424  001401                    BEQ     MBDM2D
3256  010426  100401                    BMI     MBDM2E
3257  010430                    MBDM2D:
3258  010430  104000                    EMT                     ;CC'S NOT SET CORRECT
3259  010432  022700  000002    MBDM2E: CMP     #2,R0
3260  010436  001401                    BEQ     MBDM2F
3261  010440  104000                    EMT                     ;REGISTER NOT INCREMENTED BY ONE
3262  010442  022737  125125  000000  MBDM2F: CMP     #125125,@#0     ;CHECK DATA
3263  010450  001401                    BEQ     TS152
3264  010452  104000                    EMT                     ;DESTINATION DATA INCORRECT
3265
3266                            ;*******************************************************************************
3267                            ;
3268                            ;       THIS TEST VERIFIES MOV DESTINATION MODE 3. R0 IS USED TO PICK UP
3269                            ;AN ADDRESS AT LOC. 400. LOC 400 POINTS TO LOC. 0 THE EFFECTIVE DEST. ADDR.. ALSO, MOVB
3270                            ;INST. ARE USED W/ EVEN AND ODD BYTES TO CHECK MOV BYTES INST AND MODE 37 DESTINATIONS.
3271                            ;*******************************************************************************
3272                            ;TEST 152       TEST MOV(B) DESTINATION MODE 3
```

```
                                        ;*************************************************************************
010454                                  TS152:
010454  012700  000400                          MOV     #400,R0         ;R0=400
010460  005010                                  CLR     (R0)            ;LOC. 400 POINTS TO LOC. 0
010462  005037  000000                          CLR     @#0             ;LOC. 0=0
010466  012730  125252                          MOV     #125252,@(R0)+  ;TRY MOV DESTINATION MODE 2
010472  102402                                  BVS     MDM3A           ;BR TO ERROR IF V SET
010474  001401                                  BEQ     MDM3A           ;BR TO ERROR IF Z SET
010476  100401                                  BMI     MDM3B
010500                                  MDM3A:
010500  104000                                  EMT                     ;CC'S INCORRECT
010502  022700  000402                  MDM3B:  CMP     #402,R0         ;CHECK DEST. MODE REGISTER
010506  001401                                  BEQ     MDM3C
010510  104000                                  EMT                     ;REGISTER NOT INCREMENTED BY 2
010512  022737  125252  000000          MDM3C:  CMP     #125252,@#0     ;CHECK DESTINATION DATA
010520  001401                                  BEQ     MDM3D
010522  104000                                  EMT                     ;DESTINATION DATA INCORRECT
010524  112737  000125  000000          MDM3D:  MOVB    #125,@#0        ;TRY MOVB DESTINATION MODE Z EVEN BYTE
010532  022737  125125  000000                  CMP     #125125,@#0     ;CHECK DATA
010540  001401                                  BEQ     MDM3E
010542  104000                                  EMT                     ;DESTINATION DATA INCORRECT
010544  112737  000525  000001          MDM3E:  MOVB    #525,@#1        ;TRY MOVB DESTINATION MODE 2 ODD BYTE
010552  022737  052525  000000                  CMP     #52525,@#0      ;CHECK DATA
010560  001401                                  BEQ     TS153
010562  104000                                  EMT                     ;

                                        ;*************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES THE MOV DESTINATION MODE 4 INSTRUCTION.
                                        ;SOP INSTRUCTIONS ON R0 ARE USED TO CLEAR TARGET LOCATION 0.
                                        ;R4 IS USED AS THE MODE 4 ADDRESSING REGISTER, AND
                                        ;CONDITIONAL BRANCHES ARE USED TO VERIFY THE DATA.
                                        ;
                                        ;*************************************************************************
                                        ;TEST 153       TEST MOV DESTINATION MODE 4
                                        ;*************************************************************************
010564                                  TS153:
010564  005000                                  CLR     R0              ;R0=0
010566  005010                                  CLR     (R0)            ;LOC 0=0
010570  012704  000002                          MOV     #2,R4           ;R4=2
010574  012744  012345                          MOV     #12345,-(R4)    ;TRY MOV DEST. MODE 4
010600  102402                                  BVS     MDM4A           ;BR TO ERROR IF V-BIT SET
010602  001401                                  BEQ     MDM4A           ;BR TO ERROR IF Z-BIT SET
010604  100001                                  BPL     MDM4B
010606                                  MDM4A:
010606  104000                                  EMT                     ;CC'S NOT CORRECT
010610  005704                          MDM4B:  TST     R4              ;CHECK DECREMENTING OF MODE 4 REG.
010612  001401                                  BEQ     MDM4C
010614  104000                                  EMT                     ;DESTINATION MODE REGISTER NOT DECREMENTED BY 2
010616  022710  012345                  MDM4C:  CMP     #12345,(R0)     ;CHECK DESTINATION DATA
010622  001401                                  BEQ     TS154
010624  104000                                  EMT                     ;DESTINATION DATA INCORRECT

                                        ;*************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES THE MOVB DESTINATION MODE 4 INSTRUCTION
```

```
3329                                    ;       ON BOTH ODD AND EVEN BYTES. SOP INSTRUCTIONS ON R4 ARE
3330                                    ;       USED TO CLEAR TARGET LOCATION 0. R0 IS USED AS THE MODE 4
3331                                    ;       ADDRESSING REGISTER, AND CMP AND CONDITIONAL BRANCH
3332                                    ;       INSTRUCTIONS ARE USED TO VERIFY THE DATA.
3333                                    ;
3334                                    ;*****************************************************************************
3335                                    ;TEST 154       TEST MOVB DESTINATION MODE 4
3336                                    ;*****************************************************************************
3337  010626                            TS154:
3338  010626  005004                           CLR     R4              ;R4=0
3339  010630  005014                           CLR     (R4)            ;LOC. 0=0
3340  010632  012700  000002                   MOV     #2,R0           ;R0 = 2
3341  010636  112740  125125                   MOVB    #125125,-(R0)   ;TRY MOVB DEST. MODE 4-ODD BYTE
3342  010642  020027  000001                   CMP     R0,#1           ;CHECK THAT DEST. REG. WAS DECREMENTED
3343  010646  001401                           BEQ     MBDM4A
3344  010650  104000                           EMT                     ;DESTINATION REG. NOT DECREMENTED BY 1
3345  010652  021427  052400   MBDM4A: CMP     (R4),#52400     ;CHECK DEST. DATA
3346  010656  001401                           BEQ     MBDM4B
3347  010660  104000                           EMT                     ;DEST. DATA NOT CORRECT
3348  010662  112740  125125   MBDM4B: MOVB    #125125,-(R0)   ;TRY MOVB DEST. MODE 4--EVEN BYTE
3349  010666  102402                           BVS     MBDM4C          ;BR. TO ERROR IF V-BIT SET
3350  010670  001401                           BEQ     MBDM4C          ;BR TO ERROR IF Z-BIT SET
3351  010672  100001                           BPL     MBDM4D
3352  010674                           MBDM4C:
3353  010674  104000                           EMT                     ;COND. CODES INCORRECT
3354  010676  005700   MBDM4D: TST     R0              ;CHECK MODE 4 DEST. REGISTER
3355  010700  001401                           BEQ     MBDM4E
3356  010702  104000                           EMT                     ;DESTINATION REG NOT DECREMENTED BY 1
3357  010704  021427  052525   MBDM4E: CMP     (R4),#52525     ;CHECK DEST. DAT^A
3358  010710  001401                           BEQ     TS155
3359  010712  104000                           EMT                     ;DESTINATION DATA INCORRECT
3360
3361                                    ;*****************************************************************************
3362                                    ;
3363                                    ;       THIS TEST VERIFIES THE MOV DESTINATION MODE 5 AND THE MOVB
3364                                    ;DESTINATION MODE 5 - EVEN BYTE INSTRUCTIONS. R4 IS A
3365                                    ;POINTER TO TARGET LOCATION 0 AND R0 IS SETUP TO
3366                                    ;POINT TO LOCATION 376 FOR THE MOV, AND LOCATION 404 FOR
3367                                    ;THE MOVB INSTRUCTIONS. CMP INSTRUCTIONS ARE USED TO VERIFY
3368                                    ;PROPER ADDRESSING AND DATA.
3369                                    ;
3370                                    ;*****************************************************************************
3371                                    ;TEST 155       TEST MOV DESTINATION MODE 5
3372                                    ;*****************************************************************************
3373  010714                            TS155:
3374  010714  005004                           CLR     R4              ;R4=0
3375  010716  005014                           CLR     (R4)            ;LOC. 0 = 0
3376  010720  012700  000400                   MOV     #400,R0         ;R0=400
3377  010724  012750  004321                   MOV     #4321,@-(R0)    ;TRY MOV DEST. MODE 5
3378  010730  102402                           BVS     MDM5A           ;BR TO ERROR IF V-BIT SET
3379  010732  001401                           BEQ     MDM5A           ;BR TO ERROR IF Z-BIT SET
3380  010734  100001                           BPL     MDM5B
3381  010736                           MDM5A:
3382  010736  104000                           EMT                     ;COND. CODES INCORRECT
3383  010740  022700  000376   MDM5B:  CMP     #376,R0         ;CHECK MODE 5 REG. WAS DECREMENTED
3384  010744  001401                           BEQ     MDM5C
```

```
3385  010746  104000                        EMT                             ;MODE 5 REGISTER NOT DECREMENTED BY 2
3386  010750  022714  004321          MDM5C: CMP     #4321,(R4)              ;CHECK DEST. DATA
3387  010754  001401                        BEQ     MDM5D
3388  010756  104000                        EMT                             ;DEST. DATA INCORRECT
3389  010760  012700  000406          MDM5D: MOV     #406,R0                 ;R0=406
3390  010764  112750  000377                 MOVB    #377,@-(R0)             ;TRY MOV DEST. MODE 5 --EVEN BYTE
3391  010770  022700  000404                 CMP     #404,R0                 ;CHECK MODE 5 REG.
3392  010774  001401                        BEQ     MDM5E
3393  010776  104000                        EMT                             ;MODE 5 REGISTER NOT DECREMENTED BY 2
3394  011000  022714  177721          MDM5E: CMP     #177721,(R4)            ;CHECK DEST. DATA
3395  011004  001401                        BEQ     TS156
3396  011006  104000                        EMT                             ;DEST. DATA INCORRECT
3397
3398                                  ;*****************************************************************************
3399                                  ;
3400                                  ;       THIS TEST VERIFIES THE MOV DESTINATION MODE 6 AND MOVB - EVEN BYTE
3401                                  ;DESTINATION MODE 6 INDTRUCTIONS. R0 IS USED TO SETUP TARGET LOC.0
3402                                  ;FOR BOTH TESTS. PATTERNS OF ONES AND ZEROES ARE MOVED INTO LOC.0
3403                                  ;BY MODE 6 INSTRUCTIONS, AND CMP INSTRUCTIONS ARE USED TO VERIFY
3404                                  ;PROPER ADDRESSING AND DATA.
3405                                  ;
3406                                  ;*****************************************************************************
3407                                  ;TEST 156       TEST MOV DESTINATION MODE 6
3408                                  ;*****************************************************************************
3409  011010                          TS156:
3410  011010  005000                        CLR     R0                      ;R0=0
3411  011012  005010                        CLR     (R0)                    ;LOC. 0=0
3412  011014  005200                        INC     R0                      ;R0=1
3413  011016  012760  052525  177777        MOV     #052525,-1(R0)          ;TRY MOV DEST. MODE 6
3414  011024  102402                        BVS     MDM6A                   ;BR TO ERROR IF V-BIT SET
3415  011026  001401                        BEQ     MDM6A                   ;BR TO ERROR IF Z-BIT SET
3416  011030  100001                        BPL     MDM6B
3417  011032                          MDM6A:
3418  011032  104000                        EMT                             ;COND. CODES INCORRECT
3419  011034  022700  000001          MDM6B: CMP     #1,R0                   ;CHECK DEST. REGISTER UNALTERED
3420  011040  001401                        BEQ     MDM6C
3421  011042  104000                        EMT                             ;DEST. REGISTER INCORRECTLY ALTERED
3422  011044  022737  052525  000000  MDM6C: CMP     #52525,@#0              ;CHECK DEST. DATA
3423  011052  001401                        BEQ     MDM6D
3424  011054  104000                        EMT                             ;DEST. DATA INCORRECT
3425  011056  012700  000002          MDM6D: MOV     #2,R0                   ;R0=2
3426  011062  112760  000377  177777        MOVB    #377,-1(R0)             ;TRY MOVB DEST. MODE 6
3427  011070  022700  000002                 CMP     #2,R0                   ;CHECK DEST. REGISTER UNALTERED
3428  011074  001401                        BEQ     MDM6E
3429  011076  104000                        EMT                             ;DEST. REGISTER INCORRECTLY ALTERED
3430  011100  022737  177525  000000  MDM6E: CMP     #177525,@#0             ;CHECK DEST. DATA
3431  011106  001401                        BEQ     TS157
3432  011110  104000                        EMT                             ;DEST. DATA INCORRECT
3433
3434                                  ;*****************************************************************************
3435                                  ;
3436                                  ;       THIS TEST VERIFIES THE MOV DESTINATION MODE 7 AND MOVB - ODD BYTE
3437                                  ;DESTINATION MODE 7 INSTRUCTIONS. R4 POINTS TO TARGET LOC.0 AND R0
3438                                  ;IS USED AS THE MODE 7 ADDRESSING REGISTER. CMP INSTRUCTIONS ARE
3439                                  ;USED TO VERIFY PROPER ADDRESSING AND DATA.
3440                                  ;
```

```
3441                                    ;*****************************************************************************
3442                                    ;TEST 157       TEST MOV DESTINATION MODE 7
3443                                    ;*****************************************************************************
3444  011112                            TS157:
3445  011112  005004                           CLR     R4              ;R4=0
3446  011114  005014                           CLR     (R4)            ;LOC.0=0
3447  011116  012700  000403                   MOV     #403,R0         ;R0=403
3448  011122  012770  070707  177777           MOV     #70707,@-1(R0)  ;TRY MOV W/DEST MODE 7
3449  011130  102402                           BVS     MDM7A           ;BR. TO ERROR IF V-BIT SET
3450  011132  001401                           BEQ     MDM7A           ;BR TO ERROR IF Z-BIT SET
3451  011134  100001                           BPL     MDM7B
3452  011136                            MDM7A:
3453  011136  104000                           EMT                     ;COND. CODES INCORRECT
3454  011140  022700  000403           MDM7B:  CMP     #403,R0         ;CHECK DEST. REGISTER
3455  011144  001401                           BEQ     MDM7C
3456  011146  104000                           EMT                     ;DEST. REGISTER INCORRECTLY ALTERED
3457  011150  022737  070707  000000   MDM7C:  CMP     #70707,@#0      ;CHECK DEST. DATA
3458  011156  001401                           BEQ     MDM7D
3459  011160  104000                           EMT                     ;DEST. DATA INCORRECT
3460  011162  112770  107070  000001   MDM7D:  MOVB    #107070,@1(R0)  ;TRY MOVB W/DEST MODE 7--ODD BYTE
3461  011170  022700  000403                   CMP     #403,R0         ;CHECK MODE 7 DEST. REG.
3462  011174  001401                           BEQ     MDM7E
3463  011176  104000                           EMT                     ;DEST. DATA INCORRECT
3464  011200  022737  034307  000000   MDM7E:  CMP     #34307,@#0      ;CHECK DEST. DATA
3465  011206  001401                           BEQ     TS160
3466  011210  104000                           EMT                     ;DESTINATION DATA INCORRECT
3467
3468                                    ;*****************************************************************************
3469                                    ;
3470                                    ;       THIS TEST VERIFIES MODE 4 DOUBLE OPERAND INSTRUCTIONS.
3471                                    ;THE TEST USES MODE 4 ADDRESSING WITH REGISTER 0 TO MOVE THRU A
3472                                    ;TABLE OF OPERANDS.  THE TABLE OF OPERANDS AND THE WORK LOCATION IS
3473                                    ;STORED FOLLOWING THE TEST CODE.  A SERIES OF 5 DOP INSTRUCTIONS UTILIZES
3474                                    ;THE DATA IN THE TABLE TO CYCLE THE WORK LOCATION THRU A SET OF
3475                                    ;VALUE.  THE DATA HAS BEEN CHOSEN TO INSURE THAT NO SINGLE ERROR WILL
3476                                    ;GO UNDETECTED.  WORD AND BYTE INSTRUCTION ACCESSING BOTH EVEN AND
3477                                    ;ODD ADDRESSES ARE USED IN THE TEST.  THE LISTING SHOWS THE
3478                                    ;EXPECTED INTERMEDIATE RESULT AS EACH INSTRUCTION IS EXECUTED.
3479                                    ;
3480                                    ;*****************************************************************************
3481                                    ;TEST 160       TEST MODE 4 W/ DOP INSTS.
3482                                    ;*****************************************************************************
3483  011212                            TS160:
3484  011212  012700  011256                   MOV     #TBL1,R0        ;INITIALIZE R0
3485  011216  014037  011256                   MOV     -(R0),@#TBL1    ;TBL1=125252
3486  011222  064037  011256                   ADD     -(R0),@#TBL1    ;TBL1=000377
3487  011226  144037  011256                   BICB    -(R0),@#TBL1    ;TBL1=000252
3488  011232  154037  011257                   BISB    -(R0),@#TBL1+1  ;TBL1=125252
3489  011236  024037  011256                   CMP     -(R0),@#TBL1    ;CHECK RESULT
3490  011242  001406                           BEQ     TS161
3491  011244                            DOP4:
3492  011244  104000                           EMT                     ;RESULT OF MODE 4 INSTS. INCORRECT
3493
3494  011246  125252                           125252
3495  011250  052652                           52652
3496  011252  053125                           53125
```

```
011254  125252                          125252
011256  000000                  TBL1:   0

                                ;*********************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 5 DOUBLE OPERAND INSTRUCTIONS.
                                ;THE TEST USES AN ADDRESS TABLE STORED FOLLOWING THE TEST CODE.
                                ;THIS TABLE IS SIMPLY A TABLE OF ADDRESS POINTERS WHICH ADDRESS
                                ;THE DATA TABLE USED IN THE PREVIOUS TEST.  THE TEST IS IDENTICAL TO
                                ;THE PREVIOUS TEST EXCEPT THE DATA IS REFERENCED USING THIS ADDRESS
                                ;TABLE AND MODE 5 ADDRESSING.  (SEE PREVIOUS TEST).
                                ;
                                ;*********************************************************************************
                                ;TEST 161       TEST MODE 5 W/ DOP INSTS.
                                ;*********************************************************************************
011260                          TS161:
011260  012700  011326                  MOV     #TBL2+2,R0      ;INITIALIZE R0
011264  015037  011256                  MOV     @-(R0),@#TBL1   ;TBL1=125252
011270  065037  011256                  ADD     @-(R0),@#TBL1   ;TBL1=000377
011274  145037  011256                  BICB    @-(R0),@#TBL1   ;TBL1=000252
011300  155037  011257                  BISB    @-(R0),@#TBL1+1 ;TBL1=125252
011304  025037  011256                  CMP     @-(R0),@#TBL1   ;CHECK RESULT
011310  001406                          BEQ     TS162
011312                          DOP5:
011312  104000                          EMT                     ;RESULT OF MODE 5 INSTS. INCORRECT
011314  011246                          TBL1-10
011316  011250                          TBL1-6
011320  011251                          TBL1-5
011322  011252                          TBL1-4
011324  011254                  TBL2:   TBL1-2
                                ;*********************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 6 DOUBLE OPERAND INSTRUCTIONS.
                                ;IT USES THE SAME DATA AS THAT USED IN THE MODE 4 TESTS.
                                ;THIS TIME THE DATA IS ACCESSED USING MODE 6.  R0 IS SET
                                ;TO POINT TO THE MIDDLE OF THE TABLE.  THE TABLE IS ACCESSED FROM
                                ;BOTTOM TO TOP BY VARYING THE OFFSET IN THE MODE 6 INSTRUCTIONS.
                                ;THE DATA RESULTS ARE IDENTICAL TO THOSE EXPECTED IN THE MODE 4
                                ;TESTS.
                                ;
                                ;*********************************************************************************
                                ;TEST 162       TEST MODE 6 W/ DOP INSTS.
                                ;*********************************************************************************
011326                          TS162:
011326  012700  011252                  MOV     #TBL1-4,R0      ;INITIALIZE R0
011332  016037  000002  011256          MOV     2(R0),@#TBL1    ;TBL1=125252
011340  066037  000000  011256          ADD     0(R0),@#TBL1    ;TBL1=000377
011346  146037  177777  011256          BICB    -1(R0),@#TBL1   ;TBL1=000252
011354  156037  177776  011257          BISB    -2(R0),@#TBL1+1 ;TBL1=125252
011362  026037  177774  011256          CMP     -4(R0),@#TBL1   ;CHECK RESULT
011370  001401                          BEQ     TS163
011372  104000                          EMT                     ;RESULT OF MODE 6 INSTS. INCORRECT
                                ;*********************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 7 DOUBLE OPERAND INSTRUCTIONS.
                                ;THIS TEST USES THE SAME ADDRESS TABLE AND DATA TABLE USED BY
```

```
                                        ;THE MODE 5 TESTS.  THIS TIME THE DATA IS ACCESSED USING MODE 7.
                                        ;R0 IS SET TO POINT TO THE MIDDLE OF THE ADDRESS TABLE IN THE MODE 5
                                        ;TEST.  THE TABLE IS ACCESSED FROM BOTTOM TO TOP BY VARYING THE OFFSET
                                        ;IN THE MODE 7 INSTRUCTIONS.  THE DATA RESULTS ARE IDENTICAL TO
                                        ;THOSE EXPECTED IN THE MODE 5 TESTS.
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 163       TEST MODE 7 W/ DOP INSTS.
                                        ;*****************************************************************************
011374                                  TS163:
011374  012700  011320                          MOV     #TBL2-4,R0      ;INITIALIZE R0
011400  017037  000004  011256                  MOV     @4(R0),@#TBL1   ;TBL1=125252
011406  067037  000002  011256                  ADD     @2(R0),@#TBL1   ;TBL1=000377
011414  147037  000000  011256                  BICB    @0(R0),@#TBL1   ;TBL1=000252
011422  157037  177776  011257                  BISB    @-2(R0),@#TBL1+1                ;TBL1=125252
011430  027037  177774  011256                  CMP     @-4(R0),@#TBL1          ;CHECK RESULT
011436  001401                                  BEQ     TS164
011440  104000                                  EMT                             ;RESULT OF MODE 7 INSTS INCORRECT
                                        ;*****************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES THE ROTATE MODE 0 INSTRUCTIONS.
                                        ;R0 IS LOADED WITH A DATA PATTERN, THE C-BIT IS LOADED, AND
                                        ;AN ROL INSTRUCTION IS EXECUTED WITH MODE 0.  THE OPERATION IS CHECKED
                                        ;BY TESTING THE RESULTING DATA AND THE STATE OF THE C AND V BITS.
                                        ;NEXT, THE SAME PROCEDURE IS EXECUTED TO TEST MODE 0 BYTE INSTRUCTIONS.
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 164       TEST ROTATE INSTRUCTIONS OF MODE 0
                                        ;*****************************************************************************
011442                                  TS164:
011442  012700  125252                          MOV     #125252,R0      ;INITIALIZE DATA
011446  000261                                  SEC                     ;SET C-BIT
011450  006100                                  ROL     R0              ;TRY ROL W/ MODE 0
011452  102004                                  BVC     ROT0A           ;CC=0011
011454  103003                                  BCC     ROT0A
011456  022700  052525                          CMP     #052525,R0      ;CHECK DATA
011462  001401                                  BEQ     ROT0B
011464                                  ROT0A:
011464  104000                                  EMT                     ;ROL MODE 0 FAILED
011466  012700  125252                  ROT0B:  MOV     #125252,R0      ;INITIALIZE DATA
011472  000261                                  SEC                     ;SET C-BIT
011474  106100                                  ROLB    R0              ;TRY ROL W/ MODE 0 EVEN BYTE
011476  102004                                  BVC     ROT0C           ;CC=0011
011500  103003                                  BCC     ROT0C
011502  022700  125125                          CMP     #125125,R0      ;CHECK DATA
011506  001401                                  BEQ     TS165
011510                                  ROT0C:
011510  104000                                  EMT                     ;ROLB MODE 0 FAILED
                                        ;*****************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES THE ROTATE MODE 1 INSTRUCTIONS.
                                        ;THE DATA TO BE ROTATED IS IN LOC 0.  R0 IS USED AS THE
                                        ;ADDRESSING REGISTER.  THE C-BIT IS LOADED AND AN ROL IS EXECUTED.
                                        ;THE RESULTS ARE CHECKED BY COMPARING THE DATA RESULTS AND TESTING
                                        ;THE C AND V BITS.  THIS PROCEDURE IS THEN REPEATED TWICE MORE
```

```
                                        ;TO TEST THE BYTE ROTATES.  FIRST ON BYTE 0, THEN ON BYTE 1.
                                        ;
                                        ;*************************************************************************
                                        ;TEST 165       TEST ROTATE INSTRUCTIONS W/ MODE 1
                                        ;*************************************************************************
011512                                  TS165:
011512  005000                                  CLR     R0              ;POINT TO LOC. 0
011514  012710  052525                          MOV     #52525,(R0)     ;INITIALIZE DATA
011520  000241                                  CLC                     ;CLEAR C-BIT
011522  006110                                  ROL     (R0)            ;TRY ROL W/ MODE 1
011524  102005                                  BVC     ROT1A           ;CC=1010
011526  103404                                  BCS     ROT1A
011530  022727  000000  125252                  CMP     @#0,#125252     ;CHECK RESULT
011536  001401                                  BEQ     ROT1B
011540                                  ROT1A:
011540  104000                                  EMT                     ;ROL MODE 1 FAILED
011542  000261                          ROT1B:  SEC
011544  012710  125252                          MOV     #125252,(R0)    ;INITIALIZE DATA
011550  106110                                  ROLB    (R0)            ;TRY ROLB W/ MODE 1 EVEN BYTE
011552  102005                                  BVC     ROT1C           ;CC=1011
011554  103004                                  BCC     ROT1C
011556  022737  125125  000000                  CMP     #125125,@#0     ;TEST RESULT
011564  001401                                  BEQ     ROT1D
011566                                  ROT1C:
011566  104000                                  EMT                     ;ROLB W/ MODE 1 EVEN BYTE FAILED
011570  012710  125252                  ROT1D:  MOV     #125252,(R0)
011574  005000                                  CLR     R0              ;POINT TO ODD BYTE
011576  005200                                  INC     R0
011600  000261                                  SEC                     ;SET C-BIT
011602  106110                                  ROLB    (R0)            ;TRY ROLB W/ MODE 1 ODD BYTE
011604  102005                                  BVC     ROT1E           ;CC=0011
011606  103004                                  BCC     ROT1E
011610  022737  052652  000000                  CMP     #052652,@#0     ;CHECK DATA
011616  001401                                  BEQ     TS166
011620                                  ROT1E:
011620  104000                                  EMT                     ;ROLB W/ MODE 1 ODD BYTE FAILED

                                        ;*************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES MODE 2 ROTATE INSTRUCTIONS.
                                        ;THE SAME PROCEDURE AS IN THE OTHER ROTATE TESTS ARE USED.  R0
                                        ;IS USED AS THE ADDRESSING REGISTER AND IS CHECKED FOR PROPER
                                        ;INCREMENTING.  BYTE INSTRUCTIONS ARE ALSO CHECKED.
                                        ;
                                        ;*************************************************************************
                                        ;TEST 166       TEST ROTATE INSTRUCTIONS W/ MODE 2
                                        ;*************************************************************************
011622                                  TS166:
011622  005000                                  CLR     R0              ;POINT TO LOC 0
011624  012710  173737                          MOV     #173737,(R0)    ;INITIALIZE DATA
011630  000241                                  CLC                     ;CLEAR C-BIT
011632  006120                                  ROL     (R0)+           ;TRY ROL W/ MODE 2
011634  103007                                  BCC     ROT2A           ;CHECK C-BIT
011636  022737  167676  000000                  CMP     #167676,@#0     ;CHECK DATA
011644  001003                                  BNE     ROT2A           ;BRANCH IF RESULT INCORRECT
011646  005300                                  DEC     R0              ;TEST R0
```

```
3665  011650  005300                        DEC     R0
3666  011652  001401                        BEQ     ROT2B
3667  011654                          ROT2A:
3668  011654  104000                        EMT                     ;ROL W/ MODE 2 FAILED
3669  011656  005000                  ROT2B: CLR     R0              ;POINT TO LOC 0
3670  011660  012710  004040                MOV     #4040,(R0)      ;INITIALIZE DATA
3671  011664  000241                        CLC                     ;CLEAR C-BIT
3672  011666  106120                        ROLB    (R0)+           ;TRY ROLB W/ MODE 2 EVEN BYTE
3673  011670  103406                        BCS     ROT2C           ;CHECK C-BIT
3674  011672  022737  004100  000000        CMP     #4100,@#0       ;CHECK DATA
3675  011700  001002                        BNE     ROT2C           ;BRANCH IF DATA INCORRECT
3676  011702  005300                        DEC     R0              ;CHECK R0
3677  011704  001401                        BEQ     ROT2D
3678  011706                          ROT2C:
3679  011706  104000                        EMT                     ;ROLB W/ MODE 2 EVEN BYTE FAILED
3680  011710  005000                  ROT2D: CLR     R0              ;POINT TO LOC 0
3681  011712  012710  004040                MOV     #4040,(R0)      ;INITIALIZE DATA
3682  011716  005200                        INC     R0              ;POINT TO ODD BYTE OF DATA
3683  011720  000261                        SEC                     ;SET C-BIT
3684  011722  106120                        ROLB    (R0)+           ;TRY ROL W/ MODE 2 ODD BYTE
3685  011724  103407                        BCS     ROT2E           ;CHECK C-BIT
3686  011726  022737  010440  000000        CMP     #10440,@#0      ;CHECK DATA
3687  011734  001003                        BNE     ROT2E           ;BRANCH IF DATA INCORRECT
3688  011736  005300                        DEC     R0              ;CHECK R0
3689  011740  005300                        DEC     R0
3690  011742  001401                        BEQ     TS167
3691  011744                          ROT2E:
3692  011744  104000                        EMT                     ;ROLB W/ MODE 2 ODD BYTE FAILED
3693
3694                                  ;*******************************************************************************
3695                                  ;
3696                                  ;       THIS TEST VERIFIES MODE 3 ROTATE INSTRUCTIONS.
3697                                  ;THIS TEST USES THE SAME PROCEDURES AS IN THE OTHER ROTATE
3698                                  ;TESTS.  THE DATA IS STORED IN LOC. 0 AND IS ADDRESSED USING
3699                                  ;MODE 37.  BYTE ADDRESSING IS ALSO CHECKED FOR EVEN AND ODD BYTES.
3700                                  ;
3701                                  ;*******************************************************************************
3702                                  ;TEST 167       TEST ROTATE INSTRUCTIONS /W MODE 3
3703                                  ;*******************************************************************************
3704  011746                          TS167:
3705  011746  012737  052525  000000        MOV     #52525,@#0      ;INITIALIZE DATA IN LOC 0
3706  011754  000261                        SEC                     ;SET C-BIT
3707  011756  006137  000000                ROL     @#0             ;TRO ROL W/ MODE 3
3708  011762  103404                        BCS     ROT3A           ;CHECK C-BIT
3709  011764  022737  125253  000000        CMP     #125253,@#0     ;CHECK DATA
3710  011772  001401                        BEQ     ROT3B
3711  011774                          ROT3A:
3712  011774  104000                        EMT                     ;ROL W/ MODE 3 FAILED
3713  011776  012737  125252  000000  ROT3B: MOV     #125252,@#0     ;INITIALIZE DATA
3714  012004  000241                        CLC                     ;CLEAR C-BIT
3715  012006  106137  000000                ROLB    @#0             ;TRY ROL W/ MODE 3 EVEN BYTE
3716  012012  103004                        BCC     ROT3C           ;CHECK C-BIT
3717  012014  023727  000000  125124  4$:   CMP     @#0,#125124     ;CHECK DATA
3718  012022  001401                        BEQ     ROT3D
3719  012024                          ROT3C:
3720  012024  104000                        EMT                     ;ROL W/ MODE 3 EVEN BYTE FAILED
```

```
 3721  012026  012737  125252  000000  ROT3D:  MOV     #125252,@#0     ;INITIALIZE DATA IN LOC. 0
 3722  012034  000261                          SEC                     ;SET C-BIT
 3723  012036  106137  000001                  ROLB    @#1             ;TRY ROL W/ MODE 3 ODD BYTE
 3724  012042  103004                          BCC     ROT3E           ;CHECK C-BIT
 3725  012044  022737  052652  000000          CMP     #052652,@#0     ;CHECK DATA
 3726  012052  001401                          BEQ     TS170
 3727  012054                          ROT3E:
 3728  012054  104000                          EMT                     ;ROL W/ MODE 3 ODD BYTE FAILED
 3729
 3730                                  ;*****************************************************************************
 3731                                  ;
 3732                                  ;       THIS TEST VERIFIES MODE 4 ROTATE INSTRUCTIONS.  THE DATA IS
 3733                                  ;STORED IN LOC. 0.  R0 IS SET TO 2 AND THE CARRY IS SET.  AN ROL MODE 4
 3734                                  ;IS USED TO ROTATE LOCATION 0 USING R0.  THE DATA IS CHECKED
 3735                                  ;AND THE C AND V BITS ARE TESTED.  THE PROPER DECREMENTING OF
 3736                                  ;R0 IS VERIFIED.
 3737                                  ;
 3738                                  ;*****************************************************************************
 3739                                  ;TEST 170       TEST MODE 4 W/ ROTATE INSTRUCTIONS
 3740                                  ;*****************************************************************************
 3741  012056                          TS170:
 3742  012056  012737  070707  000000          MOV     #070707,@#0     ;INITIALIZE DATA IN LOC. 0
 3743  012064  012700  000002                  MOV     #2,R0           ;INITIALIZE R0 AS POINTER
 3744  012070  000261                          SEC                     ;SET C-BIT
 3745  012072  006140                          ROL     -(R0)           ;TRY ROL W/ MODE 4
 3746  012074  103406                          BCS     ROT4            ;CHECK C-BIT
 3747  012076  022737  161617  000000          CMP     #161617,@#0     ;CHECK DATA
 3748  012104  001002                          BNE     ROT4            ;BRANCH IF DATA INCORRECT
 3749  012106  005700                          TST     R0              ;CHECK MODE 4 REGISTER
 3750  012110  001401                          BEQ     TS171
 3751  012112                          ROT4:
 3752  012112  104000                          EMT                     ;ROL MODE 4 FAILED
 3753
 3754                                  ;*****************************************************************************
 3755                                  ;
 3756                                  ;       THIS TEST VERIFIES MODE 5 ROTATE INSTRUCTIONS.
 3757                                  ;THE DATA IS STORED IN A WORK LOCATION (ROTX) AT THE END OF THE
 3758                                  ;TEST CODE.  LOC. 0 IS LOADED WITH THE ADDRESS OF THE DATA (ROTX).
 3759                                  ;R0 IS SET TO 2.  THE CARRY IS CLEARED AND A MODE 5 ROL
 3760                                  ;IS EXECUTED USING R0 AS AN ADDRESSING REGISTER.  THE DATA IS
 3761                                  ;CHECKED, THE C AND V BITS TESTED, AND R0 CHECKED FOR PROPER
 3762                                  ;DECREMENTING.
 3763                                  ;
 3764                                  ;*****************************************************************************
 3765                                  ;TEST 171       TEST MODE 5 W/ ROTATE INSTRUCTIONS
 3766                                  ;*****************************************************************************
 3767  012114                          TS171:
 3768  012114  012737  012160  000000          MOV     #ROTX,@#0       ;MOVE POINTER TO LOC. 0
 3769  012122  012700  000002                  MOV     #2,R0           ;SET MODE 5 REG. TO LOC. 0
 3770  012126  012767  107070  000024          MOV     #107070,ROTX    ;INITIALIZE DATA
 3771  012134  000241                          CLC                     ;CLEAR C-BIT
 3772  012136  006150                          ROL     @-(R0)          ;TRY ROL W/ MODE 5
 3773  012140  103006                          BCC     ROT5            ;CHECK C-BIT
 3774  012142  022737  016160  012160          CMP     #016160,@#ROTX  ;CHECK DATA
 3775  012150  001002                          BNE     ROT5            ;BRANCH IF DATA INCORRECT
 3776  012152  005700                          TST     R0              ;CHECK MODE 5 REGISTER
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 73
CJKDEB.P11     05-AUG-82 15:01          T171    TEST MODE 5 W/ ROTATE INSTRUCTIONS

 3777  012154  001402                          BEQ     TS172
 3778  012156                          ROT5:
 3779  012156  104000                          EMT                     ;ROL MODE 5 FAILED
 3780  012160  000000                  ROTX:   0
 3781
 3782                                  ;*****************************************************************************
 3783                                  ;
 3784                                  ;       THIS TEST VERIFIES MODE 6 ROTATE INSTRUCTIONS.
 3785                                  ;IT USES THE SAME PROCEDURE AS THE ABOVE TEST EXCEPT THE
 3786                                  ;ROTATE INSTRUCTION USES MODE 6 ADDRESSING WITH REGISTER 7.
 3787                                  ;THE DATA IS STILL OPERATED ON IN LOC. ROTX (SEE PREVIOUS TEST).
 3788                                  ;
 3789                                  ;*****************************************************************************
 3790                                  ;TEST 172       TEST MODE 6 W/ ROTATE INSTRUCTIONS
 3791                                  ;*****************************************************************************
 3792  012162                          TS172:
 3793  012162  012737  125252  012160          MOV     #125252,@#ROTX  ;INITIALIZE DATA
 3794  012170  000261                          SEC                     ;SET C-BIT
 3795  012172  006167  177762                  ROL     ROTX            ;TRY ROL W/ MODE 6
 3796  012176  103004                          BCC     ROT6            ;CHECK C-BIT
 3797  012200  022737  052525  012160          CMP     #52525,@#ROTX   ;CHECK DATA
 3798  012206  001401                          BEQ     TS173
 3799  012210                          ROT6:
 3800  012210  104000                          EMT                     ;ROL W/ MODE 6 FAILED
 3801
 3802                                  ;*****************************************************************************
 3803                                  ;
 3804                                  ;THIS TEST VERIFIES MODE 7 ROTATE INSTRUCTIONS.
 3805                                  ;THE DATA IS SET IN LOC. ROTX, (SEE PREVIOUS TEST).  THE ROL INSTRUCTION
 3806                                  ;ADDRESSES IT INDIRECTLY USING MODE 7 AND INDIRECT ADDRESS LOCATION
 3807                                  ;(ROTXAD) FOLLOWING THE TEST CODE.
 3808                                  ;
 3809                                  ;*****************************************************************************
 3810                                  ;TEST 173       TEST MODE 7 W/ ROTATE INSTRUCTIONS
 3811                                  ;*****************************************************************************
 3812  012212                          TS173:
 3813  012212  012737  052525  012160          MOV     #52525,@#ROTX   ;INITIALIZE DATA
 3814  012220  012737  012160  012250          MOV     #ROTX,@#ROTXAD  ;INITIALIZE ADDRESS POINTER
 3815  012226  000241                          CLC                     ;CLEAR C-BIT
 3816  012230  006177  000014                  ROL     @ROTXAD         ;TRY ROL W/ MODE 7
 3817  012234  103404                          BCS     ROT7            ;CHECK C-BIT
 3818  012236  023727  012160  125252          CMP     @#ROTX,#125252  ;CHECK DATA
 3819  012244  001402                          BEQ     TS174
 3820  012246                          ROT7:
 3821  012246  104000                          EMT                     ;ROL W/ MODE 7 FAILED
 3822  012250  000000                  ROTXAD: 0
 3823
 3824
 3825                                  ;*****************************************************************************
 3826                                  ;
 3827                                  ;       THIS TEST VERIFIES MODE 0 SWAB INSTRUCTION.  R0 IS SET TO
 3828                                  ;177400.  A SWAB MODE 0 IS EXECUTED AND THE CONDITIONAL BRANCH
 3829                                  ;IS USED TO CHECK THE SIGN OF THE RESULT.  ALSO, A COMPARISON
 3830                                  ;IS MADE TO CHECK THE DATA RESULTS.
 3831                                  ;
 3832                                  ;*****************************************************************************
```

```
                                        ;TEST 174       TEST MODE 0 W/ SWAB INST.
                                        ;*****************************************************************************
                                        TS174:
012252  012700  177400                          MOV     #177400,R0      ;MOVE TEST PATTERN TO R0
012256  000300                                  SWAB    R0              ;TRY SWAB MODE 0
012260  100401                                  BMI     SB0
012262  104000                                  EMT                     ;SWAB DID NOT SET CC'S CORRECT
012264  022700  000377          SB0:    CMP     #377,R0         ;CHECK RESULT
012270  001401                                  BEQ     TS175
012272  104000                                  EMT                     ;RESULT OF SWAB MODE 0 FAILED

                                        ;*****************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES MODE 1 SWAB INSTRUCTION.  THE TEST
                                        ;PATTERN IS MOVED TO LOC 0.  R0 IS CLEARED AND USED AS THE ADDRESSING
                                        ;REGISTER IN THE MODE 1 SWAB.  THE DATA RESULTS ARE CHECKED WITH
                                        ;A COMPARE.
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 175       TEST MODE 1 W/ SWAB INST
                                        ;*****************************************************************************
012274                                  TS175:
012274  012737  125652  000000                  MOV     #125652,@#0     ;MOVE TEST PATTERN TO LOC. 0
012302  005000                                  CLR     R0              ;R0=0
012304  000310                                  SWAB    (R0)            ;TRY SWAB MODE 1
012306  022737  125253  000000                  CMP     #125253,@#0     ;CHECK RESULT
012314  001401                                  BEQ     TS176
012316  104000                                  EMT                     ;RESULT OF SWAB MODE 1 FAILED


                                        ;*****************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES MODE 2 SWAB INSTRUCTION.  THE TEST
                                        ;PATTERN IS MOVED TO LOC 0.  R0 IS CLEARED AND USED AS THE MODE
                                        ;2 ADDRESSING REGISTER.  THE RESULTS ARE CHECKED WITH A COMPARE.
                                        ;R0 IS CHECKED FOR PROPER DECREMENTING.
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 176       TEST MODE 2 W/ SWAB INST
                                        ;*****************************************************************************
012320                                  TS176:
012320  012737  125152  000000                  MOV     #125152,@#0     ;MOVE TEST PATTERN TO LOC. 0
012326  005000                                  CLR     R0              ;R0=0
012330  000320                                  SWAB    (R0)+           ;TRY SWAB MODE 2
012332  022737  065252  000000                  CMP     #65252,@#0      ;CHECK RESULT
012340  001401                                  BEQ     SB2
012342  104000                                  EMT                     ;RESULT OF SWAB MODE 0 FAILED
012344  162700  000002          SB2:    SUB     #2,R0           ;CHECK EFFECT OF REG.
012350  001401                                  BEQ     TS177
012352  104000                                  EMT                     ;REGISTER VALUE INCORRECT


                                        ;*****************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES MODE 3 SWAB INSTRUCTION.  THE TEST
                                        ;PATTERN IS MOVED TO LOC 0.  A MODE 3 SWAB INSTRUCTION IS EXECUTED
```

```
3889                                    ;USING R7 AS THE ADDRESSING REGISTER.  A COMPARE VERIFIES THE
3890                                    ;DATA RESULTS.
3891                                    ;
3892                                    ;*****************************************************************************
3893                                    ;TEST 177       TEST MODE 3 W/SWAB INST.
3894                                    ;*****************************************************************************
3895  012354                            TS177:
3896  012354  012737  000377  000000           MOV     #377,@#0        ;MOVE TEST PATTERN TO LOC. 0
3897  012362  000337  000000                   SWAB    @#0             ;TRY SWAB W/ MODE 3
3898  012366  022737  177400  000000           CMP     #177400,@#0     ;CHECK RESULT
3899  012374  001401                           BEQ     TS200
3900  012376  104000                           EMT                     ;RESULT OF SWAB INCORRECT
3901
3902
3903                                    ;*****************************************************************************
3904                                    ;
3905                                    ;       THIS TEST VERIFIES MODE 4 SWAB INSTRUCTIONS.  THE DATA
3906                                    ;IS MOVED TO LOC 0.  R0 IS SET TO 2 AND USED AS THE MODE 4 ADDRESSING
3907                                    ;REGISTER.  THE DATA IS CHECKED WITH A COMPARE AND R0 IS CHECKED
3908                                    ;FOR PROPER DECREMENTING.
3909                                    ;
3910                                    ;*****************************************************************************
3911                                    ;TEST 200       TEST MODE 4 W/ SWAB INST
3912                                    ;*****************************************************************************
3913  012400                            TS200:
3914  012400  012737  125652  000000           MOV     #125652,@#0     ;MOVE TEST PATTERN TO LOC. 0
3915  012406  012700  000002                   MOV     #2,R0           ;SET UP REGISTER POINTER
3916  012412  000340                           SWAB    -(R0)           ;TRY SWAB MODE 4
3917  012414  022737  125253  000000           CMP     #125253,@#0     ;CHECK RESULT
3918  012422  001401                           BEQ     SB4
3919  012424  104000                           EMT                     ;RESULT OF SWAB INCORRECT
3920  012426  005700                   SB4:    TST     R0              ;CHECK EFFECT ON REG.
3921  012430  001401                           BEQ     TS201
3922  012432  104000                           EMT                     ;REGISTER VALUE INCORRECT
3923
3924
3925                                    ;*****************************************************************************
3926                                    ;
3927                                    ;       THIS TEST VERIFIES MODE 5 SWAB INSTRUCTION.  THE TEST USES
3928                                    ;TWO LOCATIONS FOLLOWING THE TEST CODE.  SB5X HOLDS THE DATA;
3929                                    ;SB5XAD IS A POINTER TO THE DATA LOCATION.  THE DATA IS MOVED TO
3930                                    ;SB5X AND R0 IS SET TO TWO PLUS THE ADDRESS OF SB5XAD.  FOLLOWING
3931                                    ;THE MODE 5 SWAB SB5X IS CHECKED FOR THE PROPER DATA.  R0 IS
3932                                    ;CHECKED TO SEE THAT IT WAS DECREMENTED PROPERLY.
3933                                    ;
3934                                    ;*****************************************************************************
3935                                    ;TEST 201       TEST MODE 5 W/ SWAB INST.
3936                                    ;*****************************************************************************
3937  012434                            TS201:
3938  012434  012700  012476                   MOV     #SB5XAD+2,R0    ;SET UP POINTER TO WORK LOCATION
3939  012440  012767  125125  000024           MOV     #125125,SB5X    ;MOVE PATTERN TO WORK LOCATION
3940  012446  000350                           SWAB    @-(R0)          ;TRY SWAB MODE 5
3941  012450  022767  052652  000014           CMP     #52652,SB5X     ;CHECK RESULT
3942  012456  001401                           BEQ     SB5A
3943  012460  104000                           EMT                     ;RESULT OF SWAB INCORRECT
3944  012462  020027  012474           SB5A:   CMP     R0,#SB5XAD      ;CHECK RESULT OF REG.
```

```
                                        BEQ     TS202
                                SB5:
                                        EMT                     ;REGISTER VALUE INCORRECT
                                SB5X:   0                       ;WORK LOCATION
                                SB5XAD: SB5X


                                ;*******************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 6 SWAB INSTRUCTION.  THIS TEST
                                ;USES A WORK LOCATION (SB6X) FOLLOWING THE TEST CODE.  TEST DATA
                                ;IS LOADED INTO THE WORK LOCATION.  R0, THE ADDRESSING REGISTER
                                ;IS LOADED WITH 6 LESS THEN THE ADDRESS OF THE WORK LOCATION.
                                ;THE MODE 6 SWAB IS EXECUTED WITH A +6 OFFSET.  THE DATA IS
                                ;VERIFIED WITH A COMPARE.
                                ;
                                ;*******************************************************************************
                                ;TEST 202       TEST MODE 6 W/ SWAB INST.
                                ;*******************************************************************************
012476                          TS202:
012476  012767  125125  000022          MOV     #125125,SB6X    ;MOVE PATTERN TO WORK LOCATION
012504  012700  012520                  MOV     #SB6X-6,R0      ;MOVE OFFSET POINTER TO R0
012510  000360  000006                  SWAB    6(R0)           ;TRY SWAB W/ MODE 6
012514  022760  052652  000006          CMP     #52652,6(R0)    ;CHECK RESULT
012522  001402                          BEQ     TS203
012524                          SB6:
012524  104000                          EMT                     ;RESULT OF SWAB INCORRECT
012526  000000                  SB6X:   0                       ;WORK LOCATION


                                ;*******************************************************************************
                                ;
                                ;       THIS TEST VERIFIES MODE 7 SWAB INSTRUCTION.  THIS TEST
                                ;USES TWO LOCATIONS FOLLOWING THE TEST CODE:  A WORK LOCATION
                                ;(SB.X) AND A POINTER TO THE WORK LOCATION (SB7XAD).  DATA IS MOVED
                                ;TO THE WORK LOCATION.  R0 IS LOADED WITH 72 LESS THAN THE ADDRESS
                                ;OF THE ADDRESS POINTER.  THE DATA IS SWAB'ED USING A MODE 7
                                ;INSTRUCTION WITH AN OFFSET OF +72.  THE DATA IS VERIFIED WITH A
                                ;COMPARE.
                                ;
                                ;*******************************************************************************
                                ;TEST 203       TEST MODE 7 W/ SWAB INST.
                                ;*******************************************************************************
012530                          TS203:
012530  012767  177400  000022          MOV     #177400,SB7X    ;MOVE PATTERN TO WORK LOCATION
012536  012700  012470                  MOV     #SB7XAD-72,R0   ;MOVE OFFSET POINTER TO R0
012542  000370  000072                  SWAB    @72(R0)         ;TRY SWAB MODE 7
012546  027027  000072  000377          CMP     @72(R0),#377    ;CHECK RESULTS
012554  001403                          BEQ     TS204
012556                          SB7:
012556  104000                          EMT                     ;RESULT OF SWAB INCORRECT
012560  000000                  SB7X:   0                       ;WORK LOCATION
012562  012560                  SB7XAD: SB7X                    ;POINTER TO WORK LOCATION


                                ;*******************************************************************************
```

```
                                ;
                                ;       THIS TEST VERIFIES ALL LEGAL MODES OF THE JMP INSTRUCTION.
                                ;BECAUSE OF THE NATURE OF THE INSTRUCTION UNDER TEST, THIS TEST
                                ;UTILIZES SEVERAL DIFFERENT TECHNIQUES.  THE CODE IS NOT EXECUTED
                                ;IN A LINEAR FASHION.  THE DIFFERENT MODES ARE EXECUTED IN ORDER
                                ;FROM 1-7; HOWEVER, THE CODE IS ARRANGED SO THAT CONTROL LEAP
                                ;FROGS THRU THE TEST CODE.  THE ORDER OF APPEARANCE OF THE CODE
                                ;IS:
                                ;       JMP MODE 1
                                ;       JMP MODE 3
                                ;       JMP MODE 2
                                ;       JMP MODE 4
                                ;       JMP MODE 6
                                ;       JMP MODE 5
                                ;       JMP MODE 7
                                ;AN INTERNAL SEQUENCE TEST (JMPSEQ) IS USED TO INSURE THAT THE
                                ;JUMPS ARE OCCURRING IN THE PROGRAMMED SEQUENCE.
                                ;       THE TEST IS MADE UP OF SEVERAL BLOCKS OF CODE.  EACH CODE
                                ;BEGINS WITH A LABEL WHICH INDICATES THE MODE BEING EXECUTED IN
                                ;THAT BLOCK.  A SIMPLE PROCEDURE IS FOLLOWED IN EACH BLOCK.  FOR
                                ;EXAMPLE THE CODE BEGINNING AT JMP3 WILL FIRST COMPARE THE RESULTS
                                ;OF THE PREVIOUS MODE 2 JUMP.  (ANY REGISTER CHANGES ARE VERIFIED
                                ;AND THE SEQUENCE CHECK IS MADE).  THEN THE REGISTERS ARE SETUP
                                ;FOR A MODE 3 JUMP TO THE NEXT TEST BLOCK (HERE, JMP4), THE SEQUENCE
                                ;CHECKER IS UPDATED AND THE JUMP IS EXECUTED.
                                ;       IF A FAILURE OCCURS, THE SEQUENCE CHECKER WILL ASSIST IN
                                ;DETERMINING JUST WHICH MODE FAILED.  IF THE SEQUENCE IS CORRECT
                                ;THEN THE ERROR DETECTED WAS A MODE FAILURE (E.G. FAILURE OF THE
                                ;REGISTER TO BE INCREMENTED IN MODE 2 JUMP.)
                                ;
                                ;*****************************************************************************
                                ;TEST 204        TEST THE JMP INSTRUCTION IN ALL MODES
                                ;*****************************************************************************
012564                          TS204:
012564  005067  000240                CLR     JMPSEQ          ;ESTABLISH A SEQUENCE CHECKER
012570  012700  012634                MOV     #JMP2,R0        ;SET R0=JUMP TARGET
012574  000110                      JMP     (R0)            ;TRY JMP MODE 1
012576  022700  012600        JMP3:   CMP     #.+2,R0         ;CHECK RESULT OF MODE 2 JUMP
012602  001401                      BEQ     JMP3A
012604  104000                      EMT                     ;REGISTER VALUE AFTER JMP MODE 2 INCORRECT
012606  026727  000216  000001 JMP3A: CMP     JMPSEQ,#1       ;MAKE SURE JMPS ARE IN SEQUENCE: JMPSEQ=1?
012614  001401                      BEQ     JMP3B
012616  104000                      EMT                     ;SHOULD BE HERE FROM JMP MODE 2 ONLY
012620  012700  012632        JMP3B:  MOV     #IJMP4,R0       ;POINT R0 TO INDIRECT JMP ADDR.
012624  005267  000200                INC     JMPSEQ          ;UPDATE SEQUENCE CHECKER
012630  000130                      JMP     @(R0)+          ;TRY JMP MODE 3
012632  012656                IJMP4:  JMP4                    ;ADDRESS INDIRECT JUMP
                                ;
012634  005767  000170        JMP2:   TST     JMPSEQ          ;CHECK THAT JMPS ARE IN SEQUENCE: JMPSEQ=0?
012640  001401                      BEQ     JMP2A
012642  104000                      EMT                     ;SHOULD BE HERE FROM JMP MODE 1 ONLY
012644  005267  000160        JMP2A:  INC     JMPSEQ          ;UPDATE SEQUENCE CHECKER
012650  012700  012576                MOV     #JMP3,R0        ;SET R0=JUMP TARGET
012654  000120                      JMP     (R0)+           ;TRY A JUMP MODE 2 TO "JMP3"
012656  022700  012634        JMP4:   CMP     #IJMP4+2,R0     ;CHECK RESULT OF REGISTER IN MODE 3 JUMP
012662  001401                      BEQ     JMP4A
```

```
4057  012(54  104000                          EMT                     ;REGISTER VALUE AFTER MODE 3 JUMP INCORRECT
4058  0126 6  022767  000002  000134  JMP4A:  CMP     #2,JMPSEQ       ;CHECK JUMP SEQUENCE: JMPSEQ=2?
4059  0126,4  001401                          BEQ     JMP4B
4060  01267.  104000                          EMT                     ;SHOULD BE ONLY FROM MODE 3 JUMP
4061  012700  012700  012742          JMP4B:  MOV     #JMP5+2,R0      ;SET UP POINTER TO JUMP TARGET
4062  012704  005267  000120                  INC     JMPSEQ          ;UPDATE SEQUENCE CHECKER
4063  012710  000140                          JMP     -(R0)           ;TRY JUMP MODE 4 TO "JMP4"
4064
4065  012712  022767  000004  000110  JMP6:   CMP     #4,JMPSEQ       ;CHECK THAT JUMPS ARE IN SEQUENCE: JMPSEQ=4?
4066  012720  001401                          BEQ     JMP6A
4067  012722  104000                          EMT                     ;SHOULD BE HERE ONLY FROM MODE 5 JUMP
4068  012724  012700  013364          JMP6A:  MOV     #JMP7+376,R0    ;SET UP OFFSET POINTER TO JUMP TARGET
4069  012730  005267  000074                  INC     JMPSEQ          ;UPDATE JUMP SEQUENCE
4070  012734  000160  177402                  JMP     -376(R0)        ;TRY MODE 6 JUMP
4071
4072  012740  022767  000003  000062  JMP5:   CMP     #3,JMPSEQ       ;CHECK THAT JUMPS ARE IN SEQUENCE: JMPSEQ=3?
4073  012746  001401                          BEQ     JMP5A
4074  012750  104000                          EMT                     ;SHOULD ONLY BE HERE FROM MODE 4 JUMP
4075  012752  012700  012766          JMP5A:  MOV     #IJMP5+2,R0     ;SET UP POINTER TO INDIRECT JUMP ADDR.
4076  012756  005267  000046                  INC     JMPSEQ          ;UPDATE JUMP SEQUENCE
4077  012762  000150                          JMP     @-(R0)          ;TRY JUMP MODE 5 TO "JMP6"
4078  012764  012712                  IJMP5:  JMP6                    ;INDIRECT ADDRESS POINTER
4079
4080  012766  022767  000005  000034  JMP7:   CMP     #5,JMPSEQ       ;CHECK JUMPS IN SEQUENCE: JMPSEQ=5?
4081  012774  001401                          BEQ     JMP7A
4082  012776  104000                          EMT                     ;SHOULD ONLY BE HERE FROM MODE 6 JUMP
4083  013000  012700  013024          JMP7A:  MOV     #IJMP+10,R0     ;SET UP OFFSET POINTER TO INDIRECT ADDR.
4084  013004  005267  000020                  INC     JMPSEQ          ;UPDATE JUMP SEQUENCE
4085  013010  000170  177770                  JMP     @-10(R0)        ;TRY MODE 7 JUMP
4086  013014  013016                  IJMP:   JMPCK                   ;INDIRECT ADDRESS
4087
4088  013016  026727  000006  000006  JMPCK:  CMP     JMPSEQ,#6       ;CHECK JUMPS IN SEQUENCE: JMPSEQ
4089  013024  001402                          BEQ     TS205
4090  013026  104000                          EMT                     ;SHOULD ONLY BE HERE FROM MODE 6 JUMP
4091  013030  000000                  JMPSEQ: 0
4092
4093                                  ;*****************************************************************************
4094                                  ;
4095                                  ;       THIS TEST VERIFIES ALL LEGAL MODES OF THE JSR INSTRUCTION.
4096                                  ;THE CONCEPT OF LEAP FROGGING AND SEQUENCE CHECKING (JSRSEQ) IS
4097                                  ;IDENTICAL TO THAT USED IN JMP TEST (SEE PREVIOUS TEST).  EACH
4098                                  ;BLOCK OF CODE VERIFIES THE PREVIOUS JSR BY CHECKING THE SEQUENCE,
4099                                  ;CHECKING THAT THE PC WAS SAVED IN THE SPECIFIED REGISTER, CHECKING
4100                                  ;THAT THE SP WAS DECREMENTED, CHECKING THAT THE REGISTER WAS
4101                                  ;SAVED ON THE STACK, AND FINALLY CHECKING THAT ANY MODE ADDRESS
4102                                  ;REGISTER ALTERATIONS (E.G. INCREMENT REGISTER IN MODE 2) WERE
4103                                  ;SUCCESSFUL.  R1 IS USED AS THE REGISTER IN ALL JSR INSTRUCTIONS.
4104                                  ;       IF A FAILURE OCCURS, THE SEQUENCE CHECKER WILL ASSIST IN
4105                                  ;DETERMINING JUST WHICH MODE FAILED.  IF THE SEQUENCE IS CORRECT
4106                                  ;THEN THE ERROR DETECTED WAS A FUNCTIONAL FAILURE (E.G., INCORRECT
4107                                  ;REGISTER SAVED).
4108                                  ;
4109                                  ;*****************************************************************************
4110                                  ;TEST 205       TEST JSR INSTRUCTION W/ ALL MODES
4111                                  ;*****************************************************************************
4112  013032                          TS205:
```

```
4113  013032  000402                    BR      JSR1
4114  013034  000137  013416    JSR0:   JMP     @#JSRCK1
4115
4116  013040  012706  001000    JSR1:   MOV     #STBOT,R6       ;SET STACK POINTER
4117  013044  012700  013136            MOV     #JSR2,R0        ;SET TARGET ADDRESS
4118  013050  005037  013376            CLR     @#JSRSEQ        ;INITIALIZE SEQUENCE CHECKER
4119  013054  005001                    CLR     R1              ;INITIALIZE R1
4120  013056  005101                    COM     R1
4121  013060  004110                    JSR     R1,(R0)         ;TRY JSR MODE 1
4122                                                            ; TO SCOPE: REPLACE THE MOVE INSTRUCTION   <====
4123                                                            ;           FOLLOWING W/ 774               <====
4124  013062                    JSR1A:
4125  013062  104000                    EMT                     ;JSR MODE 1 FAILED
4126
4127  013064  022737  000001  013376 JSR3:   CMP     #1,@# JSRSEQ    ;CHECK SEQUENCE: JSRSEQ=1?
4128  013072  001014                    BNE     JSR3A           ;BRANCH IF OUT OF SEQUENCE
4129  013074  020127  013212            CMP     R1,#JSR4        ;PROPER PC SAVED?
4130  013100  001011                    BNE     JSR3A           ;BRANCH IF PC WRONG
4131  013102  022706  000776            CMP     #STBOT-2,R6     ;STACK POINTER DECREMENTED?
4132  013106  001006                    BNE     JSR3A           ;BRANCH IF SP WRONG
4133  013110  022716  125252            CMP     #125252,(R6)    ;REG SAVED ON STACK?
4134  013114  001003                    BNE     JSR3A           ;BRANCH IF REG. NOT SAVED
4135  013116  022700  013066            CMP     #JSR3+2,R0      ;MODE 2 INCREMENT CORRECT?
4136  013122  001401                    BEQ     JSR3B
4137  013124                    JSR3A:
4138  013124  104000                    EMT                     ;JSR MODE 3 MALFUNCTIONED
4139  013126  005237  013376 JSR3B:  INC     @#JSRSEQ        ;UPDATE SEQUENCE CHECKER
4140  013132  004137  013212            JSR     R1,@#JSR4       ;TRY JSR MODE 4
4141
4142  013136  005737  013376 JSR2:   TST     @#JSRSEQ        ;CHECK SEQUENCE: JSRSEQ=0?
4143  013142  001011                    BNE     JSR2A           ;BRANCH IF OUT OF SEQUENCE
4144  013144  020127  013062            CMP     R1,#JSR1A       ;PROPER PC SAVED?
4145  013150  001006                    BNE     JSR2A           ;BRANCH IF PC WRONG
4146  013152  022706  000776            CMP     #STBOT-2,R6     ;R6 DECREMENT?
4147  013156  001003                    BNE     JSR2A           ;BRANCH IF R6 IS INCORRECT
4148  013160  021627  177777            CMP     (R6),#-1        ;REGISTER SAVED?
4149  013164  001401                    BEQ     JSR2B
4150  013166                    JSR2A:
4151  013166  104000                    EMT                     ;JSR MODE 1 MALFUNCTIONED
4152  013170  012706  001000 JSR2B:  MOV     #STBOT,R6       ;INITIALIZE R6
4153  013174  012701  125252            MOV     #125252,R1      ;INITIALIZE R1
4154  013200  005237  013376            INC     @#JSRSEQ        ;UPDATE SEQUENCE CHECKER
4155  013204  012700  013064            MOV     #JSR3,R0        ;SET TARGET ADDRESS
4156  013210  004120                    JSR     R1,(R0)+        ;TRY JSR MODE 2
4157
4158  013212  022737  000002  013376 JSR4:   CMP     #2,@#JSRSEQ     ;CHECK SEQUENCE: JSRSEQ=2?
4159  013220  001003                    BNE     JSR4A           ;BRANCH IF OUT OF SEQUENCE
4160  013222  022701  013136            CMP     #JSR2,R1        ;PROPER PC SAVED?
4161  013226  001401                    BEQ     JSR4B
4162  013230                    JSR4A:
4163  013230  104000                    EMT                     ;JSR MODE 3 MALFUNCTIONED
4164  013232  005237  013376 JSR4B:  INC     @#JSRSEQ        ;UPDATE SEQUENCE CHECKER
4165  013236  012700  013304            MOV     #JSR5+2,R0      ;SET TARGET ADDRESS
4166  013242  004140                    JSR     R1,-(R0)        ;TRY JSR MODE 4
4167
4168  013244  022767  000004  000124 JSR6:   CMP     #4,JSRSEQ       ;CHECK SEQUENCE: JSRSEQ=4?
```

```
4169  013252  001006                        BNE     JSR6A           ;BRANCH IF OUT OF SEQUENCE
4170  013254  022701  013342                CMP     #JSR7,R1        ;PROPER PC SAVED?
4171  013260  001003                        BNE     JSR6A           ;BRANCH IF PC WRONG
4172  013262  022700  013372                CMP     #JSR6AD,R0      ;MODE 5 REGISTER CORRECT?
4173  013266  001401                        BEQ     JSR6B
4174  013270                        JSR6A:
4175  013270  104000                        EMT                     ;JSR MODE 5 FAILED
4176  013272  005237  013376        JSR6B:  INC     @#JSRSEQ        ;UPDATE SEQUENCE CHECKER
4177  013276  004167  000040                JSR     R1,JSR7         ;TRY JSR MODE 6
4178  013302  022767  000003  000066 JSR5:  CMP     #3,JSRSEQ       ;CHECK SEQUENCE: JSRSEQ=3?
4179  013310  001006                        BNE     JSR5A           ;BRANCH IF OUT OF SEQUENCE
4180  013312  022701  013244                CMP     #JSR6,R1        ;PROPER PC SAVED?
4181  013316  001003                        BNE     JSR5A           ;BRANCH IF PC WRONG
4182  013320  022700  013302                CMP     #JSR5,R0        ;CHECK MODE 4 REGISTER
4183  013324  001401                        BEQ     JSR5B
4184  013326                        JSR5A:
4185  013326  104000                        EMT                     ;JSR MODE 4 MALFUNCTIONED
4186  013330  005237  013376        JSR5B:  INC     @#JSRSEQ        ;UPDATE SEQUENCE CHECKER
4187  013334  012700  013374                MOV     #JSR6AD+2,R0    ;POINT R0 TO TARGET ADDRESS
4188  013340  004150                        JSR     R1,@-(R0)       ;TRY JSR MODE 5
4189
4190  013342  022737  000005  013376 JSR7:  CMP     #5,@#JSRSEQ     ;CHECK SEQUENCE: JSRSEQ=5?
4191  013350  001003                        BNE     JSR7A           ;BRANCH IF OUT OF SEQUENCE
4192  013352  022701  013302                CMP     #JSR5,R1        ;PROPER PC SAVED?
4193  013356  001401                        BEQ     JSR7B
4194  013360                        JSR7A:
4195  013360  104000                        EMT                     ;JSR MODE 6 FAILED
4196  013362  005237  013376        JSR7B:  INC     @#JSRSEQ        ;UPDATE SEQUENCE CHECKER
4197  013366  004177  000002                JSR     R1,@JSRCKAD     ;TRY JSR MODE 7
4198
4199  013372  013244                JSR6AD: JSR6                    ;MODE 5 TARGET ADDRESS
4200  013374  013400                JSRCKAD:JSRCK                   ;MODE 7 TARGET ADDRESS
4201  013376  000000                JSRSEQ: 0                       ;SEQUENCE CHECKER
4202
4203  013400  022767  000006  177770 JSRCK:  CMP     #6,JSRSEQ       ;CHECK SEQUENCE: JSRSEQ=6?
4204  013406  001003                        BNE     JSRCK1          ;BRANCH IF OUT OF SEQUENCE
4205  013410  022701  013372                CMP     #JSR6AD,R1      ;PROPER PC SAVED?
4206  013414  001401                        BEQ     TS206
4207  013416                        JSRCK1:
4208  013416  104000                        EMT                     ;JSR MODE 7 MALFUNCTIONED
4209
4210
4211                                ;*******************************************************************************
4212                                ;
4213                                ;       THIS TEST VERIFIES THE RTS INSTRUCTION.  THE STACK POINTER
4214                                ;IS INITIALIZED AND A TEST PATTERN STORED ON STACK.  R0 IS LOADED
4215                                ;WITH RETURN ADDRESS.  AN RTS IS EXECUTED, AND, AT THE TARGET
4216                                ;ADDRESS, A CHECK IS MADE THAT R0 WAS PROPERLY RESTORED FROM THE
4217                                ;STACK.
4218                                ;*******************************************************************************
4219                                ;TEST 206       TEST RTS INSTRUCTION
4220                                ;*******************************************************************************
4221  013420                        TS206:
4222  013420  012706  001000                MOV     #STBOT,R6       ;INITIALIZE STACK POINTER
4223  013424  012746  052525                MOV     #52525,-(R6)    ;INITIALIZE TOP OF STACK
4224  013430  012700  013440                MOV     #RTS1,R0        ;INITIALIZE RETURN REGISTER
```

```
4225  013434  000200                  RTS     R0              ;TRY RTS THROUGH R0
4226                                                          ; TO SCOPE: REPLACE THE MOVE INSTRUCTION   <====
4227                                                          ;           FOLLOWING W/ 770               <====
4228  013436  104000                  EMT                     ;RTS FAILED
4229  013440  022700  052525  RTS1:   CMP     #52525,R0       ;CHECK THAT R0 RESTORED FROM STACK
4230  013444  001401                  BEQ     TS207
4231  013446  104000                  EMT                     ;RTS MALFUNCTIONED
4232                                ;*****************************************************************************
4233                                ;
4234                                ;       THESE NEXT FOUR TESTS VERIFY THE FUNCTIONING OF A GROUP
4235                                ;OF FOUR INSTRUCTIONS.  THE GROUP CONSISTS OF THE INSTRUCTIONS:
4236                                ;MOV, BIC, BIT, AND BIS.  THESE INSTRUCTIONS ARE SIMILAR IN THE
4237                                ;WAY THEY EFFECT THE C AND V BITS.  THEY ALL LEAVE THE V-BIT
4238                                ;CLEAR AND THE C-BIT UNAFFECTED.
4239                                ;       THE TEST PROCEDURE IS AS FOLLOWS:  THE N, Z, AND V BITS
4240                                ;ARE LOADED WITH THE COMPLEMENT OF THE EXPECTED RESULTS, THE C-BIT
4241                                ;IS LOADED WITH THE DESIRED RESULT.  THE INSTRUCTION IS EXECUTED
4242                                ;WITH DIFFERENT DATA PATTERNS AND THE RESULTS ARE VERIFIED WITH
4243                                ;A SERIES OF CONDITIONAL BRANCH INSTRUCTIONS.  THE DATA IS CHOSEN
4244                                ;TO PRODUCT ALL POSSIBLE COMBINATIONS OF THE C AND V BITS.
4245                                ;
4246                                ;*****************************************************************************
4247                                ;TEST 207       TEST MOV INSTRUCTION
4248                                ;*****************************************************************************
4249  013450                        TS207:
4250  013450  000277                  SCC                     ;CC=0110
4251  013452  000251                  +CLN!CLC
4252  013454  012700  100000          MOV     #100000,R0      ;CC=1000
4253  013460  101402                  BLOS    MOV1
4254  013462  102401                  BVS     MOV1
4255  013464  100401                  BMI     MOV2
4256  013466                        MOV1:
4257  013466  104000                  EMT                     ;MOV DID NOT SET CC'S CORRECTLY
4258
4259  013470  000277                MOV2:   SCC                     ;CC=1011
4260  013472  000244                  CLZ
4261  013474  012700  000000          MOV     #0,R0           ;CC=0101
4262  013500  101002                  BHI     MOV3            ;C OR Z = 0?
4263  013502  102401                  BVS     MOV3            ;V=1?
4264  013504  100001                  BPL     TS210
4265  013506                        MOV3:
4266  013506  104000                  EMT                     ;MOV DID NOT SET CC'S CORRECTLY
4267                                ;*****************************************************************************
4268                                ;TEST 210       TEST BIT INSTRUCTION
4269                                ;*****************************************************************************
4270  013510                        TS210:
4271  013510  012700  100001          MOV     #100001,R0
4272  013514  000277                  SCC                     ;CC=0110
4273  013516  000251                  +CLN!CLC
4274  013520  032700  100000          BIT     #100000,R0      ;CC=1000
4275  013524  101402                  BLOS    BITST1
4276  013526  102401                  BVS     BITST1
4277  013530  100401                  BMI     BITST2
4278  013532                        BITST1:
4279  013532  104000                  EMT                     ;BIT DID NOT SET CC'S CORRECTLY
4280
```

```
4281  013534  000277                  BITST2: SCC                     ;CC=1011
4282  013536  000244                          CLZ
4283  013540  032700  077776                  BIT     #77776,R0       ;CC=0101
4284  013544  101002                          BHI     BITST3
4285  013546  102401                          BVS     BITST3
4286  013550  100001                          BPL     TS211
4287  013552                          BITST3:
4288  013552  104000                          EMT                     ;BIT DID NOT SET CC'S CORRECTLY
4289                                  ;*******************************************************************************
4290                                  ;TEST 211       TEST BIC INSTRUCTION
4291                                  ;*******************************************************************************
4292  013554                          TS211:
4293  013554  012700  177777                  MOV     #177777,R0
4294  013560  000277                          SCC                     ;CC=0110
4295  013562  000251                          +CLN!CLC
4296  013564  042700  077777                  BIC     #77777,R0       ;CC=1000
4297  013570  101402                          BLOS    BIC1
4298  013572  102401                          BVS     BIC1
4299  013574  100401                          BMI     BIC2
4300  013576                          BIC1:
4301  013576  104000                          EMT                     ;BIC DID NOT SET CC'S CORRECTLY
4302  013600  000277                  BIC2:   SCC                     ;CC=1011
4303  013602  000244                          CLZ
4304  013604  042700  100000                  BIC     #100000,R0      ;CC=0101
4305  013610  101002                          BHI     BIC3
4306  013612  102401                          BVS     BIC3
4307  013614  100001                          BPL     TS212
4308  013616                          BIC3:
4309  013616  104000                          EMT                     ;BIC DID NOT SET CC'S CORRECTLY
4310                                  ;*******************************************************************************
4311                                  ;TEST 212       TEST BIS INSTRUCTION
4312                                  ;*******************************************************************************
4313  013620                          TS212:
4314  013620  005000                          CLR     R0              ;R0=0
4315  013622  000277                          SCC                     ;CC=1010
4316  013624  000251                          +CLN!CLC
4317  013626  052700  000000                  BIS     #0,R0           ;CC=0100  R0=0
4318  013632  103403                          BCS     BIS1
4319  013634  102402                          BVS     BIS1
4320  013636  100401                          BMI     BIS1
4321  013640  001401                          BEQ     BIS2
4322  013642                          BIS1:
4323  013642  104000                          EMT                     ;BIS DID NOT SET CC'S CORRECTLY
4324  013644  000277                  BIS2:   SCC                     ;CC=0111
4325  013646  000250                          CLN
4326  013650  052700  177777                  BIS     #177777,R0      ;CC=1001
4327  013654  103003                          BCC     BIS3
4328  013656  102402                          BVS     BIS3
4329  013660  001401                          BEQ     BIS3
4330  013662  100401                          BMI     TS213
4331  013664                          BIS3:
4332  013664  104000                          EMT                     ;BIS DID NOT SET CC'S CORRECTLY
4333
4334                                  ;*******************************************************************************
4335                                  ;
4336                                  ;       THESE NEXT TWO TESTS VERIFY THE FUNCTIONING OF THE INC AND
```

```
                                ;DEC INSTRUCTIONS.  THESE INSTRUCTIONS BOTH EFFECT THE C AND V
                                ;BITS THE SAME; THE C-BIT IS LEFT UNCHANGED AND THE V-BIT IS DEPENDENT
                                ;UPON THE DATA RESULTS.  THE SAME PROCEDURE IS USED.  THE CONDITION
                                ;CODE BITS ARE INITIALIZED, THE INSTRUCTION IS EXECUTED AND THE
                                ;RESULTS ARE VERIFIED WITH A SERIES OF CONDITIONAL BRANCH INSTRUCTIONS.
                                ;THIS PROCEDURE IS REPEATED WITH SEVERAL DATA PATTERNS TO PRODUCE
                                ;DIFFERENT COMBINATIONS OF THE C AND V BITS.
                                ;
                                ;*****************************************************************************
                                ;TEST 213        TEST INC INSTRUCTION
                                ;*****************************************************************************
013666                          TS213:
013666  012700  077777                MOV     #077777,R0      ;R0=077777
013672  000257                      CCC                     ;CC=0100
013674  000264                      SEZ
013676  005200                      INC     R0              ;CC=1010   R0=10000
013700  101402                      BLOS    INC1
013702  100001                      BPL     INC1
013704  102401                      BVS     INC2
013706                          INC1:
013706  104000                      EMT                     ;INC DID NOT SET CC'S CORRECTLY
013710  052700  077777          INC2:   BIS     #77777,R0       ;R0=177777
013714  000261                      SEC                     ;CC=1011
013716  000244                      CLZ
013720  005200                      INC     R0              ;CC=0101   R0=0
013722  100403                      BMI     INC3
013724  102402                      BVS     INC3
013726  103001                      BCC     INC3
013730  001401                      BEQ     INC4
013732                          INC3:
013732  104000                      EMT                     ;INC DID NOT SET CC'S CORRECTLY
                                
013734  000277                  INC4:   SCC                     ;CC=1111
013736  000241                      CLC
013740  005200                      INC     R0              ;CC=0000   R0=1
013742  101402                      BLOS    INC5
013744  100401                      BMI     INC5
013746  100001                      BPL     TS214
013750                          INC5:
013750  104000                      EMT                     ;INC DID NOT SET CC'S CORRECTLY
                                
                                ;*****************************************************************************
                                ;TEST 214        TEST DEC INSTRUCTION
                                ;*****************************************************************************
013752                          TS214:
013752  012700  000002                MOV     #2,R0           ;R0=2
013756  000277                      SCC                     ;CC=1111
013760  005300                      DEC     R0              ;CC=0001   R0=1
013762  100403                      BMI     DEC1
013764  001402                      BEQ     DEC1
013766  102401                      BVS     DEC1
013770  103401                      BCS     DEC2
013772                          DEC1:
013772  104000                      EMT                     ;DEC DID NOT SET CC'S CORRECTLY
013774  000261                  DEC2:   SEC                     ;CC=1011
013776  000244                      CLZ
```

```
4393  014000  005300                  DEC     R0              ;CC=0101   R0=0
4394  014002  101002                  BHI     DEC3
4395  014004  100401                  BMI     DEC3
4396  014006  102001                  BVC     DEC4
4397  014010                  DEC3:
4398  014010  104000                  EMT                     ;DEC DID NOT SET CC'S CORRECTLY
4399  014012  000277          DEC4:   SCC                     ;CC=0110
4400  014014  000251                  +CLN!CLC
4401  014016  005300                  DEC     R0              ;CC=1000   R0=177777
4402  014020  101402                  BLOS    DEC5
4403  014022  102401                  BVS     DEC5
4404  014024  100401                  BMI     DEC6
4405  014026                  DEC5:
4406  014026  104000                  EMT                     ;DEC DID NOT SET CC'S CORRECTLY
4407  014030  042700  077777  DEC6:   BIC     #77777,R0       ;R0=100000
4408  014034  000277                  SCC                     ;CC=0101
4409  014036  000252                  +CLN!CLV
4410  014040  005300                  DEC     R0              ;CC=1011   R0=77777
4411  014042  100403                  BMI     DEC7            ;CC=0011
4412  014044  001402                  BEQ     DEC7
4413  014046  102001                  BVC     DEC7
4414  014050  103401                  BCS     TS215
4415  014052                  DEC7:
4416  014052  104000                  EMT                     ;DEC DID NOT SET CC'S CORRECTLY
4417
4418
4419                          ;*****************************************************************************
4420                          ;
4421                          ;       THESE NEXT THREE TESTS VERIFY THE FUNCTIONING OF THE CLR,
4422                          ;TST, AND SWAB INSTRUCTIONS.  THESE THREE INSTRUCTIONS ALL LEAVE
4423                          ;THE C AND V BITS CLEARED.  AGAIN, THE CONDITION CODES ARE PRESET,
4424                          ;THE INSTRUCTION EXECUTED AND THE RESULTS CHECKED WITH CONDITIONAL
4425                          ;BRANCH INSTRUCTIONS.  THE PROCEDURE IS REPEATED TO PRODUCE OTHER
4426                          ;COMBINATIONS OF CONDITION CODES.
4427                          ;
4428                          ;*****************************************************************************
4429                          ;TEST 215       TEST CLR INSTRUCTION
4430                          ;*****************************************************************************
4431  014054                  TS215:
4432  014054  000277                  SCC                     ;CC=1011
4433  014056  000244                  CLZ
4434  014060  005000                  CLR     R0              ;CC=0100   R0=0
4435  014062  100403                  BMI     CLR1
4436  014064  102402                  BVS     CLR1
4437  014066  103401                  BCS     CLR1
4438  014070  001401                  BEQ     TS216
4439  014072                  CLR1:
4440  014072  104000                  EMT                     ;CLR DID NOT SET CC'S CORRECTLY
4441
4442                          ;*****************************************************************************
4443                          ;TEST 216       TEST TST INSTRUCTION
4444                          ;*****************************************************************************
4445  014074                  TS216:
4446  014074  000277                  SCC                     ;CC=1011
4447  014076  000244                  CLZ
4448  014100  005700                  TST     R0              ;CC=0100
```

```
4449  014102  100403                          BMI     TEST1
4450  014104  102402                          BVS     TEST1
4451  014106  103401                          BCS     TEST1
4452  014110  001401                          BEQ     TEST2
4453  014112                          TEST1:
4454  014112  104000                          EMT                     ;TEST DID NOT SET CC'S CORRECTLY
4455  014114  005300                  TEST2:  DEC     R0              ;MAKE R0 NEGATIVE
4456  014116  000277                          SCC                     ;CC=0111
4457  014120  000250                          CLN
4458  014122  005700                          TST     R0              ;CC=1000
4459  014124  101402                          BLOS    TEST3
4460  014126  102401                          BVS     TEST3
4461  014130  100401                          BMI     TS217
4462  014132                          TEST3:
4463  014132  104000                          EMT                     ;TEST DID NOT SET CC'S CORRECTLY
4464                                  ;*****************************************************************************
4465                                  ;TEST 217       TEST SWAB INSTRUCTION
4466                                  ;*****************************************************************************
4467  014134                          TS217:
4468  014134  012700  170000                  MOV     #170000,R0      ;R0=170000
4469  014140  000277                          SCC                     ;CC=0111
4470  014142  000250                          CLN
4471  014144  000300                          SWAB    R0              ;CC=1000   R0=360
4472  014146  101402                          BLOS    SWB1
4473  014150  102401                          BVS     SWB1
4474  014152  100401                          BMI     SWB2
4475  014154                          SWB1:
4476  014154  104000                          EMT                     ;SWAB DID NOT SET CC'S CORRECTLY
4477  014156  000277                  SWB2:   SCC                     ;CC=1011
4478  014160  000244                          CLZ
4479  014162  000300                          SWAB    R0              ;CC=0100   R0=170000
4480  014164  102403                          BVS     SWB3
4481  014166  103402                          BCS     SWB3
4482  014170  100401                          BMI     SWB3
4483  014172  001401                          BEQ     TS220
4484  014174                          SWB3:
4485  014174  104000                          EMT                     ;
4486
4487                                  ;*****************************************************************************
4488                                  ;
4489                                  ;       THESE NEXT TWO TESTS VERIFY THE FUNCTIONING OF THE ADD AND
4490                                  ;ADC INSTRUCTIONS.  BOTH OF THESE INSTRUCTIONS HANDLE THE C AND
4491                                  ;V BITS IDENTICALLY.  THE PROCEDURE IS TO PRESET THE CONDITION
4492                                  ;CODES, EXECUTE THE INSTRUCTION WITH A PARTICULAR SET OF DATA, AND
4493                                  ;THEN CHECK THE RESULTS BY EXECUTING A SERIES OF CONDITIONAL
4494                                  ;BRANCHES.  THES PROCEDURE IS REPEATED SEVERAL TIMES WITH DIFFERENT
4495                                  ;DATA TO PRODUCE EVERY COMBINATION OF C AND V BITS.
4496                                  ;
4497                                  ;*****************************************************************************
4498                                  ;TEST 220       TEST ADD INSTRUCTION
4499                                  ;*****************************************************************************
4500  014176                          TS220:
4501  014176  012700  040000                  MOV     #40000,R0       ;R0=40000
4502  014202  000277                          SCC                     ;CC=1111
4503  014204  062700  030000                  ADD     #30000,R0       ;CC=0000   R0=70000
4504  014210  101402                          BLOS    ADD1
```

```
4505  014212  102401                        BVS     ADD1
4506  014214  100001                        BPL     ADD2
4507  014216                        ADD1:
4508  014216  104000                        EMT                     ;ADD DID NOT SET CC'S CORRECTLY
4509  014220  000264                ADD2:   SEZ                     ;CC=0100
4510
4511  014222  062700  010000                ADD     #10000,R0       ;CC=1010   40=100000
4512  014226  101402                        BLOS    ADD3
4513  014230  102001                        BVC     ADD3
4514  014232  100401                        BMI     ADD4
4515  014234                        ADD3:
4516  014234  104000                        EMT                     ;ADD DID NOT SET CC'S CORRECTLY
4517  014236  000257                ADD4:   CCC                     ;CC=1000
4518  014240  000270                        SEN
4519  014242  062700  100000                ADD     #100000,R0      ;CC=0111   R0=0
4520  014246  101002                        BHI     ADD5
4521  014250  102001                        BVC     ADD5
4522  014252  100001                        BPL     ADD6
4523  014254                        ADD5:
4524  014254  104000                        EMT                     ;ADD DID NOT SET CC'S CORRECTLY
4525  014256  062700  177777        ADD6:   ADD     #177777,R0      ;CC=1000   R0-177777
4526  014262  101402                        BLOS    ADD7
4527  014264  102401                        BVS     ADD7
4528  014266  100401                        BMI     ADD8
4529  014270                        ADD7:
4530  014270  104000                        EMT                     ;ADD DID NOT SET CC'S CORRECTLY
4531  014272  000277                ADD8:   SCC                     ;CC=1010
4532  014274  000245                        +CLC!CLZ
4533  014276  062700  000001                ADD     #1,R0           ;CC=0101   R=0
4534  014302  102403                        BVS     ADD9
4535  014304  103002                        BCC     ADD9
4536  014306  100401                        BMI     ADD9
4537  014310  001401                        BEQ     TS221
4538  014312                        ADD9:
4539  014312  104000                        EMT                     ;ADD DID NOT SET CC'S CORRECTLY
4540
4541                                ;*****************************************************************************
4542                                ;TEST 221       TEST ADC INSTRUCTION
4543                                ;*****************************************************************************
4544  014314                        TS221:
4545  014314  012700  077777                MOV     #077777,R0
4546  014320  000277                        SCC                     ;CC=0101
4547  014322  000252                        +CLN!CLV
4548  014324  005500                        ADC     R0              ;CC=1010
4549  014326  101402                        BLOS    ADC1
4550  014330  102001                        BVC     ADC1
4551  014332  100401                        BMI     ADC2
4552  014334                        ADC1:
4553  014334  104000                        EMT                     ;ADC DID NOT SET CC'S CORRECTLY
4554  014336  052700  077777        ADC2:   BIS     #77777,R0
4555  014342  000277                        SCC                     ;CC=1011
4556  014344  000244                        CLZ
4557  014346  005500                        ADC     R0              ;CC=0101   R0=0
4558  014350  101002                        BHI     ADC3
4559  014352  102401                        BVS     ADC3
4560  014354  100001                        BPL     ADC4
```

```
4561  014356                          ADC3:
4562  014356  104000                          EMT                     ;ADC DID NOT SET CC'S CORRECTLY
4563  014360  000277                  ADC4:   SCC
4564  014362  000245                          +CLZ!CLC                        ;CC=1010
4565  014364  005500                          ADC     R0              ;CC=0100
4566  014366  102403                          BVS     ADC5
4567  014370  103402                          BCS     ADC5
4568  014372  100401                          BMI     ADC5
4569  014374  001401                          BEQ     TS222
4570  014376                          ADC5:
4571  014376  104000                          EMT                     ;ADC DID NOT SET CC'S CORRECTLY
4572
4573                                  ;*******************************************************************************
4574                                  ;
4575                                  ;       THESE NEXT THREE TESTS VERIFY THE FUNCTIONING OF THE NEG,
4576                                  ;CMP, AND COM INSTRUCTIONS.  EACH OF THESE INSTRUCTIONS GENERATE
4577                                  ;THE C AND V BITS IDENTICALLY.  THE CONDITION CODES ARE PRESET,
4578                                  ;THE INSTRUCTIONS EXECUTED, AND THE RESULTS CHECKED WITH A SERIES
4579                                  ;OF CONDITIONAL BRANCH INSTRUCTIONS.  THIS PROCEDURE IS REPEATED
4580                                  ;SEVERAL TIMES WITH DIFFERENT DATA IN ORDER TO GENERATE DIFFERENT
4581                                  ;COMBINATIONS OF THE C AND V BITS.
4582                                  ;
4583                                  ;*******************************************************************************
4584                                  ;TEST 222       TEST NEG INSTRUCTION
4585                                  ;*******************************************************************************
4586  014400                          TS222:
4587  014400  012700  000001                  MOV     #1,R0
4588  014404  000277                          SCC                     ;CC=0110
4589  014406  000251                          +CLN!CLC
4590  014410  005400                          NEG     R0              ;CC=1001   R0=177777
4591  014412  103003                          BCC     NEG1
4592  014414  102402                          BVS     NEG1
4593  014416  001401                          BEQ     NEG1
4594  014420  100401                          BMI     NEG2
4595  014422                          NEG1:
4596  014422  104000                          EMT                     ;NEG DID NOT SET CC'S CORRECTLY
4597  014424  042700  077777          NEG2:   BIC     #77777,R0
4598  014430  000257                          CCC                     ;CC=0100
4599  014432  000264                          SEZ
4600  014434  005400                          NEG     R0              ;CC=1011   R0=100000
4601  014436  102003                          BVC     NEG3
4602  014440  103002                          BCC     NEG3
4603  014442  001401                          BEQ     NEG3
4604  014444  100401                          BMI     NEG4
4605  014446                          NEG3:
4606  014446  104000                          EMT                     ;NEG DID NOT SET CC'S CORRECTLY
4607  014450  005000                  NEG4:   CLR     R0
4608  014452  000277                          SCC                     ;CC=1011
4609  014454  000244                          CLZ
4610  014456  005400                          NEG     R0              ;CC=0100   R0=0
4611  014460  102403                          BVS     NEG5
4612  014462  103402                          BCS     NEG5
4613  014464  001001                          BNE     NEG5
4614  014466  100001                          BPL     TS223
4615  014470                          NEG5:
4616  014470  104000                          EMT                     ;NEG DID NOT SET CC'S CORRECTLY
```

```
4617
4618                                    ;*****************************************************************************
4619                                    ;TEST 223       TEST CMP INSTRUCTION
4620                                    ;*****************************************************************************
4621  014472                            TS223:
4622  014472  012700  000005                   MOV     #5,R0
4623  014476  000257                           CCC                             ;CC=1010
4624  014500  000271                           +SEN!SEC
4625  014502  022700  000005                   CMP     #5,R0                   ;CC=0101
4626  014506  101002                           BHI     CMP1
4627  014510  102401                           BVS     CMP1
4628  014512  100001                           BPL     CMP2
4629  014514                            CMP1:
4630  014514  104000                           EMT                             ;CMP DID NOT SET CC'S CORRECTLY
4631  014516  012700  100000            CMP2:  MOV     #100000,R0
4632  014522  000277                           SCC                             ;CC=1101
4633  014524  000242                           CLV
4634  014526  020027  077777                   CMP     R0,#77777               ;CC=0010
4635  014532  101402                           BLOS    CMP3
4636  014534  102001                           BVC     CMP3
4637  014536  100001                           BPL     CMP4
4638  014540                            CMP3:
4639  014540  104000                           EMT                             ;CMP DID NOT SET CC'S CORRECTLY
4640  014542  052700  040000            CMP4:  BIS     #40000,R0               ;R0=140000
4641  014546  000257                           CCC                             ;CC=0100
4642  014550  000264                           SEZ
4643  014552  022700  040000                   CMP     #40000,R0               ;CC=1011
4644  014556  102003                           BVC     CMP5
4645  014560  103002                           BCC     CMP5
4646  014562  001401                           BEQ     CMP5
4647  014564  100401                           BMI     CMP6
4648  014566                            CMP5:
4649  014566  104000                           EMT                             ;CMP DID NOT SET CC'S CORRECTLY
4650  014570  042700  040000            CMP6:  BIC     #40000,R0
4651  014574  000277                           SCC                             ;CC=1111
4652  014576  022700  177777                   CMP     #-1,R0                  ;CC=0000
4653  014602  101402                           BLOS    CMP7
4654  014604  102401                           BVS     CMP7
4655  014606  100001                           BPL     TS224
4656  014610                            CMP7:
4657  014610  104000                           EMT                             ;CMP DID NOT SET CC'S CORRECTLY
4658
4659                                    ;*****************************************************************************
4660                                    ;TEST 224       TEST COM INSTRUCTION
4661                                    ;*****************************************************************************
4662  014612                            TS224:
4663  014612  012700  177777                   MOV     #-1,R0
4664  014616  000257                           CCC                             ;CC=1010
4665  014620  000265                           +SEC!SEZ
4666  014622  005100                           COM     R0                      ;CC=0101
4667  014624  101002                           BHI     COM1
4668  014626  102401                           BVS     COM1
4669  014630  100001                           BPL     TS225
4670  014632                            COM1:
4671  014632  104000                           EMT                             ;COM DID NOT SET CC'S CORRECTLY
4672
```

```
                                ;*****************************************************************************
                                ;
                                ;       THESE NEXT TWO TESTS VERIFY THE FUNCTIONING OF THE SUB
                                ;AND SBC INSTRUCTIONS.  BOTH OF THESE INSTRUCTIONS HANDLE THE
                                ;C AND V BITS IDENTICALLY.  THE PROCEDURE IS TO PRESET THE CONDITION
                                ;CODES, EXECUTE THE INSTRUCTION WITH A PARTICULAR SET OF DATA, AND
                                ;THEN CHECK THE RESULTS BY EXECUTING A SERIES OF CONDITIONAL
                                ;BRANCHES   THIS PROCEDURE IS REPEATED SEVERAL TIMES WITH DIFFERENT
                                ;DATA PATTERNS TO PROVIDE EVERY COMBINATION OF THE C AND V BITS.
                                ;
                                ;*****************************************************************************
                                ;TEST 225       TEST SUB INSTRUCTION
                                ;*****************************************************************************
014634                          TS225:
014634  012700  125252                MOV     #125252,R0
014640  000257                        CCC                             ;CC=1010
014642  000271                        +SEN!SEC
014644  162700  125252                SUB     #125252,R0              ;CC=0101   R0=0
014650  101002                        BHI     SUB1
014652  102401                        BVS     SUB1
014654  100001                        BPL     SUB2
014656                          SUB1:
014656  104000                        EMT                             ;SUB DID NOT SET CC'S CORRECTLY
014660  052700  100000          SUB2: BIS     #100000,R0
014664  000277                        SCC                             ;CC=1101
014666  000242                        CLV
014670  162700  077777                SUB     #77777,R0               ;CC=0010   R0=1
014674  101402                        BLOS    SUB3
014676  102001                        BVC     SUB3
014700  100001                        BPL     SUB4
014702                          SUB3:
014702  104000                        EMT                             ;
014704  005100                  SUB4: COM     R0                      ;R0=177777
014706  000277                        SCC                             ;CC=11111
                                
014710  162700  100000                SUB     #100000,R0              ;CC=0000   R0=77777
014714  101402                        BLOS    SUB5
014716  102401                        BVS     SUB5
014720  100001                        BPL     SUB6
014722                          SUB5:
014722  104000                        EMT                             ;SUB DID NOT SET CC'S CORRECTLY
014724  000257                  SUB6: CCC                             ;CC=0100
014726  000264                        SEZ
014730  162700  140000                SUB     #140000,R0              ;CC=1011
014734  102003                        BVC     SUB7
014736  103002                        BCC     SUB7
014740  001401                        BEQ     SUB7
014742  100401                        BMI     TS226
014744                          SUB7:
014744  104000                        EMT                             ;
                                
                                ;*****************************************************************************
                                ;TEST 226       TEST SBC INSTRUCTION
                                ;*****************************************************************************
014746                          TS226:
```

```
 4729  014746  012700  000001          MOV     #1,R0
 4730  014752  000277                  SCC                     ;CC=1011
 4731  014754  000244                  CLZ
 4732  014756  005600                  SBC     R0              ;CC=0100   R=0
 4733  014760  103403                  BCS     SBC1
 4734  014762  102402                  BVS     SBC1
 4735  014764  100401                  BMI     SBC1
 4736  014766  001401                  BEQ     SBC2
 4737  014770                  SBC1:
 4738  014770  104000                  EMT                     ;SBC DID NOT SET CC'S CORRECTLY
 4739  014772  000277          SBC2:   SCC                     ;CC=1010
 4740  014774  000245                  +CLZ!CLC
 4741  014776  005600                  SBC     R0              ;CC=0100   R=0
 4742  015000  103403                  BCS     SBC3
 4743  015002  102402                  BVS     SBC3
 4744  015004  100401                  BMI     SBC3
 4745  015006  001401                  BEQ     SBC4
 4746  015010                  SBC3:
 4747  015010  104000                  EMT                     ;SBC DID NOT SET CC'S CORRECTLY
 4748  015012  000277          SBC4:   SCC                     ;CC=0111
 4749  015014  000250                  CLN
 4750  015016  005600                  SBC     R0              ;CC=1001   R0=177777
 4751  015020  103003                  BCC     SBC5
 4752  015022  102402                  BVS     SBC5
 4753  015024  001401                  BEQ     SBC5
 4754  015026  100401                  BMI     SBC6
 4755  015030                  SBC5:
 4756  015030  104000                  EMT                     ;SBC DID NOT SET CC'S CORRECTLY
 4757  015032  042700  077777  SBC6:   BIC     #77777,R0       ;R0=100000
 4758  015036  000277                  SCC                     ;CC=1101
 4759  015040  000242                  CLV
 4760  015042  005600                  SBC     R0              ;CC=0010
 4761  015044  101402                  BLOS    SBC7
 4762  015046  102001                  BVC     SBC7
 4763  015050  100001                  BPL     TS227
 4764  015052                  SBC7:
 4765  015052  104000                  EMT                     ;SBC DID NOT SET CC'S CORRECTLY
 4766
 4767                          ;*****************************************************************************
 4768                          ;
 4769                          ;       THESE NEXT FOUR TESTS VERIFY THE FUNCTIONING OF THE ROL,
 4770                          ;ROR, ASL AND ASR INSTRUCTIONS.  SPECIAL DATA PATTERNS ARE LOADED
 4771                          ;AND ROTATED SEVERAL TIMES FOR EACH TEST.  THE CONDITION CODES
 4772                          ;ARE PRESET BEFORE EACH ROTATION AND THE CONDITION CODES ARE
 4773                          ;CHECKED AFTER EACH ROTATION.  THE FINAL CHECK IN EACH TEST IS
 4774                          ;TO VERIFY THE COMMULATIVE DATA RESULT.  THE DATA PATTERNS HAVE
 4775                          ;BEEN SELECTED TO PRODUCE ALL COMBINATIONS OF THE C AND V BITS.
 4776                          ;
 4777                          ;*****************************************************************************
 4778                          ;TEST 227       TEST ROL INSTRUCTION
 4779                          ;*****************************************************************************
 4780  015054                  TS227:
 4781  015054  012700  144000          MOV     #144000,R0      ;R0=144000
 4782  015060  000257                  CCC                     ;CC=0110
 4783  015062  000266                  +SEZ!SEV
 4784  015064  006100                  ROL     R0              ;CC=1001   R0=110000
```

```
 4785  015066  103003                        BCC     ROL1
 4786  015070  102402                        BVS     ROL1
 4787  015072  001401                        BEQ     ROL1
 4788  015074  100401                        BMI     ROL2
 4789  015076                        ROL1:
 4790  015076  104000                        EMT                     ;
 4791  015100  000277                ROL2:   SCC                     ;CC=1100
 4792  015102  000243                        +CLV!CLC
 4793  015104  006100                        ROL     R0              ;CC=0011   R0=020000
 4794  015106  103003                        BCC     ROL3
 4795  015110  102002                        BVC     ROL3
 4796  015112  001401                        BEQ     ROL3
 4797  015114  100001                        BPL     ROL4
 4798  015116                        ROL3:
 4799  015116  104000                        EMT                     ;ROL DID NOT SET CC'S CORRECTLY
 4800  015120  000277                ROL4:   SCC                     ;CC=0111
 4801  015122  000250                        CLN
 4802  015124  006100                        ROL     R0              ;CC=0000   R0=040001
 4803  015126  101402                        BLOS    ROL5
 4804  015130  102401                        BVS     ROL5
 4805  015132  100001                        BPL     ROL6
 4806  015134                        ROL5:
 4807  015134  104000                        EMT                     ;ROL DID NOT SET CC'S CORRECTLY
 4808  015136  000257                ROL6:   CCC                     ;CC=0101
 4809  015140  000265                        +SEZ!SEC
 4810  015142  006100                        ROL     R0              ;CC=1010   R0=100003
 4811  015144  101405                        BLOS    ROL7
 4812  015146  102004                        BVC     ROL7
 4813  015150  100003                        BPL     ROL7
 4814  015152  022700  100003              CMP     #100003,R0
 4815  015156  001401                        BEQ     TS230
 4816  015160                        ROL7:
 4817  015160  104000                        EMT                     ;ROL MALFUNCTIONED
 4818                                ;*****************************************************************************
 4819                                ;TEST 230       TEST ROR INSTRUCTION
 4820                                ;*****************************************************************************
 4821  015162                        TS230:
 4822  015162  012700  000023              MOV     #23,R0          ;R0=23
 4823  015166  000277                        SCC                     ;CC=0111
 4824  015170  000250                        CLN
 4825  015172  006000                        ROR     R0              ;CC=1001   R0=100011
 4826  015174  102403                        BVS     ROR1
 4827  015176  103002                        BCC     ROR1
 4828  015200  001401                        BEQ     ROR1
 4829  015202  100401                        BMI     ROR2
 4830  015204                        ROR1:
 4831  015204  104000                        EMT                     ;ROR DID NOT SET CC'S CORRECTLY
 4832  015206  000257                ROR2:   CCC                     ;CC=1100
 4833  015210  000274                        +SEN!SEZ
 4834  015212  006000                        ROR     R0              ;CC=0011   R0=040004
 4835  015214  102003                        BVC     ROR3
 4836  015216  103002                        BCC     ROR3
 4837  015220  001401                        BEQ     ROR3
 4838  015222  100001                        BPL     ROR4
 4839  015224                        ROR3:
 4840  015224  104000                        EMT                     ;ROR DID NOT SET CC'S CORRECTLY
```

```
 4841  015226  000277                ROR4:   SCC                     ;CC=1110
 4842  015230  000241                        CLC
 4843  015232  006000                        ROR     R0              ;CC=0000   R0=020002
 4844  015234  101403                        BLOS    ROR5
 4845  015236  102402                        BVS     ROR5
 4846  015240  001401                        BEQ     ROR5
 4847  015242  100001                        BPL     ROR6
 4848  015244                        ROR5:
 4849  015244  104000                        EMT                     ;ROR DID NOT SET CC'S CORRECTLY
 4850  015246  000257                ROR6:   CCC                     ;CC=0101
 4851  015250  000265                        +SEC!SEZ
 4852  015252  006000                        ROR     R0              ;CC=1010   R0=110001
 4853  015254  101402                        BLOS    ROR7
 4854  015256  102001                        BVC     ROR7
 4855  015260  100401                        BMI     TS231
 4856  015262                        ROR7:
 4857  015262  104000                        EMT                     ;ROR DID NOT PRODUCE CORRECT RESULTS
 4858                                ;*****************************************************************************
 4859                                ;TEST 231       TEST ASL INSTRUCTION
 4860                                ;*****************************************************************************
 4861  015264                        TS231:
 4862  015264  012700  144000                MOV     #144000,R0      ;R0=14000
 4863  015270  000257                        CCC                     ;CC=0110
 4864  015272  000271                        +SEN!SEC
 4865  015274  006300                        ASL     R0              ;CC=1001   R0=110000
 4866  015276  103003                        BCC     ASL1
 4867  015300  102402                        BVS     ASL1
 4868  015302  001401                        BEQ     ASL1
 4869  015304  100401                        BMI     ASL2
 4870  015306                        ASL1:
 4871  015306  104000                        EMT                     ;
 4872  015310  000277                ASL2:   SCC                     ;CC=1100
 4873  015312  000243                        +CLV!CLC
 4874  015314  006300                        ASL     R0              ;CC=0011   R0=020000
 4875  015316  103003                        BCC     ASL3
 4876  015320  102002                        BVC     ASL3
 4877  015322  001401                        BEQ     ASL3
 4878  015324  100001                        BPL     ASL4
 4879  015326                        ASL3:
 4880  015326  104000                        EMT                     ;ASL DID NOT SET CC'S CORRECTLY
 4881  015330  000277                ASL4:   SCC                     ;CC=0111
 4882  015332  000250                        CLN
 4883  015334  006300                        ASL     R0              ;CC=0000   R0=040000
 4884  015336  101402                        BLOS    ASL5
 4885  015340  102401                        BVS     ASL5
 4886  015342  100001                        BPL     ASL6
 4887  015344                        ASL5:
 4888  015344  104000                        EMT                     ;ASL DID NOT SET CC'S CORRECTLY
 4889  015346  000257                ASL6:   CCC                     ;CC=0101
 4890  015350  000265                        +SEZ!SEC
 4891  015352  006300                        ASL     R0              ;CC=1010   R0=100000
 4892  015354  103406                        BCS     ASL7
 4893  015356  001405                        BEQ     ASL7
 4894  015360  102004                        BVC     ASL7
 4895  015362  100003                        BPL     ASL7
 4896  015364  022700  100000                CMP     #100000,R0
```

```
4897  015370  001401                        BEQ     TS232
4898  015372                        ASL7:
4899  015372  104000                        EMT                     ;ASL MALFUNCTIONED
4900                                ;*****************************************************************************
4901                                ;TEST 232       TEST ASR INSTRUCTION
4902                                ;*****************************************************************************
4903  015374                        TS232:
4904  015374  012700  100023               MOV     #100023,R0      ;R0=100023
4905  015400  000277                       SCC                     ;CC=0110
4906  015402  000250                       CLN
4907  015404  006200                       ASR     R0              ;CC=1001   RP=140011
4908  015406  102403                       BVS     ASR1
4909  015410  103002                       BCC     ASR1
4910  015412  001401                       BEQ     ASR1
4911  015414  100401                       BMI     ASR2
4912  015416                        ASR1:
4913  015416  104000                       EMT                     ;ASR DID NOT SET CC'S CORRECTLY
4914  015420  042700  100000        ASR2:  BIC     #100000,R0      ;R0=40011
4915  015424  000277                       SCC                     ;CC=1100
4916  015426  000243                       +CLV!CLC
4917  015430  006200                       ASR     R0              ;CC=0011   R0-020004
4918  015432  102003                       BVC     ASR3
4919  015434  103002                       BCC     ASR3
4920  015436  001401                       BEQ     ASR3
4921  015440  100001                       BPL     ASR4
4922  015442                        ASR3:
4923  015442  104000                       EMT                     ;ASR DID NOT SET CC'S CORRECTLY
4924  015444  000277                ASR4:  SCC                     ;CC=1111
4925
4926  015446  006200                       ASR     R0              ;CC=0000   R0=010002
4927  015450  101403                       BLOS    ASR5
4928  015452  102402                       BVS     ASR5
4929  015454  001401                       BEQ     ASR5
4930  015456  100001                       BPL     ASR6
4931  015460                        ASR5:
4932  015460  104000                       EMT                     ;ASR DID NOT SET CC'S CORRECTLY
4933  015462  052700  100000        ASR6:  BIS     #100000,R0      ;R0=110002
4934  015466  000257                       CCC                     ;CC=0101
4935  015470  000265                       +SEZ!SEC
4936  015472  006200                       ASR     R0              ;C=1010   R0=144001
4937  015474  101406                       BLOS    ASR7
4938  015476  102005                       BVC     ASR7
4939  015500  100004                       BPL     ASR7
4940  015502  001403                       BEQ     ASR7
4941  015504  022700  144001               CMP     #144001,R0      ;CHECK RESULT OF ASR'S
4942  015510  001401                       BEQ     TS233
4943  015512                        ASR7:
4944  015512  104000                       EMT                     ;ASR DID NOT FUNCTION CORRECTLY
4945
4946
4947                                ;*****************************************************************************
4948                                ;TEST 233       TEST RORB INSTRUCTION
4949                                ;*****************************************************************************
4950  015514                        TS233:
4951  015514  112701  000004               MOVB    #4,R1   ;LOAD REGISTER
4952  015520  000257                       CCC                     ;CLEAR ALL FLAGS
```

```
 4953  015522  106001                  RORB    R1              ;SHIFT  BYTE RIGHT
 4954  015524  106001                  RORB    R1              ;SHIFT BYTE RIGHT
 4955  015526  122701  000001          CMPB    #1,R1           ;CHECK RESULT
 4956  015532  001401                  BEQ     RORB1
 4957  015534  104000                  EMT                     ;RORB DID NOT FUNCTION CORRECTLY
 4958  015536  106001          RORB1:  RORB    R1              ;SHIFT BYTE RIGHT
 4959  015540  100403                  BMI     RORB2           ;CC=7?
 4960  015542  001002                  BNE     RORB2
 4961  015544  102001                  BVC     RORB2
 4962  015546  103401                  BCS     RORB3
 4963  015550                  RORB2:
 4964  015550  104000                  EMT                     ;RORB DID NOT SET CC'S CORRECTLY
 4965  015552  106001          RORB3:  RORB    R1              ;SHIFT BYTE RIGHT
 4966  015554  100002                  BPL     RORB4           ;CC=12
 4967  015556  101401                  BLOS    RORB4
 4968  015560  102401                  BVS     RORB5
 4969  015562                  RORB4:
 4970  015562  104000                  EMT                     ;RORB DID NOT SET CC CORRECTLY
 4971  015564  122701  000200  RORB5:  CMPB    #200,R1         ;CHECK RESULT
 4972  015570  001401                  BEQ     RORB7
 4973  015572  104000                  EMT                     ;RORB DID NOT FUNCTION CORRECTLY
 4974  015574                  RORB7:
 4975                          ;ROTATE ODD BYTE
 4976  015574  005000                  CLR     R0              ;MAKE R0 ZERO
 4977  015576  012710  025125          MOV     #025125,(R0)    ;PUT STARTING VALUE IN LOC. 0
 4978  015602  005200                  INC     R0              ;MAKE R0 POINT TO ODD BYTE
 4979  015604  000257                  CCC                     ;CLEAR ALL CC
 4980  015606  000261                  SEC                     ;SEC CARRY BIT
 4981  015610  106010                  RORB    (R0)            ;SHIFT BYTE RIGHT
 4982  015612  100002                  BPL     RORB10          ;CC=12?
 4983  015614  101401                  BLOS    RORB10
 4984  015616  102401                  BVS     RORB11
 4985  015620                  RORB10:
 4986  015620  104000                  EMT                     ;RORB DID NOT SET CC'S CORRECTLY
 4987  015622  022737  112525  000000 RORB11:  CMP     #112525,@#0     ;CHECK RESULT
 4988  015630  001401                  BEQ     RORB12
 4989  015632  104000                  EMT                     ;RORB DID NOT FUNCTION CORRECTLY
 4990  015634  106010          RORB12: RORB    (R0)            ;SHIFT BYTE RIGHT
 4991  015636  100403                  BMI     RORB13          ;CC=3?
 4992  015640  001402                  BEQ     RORB13
 4993  015642  102001                  BVC     RORB13
 4994  015644  103401                  BCS     RORB14
 4995  015646                  RORB13:
 4996  015646  104000                  EMT                     ;RORB DID NOT SET CC CORRECTLY
 4997  015650  022737  045125  000000 RORB14:  CMP     #045125,@#0     ;CHECK RESULT
 4998  015656  001401                  BEQ     TS234
 4999  015660  104000                  EMT                     ;RORB DID NOT FUNCTION CORRECTLY
 5000
 5001
 5002                          ;*****************************************************************************
 5003                          ;TEST 234       TEST ASLB INSTRUCTION
 5004                          ;*****************************************************************************
 5005  015662                  TS234:
 5006  015662  112701  000040          MOVB    #40,R1          ;LOAD REGISTER
 5007  015666  000257                  CCC                     ;CLEAR ALL CONDITION CODES
 5008  015670  106301                  ASLB    R1              ;SHIFT BYTE LEFT
```

```
5009  015672  106301                  ASLB    R1              ;SHIFT BYTE LEFT
5010  015674  100002                  BPL     ASLB2           ;CHECK CC=12
5011  015676  101401                  BLOS    ASLB2
5012  015700  102401                  BVS     ASLB3
5013  015702                  ASLB2:
5014  015702  104000                  EMT                     ;ASLB DID NOT SET CONDITION CODE CORRECTLY
5015  015704  022701  000200  ASLB3:  CMP     #200,R1         ;CHECK RESULT
5016  015710  001401                  BEQ     ASLB1
5017  015712  104000                  EMT                     ;ASLB DID NOT FUNCTION CORRECTLY
5018  015714  106301          ASLB1:  ASLB    R1              ;SHIFT BYTE LEFT
5019  015716  100403                  BMI     ASLB4           ;CHECK CC=7?
5020  015720  001002                  BNE     ASLB4
5021  015722  102001                  BVC     ASLB4
5022  015724  103401                  BCS     TS235
5023  015726                  ASLB4:
5024  015726  104000                  EMT                     ;ASLB   DID NOT SET CC'S CORRECTLY
5025
5026
5027                          ;*******************************************************************************
5028                          ;TEST 235       TEST ASRB INSTRUCTION
5029                          ;*******************************************************************************
5030  015730                  TS235:
5031  015730  112701  000004          MOVB    #4,R1           ;SET UP STARTING DATA
5032  015734  000257                  CCC                     ;CLEAR ALL CONDITION CODES
5033  015736  106201                  ASRB    R1              ;SKIFT BYTE RIGHT
5034  015740  106201                  ASRB    R1              ;SHIFT BYTE RIGHT
5035  015742  122701  000001          CMPB    #1,R1           ;CHECK DATA
5036  015746  001401                  BEQ     ASRB1
5037  015750  104000                  EMT                     ;ASRB DID NOT SHIFT DATA CORRECTLY
5038  015752  106201          ASRB1:  ASRB    R1              ;SHIFT BYTE RIGHT
5039  015754  100403                  BMI     ASRB2           ;CHECK CONDITION CODE = 7?
5040  015756  001002                  BNE     ASRB2
5041  015760  102001                  BVC     ASRB2
5042  015762  103401                  BCS     ASRB3
5043  015764                  ASRB2:
5044  015764  104000                  EMT                     ;ASRB DID NOT SET CC'S CORRECTLY
5045  015766  106201          ASRB3:  ASRB    R1              ;SHIFT BYTE RIGHT
5046  015770  103401                  BCS     ASRB4           ;CHECK CC=4
5047  015772  001401                  BEQ     ASRB5
5048  015774                  ASRB4:
5049  015774  104000                  EMT                     ;ASRB DID NOT SET CC'S CORRECTLY
5050  015776  112701  000202  ASRB5:  MOVB    #202,R1         ;PUT STARTING DATA IN REGISTER
5051  016002  106201                  ASRB    R1              ;SHIFT BYTE RIGHT
5052  016004  106201                  ASRB    R1              ;SHIFT BYTE RIGHT
5053  016006  100003                  BPL     ASRB6           ;CHECK CC'S =11?
5054  016010  001402                  BEQ     ASRB6
5055  016012  102401                  BVS     ASRB6
5056  016014  103401                  BCS     ASRB7
5057  016016                  ASRB6:
5058  016016  104000                  EMT                     ;ASRB DID NOT SET CC'S CORRECTLY
5059  016020  122701  000340  ASRB7:  CMPB    #340,R1         ;CHECK RESULT
5060  016024  001401                  BEQ     TS236
5061  016026  104000                  EMT                     ;ASRB DID NOT SHIFT DATA CORRECTLY
5062
5063                          ;*******************************************************************************
5064                          ;
```

```
                                        ;       THIS TEST VERIFIES THE SXT INSTRUCTION. CONDITION  CODES
                                        ;ARE PRESET IN EACH OF THE TWO POSSIBLE CASES. WITH THE N-BIT SET,
                                        ;THE TEST CHECKS FOR ALL ONES IN THE DESTINATION. WITH THE N-BIT
                                        ;CLEAR, THE DESTINATION SHOULD CONTAIN ALL ZEROES. THE DATA
                                        ;IS VERIFIED BY CONDITIONAL BRANCHES.
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 236       TEST THE SXT INSTRUCTION
                                        ;*****************************************************************************
016030                                  TS236:
016030  005000                                  CLR     R0
016032  000277                                  SCC                     ;SET CC=1011
016034  000244                                  CLZ
016036  006700                                  SXT     R0              ;TRY SXT
016040  100006                                  BPL     SXT0            ;TEST CC=1001
016042  001405                                  BEQ     SXT0
016044  102404                                  BVS     SXT0
016046  103003                                  BCC     SXT0
016050  022700  177777                         CMP     #-1,R0          ;CHECK DATA RESULT
016054  001401                                  BEQ     SXT1
016056                                  SXT0:
016056  104000                                  EMT                     ;RESULTS OF SXT INCORRECT
016060  005000                          SXT1:   CLR     R0              ;R0=0
016062  005010                                  CLR     (R0)            ;LOC. 0=0
016064  005110                                  COM     (R0)            ;LOC. 0=177777
016066  000257                                  CCC                     ;SET CC=0110
016070  000266                                  +SEZ!SEV
016072  006710                                  SXT     (R0)
016074  001005                                  BNE     SXT2            ;TEST CC=0100
016076  103404                                  BCS     SXT2
016100  102403                                  BVS     SXT2
016102  100402                                  BMI     SXT2
016104  005710                                  TST     (R0)
016106  001401                                  BEQ     TS237
016110                                  SXT2:
016110  104000                                  EMT                     ;RESULTS OF SXT INCORRECT
                                        ;*****************************************************************************
                                        ;
                                        ;       THIS TEST VERIFIES THE XOR INSTRUCTION. UNIQUE PATTERNS
                                        ;OF ONES AND ZEROES ARE MOVED TO DATA REGISTERS R0 AND R1.
                                        ;AFTER THE FIRST XOR INSTRUCTION R0=36146. AN XOR IS THEN
                                        ;EXECUTED WITH THIS NEW VALUE AND THE CONTENTS OF R1 TO
                                        ;REPRODUCE THE ORIGINAL VALUE IF R0=31525.
                                        ;
                                        ;*****************************************************************************
                                        ;TEST 237       TEST THE XOR INSTRUCTION
                                        ;*****************************************************************************
016112                                  TS237:
016112  012700  007463                          MOV     #7463,R0        ;SET UP R0
016116  012701  031525                          MOV     #31525,R1       ;SET UP R1
016122  000277                                  SCC                     ;SET CC=1110
016124  000241                                  CLC
016126  074100                                  XOR     R1,R0           ;TRY XOR
016130  101406                                  BLOS    XOR1            ;CC=0000?
016132  102405                                  BVS     XOR1
016134  001404                                  BEQ     XOR1
```

```
5121  016136  100403                  BMI     XOR1
5122  016140  022700  036146          CMP     #36146,R0       ;DATA RESULT CORRECT?
5123  016144  001401                  BEQ     XOR2
5124  016146                  XOR1:
5125  016146  104000                  EMT                     ;
5126  016150  010104          XOR2:   MOV     R1,R4
5127  016152  000261                  SEC                     ;CC=1110
5128  016154  000241                  CLC
5129  016156  074400                  XOR     R4,R0           ;TRY XOR MODE 0,0
5130  016160  101406                  BLOS    XOR3            ;CC=0000?
5131  016162  102405                  BVS     XOR3
5132  016164  001404                  BEQ     XOR3
5133  016166  100403                  BMI     XOR3
5134  016170  022700  007463          CMP     #7463,R0
5135  016174  001401                  BEQ     TS240
5136  016176                  XOR3:
5137  016176  104000                  EMT                     ;RESULT OF XOR INCORRECT
5138                          ;*******************************************************************************
5139                          ;
5140                          ;       THIS TEST VERIFIES THE SOB INSTRUCTION. R4 IS USED AS A
5141                          ;COUNTER WHILE R0 IS THE ADDRESS REGISTER. CONDITIONAL
5142                          ;BRANCHES ARE USED TO VERIFY PROPER TRANSFER OF CONTROL
5143                          ;WHILE R4 IS CHECKED TO INSURE PROPER DECREMENTING OF R0.
5144                          ;
5145                          ;*******************************************************************************
5146                          ;TEST 240       TEST SOB INSTRUCTION
5147                          ;*******************************************************************************
5148  016200                  TS240:
5149  016200  012700  000525          MOV     #525,R0
5150  016204  010004                  MOV     R0,R4
5151  016206  000277                  SCC                     ;SET CC=1111
5152  016210  101002          SOB1:   BHI     SOB2            ;CC=1111?
5153  016212  100001                  BPL     SOB2
5154  016214  102401                  BVS     SOB3
5155  016216                  SOB2:
5156  016216  104000                  EMT                     ;
5157  016220  005304          SOB3:   DEC     R4              ;COUNT ITERATIONS
5158  016222  000277                  SCC                     ;CC=1111
5159  016224  077007                  SOB     R0,SOB1         ;DO SOB W/ R0
5160  016226  101004                  BHI     SOB4            ;CHECK CC=1111
5161  016230  100003                  BPL     SOB4
5162  016232  102002                  BVC     SOB4
5163  016234  005704                  TST     R4              ;ITERATION COUNT OK?
5164  016236  001401                  BEQ     TS241
5165  016240                  SOB4:
5166  016240  104000                  EMT                     ;INCORRECT # OF BRANCHES OR CC'S CHANGED
5167                          ;*******************************************************************************
5168                          ;
5169                          ;       THIS TEST VERIFIES THE MARK INSTRUCTION. THE EFFECTS
5170                          ;OF THE MARK INSTRUCTION ARE SIMULATED BY THE PROGRAM INSTRUCTIONS.
5171                          ;THE CONTENTS OF R5 AND THE STACK POINTER ARE CHECKED AFTER EACH
5172                          ;OF THE TWO ROUTINES IN THE TEST.
5173                          ;
5174                          ;*******************************************************************************
5175                          ;TEST 241       TEST MARK INSTRUCTION
5176                          ;*******************************************************************************
```

```
5177  016242                        TS241:
5178  016242  012706  001000                MOV     #STBOT,SP
5179  016246  012746  125252                MOV     #125252,-(SP)   ;PUT R5 VALUE ON STACK
5180  016252  162706  000074                SUB     #74,SP          ;EFFECTIVELY PUT 36 ARGUMENTS ON STACK
5181  016256  012705  016274                MOV     #MRK1,R5        ;SET NEW PC IN R5
5182  016262  012746  006436                MOV     #6436,-(SP)     ;PUT MARK 36 INST. ON STACK
5183  016266  000277                        SCC                     ;SET CC=1111
5184  016270  000116                        JMP     (SP)            ;XFER CONTL TO MARK 36 INST. ON STACK
5185  016272  104000                        EMT                     ;MARK INST. SHOULD HAVE JUMPED TO MRK1
5186  016274  101010                MRK1:   BHI     MRK2            ;TEST CC UNAFFECTED
5187  016276  100007                        BPL     MRK2            ;IE. CC=1111
5188  016300  102006                        BVC     MRK2
5189  016302  020527  125252                CMP     R5,#125252      ;CHECK R5 RESTORED FROM STACK
5190  016306  001003                        BNE     MRK2
5191  016310  022706  001000                CMP     #STBOT,R6       ;CHECK STACK POINTER READJUSTED CORRECTLY.
5192  016314  001401                        BEQ     MRK3
5193  016316                        MRK2:
5194  016316  104000                        EMT                     ;RESULTS OF MARK INCORRECT
5195  016320  012746  052525        MRK3:   MOV     #52525,-(SP)
5196  016324  012746  006400                MOV     #6400,-(SP)     ;PUT MARK 0 INST. ON STACK
5197  016330  010605                        MOV     SP,R5           ;SET ADDR. OF MARK INST. IN R5
5198  016332  004737  016342                JSR     PC,@#MRK4       ;DO JSR
5199  016336  000137  016346                JMP     @#MRK5          ;
5200  016342  000205                MRK4:   RTS     R5              ;DO RTS WITH R5 TO MARK INST ON STACK
5201  016344  104000                        EMT                     ;RTS,MARK SEQUENCE FAILED
5202  016346  022706  001000        MRK5:   CMP     #STBOT,R6       ;STACK ADJUSTED CORRECTLY
5203  016352  001003                        BNE     MRK6            ;IF NOT:  BR
5204  016354  022705  052525                CMP     #52525,R5       ;CHECK IF R5 RESTORED FROM STACK
5205  016360  001401                        BEQ     TS242
5206  016362                        MRK6:
5207  016362  104000                        EMT                     ;RESULTS OF MARK INCORRECT
5208           177776                       PS=177776
5209                                ;*******************************************************************************
5210                                ;
5211                                ;       THESE NEXT SEVEN TESTS VERIFY THE MTPS INSTRUCTION IN ALL
5212                                ;       MODES. THE PSW IS DEFINED BY AN EQUATE STATEMENT BEFORE THE
5213                                ;       FIRST MTPS TEST. IN EACH TEST A PATTERN OF ONES AND
5214                                ;       ZEROES IS SET IN A DATA REGISTER AND MOVED TO THE PSW.
5215                                ;       THE DATA IN THE PSW, AND THE DATA REGISTER ADDRESS,
5216                                ;       ARE CHECKED TO VERIFY PROPER EXECUTION OF THE INSTRUCTION.
5217                                ;
5218                                ;*******************************************************************************
5219                                ;TEST 242       TEST MTPS INSTRUCTION
5220                                ;*******************************************************************************
5221  016364                        TS242:
5222  016364  012700  000377                MOV     #377,R0
5223  016370  000257                        CCC
5224  016372  106400                        MTPS    R0
5225  016374  022767  000357  161374        CMP     #357,PS
5226  016402  001401                        BEQ     MTPS1
5227  016404  104000                        EMT                     ;MTPS FAILED
5228  016406  005000                MTPS1:  CLR     R0
5229  016410  005010                        CLR     (R0)
5230  016412  000277                        SCC                     ;CC=1111
5231  016414  106410                        MTPS    (R0)            ;TRY MTPS MODE 1
5232  016416  100403                        BMI     MTPS1A          ;CHECK PS
```

```
5233  016420  102402                        BVS     MTPS1A
5234  016422  103401                        BCS     MTPS1A
5235  016424  001001                        BNE     TS243
5236  016426                        MTPS1A:
5237  016426  104000                        EMT                     ;MTPS FAILED
5238
5239                                  ;*****************************************************************************
5240                                  ;TEST 243       TEST MTPS MODE 2
5241                                  ;*****************************************************************************
5242  016430                        TS243:
5243  016430  005000                        CLR     R0              ;R0=0
5244  016432  012710  177777                MOV     #-1,(R0)        ;LOC. 0=-1
5245  016436  005037  177776                CLR     @#PS            ;PS=0
5246  016442  106420                        MTPS    (R0)+           ;TRY MTPS W/MODE 2
5247  016444  022737  000357  177776        CMP     #357,@#PS       ;CHECK DATA
5248  016452  001401                        BEQ     MTPS2
5249  016454  104000                        EMT                     ;DEST. DATA INCORRECT
5250  016456  022700  000001        MTPS2:  CMP     #1,R0           ;CHECK DEST. REGISTER.
5251  016462  001401                        BEQ     TS244
5252  016464  104000                        EMT                     ;DEST REGISTER NOT INCREMENTED BY 1
5253
5254                                  ;*****************************************************************************
5255                                  ;TEST 244       TEST MTPS MODE 3
5256                                  ;*****************************************************************************
5257  016466                        TS244:
5258  016466  012700  000402                MOV     #402,R0         ;R0=402
5259  016472  005010                        CLR     (R0)            ;LOC. 402=0
5260  016474  012737  052652  000000        MOV     #52652,@#0      ;LOC. 0=52652
5261  016502  005037  177776                CLR     @#PS            ;PS=0
5262  016506  106430                        MTPS    @(R0)+          ;TRY MTPS W/MODE 3
5263  016510  022737  000252  177776        CMP     #252,@#PS       ;CHECK DEST. DATA
5264  016516  001401                        BEQ     MTPS3
5265  016520  104000                        EMT                     ;DEST. DATA INCORRECT
5266  016522  022700  000404        MTPS3:  CMP     #404,R0         ;CHECK MODE 3 REGISTER.
5267  016526  001401                        BEQ     TS245
5268  016530  104000                        EMT                     ;MODE 3 REGISTER INCORRECT
5269
5270                                  ;*****************************************************************************
5271                                  ;TEST 245       TEST MTPS MODE 4
5272                                  ;*****************************************************************************
5273  016532                        TS245:
5274  016532  012700  000001                MOV     #1,R0           ;R0=1
5275  016536  012737  125125  000000        MOV     #125125,@#0     ;LOC. 0 = 125125
5276  016544  005037  177776                CLR     @#PS            ;PS=0
5277  016550  106440                        MTPS    -(R0)           ;TRY MTPS W/MODE 4
5278  016552  022737  000105  177776        CMP     #105,@#PS       ;CHECK DEST. DATA
5279  016560  001401                        BEQ     MTPS4
5280  016562  104000                        EMT                     ;DEST. DATA INCORRECT
5281  016564  005700        MTPS4:  TST     R0              ;CHECK MODE 4 REGISTER
5282  016566  001401                        BEQ     TS246
5283  016570  104000                        EMT                     ;MODE 4 REGISTER NOT DECREMENTED BY 1
5284
5285                                  ;*****************************************************************************
5286                                  ;TEST 246       TEST MTPS MODE 5
5287                                  ;*****************************************************************************
5288  016572                        TS246:
```

```
 5289  016572  012700  000404                MOV     #404,R0         ;R0=404
 5290  016576  012737  177400  000000        MOV     #177400,@#0     ;LOC. 0=177400
 5291  016604  000277                        SCC                     ;SET ALL COND. CODES
 5292  016606  106450                        MTPS    @-(R0)          ;TRY MTPS W/MODE 5
 5293  016610  005737  177776                TST     @#PS            ;CHECK DEST. DATA.
 5294  016614  001401                        BEQ     MTPS5
 5295  016616  104000                        EMT                     ;DESTINATION DATA INCORRECT
 5296  016620  022700  000402        MTPS5:  CMP     #402,R0         ;CHECK MODE 5 REGISTER
 5297  016624  001401                        BEQ     TS247
 5298  016626  104000                        EMT                     ;MODE 5 REGISTER NOT DECREMENTED BY 2
 5299
 5300                                  ;*****************************************************************************
 5301                                  ;TEST 247       TEST MTPS MODE 6
 5302                                  ;*****************************************************************************
 5303  016630                          TS247:
 5304  016630  012737  052652  000000        MOV     #52652,@#0      ;LOC. 0=52652
 5305  016636  012700  000406                MOV     #406,R0         ;R0=406
 5306  016642  005037  177776                CLR     @#PS            ;PS=0
 5307  016646  106460  177372                MTPS    -406(R0)        ;TRY MTPS W/MODE 6
 5308  016652  022737  000252  177776        CMP     #252,@#PS       ;CHECK DEST. DATA
 5309  016660  001401                        BEQ     MTPS6
 5310  016662  104000                        EMT                     ;DEST. DATA INCORRECT
 5311  016664  022700  000406        MTPS6:  CMP     #406,R0         ;CHECK MODE 6 REGISTER
 5312  016670  001401                        BEQ     TS250
 5313  016672  104000                        EMT                     ;MODE 6 REGISTER MODIFIED
 5314
 5315                                  ;*****************************************************************************
 5316                                  ;TEST 250       TEST MTPS MODE 7
 5317                                  ;*****************************************************************************
 5318  016674                          TS250:
 5319  016674  012737  052652  000000        MOV     #52652,@#0      ;LOC. 0=52652
 5320  016702  012700  000410                MOV     #410,R0         ;R0=410
 5321  016706  005037  177776                CLR     @#PS            ;PS=0
 5322  016712  106470  177776                MTPS    @-2(R0)         ;TRY MTPS W/MODE 7
 5323  016716  022737  000105  177776        CMP     #105,@#PS       ;CHECK DEST. DATA
 5324  016724  001401                        BEQ     MTPS7
 5325  016726  104000                        EMT                     ;DESTINATION DATA INCORRECT
 5326  016730  022700  000410        MTPS7:  CMP     #410,R0         ;CHECK MODE 7 REGISTER
 5327  016734  001401                        BEQ     TS251
 5328  016736  104000                        EMT                     ;MODE 7 REGISTER MODIFIED
 5329
 5330                                  ;*****************************************************************************
 5331                                  ;
 5332                                  ;       THESE NEXT SEVEN TESTS VERIFY THE MFPS INSTRUCTION IN ALL
 5333                                  ;MODES. IN EACH TEST, A PATTERN OF ONES AND ZEROES IS MOVED TO THE
 5334                                  ;PSW, AND AN MFPS INSTRUCTION MOVES THE DATA TO A LOCATION SETUP
 5335                                  ;BY R0, EITHER DIRECTLY OR INDIRECTLY. CONDITIONAL BRANCHES ARE
 5336                                  ;USED TO CHECK PROPER ADDRESSING AND DATA.
 5337                                  ;
 5338                                  ;*****************************************************************************
 5339                                  ;TEST 251       TEST MFPS INSTRUCTION
 5340                                  ;*****************************************************************************
 5341  016740                          TS251:
 5342  016740  012737  000377  177776        MOV     #377,@#PS
 5343  016746  106700                        MFPS    R0
 5344  016750  022700  177757                CMP     #177757,R0
```

```
                                        BEQ     MFPS1
                                        EMT                     ;MFPS FAILED

                        MFPS1:  CLR     R0
                                MOV     #-1,@#0
                                CLR     @#PS
                                MFPS    (R0)
                                TSTB    @#0
                                BEQ     TS252
                                EMT                     ;MFPS FAILED

;*****************************************************************************
;TEST 252       TEST MFPS MODE 2
;*****************************************************************************
TS252:
                                CLR     R0              ;R0=0
                                CLR     (R0)            ;LOC. 0=0
                                MOV     #377,@#PS       ;SET PS=357
                                MFPS    (R0)+           ;TRY MFPS W/MODE 2
                                BCC     MFPS2A          ;BR TO ERROR IF C BIT CLEAR
                                BVS     MFPS2A          ;BR TO ERROR IF V BIT SET
                                BEQ     MFPS2A          ;BR TO ERROR IF Z BIT SET
                                BMI     MFPS2B
                        MFPS2A:
                                EMT                     ;COND. CODES INCORRECT
                        MFPS2B: CMP     #357,@#0        ;CHECK DEST. DATA
                                BEQ     MFPS2C
                                EMT                     ;DEST. DATA INCORRECT
                        MFPS2C: CMP     #1,R0           ;CHECK MODE 2 REGISTER
                                BEQ     TS253
                                EMT                     ;MODE 2 REGISTER NOT INCREMENTED 1

;*****************************************************************************
;TEST 253       TEST MFPS MODE 3
;*****************************************************************************
TS253:
                                MOV     #406,R0         ;R0=406
                                CLR     @#0             ;LOC. 0=0
                                MOV     #252,@#PS       ;PS=252
                                MFPS    @(R0)+          ;TRY MFPS WITH MODE 3
                                BCS     MFPS3A          ;BR TO ERROR IF C-BIT SET
                                BVS     MFPS3A          ;BR TO ERROR IF V-BIT SET
                                BEQ     MFPS3A          ;BR TO ERROR IF Z-BIT SET
                                BMI     MFPS3B
                        MFPS3A:
                                EMT                     ;CONDITION CODES INCORRECT
                        MFPS3B: CMP     #125000,@#0     ;CHECK DEST. DATA
                                BEQ     MFPS3C
                                EMT                     ;DEST DATA INCORRECT
                        MFPS3C: CMP     R0,#410         ;CHECK MODE 3 REGISTER.
                                BEQ     TS254
                                EMT                     ;MODE 3 REGISTER NOT INCREMENTED BY 2

;*****************************************************************************
;TEST 254       TEST MFPS MODE 4
;*****************************************************************************
```

```
5401  017132                          TS254:
5402  017132  012700  000002                  MOV     #2,R0           ;R0=2
5403  017136  005037  000000                  CLR     @#0             ;LOC. 0=0
5404  017142  012737  000125  177776          MOV     #125,@#PS       ;PS=125
5405  017150  106740                          MFPS    -(R0)           ;TRY MFPS W/MODE 4
5406  017152  103003                          BCC     MFPS4A          ;BR TO ERROR IF C-BIT CLEAR
5407  017154  102402                          BVS     MFPS4A          ;BR TO ERROR IF V-BIT SET
5408  017156  001401                          BEQ     MFPS4A          ;BR TO ERROR IF Z-BIT SET
5409  017160  100001                          BPL     MFPS4B
5410  017162                          MFPS4A:
5411  017162  104000                          EMT                     ;COND. CODES INCORRECT
5412  017164  022737  042400  000000  MFPS4B: CMP     #42400,@#0      ;CHECK DEST. DATA
5413  017172  001401                          BEQ     MFPS4C
5414  017174  104000                          EMT                     ;DEST. DATA INCORRECT
5415  017176  020027  000001          MFPS4C: CMP     R0,#1           ;CHECK MODE 4 REGISTER
5416  017202  001401                          BEQ     TS255
5417  017204  104000                          EMT                     ;MODE 4 REGISTER NOT DECREMENTED BY 1
5418
5419                                  ;*****************************************************************************
5420                                  ;TEST 255       TEST MFPS MODE 5
5421                                  ;*****************************************************************************
5422  017206                          TS255:
5423  017206  012700  000410                  MOV     #410,R0         ;R0=410
5424  017212  012737  177777  000000          MOV     #-1,@#0         ;LOC. 0=-1
5425  017220  005037  177776                  CLR     @#PS            ;PS=0
5426  017224  106750                          MFPS    @-(R0)          ;TRY MFPS W/MODE 5
5427  017226  103403                          BCS     MFPS5A          ;BR TO ERROR IF C-BIT SET
5428  017230  102402                          BVS     MFPS5A          ;BR TO ERROR IF V-BIT SET
5429  017232  100401                          BMI     MFPS5A          ;BR TO ERROR IF N-BIT SET
5430  017234  001401                          BEQ     MFPS5B
5431  017236                          MFPS5A:
5432  017236  104000                          EMT                     ;COND. CODES INCORRECT
5433  017240  022737  000377  000000  MFPS5B: CMP     #377,@#0        ;CHECK DEST. DATA
5434  017246  001401                          BEQ     MFPS5C
5435  017250  104000                          EMT                     ;DEST DATA INCORRECT
5436  017252  020027  000406          MFPS5C: CMP     R0,#406         ;CHECK MODE 5 REGISTER
5437  017256  001401                          BEQ     TS256
5438  017260  104000                          EMT                     ;MODE 5 REGISTER NOT DECREMENTED BY 2
5439
5440                                  ; *****************************************************************************
5441                                  ;TEST 256       TEST MFPS MODE 6
5442                                  ;*****************************************************************************
5443  017262                          TS256:
5444  017262  012700  000401                  MOV     #401,R0         ;R0=410
5445  017266  005037  000000                  CLR     @#0             ;LOC. 0=0
5446  017272  012737  000252  177776          MOV     #252,@#PS       ;PS=252
5447  017300  106760  177377                  MFPS    -401(R0)        ;TRY MFPS W/MODE 6
5448  017304  102403                          BVS     MFPS6A          ;BR TO ERROR IF V-BIT SET
5449  017306  103402                          BCS     MFPS6A          ;BR TO ERROR IF C-BIT SET
5450  017310  001401                          BEQ     MFPS6A          ;BR TO ERROR IF Z-BIT SET
5451  017312  100401                          BMI     MFPS6B
5452  017314                          MFPS6A:
5453  017314  104000                          EMT                     ;COND. CODES INCORRECT
5454  017316  022737  000252  000000  MFPS6B: CMP     #252,@#0        ;CHECK DEST. DATA
5455  017324  001401                          BEQ     MFPS6C
5456  017326  104000                          EMT                     ;DEST. DATA INCORRECT
```

```
5457  017330  022700  000401          MFPS6C: CMP     #401,R0         ;CHECK DEST. REGISTER
5458  017334  001401                          BEQ     TS257
5459  017336  104000                          EMT                     ;DEST. DATA INCORRECT
5460
5461                                  ;*****************************************************************************
5462                                  ;TEST 257       TEST MFPS MODE 7
5463                                  ;*****************************************************************************
5464  017340                          TS257:
5465  017340  012700  000777                  MOV     #777,R0         ;R0=777
5466  017344  005037  000000                  CLR     @#0             ;LOC. 0=0
5467  017350  012737  000125  177776          MOV     #125,@#PS       ;PS=125
5468  017356  106770  177407                  MFPS    @-371(R0)       ;TRY MFPS W/MODE 7
5469  017362  102403                          BVS     MFPS7A          ;BR TO ERROR IF V-BIT SET
5470  017364  103002                          BCC     MFPS7A          ;BR TO ERROR IF C-BIT SET
5471  017366  001401                          BEQ     MFPS7A          ;BR TO ERROR IF Z-BIT SET
5472  017370  100001                          BPL     MFPS7B
5473  017372                          MFPS7A:
5474  017372  104000                          EMT                     ;CONDITION CODE INCORRECT
5475  017374  022737  042400  000000  MFPS7B: CMP     #42400,@#0      ;CHECK DESTINATION DATA
5476  017402  001401                          BEQ     MFPS7C
5477  017404  104000                          EMT                     ;DEST. DATA INCORRECT
5478  017406  022700  000777          MFPS7C: CMP     #777,R0         ;CHECK MODE 7 REGISTER
5479  017412  001401                          BEQ     TS260
5480  017414  104000                          EMT                     ;MODE 7 REGISTER MODIFIED
5481
5482                                  ;*****************************************************************************
5483                                  ;
5484                                  ;       THIS TEST VERIFIES THAT RESET DOES NOT CLEAR THE PSW.
5485                                  ;THE PSW IS LOADED WITH ONES, A RESET IS ISSUED, AND THE
5486                                  ;CONTENTS OF THE PSW ARE CHECKED TO VERIFY THAT THEY HAVE NOT
5487                                  ;CHANGED. THIS TEST IS EXECUTED ONLY ONCE EVERY 240 (DECIMAL)
5488                                  ;ITERATIONS OF PROGRAM.
5489                                  ;
5490                                  ;*****************************************************************************
5491                                  ;TEST 260       TEST THAT RESET DOES NOT CLEAR PSW
5492                                  ;*****************************************************************************
5493  017416                          TS260:
5494  017416  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
5495  017424  001403                          BEQ     70$             ;IF NO THEN DO TEST
5496  017426  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
5497  017432  001011                          BNE     TS261           ;IF NO THEN SHIP TO NEXT TEST
5498  017434                          70$:
5499  017434  012737  000357  177776          MOV     #357,@#PS               ;MOV ONES TO PSW
5500  017442  000005                          RESET                   ;
5501  017444  022737  000357  177776          CMP     #357,@#PS               ;PSW CORRECT?
5502  017452  001401                          BEQ     TS261
5503  017454  104000                          EMT                     ;RESET ALTERED PSW
5504  017456                          REST:
5505
5506                                  ;*****************************************************************************
5507                                  ;
5508                                  ;       THE FOLLOWING TEST CHECKS THE INDEPENDENT FUNCTIONING OF BASIC
5509                                  ;DATA PATH COMPONENTS WITH USER MODE SET.
5510                                  ;
5511                                  ;*****************************************************************************
5512                                  ;TEST 261       TEST USER MODE R6 CAN HOLD A ONE IN EVERY POSITION
```

```
5513                                    ;*****************************************************************************
5514  017456                            TS261:
5515  017456  052767  140000  160312            BIS     #USRM,PS                ;SET USER MODE
5516  017464  012706  000001                    MOV     #1,R6                   ;SET BIT0
5517  017470  000241                            CLC                             ;CLEAR C-BIT
5518  017472  006106                    USP1:   ROL     R6                      ;ROTATE 1 POSITION
5519  017474  103376                            BCC     USP1                    ;BR IF NOT ALL DONE
5520  017476  001404                            BEQ     USP1A                   ;BR IF NO BITS PICKED
5521  017500  042767  140000  160270            BIC     #USRM,PS                ;CLEAR USER MODE
5522  017506  104000                            EMT                     ;USER MODE R6 PICKED A BIT
5523  017510  042767  140000  160260    USP1A:  BIC     #USRM,PS                ;CLEAR USER MODE
5524
5525
5526                                    ;*****************************************************************************
5527                                    ;
5528                                    ;       THIS TEST CHECKS THE INDEPENDENT FUNCTIONING OF THE USER
5529                                    ;AND KERNEL MODE R6'S. R6 IS SETUP AND ADDRESSED IN EACH
5530                                    ;OF THE TWO MODES TO VERIFY THAT THE TWO R6'S ARE INDEPENDENT
5531                                    ;OF EACH OTHER.
5532                                    ;
5533                                    ;*****************************************************************************
5534                                    ;TEST 262       TEST INDEPENDENCE OF USER AND KERNEL MODE R6'S
5535                                    ;*****************************************************************************
5536  017516                            TS262:
5537  017516  052767  140000  160252            BIS     #USRM,PS                ;SET USER MODE
5538  017524  012706  177777                    MOV     #-1,R6                  ;SET USER R6 TO ALL ONES
5539  017530  022706  177777                    CMP     #-1,R6                  ;READ AND CHECK USER R6
5540  017534  001404                            BEQ     USP2                    ;BR IF NO ERROR
5541  017536  042767  140000  160232            BIC     #USRM,PS                ;CLEAR USER MODE
5542  017544  104000                            EMT                     ;USER R6 WILL NOT HOLD ALL ONES
5543  017546  042767  140000  160222    USP2:   BIC     #USRM,PS                ;SET KERNEL MODE
5544  017554  022706  177777                    CMP     #-1,R6                  ;KERNEL MODE R6 ADDR. FROM USER MODE?>>
5545  017560  001001                            BNE     USP3
5546  017562  104000                            EMT                     ;DUAL ADDRESSING ERROR USER/KERNEL R6
5547  017564  005006                    USP3:   CLR     R6                      ;CLEAR KERNEL MODE SP
5548  017566  052767  140000  160202            BIS     #USRM,PS                ;SET USER MODE
5549  017574  022706  177777                    CMP     #-1,R6                  ;CHECK USER R6 NOT ADDR. FROM KERNEL MODE
5550  017600  042767  140000  160170            BIC     #USRM,PS                ;CLEAR USER MODE
5551  017606  001401                            BEQ     USP4                    ;BR IF NO ERROR
5552  017610  104000                            EMT                     ;DUAL ADDRESSING ERROR OR SEQUENCE ERROR
5553  017612  012706  001000            USP4:   MOV     #STBOT,R6               ;RESTORE SP USER
5554  017616  042767  140000  160152            BIC     #USRM,PS                ;SET KERNEL MODE
5555  017624  012706  001000                    MOV     #STBOT,R6               ;RESTORE SP KERNEL
5556
5557                                    ;*****************************************************************************
5558                                    ;
5559                                    ;       THESE NEXT TWO TESTS VERIFY MFPI AND MTPI INSTRUCTIONS
5560                                    ;WITH R6 IN MODE 0.
5561                                    ;
5562                                    ;*****************************************************************************
5563                                    ;TEST 263       TEST MFPI WITH R6 IN MODE 0
5564                                    ;*****************************************************************************
5565  017630                            TS263:
5566  017630  012706  001000                    MOV     #STBOT,R6               ;INITIALIZE KERNEL STACK POINTER
5567  017634  012767  140000  160134            MOV     #USRM,PS                ;SET USER MODE.PREVIOUS KERNEL
5568  017642  012706  000600                    MOV     #USESTK,R6              ;INITIALIZE USER STACK POINTER
```

```
 5569  017646  006506                          MFPI    R6                      ;TRY MFPI WITH MODE 0
 5570  017650  022767  140000  160120          CMP     #140000,PS              ;CHECK PSW
 5571  017656  001404                          BEQ     MFPIO                   ;BR IF NO ERROR
 5572  017660  042767  140000  160110          BIC     #USRM,PS                ;CLEAR USER MODE
 5573  017666  104000                          EMT                     ;INCORRECT PSW FROM MFPI
 5574  017670  042767  140000  160100  MFPIO:  BIC     #USRM,PS                ;CLEAR USER MODE
 5575  017676  022767  001000  160672          CMP     #STBOT,USESTK-2         ;CHECK DATA ON STACK
 5576  017704  001401                          BEQ     MFPIOA                  ;BR IF NO ERROR
 5577  017706  104000                          EMT                     ;INCORRECT DATA FROM MFPI
 5578  017710                          MFPIOA:
 5579
 5580                                  ;*****************************************************************************
 5581                                  ;TEST 264       TEST MTPI WITH R6 IN MODE 0
 5582                                  ;*****************************************************************************
 5583  017710                          TS264:
 5584  017710  005067  160062                  CLR     PS                      ;SET KERNEL MODE
 5585  017714  005006                          CLR     R6                      ;INITIALIZE KERNEL R6
 5586  017716  012767  140000  160052          MOV     #USRM,PS                ;SET USER MODE/PREVIOUS KERNEL
 5587  017724  012706  000600                  MOV     #USESTK,R6              ;INITIALIZE USER STACK POINTER
 5588  017730  012746  001000                  MOV     #STBOT,-(R6)            ;SET UP TARGET DATA
 5589  017734  006606                          MTPI    R6                      ;TRY MODE 0 MTPI
 5590  017736  022767  140000  160032          CMP     #USRM,PS                ;CHECK PSW
 5591  017744  001404                          BEQ     MTPIO                   ;BR IF NO ERROR
 5592  017746  042767  140000  160022          BIC     #USRM,PS                ;CLEAR USER MODE
 5593  017754  104000                          EMT                     ;PS INCORRECT FOLLOWING MTPI
 5594  017756  005067  160014          MTPIO:  CLR     PS                      ;SET KERNEL MODE
 5595  017762  020627  001000                  CMP     R6,#STBOT               ;CHECK TARGET DATA
 5596  017766  001401                          BEQ     TS265
 5597  017770  104000                          EMT                     ;DATA INCORRECT FOLLOWING MTPI
 5598
 5599
 5600
 5601                                  ;*****************************************************************************
 5602                                  ;
 5603                                  ;THE FOLLOWING TEST VERIFIES THAT NO DUAL ADDRESSING OF THE GENERAL
 5604                                  ;REGISTERS OCCURS. ALL REGISTERS ARE CLEARED, AND A UNIQUE BIT IS SET
 5605                                  ;IN EACH. CMP INSTRUCTIONS CHECK THAT ONLY ONE BIT IS SET IN EACH
 5606                                  ;REGISTER.
 5607                                  ;
 5608                                  ;*****************************************************************************
 5609                                  ;TEST 265       DUAL REGISTER ADDRESSING TEST
 5610                                  ;*****************************************************************************
 5611  017772                          TS265:
 5612  017772  005000                  BITCLR: CLR     R0                      ;INITIALIZE ALL REGISTERS
 5613  017774  005001                          CLR     R1
 5614  017776  005002                          CLR     R2
 5615  020000  005003                          CLR     R3
 5616  020002  005004                          CLR     R4
 5617  020004  005005                          CLR     R5
 5618  020006  005006                          CLR     R6
 5619  020010  052700  000001          BITSET: BIS     #1,R0                   ;SET R0=1
 5620  020014  052701  000002                  BIS     #2,R1                   ;R1=2
 5621  020020  052702  000004                  BIS     #4,R2                   ;R2=4
 5622  020024  052703  000010                  BIS     #10,R3                  ;R3=10
 5623  020030  052704  000020                  BIS     #20,R4                  ;R4=20
 5624  020034  052705  000040                  BIS     #40,R5                  ;R5=40
```

```
5625  020040  052706  000100          BIS     #100,R6         ;R6=100
5626  020044  022706  000100  BITCHK: CMP     #100,R6         ;TEST THAT NO DUAL ADDRESSING OCCURRED
5627  020050  001022                  BNE     DAERR           ;BR TO ERROR HALT IF ANY OTHER BITS ARE SET
5628  020052  022705  000040          CMP     #40,R5
5629  020056  001017                  BNE     DAERR
5630  020060  022704  000020          CMP     #20,R4
5631  020064  001014                  BNE     DAERR
5632  020066  022703  000010          CMP     #10,R3
5633  020072  001011                  BNE     DAERR
5634  020074  022702  000004          CMP     #4,R2
5635  020100  001006                  BNE     DAERR
5636  020102  022701  000002          CMP     #2,R1
5637  020106  001003                  BNE     DAERR
5638  020110  022700  000001          CMP     #1,R0
5639  020114  001401                  BEQ     BITCON
5640  020116                  DAERR:
5641  020116  104000                  EMT                     ;DUAL ADDRESSING ERROR
5642  020120  012702  001004  BITCON: MOV     #$TESTN R2      ;RESTORE POINTER
5643
5644                          ;*****************************************************************************
5645                          ;       THIS TEST VERIFIES THAT THE UPPER BYTE OF THE PSW IS NOT AFFECTED
5646                          ;WHEN THE PRIORITY LEVEL OR CC'S ARE CHANGED. ALL BITS ARE
5647                          ;INITIALLY SET IN THE PSW, AND THE LOW BYTE IS CLEARED. A BIT
5648                          ;INSTRUCTION VERIFIES THE DATA.
5649                          ;
5650                          ;*****************************************************************************
5651                          ;TEST 266       TEST BYTE INSTRUCTION ON PSW
5652                          ;*****************************************************************************
5653  020124                  TS266:
5654  020124  052737  170357  177776          BIS     #170357,@#PS    ;SET ALL POSSIBLE BITS IN PSW
5655  020132  105037  177776                  CLRB    @#PS            ;CLR PR LEVEL AND CC'S
5656  020136  013700  177776                  MOV     @#PS,R0         ;COPY CONTENTS OF PSW
5657  020142  032700  170000                  BIT     #170000,R0      ;TEST THAT UPPER BYTE IS UNAFFECTED
5658  020146  001003                          BNE     BTCON           ;CONTINUE IF OK
5659  020150  005037  177776  BTERR:  CLR     @#PS            ;RETURN TO KERNEL MODE
5660  020154  104000                  EMT                     ;BYTE INSTRUCTION ALTERED PSW
5661  020156  005037  177776  BTCON:  CLR     @#PS            ;RETURN TO KERNEL MODE
5662
5663                          ;*****************************************************************************
5664                          ;
5665                          ;       THIS TEST VERIFIES THAT A JMP INSTRUCTION DOES NOT ALTER THE
5666                          ;CONDITION CODES IN THE PSW. THE CC'S ARE PRESET,THE JMP IS
5667                          ;EXECUTED, AND CONDITIONAL BRANCHES VERIFY THE STATE OF THE CC'S.
5668                          ;
5669                          ;*****************************************************************************
5670                          ;TEST 267       TEST THAT JMP INSTRUCTION DOES NOT AFFECT CONDITION CODES
5671                          ;*****************************************************************************
5672  020162                  TS267:
5673  020162  000277                  SCC
5674  020164  000252                  +CLN!CLV                ;CC=0101
5675  020166  000167  000000          JMP     JMPT            ;JUMP TO TEST PSW
5676  020172  100403          JMPT:   BMI     JMPERR          ;BR TO ERROR HALT IF N-BIT IS SET
5677  020174  001002                  BNE     JMPERR          ;BR TO ERROR HALT IF Z-BIT IS CLEAR
5678  020176  102401                  BVS     JMPERR          ;BR TO ERROR HALT IF V-BIT IF SET
5679  020200  103401                  BCS     TS270
5680  020202                  JMPERR:
```

```
5681  020202  104000                        EMT                     ;JMP INSTRUCTION AFFECTED CC'S
5682                                  ;*************************************************************************
5683                                  ;
5684                                  ;       THIS TEST VERIFIES THE SET AND CLEAR CONDITION CODE INSTRUCTIONS.
5685                                  ;THE TEST CONSISTS OF TWO ROUTINES, ONE TO TEST ALL CLEAR CC
5686                                  ;INSTRUCTIONS, AND THE SECOND TO TEST ALL SET CC INSTRUCTIONS. ALL
5687                                  ;POSSIBLE COMBINATIONS OF CONDITION CODES ARE TESTED, INCLUDING NOP'S.
5688                                  ;       TO TEST THE CLEAR CC INSTRUCTIONS, ALL CONDITION CODES ARE
5689                                  ;INITIALLY SET. THE INSTRUCTION IS EXECUTED, AND THE PSW IS CHECKED
5690                                  ;TO VERIFY THE PROPER COMBINATION OF CONDITION CODES.
5691                                  ;       TO TEST THE SET CC INSTRUCTIONS, THE CONDITION CODES ARE
5692                                  ;INITIALLY CLEARED, AND ONLY THE REQUIRED BITS ARE SET BY THE SET CC
5693                                  ;INSTRUCTION. THE CONTENTS OF THE PSW ARE CHECKED TO VERIFY THAT
5694                                  ;ONLY THE REQUIRED BITS WERE SET.
5695                                  ;
5696                                  ;*************************************************************************
5697                                  ;TEST 270       TEST SET CC AND CLEAR CC INSTRUCTIONS
5698                                  ;*************************************************************************
5699  020204                          TS270:
5700  020204  012767  000240  000024         MOV     #240,CC3        ;INITIALIZE CLR CC INSTRUCTION CODES
5701  020212  012767  000017  000032         MOV     #17,CC2         ;INITIALIZE OCTAL MAP
5702  020220  012767  000261  000074         MOV     #261,SC3        ;INITIALIZE SET CC INSTRUCTION CODES
5703  020226  012767  000001  000102         MOV     #1,SC4          ;INITIALIZE OCTAL MAP
5704  020234  000277                 CLRCD:  SCC                     ;SET ALL CONDITION CODES
5705  020236  000000                 CC3:    0                       ;CONDITION CODE INSTRUCTION
5706  020240  013704  177776                 MOV     @#PS,R4         ;COPY THE PSW
5707  020244  042704  177760                 BIC     #177760,R4      ;ISOLATE CONDITION CODES
5708  020250  022704                         CMP     (PC)+,R4        ;CHECK THAT PROPER CC'S WERE CLEARED
5709  020252  000000                 CC2:    0                       ;OCTAL REPRESENTATION OF CC'S
5710  020254  001401                         BEQ     CON1
5711  020256  104000                         EMT                     ;CLEAR CC INSTRUCTION FAILED
5712  020260  005367  177766         CON1:   DEC     CC2             ;SET NEXT OCTAL MAP OF CC'S
5713  020264  005267  177746                 INC     CC3             ;GET NEXT CLEAR CC INSTRUCTION
5714  020270  026727  177742  000257         CMP     CC3,#257        ;TEST FOR CCC INSTRUCTION
5715  020276  003756                         BLE     CLRCD           ;GO TEST NEXT INSTRUCTION IF NOT FOUND
5716  020300  026727  177732  000260         CMP     CC3,#260        ;CHECK FOR NOP=260
5717  020306  001004                         BNE     SETCD           ;GO TEST SET CC INSTRUCTIONS
5718  020310  012767  000017  177734         MOV     #17,CC2         ;SET OCTAL MAP TO TEST NOP
5719  020316  000746                         BR      CLRCD           ;GO TEST NOP
5720  020320  000257                 SETCD:  CCC                     ;CLEAR ALL CONDITION CODES
5721  020322  000000                 SC3:    0                       ;CONDITION CODE INSTRUCTION
5722  020324  013704  177776                 MOV     @#PS,R4         ;COY PSW
5723  020330  042704  177760                 BIC     #177760,R4      ;CLEAR AWAY UNWANTED BITS
5724  020334  022704                         CMP     (PC)+,R4        ;CHECK THAT PROPER CC'S WERE SET
5725  020336  000000                 SC4:    0                       ;OCTAL REPRESENTATION OF CC'S
5726  020340  001401                         BEQ     CON2
5727  020342                         CCERR:
5728  020342  104000                         EMT                     ;SET CC FAILED OR SEQUENCE ERROR
5729  020344  005267  177766         CON2:   INC     SC4             ;SET NEXT OCTAL MAP
5730  020350  005267  177746                 INC     SC3             ;PREPARE NEXT SET CC INSTRUCTION
5731  020354  026727  177742  000277         CMP     SC3,#277        ;FINISHED?
5732  020362  003756                         BLE     SETCD           ;BR IF NO
5733  020364  000167  000006                 JMP     MORO            ;JUMP TO NEXT TESTS
5734
5735                                  ;*************************************************************************
5736                                  .SBTTL  TEST INSTRUCTIONS USING SAME REGISTER FOR SOURCE & DESTINATION
```

```
                                        ;
                                        ;IN AUTO INCREMENT (DECREMENT) MODES AND
                                        ;AUTO INCREMENT (DECREMENT) DEFERRED MODES,
                                        ;CONTENTS OF THE REGISTER IN USED ARE
                                        ;INCREMENTED (DECREMENTED) BY 2
                                        ;BEFORE USED AS THE SOURCE OPERAND.
                                        ;
020370  000000  000000  000000  A:      .WORD 0,0,0
020376                          MOR0:
                                        ;*****************************************************************************
                                        ;TEST 271       TEST AUTO-INCREMENT MODE, USING R0
                                        ;*****************************************************************************
020376                          TS271:
020376  005037  020370                  CLR     @#A             ;CLEAR LOC A
020402  012700  020370                  MOV     #A,R0           ;R0 STORES ADDR OF A
020406  060020                          ADD     R0,(R0)+        ;CHECK THAT R0 IS INCR BY 2 BEFORE
                                                                ;BEING USED AS THE SOURCE OPERAND
020410  022700  020372                  CMP     #A+2,R0         ;R0 INCR BY 2?
020414  001401                          BEQ     MOR1
020416  104000                          EMT                     ;R0 WAS NOT INCREMENTED BY 2
                                                                ;
020420  022737  020372  020370  MOR1:   CMP     #A+2,@#A        ;CHECK CONTENT OF R0 WAS INCR BY 2 BEFORE
                                                                ;BEING USED IN THE "ADD" INSTR
                                                                ;LOC A CONTAINS (A+2)?
020426  001401                          BEQ     TS272
020430  104000                          EMT                     ;WRONG SUM IN LOC A
                                        ;*****************************************************************************
                                        ;TEST 272       AUTO-DECREMENT MODE, USING R0
                                        ;*****************************************************************************
020432                          TS272:
020432  005037  020370                  CLR     @#A             ;CLEAR LOC A
020436  012700  020372                  MOV     #A+2,R0         ;R0 STORES ADDR OF A+2
020442  060040                          ADD     R0,-(R0)        ;CHECK THAT R0 IS DECR BY 2 BEFORE
                                                                ;BEING USED AS THE SOURCE OPERAND
020444  022700  020370                  CMP     #A,R0           ;R0 DECR BY 2?
020450  001401                          BEQ     MOR2
020452  104000                          EMT                     ;R0 WAS NOT DECREMENTED BY 2
                                                                ;
020454  022737  020370  020370  MOR2:   CMP     #A,@#A          ;CONTENT OF R0 WAS DECR BY 2 BEFORE
                                                                ;BEING USED IN THE "ADD" INSTR
                                                                ;LOC A CONTAINS (R0)
020462  001401                          BEQ     TS273
020464  104000                          EMT                     ;WRONG SUM IN LOC A
                                                                ;
                                        ;*****************************************************************************
                                        ;TEST 273       TEST AUTO-INCREMENT DEFERRED MODE, USING R0
                                        ;*****************************************************************************
020466                          TS273:
020466  005037  020370                  CLR     @#A             ;CLEAR LOC A
020472  005037  020374                  CLR     @#A+4           ;CLEAR LOC A+4
020476  012737  020370  020372          MOV     #A,@#A+2        ;STORE ADDR A IN LOC A+2
020504  012700  020372                  MOV     #A+2,R0         ;R0 STORES ADDR A+2
020510  060030                          ADD     R0,@(R0)+       ;CHECK THAT R0 IS INCR BY 2 BEFORE
                                                                ;BEING USED AS THE SOURCE OPERAND
020512  022700  020374                  CMP     #A+4,R0         ;R0 INCR BY 2?
```

```
5793  020516  001401                          BEQ     MOR3
5794  020520  104000                          EMT                     ;R0 WAS NOT INCREMENTED BY 2
5795                                                                  ;
5796  020522  022737  020370  020372  MOR3:   CMP     #A,@#A+2        ;LOC A+2 STILL STORES ADDR A?
5797  020530  001401                          BEQ     MOR4
5798  020532  104000                          EMT                     ;LOC A+2 STORES WRONG DATA
5799                                                                  ;
5800  020534  022737  020374  020370  MOR4:   CMP     #A+4,@#A        ;CHECK CONTENT OF R0 WAS INCR BY 2 BEFORE
5801                                                                  ;BEING USED IN THE "ADD" INSTR
5802  020542  001401                          BEQ     MOR5
5803  020544  104000                          EMT                     ;LOC A STORES WRONG DATA
5804                                                                  ;
5805  020546  005737  020374          MOR5:   TST     @#A+4           ;LOC A+4 STILL STORES 0?
5806  020552  001401                          BEQ     TS274
5807  020554  104000                          EMT                     ;LOC A+4 DID NOT STAY CLEAR
5808
5809                                  ;*****************************************************************************
5810                                  ;TEST 274       TEST AUTO-DECREMENT DEFERRED, USING P0
5811                                  ;*****************************************************************************
5812  020556                          TS274:
5813  020556  005037  020370                  CLR     @#A             ;CLEAR LOC A
5814  020562  005037  020374                  CLR     @#A+4           ;CLEAR LOC A+4
5815  020566  012700  020374                  MOV     #A+4,R0         ;R0 STORES ADDR A+4
5816  020572  012737  020370  020372          MOV     #A,@#A+2        ;STORE ADDR A IN LOC A+2
5817  020600  060050                          ADD     R0,@-(R0)       ;CHECK THAT R0 IS DECR BY 2 BEFORE
5818                                                                  ;BEING USED AS THE SOURCE OPERAND
5819  020602  022700  020372                  CMP     #A+2,R0         ;R0 DECREMENTED BY 2?
5820  020606  001401                          BEQ     MOR6
5821  020610  104000                          EMT                     ;R0 WAS NOT DECREMENTED BY 2
5822                                                                  ;
5823  020612  022737  020372  020370  MOR6:   CMP     #A+2,@#A        ;CHECK CONTENT OF R0 WAS DECR BY 2 BEFORE
5824                                                                  ;BEING USED IN THE "ADD" INSTR
5825  020620  001401                          BEQ     MOR7
5826  020622  104000                          EMT                     ;LOC A STORES WRONG DATA
5827
5828                                                                  ;
5829  020624  022737  020370  020372  MOR7:   CMP     #A,@#A+2        ;LOC A+2 STILL STORES A?
5830  020632  001401                          BEQ     MOR8
5831  020634  104000                          EMT                     ;LOC A+2 STORES WRONG DATA
5832                                                                  ;
5833  020636  005737  020374          MOR8:   TST     @#A+4           ;LOC A+4 STILL STORES 0?
5834  020642  001401                          BEQ     TS275
5835  020644  104000                          EMT                     ;LOC A+4 DID NOT STAY CLEAR
5836                                                                  ;
5837
5838                                  ;*****************************************************************************
5839                                  .SBTTL  INSTRUCTION USING PC AS SOURCE REGISTER
5840                                  ;
5841                                  ;IN INDEX, INDEX DEFERRED, RELATIVE, AND
5842                                  ;RELATIVE DEFERRED MODES, DESTINATION WILL CONTAIN
5843                                  ;THE PC COUNT OF THE CURRENT INSTRUCTION +4.
5844                                  ;
5845                                  ;*****************************************************************************
5846                                  ;TEST 275       TEST PC AS SOURCE IN MODE 0, USING R0
5847                                  ;*****************************************************************************
5848  020646                          TS275:
```

```
 5849  020646  012700  177777          MOV     #-1,R0          ;SET ALL 1 IN R0
 5850  020652  010700                  PCN01:  MOV     PC,R0           ;STORES PC IN R0
 5851  020654  022700  020654                  CMP     #PCN01+2,R0     ;R0 STORES PC+2?
 5852  020660  001401                          BEQ     TS276
 5853  020662  104000                          EMT                     ;R0 STORED WRONG VALUE
 5854
 5855                                  ;*****************************************************************************
 5856                                  ;TEST 276       TEST PC AS SOURCE IN MODE 6, USING R0
 5857                                  ;*****************************************************************************
 5858  020664                          TS276:
 5859  020664  012700  020370                  MOV #A,R0               ;R0 STORES ADDR A
 5860  020670  010760  000004          PCN2:   MOV PC,4(R0)            ;EFFECTIVE ADDR IS A+4
 5861  020674  022737  020674  020374          CMP     #PCN2+4,@#A+4   ;LOC A+4 STORES PC+4?
 5862  020702  001401                          BEQ     TS277
 5863  020704  104000                          EMT                     ;LOC A+4 STORED WRONG VALUE
 5864
 5865                                  ;*****************************************************************************
 5866                                  ;TEST 277       TEST PC AS SOURCE IN MODE 7, USING R0
 5867                                  ;*****************************************************************************
 5868  020706                          TS277:
 5869  020706  012737  020370  020374          MOV     #A,@#A+4        ;LOC A+4 STORES ADDR A
 5870  020714  012700  020370                  MOV     #A,R0           ;R0 STORES ADDR A
 5871  020720  010770  000004          PCN3:   MOV     PC,@4(R0)       ;EFFECTIVE ADDR IS A
 5872  020724  022737  020724  020370          CMP     #PCN3+4,@#A     ;LOC A STORES PC+4?
 5873  020732  001401                          BEQ     TS300
 5874  020734  104000                          EMT                     ;LOC A STORED WRONG VALUE
 5875
 5876                                  ;*****************************************************************************
 5877                                  ;TEST 300       TEST PC AS SOURCE IN RELATIVE DEFERRED MODE ,USING R0
 5878                                  ;*****************************************************************************
 5879  020736                          TS300:
 5880  020736  012737  020372  020370          MOV     #A+2,@#A        ;LOC A STORES ADDR A+2
 5881  020744  010777  177420          PCN4:   MOV     PC,@A           ;EFFECTIVE ADDR IS A+2
 5882  020750  022737  020750  020372          CMP     #PCN4+4,@#A+2   ;LOC A+2 STORES PC+4?
 5883  020756  001401                          BEQ     TS301
 5884  020760  104000                          EMT                     ;LOC A+2 STORED WRONG VALUE
 5885
 5886                                  ;*****************************************************************************
 5887                                  ;TEST 301       TEST PC AS SOURCE IN RELATIVE MODE ,USING R0
 5888                                  ;*****************************************************************************
 5889  020762                          TS301:
 5890  020762  005037  020370                  CLR     @#A             ;CLEAR A
 5891  020766  010767  177376          PCN5:   MOV     PC,A            ;EFFECTIVE ADDR IS A
 5892  020772  022737  020772  020370          CMP     #PCN5+4,@#A     ;LOC A STORES PC+4?
 5893  021000  001401                          BEQ     TS302
 5894  021002  104000                          EMT                     ;LOCATION A STORED WRONG VALUE
 5895                                  ;*****************************************************************************
 5896                                  ;THIS TESTS THE MOVE FROM PROCESSOR TYPE INSTRUCTION(MFPT)
 5897                                  ;UPON EXECUTION R0 WILL RECIEVE THE PROCESSOR MODEL CODE
 5898                                  ;WHICH IS "000003" FOR THE DCF11-AA
 5899                                  ;*****************************************************************************
 5900                                  ;*****************************************************************************
 5901                                  ;TEST 302       TEST MFPT
 5902                                  ;*****************************************************************************
 5903  021004                          TS302:
 5904          000007                  MFPT=000007
```

```
5905  021004  012706  001000          MOV     #STBOT,SP       ;INITIALIZE STACK POINT IN CASE OF TRAP
5906  021010  000007                  MFPT                    ;GET MODEL CODE.IF THIS TRAPS AN ERROR WILL BE REPORTED
5907  021012  022700  000003          CMP     #3,R0           ;CHECK IF CORRECT CODE RETURNED
5908  021016  001401                  BEQ     TS303
5909  021020  104000                  EMT                     ;WRONG CODE RETURNED
5910
5911
5912
5913                                  ;*****************************************************************************
5914                                  .SBTTL  THE NEXT THREE TESTS EXERCISE MASKING ACTION OF MICROCODES.
5915                                  ;*****************************************************************************
5916                                  .TEST 303       TEST SUB INSTRUCTION, SM=0, DM=2
5917                                  ;*****************************************************************************
5918  021022                          TS303:
5919  021022  012737  052525  000000          MOV     #052525,@#0     ;SET UP LOC 0
5920  021030  012701  050505                  MOV     #050505,R1      ;SET UP R1
5921  021034  005000                          CLR     R0              ;CLEAR R0
5922  021036  160120                          SUB     R1,(R0)+        ;SUBTRACTION, SM=0,DM=2
5923  021040  022737  002020  000000          CMP     #2020,@#0       ;CHECK DIFFERENCE AT LOC 0
5924  021046  001401                          BEQ     TS304
5925  021050  104000                          EMT                     ;WRONG RESULT FROM SUBTRACTION
5926
5927                                  ;*****************************************************************************
5928                                  ;TEST 304       TEST MFPD WITH R0, IN MODE 2
5929                                  ;*****************************************************************************
5930  021052                          TS304:
5931  021052  012737  052525  000000          MOV     #052525,@#0     ;SET UP LOC 0
5932  021060  005000                          CLR     R0              ;CLEAR R0
5933  021062  012767  170000  156706          MOV     #170000,PS      ;SET USER MODE ON, CURRENT & PREVIOUS
5934  021070  012706  000600                  MOV     #USESTK,R6      ;SET USER STACK POINTER
5935  021074  106520                          MFPD    (R0)+           ;MODE 2, MFPD
5936  021076  005067  156674                  CLR     PS              ;SET KERNEL MODE
5937  021102  022767  052525  157466          CMP     #052525,USESTK-2        ;CHECK DATA ON STACK
5938  021110  001401                          BEQ     TS305
5939  021112  104000                          EMT                     ;INCORRECT DATA FROM MFPD
5940
5941                                  ;*****************************************************************************
5942                                  ;TEST 305       TEST MTPD WITH R0, IN MODE 2
5943                                  ;*****************************************************************************
5944  021114                          TS305:
5945  021114  012767  170000  156654          MOV     #170000,PS      ;SET USER MODE ON, CURRENT & PREVIOUS
5946  021122  012706  000600                  MOV     #USESTK,R6      ;SET USER STACK POINTER
5947  021126  012746  125252                  MOV     #125252,-(R6)   ;PUSH DATA IN USER STACK
5948  021132  012737  000000  000000          MOV     #0,@#0          ;CLEAR LOC 0
5949  021140  005000                          CLR     R0              ;CLEAR R0
5950  021142  106620                          MTPD    (R0)+           ;MODE 2, MTPD
5951  021144  005067  156626                  CLR     PS              ;SET KERNEL MODE
5952  021150  022737  125252  000000          CMP     #125252,@#0     ;CHECK DATA ON LOC 0
5953  021156  001463                          BEQ     TESTN1
5954  021160  104000                          EMT                     ;INCORRECT DATA FROM MTPD
5955
5956  021162  000402                  BRTAB:  BR      .+6
5957  021164  001002                          BNE     .+6
5958  021166  001402                          BEQ     .+6
5959  021170  002002                          BGE     .+6
5960  021172  002402                          BLT     .+6
```

```
T305    TEST MTPD WITH R0, IN MODE 2

 5961  021174  003002                BGT     .+6
 5962  021176  003402                BLE     .+6
 5963  021200  100002                BPL     .+6
 5964  021202  100402                BMI     .+6
 5965  021204  101002                BHI     .+6
 5966  021206  101402                BLOS    .+6
 5967  021210  102002                BVC     .+6
 5968  021212  102402                BVS     .+6
 5969  021214  103002                BCC     .+6             ;SAME AS BHIS
 5970  021216  103402                BCS     .+6             ;SAME AS BLO
 5971
 5972          000002          .RADIX  2
 5973  021220  177777          YNTAB:  1111111111111111        ;BR
 5974  021222  170360                  1111000011110000        ;BNE:  Z=0
 5975  021224  007417                  0000111100001111        ;BEQ:  Z=1
 5976  021226  146063                  1100110000110011        ;BGE:  N XOR V =0
 5977  021230  031714                  0011001111001100        ;BLT:  N XOR V =1
 5978  021232  140060                  1100000000110000        ;BGT:  Z+(N XOR V) =0
 5979  021234  037717                  0011111111001111        ;BLE:  Z+(N XOR V) =1
 5980
 5981  021236  177400                  1111111100000000        ;BPL:  N=0
 5982  021240  000377                  0000000011111111        ;BMI:  N=1
 5983  021242  120240                  1010000010100000        ;BHI:  C+Z=0
 5984  021244  057537                  0101111101011111        ;BLOS: C+Z=1
 5985  021246  146314                  1100110011001100        ;BVC:  V=0
 5986  021250  031463                  0011001100110011        ;BVS:  V=1
 5987  021252  125252                  1010101010101010        ;BCC:  C=0
 5988  021254  052525                  0101010101010101        ;BCS:  C=1
 5989          000010          .RADIX  8
 5990
 5991                          ;*****************************************************************************
 5992                          ; THE FOLLOWING ARE SPECIAL CPU TRAP
 5993                          ;HANDLERS TO TRAP AND REPORT SPECIAL TRAPS.
 5994                          ;
 5995                          ;***************************************************************************** *****
 5996
 5997  021256                  T04:
 5998  021256  104000                  EMT                     ;TRAPPED THRU LOC. 4
 5999  021260                  T010:
 6000  021260  104000                  EMT                     ;TRAPPED THRU LOC. 10
 6001  021262                  T014:
 6002  021262  104000                  EMT                     ;TRAPPED THRU LOC. 14
 6003  021264                  T020:
 6004  021264  104000                  EMT                     ;TRAPPED THRU LOC. 20
 6005  021266                  T030:
 6006  021266  104000                  EMT                     ;TRAPPED THRU LOC. 30
 6007  021270                  T034:
 6008  021270  104000                  EMT                     ;TRAPPED THRU LOC. 34
 6009  021272                  T0114:
 6010  021272  104000                  EMT                     ;TRAPPED THRU LOC. 114
 6011  021274                  T0244:
 6012  021274  104000                  EMT                     ;TRAPPED THRU LOC. 244
 6013  021276                  T0250:
 6014  021276  104000                  EMT                     ;TRAPPED THRU LOC. 250
 6015                          .SBTTL ** STARTING OF TRAP TEST **
 6016
```

```
                                        ;SPECIAL CASE OF ODD;.EVEN .BYTE AND REGISTER 6
                 000000                 HERE=0

021300  000000                  K1:     0
021302  000000                  K2:     0
021304  000000                  K3:     0
021306  000000                  K4:     0
021310  000000                  K5:     0
021312  000000                  K6:     0
021314  052525                  K7:     052525
021316  052400                  K10:    052400
021320  000000                  K11:    0
021322  000000                  K12:    0
021324  000176                  SWR:    176

021326  032737  000001  001020  TESTN1: BIT     #1,@#$ENV
021334  001403                          BEQ     1$
021336  012767  001022  177760          MOV     #$SWREG,SWR
021344                          1$:
                                ;*****************************************************************************************
                                ;TEST 306       TEST AUTO INCREMENT AND DECREMENT OF R6 FOR WORD AND BYTES
                                ;*****************************************************************************************
021344                          TS306:
021344  005006                          CLR     %6
021346  112667  156426                  MOVB    (6)+,HERE       ;SIX SHOULD INCREMENT BY TWO
021352  020627  000002                  CMP     %6,#2
021356  001401                          BEQ     BR1
021360  104000                          EMT                     ;R6 DID NOT AUTO INCREMENT BY TWO

021362  012706  001000          BR1:    MOV     #1000,%6
021366  114627  000000                  MOVB    -(6),#HERE      ;SHOULD DECREMENT BY TWO
021372  020627  000776                  CMP     %6,#776
021376  001401                          BEQ     BR2
021400  104000                          EMT                     ;R6 DID NOT AUTO DECREMENT BY 2

021402  005006          BR2:    CLR     %6
021404  112626                  MOVB    (6)+,(6)+       ;DOUBLES AUTO INCREMENT OF R6
021406  020627  000004                  CMP     %6,#4
021412  001401                          BEQ     BR3
021414  104000                          EMT                     ;WRONG AUTO INCREMENT OF R6

021416  005006          BR3:    CLR     %6
021420  005004                  CLR     %4
021422  122624                  CMPB    (6)+,(4)+       ;TEST INCREMENT OF R6
021424  020627  000002                  CMP     %6,#2
021430  001401                          BEQ     BR4
021432  104000                          EMT                     ;WRONG INCREMENT OF R6

021434  005006          BR4:    CLR     %6
021436  005004                  CLR     %4
021440  122426                  CMPB    (4)+,(6)+       ;TEST INCREMENT OF R6
021442  020627  000002                  CMP     %6,#2
021446  001401                          BEQ     BR5
021450  104000                          EMT                     ;WRONG INCREMENT OF R6

021452  005006          BR5:    CLR     %6
```

```
6073  021454  005004                        CLR     %4
6074  021456  122624                        CMPB    (6)+,(4)+       ;TEST INCREMENT OF R4
6075  021460  020427  000001                CMP     %4,#1
6076  021464  001401                        BEQ     BR6
6077  021466  104000                        EMT                     ;WRONG INCREMENT OF R4
6078  021470  005006              BR6:      CLR     %6
6079  021472  005004                        CLR     %4
6080  021474  122426                        CMPB    (4)+,(6)+       ;TEST INCREMENT OF R6
6081  021476  020627  000002                CMP     %6,#2
6082  021502  001401                        BEQ     BR7
6083  021504  104000                        EMT                     ;WRONG INCREMENT OF R6
6084
6085  021506  005006              BR7:      CLR     %6
6086  021510  005004                        CLR     %4
6087  021512  122426                        CMPB    (4)+,(6)+       ;TEST INCREMENT OF R4
6088  021514  020427  000001                CMP     %4,#1
6089  021520  001401                        BEQ     BR10
6090  021522  104000                        EMT                     ;WRONG INCREMENT OF P4
6091
6092  021524  012706  001000        BR10:   MOV     #1000,%6
6093  021530  124627  000000                CMPB    -(6),#HERE      ;TEST DECREMENT OF R6
6094  021534  022706  000776                CMP     #776,%6
6095  021540  001401                        BEQ     TS307
6096  021542  104000                        EMT                     ;WRONG DECREMENT OF R6,OR WRONG $TSTNM
6097                                ;*****************************************************************************
6098                                ;TEST 307       TEST TRANSFER OF .BYTE USING R6
6099                                ;*****************************************************************************
6100  021544                        TS307:
6101  021544  012767  123456  177536        MOV     #123456,K5
6102  021552  012767  050505  177520        MOV     #050505,K1
6103  021560  012705  021300                MOV     #K1,%5          ;%5=(050505)K1
6104  021564  012706  021310                MOV     #K5,%6          ;%6=(123456)K5
6105  021570  112625                        MOVB    (6)+,(5)+       ;LOW .BYTE OF R6 TO R5
6106  021572  022767  050456  177500        CMP     #050456,K1
6107  021600  001401                        BEQ     BR11
6108  021602  104000                        EMT                     ;FALSE TRANSFER OF .BYTE
6109
6110  021604  012767  123456  177476  BR11: MOV     #123456,K5
6111  021612  012767  050505  177460        MOV     #050505,K1
6112  021620  012705  021300                MOV     #K1,%5          ;%5(050505)K1
6113  021624  012706  021312                MOV     #K6,%6          ;%6(123456)K5
6114  021630  114625                        MOVB    -(6),(5)+       ;LOW .BYTE OF R6 TO R5 (DECREMENT)
6115  021632  026727  177442  050456        CMP     K1,#050456
6116  021640  001401                        BEQ     BR12
6117  021642  104000                        EMT                     ;FALSE R6 .BYTE TRANSFER
6118
6119  021644  012767  123456  177426  BR12: MOV     #123456,K1
6120  021652  012767  050505  177430        MOV     #050505,K5
6121  021660  012705  021300                MOV     #K1,%5          ;(123456)
6122  021664  012706  021310                MOV     #K5,%6          ;(050505)
6123  021670  112526                        MOVB    (5)+,(6)+       ;LOW OF R5 TO LOW OF R6
6124  021672  022767  050456  177410        CMP     #050456,K5
6125  021700  001401                        BEQ     BR13
6126  021702  104000                        EMT                     ;FALSE R6 .BYTE TRANSFER
6127
6128  021704  012767  123456  177366  BR13: MOV     #123456,K1
```

```
6129  021712  012767  050505  177370          MOV     #050505,K5
6130  021720  012705  021301                  MOV     #K1+1,%5        ;123456
6131  021724  012706  021310                  MOV     #K5,%6          ;050505
6132  021730  112526                          MOVB    (5)+,(6)+       ;HIGH OF R5 TO LOW OF R6
6133  021732  026727  177352  050647          CMP     K5,#050647
6134  021740  001401                          BEQ     BR14
6135  021742  104000                          EMT                     ;FALSE R6 .BYTE TRANSFER
6136
6137  021744  012767  123456  177326  BR14:   MOV     #123456,K1
6138  021752  012767  050505  177330          MOV     #050505,K5
6139  021760  012705  021301                  MOV     #K1+1,%5        ;R5-123456-ODD ADDRESS
6140  021764  012706  021310                  MOV     #K5,%6          ;R6-050505--.EVEN ADDRESS
6141  021770  112625                          MOVB    (6)+,(5)+       ;LOW OF R6 TO HIGH OF R5
6142  021772  022767  042456  177300          CMP     #042456,K1
6143  022000  001401                          BEQ     TS310
6144  022002  104000                          EMT                     ;FAILED LOW OF 6 TO HIGH OF 5,OR WRONG $TSTNM
6145                                  ;*****************************************************************************
6146                                  ;TEST 310       TEST BYTE OPERATION WITH SEQUENTIAL ODD-EVEN ADDRESS
6147                                  ;*****************************************************************************
6148  022004                          TS310:
6149  022004  012706  001000                  MOV     #STBOT,R6       ;RESET THE STACK POINTER
6150  022010  126767  177300  177277          CMPB    K7,K7+1         ;SAME .WORD LOW TO HIGH
6151  022016  001401                          BEQ     BR15
6152  022020  104000                          EMT                     ;SHOULD COMPARE LOW TO HIGH
6153
6154  022022  126767  177267  177264  BR15:   CMPB    K7+1,K7         ;COMPARE ODD TO .EVEN SAME .WORD
6155  022030  001401                          BEQ     BR16
6156  022032  104000                          EMT                     ;ODD TO .EVEN .BYTE FAILURE
6157
6158  022034  126767  177257  177252  BR16:   CMPB    K10+1,K7        ;SEQUENTIAL .BYTES
6159  022042  001401                          BEQ     BR17
6160  022044  104000                          EMT                     ;ODD TO .EVEN FAILED
6161
6162  022046  126767  177244  177236  BR17:   CMPB    K10,K6
6163  022054  001401                          BEQ     BR20
6164  022056  104000                          EMT                     ;.EVEN TO EVEN FAILED
6165  022060  126767  177231  177231  BR20:   CMPB    K7+1,K10+1
6166  022066  001401                          BEQ     BR21
6167  022070  104000                          EMT                     ;ODD TO ODD FAILED
6168
6169  022072  126767  177220  177217  BR21:   CMPB    K10,K10+1
6170  022100  001001                          BNE     BR22
6171  022102  104000                          EMT                     ;LOW TO HIGH IN SAME .WORD FAILED
6172
6173  022104  126767  177207  177205  BR22:   CMPB    K10+1,K10+1
6174  022112  001401                          BEQ     BR23
6175  022114  104000                          EMT                     ;HIGH TO LOW IN SAME .WORD FAILED
6176
6177  022116  126767  177174  177171  BR23:   CMPB    K10,K7+1
6178  022124  001001                          BNE     TS311
6179  022126  104000                          EMT                     ;.EVEN TO ODD FAILED,OR WRONG $TSTNM
6180
6181
6182                                  ;*****************************************************************************
6183                                  ;TEST 311       TEST THAT DECREMENT R6 TO A VALUE LESS THAN 400 TRAPS
6184                                  ;*****************************************************************************
```

```
 6185  022130                          TS311:
 6186  022130  013700  000142                  MOV     @#142,R0        ;SAVE LOCATIONS 142-146 FOR WHEN THE
 6187  022134  013701  000144                  MOV     @#144,R1        ;TRAP OCCURS
 6188  022140  013702  000146                  MOV     @#146,R2        ;
 6189  022144  012706  000150                  MOV     #150,%6         ;R6 = 150
 6190  022150  012767  022162  155626          MOV     #TDEC1,4        ;STACK OVERFLOW TRAP POINTER
 6191  022156  005746                          TST     -(6)            ;WITH R6 = 150 SHOULD TRAP
 6192  022160  104000                          EMT                     ;SHOULD HAVE TRAPPED,OR WRONG $TSTNM
 6193  022162                          TDEC1:
 6194
 6195                                  ;*****************************************************************************
 6196                                  ;TEST 312       TEST FOR DECREMENT OF R6 ON OVERFLOW TRAP
 6197                                  ;*****************************************************************************
 6198  022162                          TS312:
 6199  022162  012706  000150                  MOV     #150,%6         ;R6 = 150
 6200  022166  012767  022176  155610          MOV     #TDEC2,4        ;TRAP POINTER
 6201  022174  005746                          TST     -(6)            ;WITH R6 = 150 SHOULD TRAP
 6202  022176  020627  000142          TDEC2:  CMP     %6,#142         ;DID R6 DECREMENT
 6203  022202  001401                          BEQ     TS313
 6204  022204  104000                          EMT                     ;R6 NOT = 142,OR WRONG $TSTNM
 6205
 6206                                  ;*****************************************************************************
 6207                                  ;TEST 313       TEST DIFFERENT TYPES OF OVERFLOW
 6208                                  ;*****************************************************************************
 6209  022206                          TS313:
 6210  022206  010237  000146                  MOV     R2,@#146        ;RESTORE LOCATIONS 142-6
 6211  022212  010137  000144                  MOV     R1,@#144        ;
 6212  022216  010037  000142                  MOV     R0,@#142        ;
 6213  022222  012706  000150                  MOV     #150,%6
 6214  022226  005067  155714                  CLR     146             ;STATUS WORD OF LOC 10
 6215  022232  012767  022242  155544          MOV     #TDEC3,4        ;RETURN TO LOC 4
 6216  022240  005246                          INC     -(6)
 6217  022242  005767  155700          TDEC3:  TST     146
 6218  022246  001001                          BNE     1$
 6219  022250  104000                          EMT                     ;INCREMENT OPERATION NOT INHIBITED
 6220  022252  012705  001000          1$:     MOV     #1000,%5
 6221  022256  012706  000400                  MOV     #400,%6
 6222  022262  012767  022274  155514          MOV     #TDEC4,4
 6223  022270  124645                          CMPB    -(6),-(5)
 6224  022272  104000                          EMT                     ;STACK = 400 AND DECREMENTED, SHOULD TRAP
 6225  022274  012706  000400          TDEC4:  MOV     #400,%6
 6226  022300  012767  022312  155476          MOV     #TDEC7,4
 6227  022306  134546                          BITB    -(5),-(6)
 6228  022310                          TDEC6:
 6229  022310  104000                          EMT                     ;NO STACK OVERFLOW,OR WRONG $TSTNM
 6230  022312                          TDEC7:
 6231
 6232                                  ;*****************************************************************************
 6233                                  ;TEST 314       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP
 6234                                  ;*****************************************************************************
 6235  022312                          TS314:
 6236  022312  012706  000400                  MOV     #400,%6         ;SET UP STACK TO OVERFLOW
 6237  022316  012767  022334  155464          MOV     #VDEC2,10       ;SET UP 77 VECTOR
 6238  022324  012767  022340  155452          MOV     #VDEC,4 ;SET UP OVERFLOW VECTOR
 6239  022332  104000                          EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
 6240  022334  000167  157522          VDEC2:  JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
```

```
6241  022340  012706  021260  155442  VDEC:   MOV     #TO10,10        ;RESTORE VECTOR
6242                                  ;*****************************************************************************
6243                                  ;TEST 315       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP
6244                                  ;*****************************************************************************
6245  022346                          TS315:
6246  022346  012706  000400                  MOV     #400,%6         ;SET UP STACK TO OVERFLOW
6247  022352  012767  022370  155440          MOV     #VDEC4,20       ;SET UP IOT VECTOR
6248  022360  012767  022374  155416          MOV     #VDEC3,4        ;SET UP OVERFLOW VECTOR
6249  022366  104000                          EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
6250  022370  000167  157466          VDEC4:  JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
6251  022374  012767  021264  155416  VDEC3:  MOV     #TO20,20        ;RESTORE VECTOR
6252
6253                                  ;*****************************************************************************
6254                                  ;TEST 316       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP (CHECK OF YELLOW ZONE)
6255                                  ;*****************************************************************************
6256  022402                          TS316:
6257  022402  012706  000400                  MOV     #400,%6         ;SET UP STACK TO OVERFLOW
6258  022406  012767  022424  155414          MOV     #VDEC6,30       ;SET UP INST VECTOR
6259  022414  012767  022430  155362          MOV     #VDEC5,4        ;SET UP OVERFLOW BECTOR
6260  022422  104000                          EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
6261  022424  000167  157432          VDEC6:  JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
6262  022430  012767  002062  155372  VDEC5:  MOV     #ERROR1,30      ;RESTORE VECTOR
6263
6264                                  ;*****************************************************************************
6265                                  ;TEST 317       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP
6266                                  ;*****************************************************************************
6267  022436                          TS317:
6268  022436  012706  000400                  MOV     #400,%6         ;SET UP STACK TO OVERFLOW
6269  022442  012767  022460  155364          MOV     #VDEC8,34       ;SET UP TRAP VECTOR
6270  022450  012767  022464  155326          MOV     #VDEC7,4        ;SET UP OVERFLOW VECTOR
6271  022456  104000                          EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
6272  022460  000167  157376          VDEC8:  JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
6273  022464  012767  021270  155342  VDEC7:  MOV     #TO34,34        ;RESTORE VECTOR
6274                                  ;*****************************************************************************
6275                                  ;TEST 320       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP
6276                                  ;*****************************************************************************
6277  022472                          TS320:
6278  022472  012706  000400                  MOV     #400,%6         ;SET UP STACK TO OVERFLOW
6279  022476  012767  022514  155310          MOV     #VDEC10,14      ;SET UP TRT VECTOR
6280  022504  012767  022520  155272          MOV     #VDEC9,4        ;SET UP OVERFLOW VECTOR
6281  022512  104000                          EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
6282  022514  000167  157342          VDEC10: JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
6283  022520  012767  021262  155266  VDEC9:  MOV     #TO14,14        ;RESTORE VECTOR
6284                                  ;*****************************************************************************
6285                                  ;TEST 321       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP
6286                                  ;*****************************************************************************
6287  022526                          TS321:
6288  022526  012706  000400                  MOV     #400,%6         ;SET UP STACK TO OVERFLOW
6289  022532  012767  022550  155244          MOV     #VDEC11,4       ;SET UP ILLA VECTOR
6290  022540  012767  022554  155236          MOV     #VDEC12,4       ;SET UP OVERFLOW VECTOR
6291  022546  104000                          EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
6292  022550  000167  157306          VDEC11: JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
6293  022554  012767  021256  155222  VDEC12: MOV     #TO4,4  ;RESTORE VECTOR
6294  022562  020627  000370                  CMP     %6,#370         ;STACK PUSHED FOUR WORDS?
6295  022566  001401                          BEQ     TS322
6296  022570  104000                          EMT                     ;TRAP OVERFLOW DID NOT OCCUR
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 118
CJKDEB.P11    05-AUG-82 15:01           T321    TEST THAT AN EMT CAUSES AN OVERFLOW TRAP

                                        ;*****************************************************************************
                                        ;TEST 322       TEST THAT AN EMT CAUSES AN OVERFLOW TRAP
                                        ;*****************************************************************************
022572                                  TS322:
022572  012706  000400                        MOV     #400,%6         ;SET UP STACK TO OVERFLOW
022576  012767  022614  155200                MOV     #VDEC13,4       ;SET UP ILLB VECTOR
022604  012767  022620  155172                MOV     #VDEC14,4       ;SET UP OVERFLOW VECTOR
022612  104000                                EMT                     ;THIS TRAP SHOULD CAUSE OVERFLOW
022614  000167  157242                VDEC13: JMP     ERROR1          ;USE JUMP TO GET TO ERROR BECAUSE UNSURE WHAT EMT WILL D
022620  012767  021256  155156      VDEC14: MOV     #TO4,4  ;RESTORE VECTOR

                                        ;*****************************************************************************
                                        ;TEST 323       TEST FOR FALSE OVERFLOW TRAP
                                        ;*****************************************************************************
022626                                  TS323:

022626  012706  001000                        MOV     #STBOT,SP       ;INITIALIZE STACK
022632  012767  022700  155144                MOV     #FOVER,4        ;SET UP OVERFLOW POINTER
022640  012706  001002                        MOV     #1002,%6
022644  005746                                TST     -(6)            ;SHOULD NOT OVERFLOW
022646  012706  002002                        MOV     #2002,%6
022652  005746                                TST     -(6)            ;SHOULD NOT OVERFLOW
022654  012706  004002                        MOV     #4002,%6
022660  005746                                TST     -(6)            ;SHOULD NOT OVERFLOW
022662  012706  010002                        MOV     #10002,%6
022666  005746                                TST     -(6)
022670  012706  020000                        MOV     #20000,%6       ;SHOULD NOT OVERFLOW
022674  005746                                TST     -(6)
022676  000401                                BR      STP
022700                                  FOVER:
022700  104000                                EMT                     ;IT OVERFLOWED,OR WRONG $TSTNM
022702  012767  021256  155074          STP:  MOV     #TO4,4
022710  005067  155072                        CLR     6
                                        ;*****************************************************************************
                                        ;TEST 324       TEST THAT BIT 4 PSW WILL CAUSE A TRAP TO 14
                                        ;*****************************************************************************
022714                                  TS324:
022714  012706  001000                        MOV     #STBOT,SP
022720  012767  022744  155066                MOV     #RETAT,RTRAP4   ;SET UP TO TRAP TO 14
022726  012746  000020                        MOV     #20,-(SP)       ;PUSH T BIT
022732  012746  022740                        MOV     #.+6,-(SP)      ;PUSH PC
022736  000002                                RTI                     ;SET T BIT
022740  000240                                NOP                     ;TRAP HERE
022742  104000                                EMT                     ;TRACE BIT DID NOT TRAP!,OR WRONG $TESTN
022744                                  RETAT:
                                        ;*****************************************************************************
                                        ;TEST 325       TEST  STACK POINTER DECREMENTS
                                        ;*****************************************************************************
022744                                  TS325:
022744  012706  001000                        MOV     #STBOT,SP
022750  012767  022774  155036                MOV     #RETBT,RTRAP4
022756  012746  000020                        MOV     #20,-(SP)       ;PUSH T BIT
022762  012746  022770                        MOV     #.+6,-(SP)      ;PUSH PC
022766  000002                                RTI                     ;SET T BIT
022770  000240                                NOP                     ;TRAP HERE
022772  104000                                EMT                     ;TRACE BIT DID NOT TRAP!
```

```
                                RETBT:  CMP     SP,#STBOT-4
                                        BEQ     TS326
                                        EMT                     ;STACK POINTER WAS NOT PUSHED BY TRAP,OR WRONG $TESTN
                                ;***************************************************************************************
                                ;TEST 326       TEST  FOR PROPER PC ON STACK
                                ;***************************************************************************************
                                TS326:
                                        MOV     #STBOT,SP
                                        MOV     #RETCT,RTRAP4
                                        MOV     #20,-(SP)       ;PUSH T BIT
                                        MOV     #.+6,-(SP)      ;PUSH PC
                                        RTI                     ;SET T BIT
                                                                ;TRAP HERE
                                RETCT:  CMP     #.,STBOT-4
                                        BEQ     TS327
                                        EMT                     ;CORRECT PC WAS NOT SAVED ON STACK,OR WRONG $TESTN


                                ;***************************************************************************************
                                ;TEST 327       TEST  THAT RTT POPS T- BIT
                                ;***************************************************************************************
                                TS327:

                                        MOV     #STBOT,SP
                                        CLR     R1              ;CLEAR R1
                                        MOV     #20,-(SP)
                                        MOV     #RTT1,-(SP)
                                        MOV     #RTT2,14
                                        RTT
                                RTT1:   NOP
                                        BEQ     TS330
                                        EMT                     ;T-BIT DID NOT TRAP,OR WRONG $TESTN

                                RTT2:
                                ;***************************************************************************************
                                ;TEST 330       TEST  THAT RTT ALLOWS ONE INST. BEFORE TRAP
                                ;***************************************************************************************
                                TS330:
                                        MOV     #177777,%5
                                RTT5:   MOV     #STBOT,SP
                                        MOV     #20,-(SP)
                                        MOV     #RTT3,-(SP)
                                        MOV     #RTT4,14
                                        CLR     R1              ;CLEAR R0
                                        RTT                     ;SET T-BIT
                                RTT3:   INC     R1
                                        INC     %5
                                        BEQ     RTT5            ;DO THIS TEST NO MORE THAN 2 TIMES
                                        EMT                     ;DID NOT TRAP
                                RTT4:   DEC     R1              ;SEE IF RTT ALLOWS 1 INST.
                                        BEQ     RTT6
                                        INC     %5              ;DO THIS TEST NO MORE THAN TWO TIMES
                                        BEQ     RTT5
                                        EMT                     ;RTT DID NOT ALLOW 1 INST.,OR WRONG $TESTN
                                RTT6:
                                ;***************************************************************************************
```

```
                                        ;TEST 331       TEST  THAT RTI DOES NOT ALLOW 1 INST.
                                        ;*****************************************************************************
023152                                  TS331:
023152  012706  001000                          MOV     #STBOT,SP
023156  012746  000020                          MOV     #20,-(SP)
023162  012746  023200                          MOV     #RTI1,-(SP)
023166  012767  023204  154620                  MOV     #RTI2,14
023174  005001                                  CLR     R1
023176  000002                                  RTI                     ;SET T-BIT
023200  005201                          RTI1:   INC     R1              ;RTI SHOULD NOT ALLOW THIS
023202  104000                                  EMT                     ;T- BIT DID NOT CAUSE TRAP
023204  005701                          RTI2:   TST     R1
                                                                        ;RTI SHOULD NOT ALLOW 1 INST. BEFORE TRAP
023206  001401                                  BEQ     TS332
023210  104000                                  EMT                     ;RTI DID ALLOW 1 INST. BEFORE TRAP,OR WRONG STESTN

                                        ;*****************************************************************************
                                        ;TEST 332       TEST TRAP ON TRAP THAT TRACE BIT TRAPS ARE INHIBITED ON TRAP INST
                                        ;*****************************************************************************
023212                                  TS332:

023212  012706  001000                          MOV     #STBOT,%6
023216  012767  023256  154570                  MOV     #TRACE,14       ;TRACE TRAP
023224  005027  000016                          CLR     #16
023230  005027  000022                          CLR     #22
023234  012767  023262  154556                  MOV     #TONT1,20       ;IOT TRAP
023242  012746  000020                          MOV     #20,-(SP)       ;PUSH T BIT
023246  012746  023254                          MOV     #.+6,-(SP)      ;PUSH PC
023252  000006                                  RTT
023254  000004                                  IOT                     ;TRAP, NEW CC HAVE TRACE RESET
023256                                  TRACE:
023256  104000                                  EMT                     ;TRACE TRAP WAS NOT INHIBITED
023260                                  BR70:
023260  104000                                  EMT                     ;WRONG TSTNM,OR WRONG $TSTNM
023262  012767  021262  154524          TONT1:  MOV     #TO14,14        ;RESTORE BPT INSTRUCTION TRAP
023270  012767  021264  154522                  MOV     #TO20,20        ;RESTORE IOT INSTRUCTION TRAP
                                        ;*****************************************************************************
                                        ;TEST 333       TEST THAT THE TRACE BIT IS SAVED IN THE STACK
                                        ;*****************************************************************************
023276                                  TS333:
023276  012706  001000                          MOV     #STBOT,%6       ;SET UP STACK POINTER
023302  012767  023326  154504                  MOV     #TRC1,14        ;TRACE TRAP RETURN
023310  005067  154502                          CLR     16
023314  012746  000020                          MOV     #20,-(SP)       ;SET THE T BIT
023320  012746  023326                          MOV     #TRC1,-(SP)
023324  000002                                  RTI
023326  036727  155444  000020          TRC1:   BIT     STBOT-2,#20     ;CHECK FOR T BIT ON STACK
023334  001001                                  BNE     STP3D
023336                                  STP3:
023336  104000                                  EMT                     ;T BIT NOT SAVED ON THE STACK,OR WRONG $TSTNM
023340  012767  021262  154446          STP3D:  MOV     #TO14,14

                                        ;*****************************************************************
                                        ;THIS ROUTINE TESTS THAT NO LEGAL ADDRESS TRAPS AND THAT AN ILLEGAL
                                        ;ADDRESS TRAPS TO LOCATION 4.  THIS WILL RUN ON 30K SYSTEM.  BUT IF
                                        ;SWITCH REGISTER BIT 1=0, THEN THE MEMORY FROM 28K-30K IS NOT LOOKED
```

```
                                ;AT, SINCE IT MAY HAVE I/O DEVICES.  IF SWR BIT 1=1, THEN THAT AREA IS
                                ;CHECKED.  (IT SHOULD EITHER ALL TRAP OR ALL NOT TRAP).  LOC 160000
                                ;IS NO LONGER GUARANTEED TO TRAP, SINCE IT MAY CONTAIN MEMORY. LOCATION
                                ;177700 (THE UNIBUS ADDRESS FOR R0 ON OLDER SYSTEMS) IS USED FOR FORCING
                                ;A TIMEOUT IN THE EVENT THAT THERE WAS NO TIMEOUT FROM 0K-28K OR 30K.
                                ;THIS ROUTINE TESTS MEMORY UNTIL IT DOES A NXM STOP
                                ;*****************************************************************************
                                ;TEST 334       TEST NON-EXISTENT ADDRESS TRAPS
                                ;*****************************************************************************
023346                          TS334:
023346  005000                  1$:     CLR     R0              ;
023350  005067  154432                  CLR     6               ;
023354  012767  023440  154422          MOV     #ATRAP,4        ;SET UP ADDRESS TRAP ENTRANCE
023362  012706  001000                  MOV     #STBOT,SP       ;SET STACK POINTER
023366  105720                  NOR:    TSTB    (0)+            ;IF OUTSIDE OF CORE, TRAP TO 4
023370  020027                          CMP     R0,(PC)+        ;IS POINTER INSIDE 28K (30K) CORE
023372  160000                  HICORE: .WORD   160000          ;MAY BE CHANGED TO 170000 IF 30K
023374  103774                          BLO     NOR             ;TEST THE REST OF CORE
023376  012737  023412  000004        MOV     #ROTRAP,@#4     ;SET UP NEW VECTOR POINTER
023404  105737  177700                TSTB    @#177700        ;SHOULD CAUSE A TRAP
023410                          TRPADR:
023410  104000                          EMT                     ;SHOULD HAVE TRAPED
                                ;TRAP TO HERE IF FORCING TRAP BY TESTING 177700
023412  106767  154360          ROTRAP: MFPS    STATUS
023416  105767  154354                  TSTB    STATUS          ;TEST PSW
023422  001401                          BEQ     1$
023424  104000                          EMT                     ;NEW PSW SHOULD HAVE BEEN ZERO
023426  026727  155342  023410  1$:     CMP     STBOT-4,#TRPADR ;TEST OLD PC AT STACK
023434  001437                          BEQ     TRAPB
023436  104000                          EMT                     ;OLD PC WAS NOT SAVED
                                ;RETURN HERE ON AN ADDRESS TRAP FROM MEMORY BELOW 28K (OR 30K)
023440  005300                  ATRAP:  DEC     R0              ;
023442  010067  000032                  MOV     R0,CORH         ;MOVE THE FIRST NXM LOCATION IN CORH
                                ;THIS ROUTINE DOES NXM TRAPS UNTIL IT FINDS AN EXISTENT MEMORY LOCATION
023446  013700  023372                  MOV     @#HICORE,R0     ;SET UP THE HIGHEST MEM LOCATION
023452  005300                          DEC     R0              ;MAKE 1 LESS THAN THE HIGHEST CORE BOUNDARY
023454  000402                          BR      NOSUB           ;DON'T SUBTRACT 1K FIRST TIME
023456  162700  001000          CTRAP:  SUB     #1000,R0        ;SUBTRACT 1K OCTAL BYTE FROM ADDRESS
                                                                ;TO SPEED UP TESTING
023462  012767  023506  154314  NOSUB:  MOV     #BTRAP,4        ;SET UP THE VECTOR
023470  012706  001000                  MOV     #STBOT,SP
023474  005710                          TST     (R0)            ;DOES THIS MEMORY EXIST?
                                                                ;IF NXM, TRAP TO BTRAP
023476  020027                  DTRAP1: CMP     R0,(PC)+        ;IF EXISTS, IS THIS THE SAME TRAP THAT CAUSED
                                                                ;TRAP TO ATRAP
023500  000000                  CORH:   .WORD   0
023502  101414                          BLOS    TRAPB
023504  104000                          EMT                     ;CONTENTS OF R0 SHOULD BE LESS THAN OR EQUAL  TO CORH
                                                                ;IF THIS COMPARISON FAILS IT MEANS
                                                                ;THAT SOME LEGAL ADDRESS TRAPPED, OR
                                                                ;THAT AN ILLEGAL ADDRESS DID NOT TRAP
023506  106767  154264          BTRAP:  MFPS    STATUS
023512  105767  154260                  TSTB    STATUS
023516  001401                          BEQ     1$
023520  104000                          EMT                     ;NEW PSW SHOULD HAVE BEEN ZERO
023522  026727  155246  023476  1$:     CMP     STBOT-4,#DTRAP1 ;CHECK IF TRAP PC IS OK
```

```
6521  023530  001752                        BEQ     CTRAP
6522  023532                        AUTO1:
6523  023532  104000                        EMT                     ;OLD PC WAS NOT SAVED OR WRONG $TESTN
6524  023534  012767  021256  154242  TRAPB: MOV    #TO4,4          ;RESET TRAP CATCHER
6525  023542  005067  154240                CLR     6               ;RESET TRAP CATCHER
6526
6527
6528                                  ;THIS ROUTINE WILL FIGURE OUT IF YOU HAVE A DL11W
6529  023546  012706  001000                MOV     #STBOT,SP       ;SET UP THE STACK POINTER
6530  023552  012767  023566  154224        MOV     #NODL,4         ;SET UP THE TRAP VECTOR
6531  023560  005767  154000                TST     TTCSR           ;TEST THE PUNCH STATUS REGISTER
6532  023564  000405                        BR      DL11W
6533  023566  012767  021256  154210  NODL:  MOV    #TO4,4
6534  023574  000167  074760                JMP     SLU1ST          ;IF NO SLU FIND OUT WHY IN SLU TEST
6535  023600  012767  021256  154176  DL11W: MOV    #TO4,4
6536
6537                                  ;*****************************************************************************
6538                                  ;TEST 335       TEST THAT A TTY INTERRUPT CAUSES AN OVERFLOW TRAP
6539                                  ;*****************************************************************************
6540  023606                          TS335:
6541  023606  032737  000001  001020        BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT?
6542  023614  001405                        BEQ     1$              ;IF NO THEN GO DO THE TEST
6543  023616  005737  001006                TST     @#$PASS         ;IS THIS THE FIRST PASS?
6544  023622  001402                        BEQ     1$              ;YES,GO DO THE TEST
6545  023624  000167  000406                JMP     TS341           ;NO SKIP THE NEXT FOUR TESTS
6546                                                                ;BECAUSE APT USES SLU1 TO COMMUNICATE
6547  023630  012767  000340  154140  1$:    MOV     #340,STATUS     ;LOCK OUT INTERRUPT
6548  023636  012706  000400                MOV     #400,%6         ;SET UP STACK TO OVERFLOW
6549  023642  012767  023704  154134        MOV     #TDEC77,4       ;SET UP OVERFLOW TRAP
6550  023650  016767  154210  001542        MOV     64,     TEMP1   ;SAVE CONTENTS OF INTERRUPT VECTOR
6551  023656  012767  023702  154200        MOV     #TDEC8,64       ;SET UP INTERRUPT VECTOR
6552  023664  012767  000100  153672        MOV     #100,TTCSR      ;SET INTERRUPT ENABLE
6553  023672  005067  154100                CLR     STATUS          ;ALLOW INTERRUPT TO OCCUR
6554  023676  000167  074656                JMP     SLU1ST          ;NO INTERRUPT OCCURRED SO GO TO SLU TEST
6555                                                                ;TO FIND OUT WHY ADD REPORT PROPER ERROR
6556  023702                          TDEC8:
6557  023702  104000                        EMT                     ;OVERFLOW TRAP DID NOT OCCUR
6558  023704  005067  153654        TDEC77: CLR     TTCSR           ;CLEAR INTERRUPT ENABLE
6559  023710  012767  021256  154066        MOV     #TO4,4
6560  023716  005067  154064                CLR     6
6561  023722  016767  001472  154134        MOV     TEMP1,  64      ;RESTORE CONTENTS OF INTERRUPT VECTOR
6562                                  ;*****************************************************************************
6563                                  ;TEST 336       TEST THAT A PENDING INTERRUPT OCCURS BEFORE TRAP
6564                                  ;*****************************************************************************
6565  023730                          TS336:
6566  023730  012706  001000                MOV     #STBOT,%6
6567  023734  012767  000340  154034        MOV     #340,STATUS     ;SET TO A HIGH PRIORITY LEVEL
6568  023742  016767  154116  001450        MOV     64,     TEMP1   ;SAVE CONTENTS OF INTERRUPT VECTOR
6569  023750  012767  024014  154106        MOV     #TR0,64
6570  023756  012767  000100  153600        MOV     #100,TTCSR      ;INTERRUPT FOR TTY PUNCH/PRINTER
6571  023764  012767  024016  154042        MOV     #BR7!4,34       ;TRAP VECTOR
6572  023772  012767  024020  154064        MOV     #TR2,64         ;TTY VECTOR
6573  024000  012767  000340  154030        MOV     #340,36         ;IF TRAP TRAPS, MOVE 340 TO PRIORITY
6574  024006  005067  153764                CLR     STATUS          ;SHOULD INTERRUPT AT END OF CLR INST
6575  024012  104400                        TRAP                    ;TTY INTERRUPT SHOULD OVERRIDE TRAP
6576  024014                          TR0:
```

```
                        EMT                     ;TTY SHOULDN'T HAVE INTERRUPTED
BR71:
                        EMT                     ;TRAP OCCURRED FIRST
TR2:    CLR     36
        MOV     TEMP1,  64      ;RESTORE CONTENTS OF INTERRUPT VECTOR
        BIC     #100,TTCSR
;*****************************************************************************
;TEST 337       TEST THAT A PENDING INTERRUPT, INTERRUPTS BETWEEN TRAPS
;*****************************************************************************
TS337:
        MOV     #STBOT,%6
        MOV     #340,STATUS
        MOV     #100,TTCSR
        MOV     #TR3,34         ;TRAP
        MOV     64,     TEMP1   ;SAVE CONTENTS OF INTERRUPT VECTOR
        MOV     #TR4,64         ;TTY OUTPUT
        MOV     #340,66         ;TTY OUTPUT PRIORITY
        MOV     #TR5,20         ;IOT
        MOV     #340,22         ;IOT PRIORITY
        TRAP                    ;THE ACT OF TRAPPING LOWER PRIORITY
TR3:    IOT                     ;INTERRUPT SHOULD OCCUR IN PLACE OF IOT TRAP
TR5:
        EMT                     ;NO INTERRUPT BETWEEN TRAPS,OR WRONG $TSTNM
TR4:    CLR     22              ;CLR IOT PRIORITY
        CLR     66
        MOV     #TO34,34
        MOV     TEMP1,  64      ;RESTORE CONTENTS OF INTERRUPT VECTOR
        MOV     #22,20
        BIC     #100,TTCSR      ;CLEAR IE BIT IN SLU1 XMIT CSR

;*****************************************************************************
;TEST 340       TEST THAT "RESET" GOES TO OUTSIDE WORLD
;*****************************************************************************
TS340:
        BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
        BEQ     70$             ;IF NO THEN DO TEST
        TST     @#$PASS         ;IS THIS FIRST PASS
        BNE     TS341           ;IF NO THEN SHIP TO NEXT TEST
70$:
        MOV     TKB,R0          ;MAKE SURE RECEIVER DONE IS CLEAR
        MOV     #100,TRCSR      ;SET INTERRUPT ENABLE
        RESET                   ;SHOULD CLEAR INTERRUPT ENABLE
        BIT     #100,TRCSR      ;TEST FOR CLEAR
        BEQ     TS341
        EMT                     ;RESET FAILED TO CLEAR TRCSR,OR WRONG $TSTNM
NODL2:
;*****************************************************************************
;TEST 341       TEST THAT RESET HAS NO EFFECT ON THE TRACE TRAP
;*****************************************************************************
TS341:
        BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
        BEQ     70$             ;IF NO THEN DO TEST
        TST     @#,PASS         ;IS THIS FIRST PASS
        BNE     TS342           ;IF NO THEN SHIP TO NEXT TEST
70$:
        MOV     #STBOT,%6       ;SET STACK
```

```
 6633  024260  012767  024306  153526          MOV     #RESET2,14      ;SET UP TRACE VECTOR
 6634  024266  012746  000020                  MOV     #20,-(R6)       ;SET THE T-BIT ON STACK
 6635  024272  012746  024300                  MOV     #1$,-(R6)       ;MOVE NEW PC ON STACK
 6636  024276  000006                          RTT
 6637  024300  000005                  1$:     RESET                   ;SHOULD HAVE NO EFFECT
 6638  024302  000005                          RESET                   ;NO EFFECT
 6639  024304                           RESET3:
 6640  024304  104000                          EMT                     ;TRACE TRAP FAILED,OR WRONG $TSTNM
 6641  024306  005067  153464          RESET2: CLR     STATUS          ;CLEAR TRACK
 6642  024312  005067  153500                  CLR     16              ;TRACE STATUS
 6643  024316  012767  021262  153470          MOV     #TO14,14
 6644  024324                           SKTST2:
 6645
 6646                                   ;*****************************************************************************
 6647                                   ;TEST 342       TEST THE 'WAIT' INSTRUCTION
 6648                                   ;*****************************************************************************
 6649  024324                           TS342:
 6650  024324  122767  000001  154466          CMPB    #APTENV,$ENV            ;RUNING IN APT MODE?
 6651  024332  001003                          BNE     1$                      ;IF NOT, DO THIS TEST
 6652  024334  005767  154446                  TST     $PASS                   ;IS THIS THE FIRST PASS?
 6653  024340  001051                          BNE     STP4E                   ;IF NOT FIRST PASS, SKIP TEST
 6654  024342                           1$:
 6655  024342  042767  000100  153214          BIC     #100,TTCSR      ;CLEAR INTERRUPT ENABLE
 6656  024350  012706  001000                  MOV     #STBOT,SP       ;SET UP THE STACK
 6657  024354  016767  153504  001036          MOV     64,     TEMP1   ;SAVE CONTENTS OF INTERRUPT VECTOR
 6658  024362  012767  024442  153474          MOV     #WATE,64        ;SET UP THE INTERRUPT VECTOR
 6659  024370  005067  153472                  CLR     66
 6660  024374  105767  153164          WATE1:  TSTB    TTCSR           ;WAIT FOR READY
 6661  024400  100375                          BPL     WATE1           ;TO BE UP
 6662  024402  012767  000015  153156          MOV     #15,TPB         ;DO A CARRIAGE RETURN
 6663  024410  105767  153150          WATE2:  TSTB    TTCSR           ;WAIT FOR READY TO COME UP
 6664  024414  100375                          BPL     WATE2
 6665  024416  012767  000015  153142          MOV     #15,TPB         ;DO ANOTHER CARRIAGE RETURN
 6666  024424  052767  000100  153132          BIS     #100,TTCSR      ;SET THE INTERRUPT ENABLE
 6667  024432  005067  153340                  CLR     STATUS          ;CLEAR THE PSW
 6668  024436  000001                  WATE3:  WAIT                    ;WAIT FOR THE INTERRUPT
 6669  024440  104000                          EMT                     ;WAIT INSTRUCTION DID NOT LOOP
 6670  024442  005767  153330          WATE:   TST     STATUS  ;IS THE PSW CORRECT?
 6671  024446  001401                          BEQ     1$
 6672  024450  104000                          EMT                     ;NEW PSW SHOULD HAVE BEEN ZERO
 6673  024452  026727  154316  024440  1$:     CMP     STBOT-4,#WATE3+2        ;IS THE OLD PC SAVED
 6674  024460  001401                          BEQ     STP4E
 6675  024462                           STP4:
 6676  024462  104000                          EMT                     ;OLD PC WAS NOT SAVED OR WRONG $TESTN
 6677  024464  016767  000730  153372  STP4E:  MOV     TEMP1,  64      ;RESTORE CONTENTS OF INTERRUPT VECTOR
 6678  024472  042767  000100  153064          BIC     #100,TTCSR      ;CLEAR IE BIT IN SLU1 XMIT CSR
 6679                                   ;*****************************************************************************
 6680                                   ;TEST 343       TEST THAT USING REGISTER ADDR (177700) CAUSES TIME OUT.
 6681                                   ;*****************************************************************************
 6682  024500                           TS343:
 6683                                           ;
 6684                                           ;REGISTER ADDRESS (177700-177717) CAUSE TIME OUT WHEN USED
 6685                                           ;AS PROGRAM ADDRESS BY THE CPU.
 6686                                           ;
 6687  024500  012706  001000                  MOV     #STBOT,SP       ;SET  STACK POINTER
 6688  024504  012767  024520  153272          MOV     #RETR1,RTRAP5   ;SET TRAP RETURN ADDR
```

```
6689  024512  005237  177700          PCN1:   INC     @#177700        ;BAD ADDR REFERENCE, TRAP TO 4
6690  024516  104000                          EMT                     ;REFERENCING 177700 DID NOT CAUSE TIME OUT
6691  024520  022767  024516  154246  RETR1:  CMP     #PCN1+4,STBOT-4 ;PROPER PC STORED ON STACK?
6692  024526  001401                          BEQ     TS344
6693  024530  104000                          EMT                     ;OLD PC WAS NOT SAVED IN STACK
6694
6695                                          ;*************************************************************
6696                                          ;ODD ADDRESS USED BY A "WORD" INSTRUCTION SHOULD NOT
6697                                          ;CAUSE A TRAP, BUT THE LOW ORDER ADDRESS BIT WOULD BE IGNORED.
6698                                  ;*****************************************************************************************
6699                                  ;TEST 344       TEST ODD ADDRESS TRAP IS NOT IMPLEMENTED.
6700                                  ;*****************************************************************************************
6701  024532                          TS344:
6702                                          ;
6703  024532  012737  024556  000004          MOV     #RETR2,@#RTRAP5 ;SET TRAP RETURN ADDR
6704  024540  005037  000000                  CLR     @#0             ;PUT ALL 0 IN LOC 0
6705  024544  005537  000001                  DEC     @#1             ;DECREMENT ODD ADDRESS, SHOULD NOT TRAP
6706  024550  022737  177777  000000          CMP     #-1,@#0         ;WORD LOC 0 HAS ALL ONES?
6707  024556                          RETR2:
6708  024556  001401                          BEQ     TS345
6709  024560  104000                          EMT                     ;LOC 0 DID NOT STORE -1,OR ODD ADDR REFERENCE CAUSE TRAP
6710
6711                                          ;*************************************************************
6712                                          ;
6713                                          ;USING ADDRESS 177700 IN MODE 2, CAUSES BUS ERROR, BUT
6714                                          ;THE REGISTER IN USE WILL BE INCREMENTED.
6715                                          ;
6716                                  ;*****************************************************************************************
6717                                  ;TEST 345       TEST THAT IN MODE 2, BAD ADDRESS REFERENCE CAUSES BUS ERROR.
6718                                  ;*****************************************************************************************
6719  024562                          TS345:
6720  024562  012737  024602  000004          MOV     #RETR3,@#RTRAP5 ;SET TRAP RETURN ADDR
6721  024570  012700  177700                  MOV     #177700,R0      ;STORES BAD MEMORY REFERENCE
6722  024574  012720  001234                  MOV     #1234,(R0)+     ;BAD ADDR REFERENCE, TRAP TO LOC 4
6723  024600  104000                          EMT                     ;ADDRESSING 177700 DID NOT CAUSE TRAP
6724  024602  022700  177702          RETR3:  CMP     #177702,R0      ;WAS R0 INCREMENTED?
6725  024606  001401                          BEQ     TS346
6726  024610  104000                          EMT                     ;R0 WAS NOT INCREMENTED
6727                                          ;*************************************************************
6728                                          ;
6729                                          ;AFTER THE FIRST BUS ERROR WAS ENCOUNTERED, AN ATTEMPT WAS MADE
6730                                          ;TO PUSH PC AND PS INTO THE STACK. HOWEVER, IF THE STACK POINTER
6731                                          ;WAS BAD, A DOUBLE BUS ERROR OCCURED.  THE STACK POINTER WOULD
6732                                          ;THEN BE SET TO LOCATION 4, OLD PC AND PS WERE PUSHED INTO
6733                                          ;LOCATIONS 0 AND 2. THE PROCESSOR WOULD TRAP TO 4 AND CONTINUE
6734                                          ;EXECUTION.
6735                                          ;
6736                                  ;*****************************************************************************************
6737                                  ;TEST 346       TEST FOR DOUBLE BUS ERROR.
6738                                  ;*****************************************************************************************
6739  024612                          TS346:
6740  024612  012767  024654  153164          MOV     #DBE1,RTRAP5    ;SET TRAP RETURN ADDR
6741  024620  012737  000340  000006          MOV     #340,@#6        ;SET UP PS
6742  024626  012767  024652  153154          MOV     #DBE2,RTRAP     ;SET TRAP RETURN ADDR
6743  024634  012737  000340  000012          MOV     #340,@#12       ;SET UP PS
6744  024642  012706  177700                  MOV     #177700,SP      ;SET ILLEGAL SP
```

```
 6745  024646  000077                  DBE:    TRAPA                   ;ILLEGAL INSTRUCTION
 6746  024650  104000                          EMT                     ;DOUBLE BUS ERROR DID NOT CAUSE TRAP
 6747  024652                          DBE2:
 6748  024652  104000                          EMT                     ;TRAP TO WRONG LOCATION
 6749  024654  022737  024650  000000  DBE1:   CMP     #DBE+2,@#0      ;OLD PC GOT SAVED?
 6750  024662  001401                          BEQ     DBE3
 6751  024664  104000                          EMT                     ;OLD PC DID NOT GET SAVEDD
 6752  024666  022737  000340  000002  DBE3:   CMP     #340,@#2        ;CORRECT PS SAVED?
 6753  024674  001401                          BEQ     DBE4
 6754  024676  104000                          EMT                     ;CORRECT PS DID NOT GET SAVE
 6755  024700  022706  000000          DBE4:   CMP     #0,SP           ;SP POINTS TO LOC 0?
 6756  024704  001401                          BEQ     DBE5
 6757  024706  104000                          EMT                     ;SP IS NOT POINTING TO LOC 0
 6758  024710  012706  001000          DBE5:   MOV     #STBOT,SP       ;RESET SP
 6759  024714  012767  021256  153062          MOV     #TO4,4          ;RESET VECTOR 4
 6760  024722  012767  021260  153060          MOV     #TO10,10        ;RESET VECTOR 10
 6761
 6762                                          ;*************************************************************
 6763                                          ;THIS TEST WILL CHECK THE SERVICE ROUTINE FOR A CONTROL CHIP ERROR.
 6764                                          ;THIS IS DONE BY EXECUTING INSTRUCTIONS WHICH JUMP TO NON-EXISTENT
 6765                                          ;CONTROL-CHIP. THE TEST EXECUTES AN FIS INSTRUCTION WHICH
 6766                                          ;IS ILLEGAL ON ALL PROCESSORS USING THE DCF11-A CHIP SET.
 6767                                          ;A CTLERR TRAPS TO LOCATION 10.
 6768                                          ;THE RESET LINE IS ALSO ASSERTED FOR 1 CYCLE.
 6769                                  ;*****************************************************************************
 6770                                  ;TEST 347       TEST CTLERR SERVICE ROUTINE
 6771                                  ;*****************************************************************************
 6772  024730                          TS347:
 6773
 6774  024730  012706  001000                  MOV     #STBOT,R6       ;INIT STACK POINTER
 6775  024734  012737  024754  000010          MOV     #1$,@#10                ;SET UP RETURN ADDR FROM TRAP
 6776  024742  012737  000340  000012          MOV     #340,@#12       ;SET TRAP PRIORITY=7
 6777  024750  075006                          FADD    R6              ;EXECUTE FIS INSTR..SHOULD CAUSE CTLERR
 6778  024752  000000                          HALT                    ;DID NOT TRAP..CHECK CSEL LINE
 6779  024754  012706  001000          1$:     MOV     #STBOT,R6       ;RE-INIT STACK POINTER
 6780  024760  012767  021260  153022          MOV     #TO10,10        ;RESET VECTOR 10
 6781
 6782                                  ;*****************************************************************************
 6783                                  ;TEST 350       TEST THAT ALL RESERVED INSTRUCTIONS TRAP
 6784                                  ;*****************************************************************************
 6785  024766                          TS350:
 6786  024766  042767  000100  152570          BIC     #100,TTCSR
 6787                                                                  ; SET UP TO SEE IF
 6788  024774  013767  000010  000042          MOV     @#10,TENSAVE    ;  THIS PROCESSOR HAS THE
 6789  025002  012737  025046  000010          MOV     #TRAP10,@#10    ;  FLOATING POINT OPTION
 6790  025010  170127  000000                  LDFPS   #0              ;DO A FPP INSTRUCTION
 6791                                                                  ;IF NO TRAP FPP INSTALLED
 6792  025014  013767  025370  000356          MOV     @#FPP,FINISH    ;SO RESET END OF TABLE POINTER
 6793  025022  000411                          BR      AROUND          ; THE FOLLOWING
 6794
 6795                                  ;* IF NO CIS OPTION TRAP TO HERE
 6796  025024  042777  000040  174272  CISTRP: BIC     #40,@SWR        ;CLEAR CIS OPTION IN SWR
 6797  025032  012716  025100                  MOV     #CONCIS,(SP)    ;CHANGE RETURN ADDRESS TO CONCIS LOCATION
 6798  025036  000002                          RTI                     ;RETURN
 6799  025040  000000                  CISADR: .WORD   0               ;DATA FOR CIS
 6800  025042  000000                          .WORD   0               ;               INSTRUCTION
```

```
6801  025044  000000                  TENSAVE:.WORD   0               ; A PLACE TO STORE CONTENTS OF 10
6802  025046                          TRAP10:                         ; LEAVE THE TABLE ALONE
6803
6804  025046                          AROUND:                         ;  CONTINUATION POINT
6805  025046  012737  000246  000244          MOV     #246,@#244      ;  RESTORE THE TRAP VECTOR
6806  025054  012737  025024  000010          MOV     #CISTRP,@#10    ;SET UP TO SEE IF THIS HAS THE CIS OPTION
6807  025062  076144                          .WORD   076144          ;EXECUTE A CMPCI INSTRUCTION
6808  025064  025040                          .WORD   CISADR          ;OPERANDS
6809  025066  025040                          .WORD   CISADR          ;         FOR CIS
6810  025070  000000                          .WORD   0               ;                 INSTRUCTION
6811  025072  052777  000040  174224          BIS     #40,@SWR        ;SET CIS PRESENT BIT
6812  025100  016737  177740  000010  CONCIS: MOV     TENSAVE,@#10    ; RESTORE THE ILLEGAL INST. VECTOR
6813  025106  012703  025260                  MOV     #TABLE,TAB      ;TABLE POINTER
6814  025112  012305                  GIN1:   MOV     (TAB)+,FIRST    ;FIRST OR CURRENT INSTRUCTION
6815  025114  012301                          MOV     (TAB)+,LAST     ;LAST INSTRUCTION OR GROUP
6816  025116  020537  025334                  CMP     FIRST,@#CIS
6817  025122  001007                          BNE     1$
6818  025124  032777  000040  174172          BIT     #40,@SWR
6819  025132  001403                          BEQ     1$
6820  025134  012703  025370                  MOV     #FPP,TAB
6821  025140  000764                          BR      GIN1
6822  025142  020567  000232          1$:     CMP     FIRST,FINISH    ;TESTED ALL
6823  025146  001415                          BEQ     GIN3            ;YES BRANCH
6824  025150  010567  000226                  MOV     FIRST,INST      ;SET UP INST
6825  025154  005267  000222          GIN2:   INC     INST
6826  025160  012767  025214  152622          MOV     #RET,10         ;SET UP RETURN FROM TRAP
6827  025166  012706  001000                  MOV     #STBOT,SP       ;SET UP STACK POINTER
6828  025172  005067  152600                  CLR     CC              ;CLEAR PRIORITY
6829  025176  000167  000200                  JMP     INST            ;EXECUTE RESERVED INSTRUCTION
6830  025202  012767  021260  152600  GIN3:   MOV     #TO10,10        ;RESET VECTOR 10
6831  025210  000167  000252                  JMP     THRPRT          ;JUMP TO EIS TEST
6832
6833                                  ;TRAPPING SHOULD SEND YOU HERE
6834  025214  020627  000774          RET:    CMP     SP,#STBOT-4     ;TEST DECREMENT OF SP
6835  025220  001401                          BEQ     RET1
6836  025222  104000                          EMT                     ;WRONG DECREMENT
6837  025224  026727  153544  025404  RET1:   CMP     STBOT-4,#INST+2 ;LOC OF INST UNINCREMENTED
6838  025232  001401                          BEQ     RET2
6839  025234  104000                          EMT                     ;INST INC ON TRAP
6840  025236  005767  153534          RET2:   TST     STBOT-2
6841  025242  001401                          BEQ     RET3
6842  025244                          RET4:
6843  025244  104000                          EMT                     ;CONDITION CODES SET ON TRAP OR WRONG $TSTNM
6844  025246  026701  000130          RET3:   CMP     INST,LAST
6845  025252  001717                          BEQ     GIN1            ;SET UP NEW GROUP
6846  025254  000167  177674                  JMP     GIN2            ;FINISH OLD GROUP
6847                                                                  ;END OF INSTRUCTION GROUP
6848  025260  000007                  TABLE:  7                       ;END OF OPERATE
6849  025262  000077                          77
6850  025264  000207                          207                     ;RTS,RT1,JMP
6851  025266  000227                          227
6852  025270  006777                          6777
6853  025272  007777                          7777
6854  025274  075037                          075037
6855  025276  076017                          76017
6856  025300  076032                          76032
```

```
 6857  025302  076037                    76037
 6858  025304  076045                    76045
 6859  025306  076047                    76047
 6860  025310  076077                    76077
 6861  025312  076127                    76127
 6862  025314  076132                    76132
 6863  025316  076137                    76137
 6864  025320  076145                    76145
 6865  025322  076147                    76147
 6866  025324  076157                    76157
 6867  025326  076167                    76167
 6868  025330  076177                    76177
 6869  025332  076777                    76777
 6870  025334  076017          CIS:      76017
 6871  025336  076032                    76032
 6872  025340  076037                    76037
 6873  025342  076045                    76045
 6874  025344  076047                    76047
 6875  025346  076077                    76077
 6876  025350  076127                    76127
 6877  025352  076132                    76132
 6878  025354  076137                    76137
 6879  025356  076145                    76145
 6880  025360  076147                    76147
 6881  025362  076157                    76157
 6882  025364  076167                    76167
 6883  025366  076177                    76177
 6884  025370  167777          FPP:      167777                ;  START OF THE FPP INSTRUCTIONS
 6885  025372  177700                    177700
 6886  025374  177716                    177716
 6887  025376  177777                    177777
 6888  025400  025400          FINISH:   .                     ;END FLAG
 6889  025402  000000          INST:     HALT                  ;WILL CONTINUE RESERVED INST
 6890  025404  000000                    HALT                  ;SHOULD TRAP TO LOC 10
 6891  025406  000000                    HALT                  ;LOC 10 SHOULD SEND YOU TO
 6892  025410  000000                    HALT                  ;RET
 6893  025412  000000                    HALT
 6894                          .SBTTL ** STARTING OF EIS TEST **
 6895
 6896
 6897          000000          DUMMY=    0
 6898          000051          F=        51
 6899          000176          N=        176
 6900
 6901  025414                  COUNT:
 6902          025416                    .=COUNT+2
 6903  025416                  PSWORD:
 6904          025420                    .=PSWORD+2
 6905  025420                  TEMP1:
 6906          025422                    .=TEMP1+2
 6907  025422                  TEMP2:
 6908          025424                    .=TEMP2+2
 6909  025424                  TEMP3:
 6910          025426                    .=TEMP3+2
 6911  025426                  TEMP4:
 6912          025430                    .=TEMP4+2
```

```
 6913  025430  000000                    TEMP5:  .WORD
 6914  025432  000000                    TEMP6:  .WORD
 6915  025434  177771                    S1:     -7
 6916  025436  025434                    S2:     S1
 6917  025440  177772                    S3:     -6
 6918  025442  177777                    S4:     -1
 6919  025444  040000                    S5:     40000
 6920  025446  025444                    S6:     S5
 6921  025450  040000                    S7:     40000
 6922  025452  177776                    S8:     -2
 6923  025454  000002                    S9:     2
 6924  025456  025454                    S10:    S9
 6925  025460  000002                    S11:    2
 6926  025462  177566                    $TPB:   177566
 6927  025464  177564                    $TPS:   177564
 6928
 6929
 6930
 6931
 6932
 6933
 6934
 6935  025466                            THRPRT:
 6936
 6937  025466  012705  001004                    MOV     #$TESTN,R5      ;MAKE R5 POINT TO WHERE TEST # IS SAVED
 6938  025472  005037  025414                    CLR     @#COUNT         ;CLEAR THE COUNTER
 6939  025476  012715  000001                    MOV     #1,(R5)         ;INITIALIZE TEST NUMBER
 6940  025502  012706  001000                    MOV     #STBOT,SP       ;** STACK AT STBOT **
 6941  025506  012737  000001  025420  2$:       MOV     #1,@#TEMP1      ;TEMP1=1
 6942  025514  005037  025422                    CLR     @#TEMP2         ;TEMP2=0
 6943  02552C  012737  000001  025424            MOV     #1,@#TEMP3      ;TEMP3=1
 6944  025526  005037  025426                    CLR     @#TEMP4         ;TEMP4=0
 6945  025532  106427  000000                    MTPS    #0
 6946
 6947
```

```
                                        ;*********************************
                                        ;     ASH INSTRUCTION TESTS
                                        ;*********************************



                                                ;*************
                                                ; TESTS 1-36
                                                ;*************

025536  013700  025420          ASTART: MOV     @#TEMP1,%0      ;LOAD R0 WITH THE CONTENTS OF TEMP1
025542  032737  000001  001006          BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
025550  001004                          BNE     2$              ;IF NOT THEN GO TO 2$
025552  013701  025422                  MOV     @#TEMP2,R1      ;OTHERWISE EXECUTE THE INSTRUCTION
                                                                ;IN MODE 0 USING R1
025556  072001                          ASH     R1,R0
025560  000402                          BR      4$
025562  072067  177634          2$:     ASH     TEMP2,%0        ;SHIFT R0 BY THE NUMBER SPECIFIED BY TEMP2
025566  106737  025416          4$:     MFPS    @#PSWORD        ;SAVE PS
025572  123737  025426  025416          CMPB    @#TEMP4,@#PSWORD;IS THE PS = TEMP4 ?
025600  001401                          BEQ     11$
025602  104000                          EMT                     ;THE PS IS NOT EQUAL TO 0
025604  005237  025414          11$:    INC     @#COUNT         ;INCREMENT THE COUNTER
025610  023700  025424                  CMP     @#TEMP3,%0      ;IS THE RESULT IN R0 EQUAL TO TEMP3?
025614  001401                          BEQ     12$
025616                          6$:
025616  104000                          EMT                     ;EITHER INCORRECT R0 OR INCORRECT SEQUENCE
025620  021537  025414          12$:    CMP     (R5),@#COUNT    ;IS THE TEST NUMBER EQUAL TO THE
                                                                ;COUNTER?
025624  001374                          BNE     6$              ;IF NOT GO TO THE HLT ABOVE
025626  005215                          INC     (R5)
025630  021527  000037                  CMP     (R5),#37        ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED LEFT
                                                                ;BY 14. AND RIGHT BY 14.?
025634  002011                          BGE     8$
025636  005237  025422                  INC     @#TEMP2
025642  006367  177556                  ASL     TEMP3           ;SHIFT TEMP3 LEFT.
025646  021527  000020                  CMP     (R5),#20        ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED LEFT BY 14.?
025652  001004                          BNE     REGR1
025654  000167  000670                  JMP     NEGAT           ;IF SO GO TO JEGAT AND INITIATE RIGHT SHIFT
025660  004767  000712          8$:     JSR     PC,TST37        ;IF SO GO AND CONTINUE THE REST OF THE PROGRAM
025664  013701  025420          REGR1:  MOV     @#TEMP1,%1      ;LOAD R1 WITH THE CONTENTS OF TEMP1
025670  032737  000001  001006          BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
025676  001004                          BNE     2$              ;IF NOT THEN GO TO 2$
025700  013702  025422                  MOV     @#TEMP2,R2      ;OTHERWISE EXECUTE ASH INSTRUCTION IN MODE 0
025704  072102                          ASH     R2,R1           ;USING R1
025706  000402                          BR      4$
025710  072167  177506          2$:     ASH     TEMP2,%1        ;SHIFT R1 BY THE NUMBER SPECIFIED BY TEMP2
025714  106737  025416          4$:     MFPS    @#PSWORD        ;SAVE PS
025720  123737  025426  025416          CMPB    @#TEMP4,@#PSWORD;IS THE PS = TEMP4 ?
025726  001401                          BEQ     11$
025730  104000                          EMT                     ;THE PS IS NOT EQUAL TO 0
025732  005237  025414          11$:    INC     @#COUNT         ;INCREMENT THE COUNTER
025736  023701  025424                  CMP     @#TEMP3,%1      ;IS THE RESULT IN R1 EQUAL TO TEMP3?
```

```
7004  025742  001401                        BEQ     12$
7005  025744                          6$:
7006  025744  104000                        EMT                             ;EITHER INCORRECT R1 OR INCORRECT SEQUENCE
7007  025746  021537  025414          12$:  CMP     (R5),@#COUNT              ;IS THE TEST NUMBER EQUAL TO THE COUNTER?
7008  025752  001374                        BNE     6$                      ;IF NOT GO TO THE HLT ABOVE
7009  025754  005215                        INC     (R5)
7010  025756  021527  000037                CMP     (R5),#37                ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED LEFT
7011                                                                          ;BY 14. AND RIGHT BY 14.?
7012  025762  002011                        BGE     8$
7013  025764  005237  025422                INC     @#TEMP2
7014  025770  006367  177430                ASL     TEMP3                   ;SHIFT TEMP3 LEFT
7015  025774  021527  000020                CMP     (R5),#20                ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED LEFT BY 14.?
7016  026000  001004                        BNE     REGR2
7017  026002  000167  000542                JMP     NEGAT                   ;IF SO GO TO NEGAT AND INITIATE RIGHT SHIFT
7018  026006  004767  000564          8$:   JSR     PC,TST37                ;IF SO GO AND CONTINUE THE REST OF THE PROGRAM
7019  026012  013702  025420          REGR2: MOV    @#TEMP1,%2              ;LOAD R2 WITH THE CONTENTS OF TEMP1
7020  026016  032737  000001  001006        BIT     #1,@#$PASS              ;IS IT AN EVEN PASS ?
7021  026024  001004                        BNE     2$                      ;IF NOT THEN GO TO 2$
7022  026026  013703  025422                MOV     @#TEMP2,R3              ;OTHERWISE EXECUTE ASH INSTRUCTION IN MODE 0
7023  026032  072203                        ASH     R3,R2                   ;USING R2
7024  026034  000402                        BR      4$
7025  026036  072267  177360          2$:   ASH     TEMP2,%2                ;SHIFT R2 BY THE NUMBER SPECIFIED BY TEMP2
7026  026042  106737  025416          4$:   MFPS    @#PSWORD                ;SAVE PS
7027  026046  123737  025426  025416        CMPB    @#TEMP4,@#PSWORD        ;IS THE PS = TEMP4 ?
7028  026054  001401                        BEQ     11$
7029  026056  104000                        EMT                             ;THE PS IS NOT EQUAL TO 0
7030  026060  005237  025414          11$:  INC     @#COUNT
7031  026064  023702  025424                CMP     @#TEMP3,%2              ;IS THE RESULT IN R2 EQUAL TO TEMP3?
7032  026070  001401                        BEQ     12$
7033  026072                          6$:
7034  026072  104000                        EMT                             ;EITHER INCORRECT R2 OR INCORRECT SEQUENCE
7035  026074  021537  025414          12$:  CMP     (R5),@#COUNT              ;IS THE TEST NUMBER EQUAL TO THE COUNTER?
7036  026100  001374                        BNE     6$                      ;IF NOT GO TO THE HLT ABOVE
7037  026102  005215                        INC     (R5)
7038  026104  021527  000037                CMP     (R5),#37                ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED
7039                                                                          ;LEFT BY 14, AND RIGHT BY 14.?
7040  026110  002011                        BGE     8$
7041  026112  005237  025422                INC     @#TEMP2
7042  026116  006367  177302                ASL     TEMP3                   ;SHIFTED TEMP3 LEFT
7043  026122  021527  000020                CMP     (R5),#20                ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED LEFT BY 14.?
7044  026126  001004                        BNE     REGR3
7045  026130  000167  000414                JMP     NEGAT                   ;IF SO GO TO NEGAT AND INITIATE RIGHT SHIFT
7046  026134  004767  000436          8$:   JSR     PC,TST37                ;IF SO GO AND CONTINUE THE REST OF THE PROGRAM
7047  026140  013703  025420          REGR3: MOV    @#TEMP1,%3              ;LOAD R3 WITH THE CONTENTS OF TEMP1
7048  026144  032737  000001  001006        BIT     #1,@#$PASS              ;IS IT AN EVEN PASS ?
7049  026152  001004                        BNE     2$                      ;IF NOT THEN GO TO 2$
7050  026154  013704  025422                MOV     @#TEMP2,R4              ;OTHERWISE EXECUTE ASH INSTRUCTION IN MODE 0
7051  026160  072304                        ASH     R4,R3                   ;USING R3
7052  026162  000402                        BR      4$
7053  026164  072367  177232          2$:   ASH     TEMP2,%3                ;SHIFT R3 BY THE NUMBLR SPECIFIED BY TEMP2
7054  026170  106737  025416          4$:   MFPS    @#PSWORD                ;SAVE PS
7055  026174  123737  025426  025416        CMPB    @#TEMP4,@#PSWORD        ;IS THE PS = TEMP4 ?
7056  026202  001401                        BEQ     11$
7057  026204  104000                        EMT                             ;THE PS IS NOT EQUAL TO 0.
7058  026206  005237  025414          11$:  INC     @#COUNT
7059  026212  023703  025424                CMP     @#TEMP3,%3              ;IS THE RESULT IN R3 EQUAL TO TEMP3?
```

```
7060  026216  001401                        BEQ     12$
7061  026220                        6$:
7062  026220  104000                        EMT                     ;EITHER INCORRECT R3 OR INCORRECT SEQUENCE
7063  026222  021537  025414        12$:    CMP     (R5),@#COUNT    ;IS THE TEST NUMBER EQUAL TO THE COUNTER?
7064  026226  001374                        BNE     6$              ;IF NOT GO TO THE HLT ABOVE
7065  026230  005215                        INC     (R5)
7066  026232  021527  000037                CMP     (R5),#37        ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED
7067                                                                ;LEFT BY 14, AND RIGHT BY 14.?
7068  026236  002010                        BGE     8$
7069  026240  005237  025422                INC     @#TEMP2
7070  026244  006367  177154                ASL     TEMP3           ;SHIFT TEMP3 LEFT?
7071  026250  021527  000020                CMP     (R5),#20        ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED LEFT BY 14.?
7072  026254  001003                        BNE     REGR4
7073  026256  000534                        BR      NEGAT           ;IF SO GO TO NEGAT AND INITIATE RIGHT SHIFT
7074  026260  004767  000312        8$:     JSR     PC,TST37        ;IF SO GO AND CONTINUE THE REST OF THE PROGRAM
7075  026264  013704  025420        REGR4:  MOV     @#TEMP1,%4      ;LOAD R4 WITH THE CONTENTS OF TEMP1
7076  026270  010501                        MOV     R5,R1           ;SAVE R5
7077  026272  032737  000001  001006        BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
7078  026300  001004                        BNE     2$              ;IF NOT THEN GO TO 2$
7079  026302  013705  025422                MOV     @#TEMP2,R5      ;OTHERWISE EXECUTE ASH INSTRUCTION IN MODE 0
7080  026306  072405                        ASH     R5,R4           ;USING R4
7081  026310  000402                        BR      4$
7082  026312  072467  177104        2$:     ASH     TEMP2,%4        ;SHIFT R4 BY THE NUMBER SPECIFIED BY TEMP2
7083  026316  106737  025416        4$:     MFPS    @#PSWORD        ;SAVE PS
7084  026322  123737  025426  025416        CMPB    @#TEMP4,@#PSWORD;IS PS = TEMP4 ?
7085  026330  001401                        BEQ     11$
7086  026332  104000                        EMT                     ;THE PS IS NOT EQUAL TO 0
7087  026334  005237  025414        11$:    INC     @#COUNT
7088  026340  023704  025424                CMP     @#TEMP3,%4      ;IS THE RESULT IN R4 EQUAL TO TEMP3?
7089  026344  001401                        BEQ     12$
7090  026346                        6$:
7091  026346  104000                        EMT                     ;EITHER INCORRECT R4 OR INCORRECT SEQUENCE
7092  026350  010105                        MOV     R1,R5           ;RESTORE R5
7093  026352  021537  025414        12$:    CMP     (R5),@#COUNT    ;IS THE TEST NUMBER EQUAL TO THE COUNTER?
7094  026356  001373                        BNE     6$              ;IF NOT GO TO THE HLT ABOVE
7095  026360  005215                        INC     (R5)
7096  026362  021527  000037                CMP     (R5),#37        ;HAS THE CONTENTS OF REGISTERS BEEN
7097                                                                ;SHIFTED LEFT BY 14. AND RIGHT BY 14.?
7098  026366  002010                        BGE     8$
7099  026370  005237  025422                INC     @#TEMP2
7100  026374  006367  177024                ASL     TEMP3           ;SHIFT TEMP3 LEFT
7101  026400  021527  000020                CMP     (R5),#20        ;HAS THE CONTENTS OF REGISTER BEEN SHIFTED BY 14.?
7102  026404  001003                        BNE     REGR5
7103  026406  000460                        BR      NEGAT           ;IF SO GO TO NEGAT AND INITIATE RIGHT SHIFT
7104  026410  004767  000162        8$:     JSR     PC,TST37        ;IF SO GO AND CONTINUE THE REST OF THE PROGRAM
7105  026414  010501                REGR5:  MOV     R5,R1           ;SAVE R5
7106  026416  013705  025420                MOV     @#TEMP1,%5      ;LOAD R5 WITH THE CONTENTS OF TEMP1
7107  026422  032737  000001  001006        BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
7108  026430  001004                        BNE     2$              ;IF NOT THEN GO TO 2$
7109  026432  013700  025422                MOV     @#TEMP2,R0      ;OTHERWISE EXECUTE ASH INSTRUCTION IN MODE 0
7110  026436  072500                        ASH     R0,R5           ;USING R5
7111  026440  000402                        BR      4$
7112  026442  072567  176754        2$:     ASH     TEMP2,%5        ;SHIFT R5 BY THE NUMBER SPECIFIED BY TEMP2
7113  026446  106737  025416        4$:     MFPS    @#PSWORD        ;SAVE PS
7114  026452  123737  025426  025416        CMPB    @#TEMP4,@#PSWORD;IS PS = TEMP4 ?
7115  026460  001401                        BEQ     11$
```

```
7116  026462  104000                  EMT                     ;THE PS IS NOT EQUAL TO 0.
7117  026464  005237  025414    11$:  INC     @#COUNT
7118  026470  023705  025424          CMP     @#TEMP3,%5      ;IS THE RESULT IN R5 EQUAL TO TEMP3?
7119  026474  001401                  BEQ     12$
7120  026476                    6$:
7121  026476  104000                  EMT                     ;EITHER INCORRECT R5 OR INCORRECT SEQUENCE
7122  026500  021137  025414    12$:  CMP     (R1),@#COUNT    ;IS THE TEST NUMBER EQUAL TO THE COUNTER?
7123  026504  001374                  BNE     6$              ;IF NOT GO TO THE HLT ABOVE
7124  026506  010105                  MOV     R1,R5           ;RESTORE R5
7125  026510  005215                  INC     (R5)
7126  026512  021527  000037          CMP     (R5),#37        ;HAS THE CONTENTS OF REGISTERS BEEN SHIFTED
7127                                                          ;LEFT BY 14. AND RIGHT BY 14.?
7128  026516  002010                  BGE     8$              ;IF SO GO AND CONTINUE THE REST OF THE PROGRAM
7129  026520  005237  025422          INC     @#TEMP2
7130  026524  006367  176674          ASL     TEMP3           ;SHIFT TEMP3 LEFT
7131  026530  021527  000020          CMP     (R5),#20        ;HAS THE CONTENTS OF REGISTERS BEEN S.IFTED LEFT BY 14.?
7132  026534  001405                  BEQ     NEGAT           ;IF SO GO TO NEGAT AND INITIATE RIGHT SHIFT
7133  026536  000402                  BR      10$
7134  026540  004767  000032    8$:   JSR     PC,TST37
7135  026544  000167  176766    10$:  JMP     ASTART          ;GO BACK TO START
7136  026550  012737  040000  025420 NEGAT:  MOV     #40000,@#TEMP1  ;TEMP1=40000
7137  026556  012737  177762  025422       MOV     #177762,@#TEMP2 ;TEMP2=177762
7138  026564  012737  000001  025424       MOV     #1,@#TEMP3      ;TEMP3=1
7139  026572  000167  176740              JMP     ASTART
7140  026576  021527  000037    TST37:  CMP     (R5),#37        ;IS IT TEST 37?
7141  026602  001013                  BNE     TST40           ;IF NOT THEN TRY TEST 40
7142  026604  005037  025420          CLR     @#TEMP1         ;0
7143  026610  012737  000020  025422  MOV     #16.,@#TEMP2    ;SHIFTED BY 16
7144  026616  005037  025424          CLR     @#TEMP3         ;IS=0
7145  026622  012737  000004  025426  MOV     #4,@#TEMP4      ;AND PS=4
7146  026630  000207                  RTS     PC
7147  026632  021527  000040    TST40:  CMP     (R5),#40        ;IS IT TEST 40?
7148  026636  001003                  BNE     TST41           ;IF NOT THEN TRY TEST 41
7149  026640  005037  025422          CLR     @#TEMP2         ;0 SHIFTED BY 0=0 AND PS=4
7150  026644  000207                  RTS     PC
7151  026646  021527  000041    TST41:  CMP     (R5),#41        ;IS IT TEST 41?
7152  026652  001004                  BNE     TST42           ;IF NOT THEN TRY TEST 42
7153  026654  012737  177760  025422  MOV     #-16.,@#TEMP2   ;0 SHIFTED BY -16.=0 AND PS=4
7154  026662  000207                  RTS     PC
7155  026664  021527  000042    TST42:  CMP     (R5),#42        ;IS IT TEST 42?
7156  026670  001013                  BNE     TST43           ;IF NOT THEN TRY TEST 43
7157  026672  012737  100000  025420  MOV     #100000,@#TEMP1 ;100000
7158  026700  005237  025422          INC     @#TEMP2         ;SHIFTED BY -15
7159  026704  005337  025424          DEC     @#TEMP3         ;IS=-1
7160  026710  012737  000010  025426  MOV     #10,@#TEMP4             ;AND PS=10
7161  026716  000207                  RTS     PC
7162  026720  021527  000043    TST43:  CMP     (R5),#43        ;IS IT TEST 43?
7163  026724  001012                  BNE     TST44           ;IF NOT THEN IF NOT THEN TRY TEST 44
7164  026726  012737  125252  025420  MOV     #125252,@#TEMP1 ;125252
7165  026734  012737  177777  025422  MOV     #-1,@#TEMP2     ;SHIFTED BY -1
7166  026742  012737  152525  025424  MOV     #152525,@#TEMP3 ;IS=152525 AND PS=10
7167  026750  000207                  RTS     PC
7168  026752  021527  000044    TST44:  CMP     (R5),#44        ;IS IT TEST 44?
7169  026756  001012                  BNE     TST45           ;IF NOT THEN TRY TEST 45
7170  026760  012737  000001  025422  MOV     #1,@#TEMP2      ;125252 SHIFTED BY 1
7171  026766  012737  052524  025424  MOV     #52524,@#TEMP3  ;IS=52524
```

```
7172  026774  012737  000003  025426          MOV     #3,@#TEMP4      ;AND PS=3
7173  027002  000207                          RTS     PC
7174  027004  021527  000045          TST45:  CMP     (R5),#45        ;IS IT TEST 45?
7175  027010  001012                          BNE     TST46           ;IF NOT THEN TRY TEST 46
7176  027012  012737  177776  025422          MOV     #-2,@#TEMP2     ;125252 SHIFTED BY -2
7177  027020  012737  165252  025424          MOV     #165252,@#TEMP3 ;IS=165252
7178  027026  012737  000011  025426          MOV     #11,@#TEMP4     ;AND PS=11
7179  027034  000207                          RTS     PC
7180  027036  021527  000046          TST46:  CMP     (R5),#46        ;IS IT TEST 46?
7181  027042  001014                          BNE     TST47           ;IF NOT THEN TRY TEST 47
7182  027044  012737  177777  025420          MOV     #-1,@#TEMP1     ;-1
7183  027052  012737  000020  025422          MOV     #16.,@#TEMP2    ;SHIFTED BY 15.
7184  027060  005037  025424                  CLR     @#TEMP3         ;IS=0
7185  027064  012737  000007  025426          MOV     #7,@#TEMP4      ;AND PS=7
7186  027072  000207                          RTS     PC
7187  027074  021527  000047          TST47:  CMP     (R5),#47        ;IS IT TEST 47?
7188  027100  001011                          BNE     TST50           ;IF NOT THEN TRY TEST 50
7189  027102  005337  025422                  DEC     @#TEMP2         ;-1 SHIFTED BY 15
7190  027106  012737  100000  025424          MOV     #100000,@#TEMP3 ;IS=100000
7191  027114  012737  000011  025426          MOV     #11,@#TEMP4     ;AND PS=11
7192  027122  000207                          RTS     PC
7193  027124  021527  000050          TST50:  CMP     (R5),#50        ;IS IT TEST 50
7194  027130  001007                          BNE     ENT51           ;IF NOT THEN TRY TEST 51
7195  027132  012737  137777  025420          MOV     #137777,@#TEMP1 ;137777 SHIFTED BY 15. IS=100000
7196  027140  012737  000013  025426          MOV     #13,@#TEMP4     ;AND PS=13
7197  027146  000207                          RTS     PC
7198  027150  021527  000051          ENT51:  CMP     (R5),#51        ;IS IT ENTERING TEST 51?
7199  027154  001401                          BEQ     1$
7200  027156  104000                          EMT                     ;TEST NUMBER GOOFED
7201
7202  027160  005726                  1$:     TST     (SP)+           ;RESTORE STACK POINTER
7203  027162  012704  177771                  MOV     #-7,%4
7204  027166  012702  025434                  MOV     #S1,%2
7205  027172  012703  025436                  MOV     #S2,%3
7206                                  ;*****************************************************************
7207                                  ;TEST:51   11/34   ASH     125252 SHIFTED BY #5 = 52500  PS = 3
7208                                  ;*****************************************************************
7209
7210  027176  012701  125252          TST51:  MOV     #125252,%1      ;LOAD R1 WITH 125252
7211  027202  072127  000005                  ASH     #5,%1           ;SHIFT R1 BY #5
7212  027206  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7213  027212  122737  000003  025416          CMPB    #3,@#PSWORD     ;IS THE PS 3?
7214  027220  001401                          BEQ     11$
7215  027222  104000                          EMT                     ;THE PS IS NOT EQUAL TO 3
7216  027224  022701  052500          11$:    CMP     #52500,%1       ;IS THE RESULT 52500?
7217  027230  001401                          BEQ     12$
7218  027232  104000                          EMT                     ;R1 IS NOT EQUAL TO 52500 OR INCORRECT SEQUENCE
7219  027234  005215                  12$:    INC     (R5)
7220
7221
7222
7223                                  ;*****************************************************************
7224                                  ;TEST:52   11/34   ASH     125252 SHIFTED BY @S2 = 177525  PS = 10
7225                                  ;*****************************************************************
7226
7227  027236  012700  125252          TST52:  MOV     #125252,%0      ;LOAD R0 WITH 125252
```

```
7228  027242  072077  176170                ASH     @S2,%0          ;SHIFT R0 BY @S2
7229  027246  106737  025416                MFPS    @#PSWORD        ;SAVE PS
7230  027252  122737  000010  025416        CMPB    #10,@#PSWORD    ;IS THE PS 10?
7231  027260  001401                        BEQ     11$
7232  027262  104000                        EMT                     ;THE PS IS NOT EQUAL TO 10
7233  027264  022700  177525        11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7234  027270  001401                        BEQ     12$
7235  027272  104000                        EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
7236  027274  005215                12$:    INC     (R5)
7237
7238
7239
7240                                  ;*************************************************************************
7241                                  ;TEST:53   11/34   ASH     125252 SHIFTED BY @#S1 = 177525  PS = 10
7242                                  ;*************************************************************************
7243
7244  027276  012700  125252        TST53:  MOV     #125252,%0      ;LOAD R0 WITH 125252
7245  027302  072037  025434                ASH     @#S1,%0         ;SHIFT R0 BY @#S1
7246  027306  106737  025416                MFPS    @#PSWORD        ;SAVE PS
7247  027312  122737  000010  025416        CMPB    #10,@#PSWORD    ;IS THE PS 10?
7248  027320  001401                        BEQ     11$
7249  027322  104000                        EMT                     ;THE PS IS NOT EQUAL TO 10
7250  027324  022700  177525        11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7251  027330  001401                        BEQ     12$
7252  027332  104000                        EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
7253  027334  005215                12$:    INC     (R5)
7254
7255
7256
7257                                  ;*************************************************************************
7258                                  ;TEST:54   11/34   ASH     125252 SHIFTED BY (2) = 177525  PS = 10
7259                                  ;*************************************************************************
7260
7261  027336  012700  125252        TST54:  MOV     #125252,%0      ;LOAD R0 WITH 125252
7262  027342  072012                        ASH     (2),%0          ;SHIFT R0 BY (2)
7263  027344  106737  025416                MFPS    @#PSWORD        ;SAVE PS
7264  027350  122737  000010  025416        CMPB    #10,@#PSWORD    ;IS THE PS 10?
7265  027356  001401                        BEQ     11$
7266  027360  104000                        EMT                     ;THE PS IS NOT EQUAL TO 10
7267  027362  022700  177525        11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7268  027366  001401                        BEQ     12$
7269  027370  104000                        EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
7270  027372  005215                12$:    INC     (R5)
7271
7272
7273
7274                                  ;*************************************************************************
7275                                  ;TEST:55   11/34   ASH     125252 SHIFTED BY (2)+ = 177525  PS = 10
7276                                  ;*************************************************************************
7277
7278  027374  012700  125252        TST55:  MOV     #125252,%0      ;LOAD R0 WITH 125252
7279  027400  072022                        ASH     (2)+,%0         ;SHIFT R0 BY (2)+
7280  027402  106737  025416                MFPS    @#PSWORD        ;SAVE PS
7281  027406  122737  000010  025416        CMPB    #10,@#PSWORD    ;IS THE PS 10?
7282  027414  001401                        BEQ     11$
7283  027416  104000                        EMT                     ;THE PS IS NOT EQUAL TO 10
```

```
 7284  027420  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
 7285  027424  001401                          BEQ     12$
 7286  027426  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
 7287  027430  005215                  12$:    INC     (R5)
 7288
 7289
 7290
 7291                                  ;*************************************************************************
 7292                                  ;TEST:56   11/34   ASH     125252 SHIFTED BY -(2) = 177525  PS = 10
 7293                                  ;*************************************************************************
 7294
 7295  027432  012700  125252          TST56:  MOV     #125252,%0      ;LOAD R0 WITH 125252
 7296  027436  072042                          ASH     -(2),%0         ;SHIFT R0 BY -(2)
 7297  027440  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 7298  027444  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
 7299  027452  001401                          BEQ     11$
 7300  027454  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
 7301  027456  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
 7302  027462  001401                          BEQ     12$
 7303  027464  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
 7304  027466  005215                  12$:    INC     (R5)
 7305
 7306
 7307
 7308                                  ;*************************************************************************
 7309                                  ;TEST:57   11/34   ASH     125252 SHIFTED BY 2(3) = 177252  PS = 11
 7310                                  ;*************************************************************************
 7311
 7312  027470  012700  125252          TST57:  MOV     #125252,%0      ;LOAD R0 WITH 125252
 7313  027474  072063  000002                  ASH     2(3),%0         ;SHIFT R0 BY 2(3)
 7314  027500  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 7315  027504  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS THE PS 11?
 7316  027512  001401                          BEQ     11$
 7317  027514  104000                          EMT                     ;THE PS IS NOT EQUAL TO 11
 7318  027516  022700  177252          11$:    CMP     #177252,%0      ;IS THE RESULT 177252?
 7319  027522  001401                          BEQ     12$
 7320  027524  104000                          EMT                     ;R0 IS NOT EQUAL TO 177252 OR INCORRECT SEQUENCE
 7321  027526  005215                  12$:    INC     (R5)
 7322
 7323
 7324
 7325                                  ;*************************************************************************
 7326                                  ;TEST:60   11/34   ASH     125252 SHIFTED BY @(3) = 177525  PS = 10
 7327                                  ;*************************************************************************
 7328
 7329  027530  012700  125252          TST60:  MOV     #125252,%0      ;LOAD R0 WITH 125252
 7330  027534  072073  000000                  ASH     @(3),%0         ;SHIFT R0 BY @(3)
 7331  027540  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 7332  027544  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
 7333  027552  001401                          BEQ     11$
 7334  027554  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
 7335  027556  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
 7336  027562  001401                          BEQ     12$
 7337  027564  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
 7338  027566  005215                  12$:    INC     (R5)
 7339
```

```
                                        ;*************************************************************************
                                        ;TEST:61   11/34   ASH     125252 SHIFTED BY @(3)+ = 177525  PS = 10
                                        ;*************************************************************************

027570  012700  125252          TST61:  MOV     #125252,%0      ;LOAD R0 WITH 125252
027574  072033                          ASH     @(3)+,%0        ;SHIFT R0 BY @(3)+
027576  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
027602  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
027610  001401                          BEQ     11$
027612  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
027614  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
027620  001401                          BEQ     12$
027622  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
027624  005215                  12$:    INC     (R5)


                                        ;*************************************************************************
                                        ;TEST:62   11/34   ASH     125252 SHIFTED BY @-(3) = 177525  PS = 10
                                        ;*************************************************************************

027626  012700  125252          TST62:  MOV     #125252,%0      ;LOAD R0 WITH 125252
027632  072053                          ASH     @-(3),%0        ;SHIFT R0 BY @-(3)
027634  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
027640  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
027646  001401                          BEQ     11$
027650  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
027652  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
027656  001401                          BEQ     12$
027660  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525 OR INCORRECT SEQUENCE
027662  005215                  12$:    INC     (R5)
```

```
                                        ;**********************************
                                        ;     ASHC INSTRUCTION TESTS
                                        ;**********************************



                                                ;*************
                                                ;TESTS 63-157
                                                ;*************


027664 012737 000062 025414             MOV     #62,@#COUNT
027672 005037 025420                    CLR     @#TEMP1         ;TEMP1=0
027676 012737 000001 025422             MOV     #1,@#TEMP2      ;TEMP2=1
027704 005037 025424                    CLR     @#TEMP3         ;TEMP3=0
027710 005037 025426                    CLR     @#TEMP4         ;TEMP4=0
027714 012737 000001 025430             MOV     #1,@#TEMP5      ;TEMP5=1
027722 005037 025432                    CLR     @#TEMP6         ;0 1 SHIFTED BY 0=0 1, PS=0

027726 010502                   REG01:  MOV     R5,R2           ;SAVE R5
027730 013700 025420                    MOV     @#TEMP1,%0      ;PLACE THE CONTENTS OF TEMP1 IN REGISTER 0
027734 013701 025422                    MOV     @#TEMP2,%0+1    ;PLACE THE CONTENTS OF TEMP2 IN REGISTER 1
027740 000241                           CLC
027742 032737 000001 001006             BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
027750 001004                           BNE     2$              ;IF NOT THEN GO TO 2$
027752 013705 025424                    MOV     @#TEMP3,R5      ;OTHERWISE EXECUTE ASHC INSTRUCTION IN MODE 0
027756 073005                           ASHC    R5,R0           ;USING R0
027760 000402                           BR      4$
027762 073067 175436            2$:     ASHC    TEMP3,%0        ;ASHC REGISTER 0 BY THE CONTENTS OF TEMP3
027766 106737 025416            4$:     MFPS    @#PSWORD        ;SAVE PS
027772 123737 025432 025416             CMPB    @#TEMP6,@#PSWORD;COMPARE PS WITH THE CONTENTS OF TEMP6
030000 001401                           BEQ     11$
030002 104000                           EMT                     ;WRONG PS
030004 005237 025414            11$:    INC     @#COUNT
030010 023700 025426                    CMP     @#TEMP4,%0      ;IS THE RESULT IN R0 SAME AS TEMP4?
030014 001401                           BEQ     12$
030016 104000                           EMT                     ;WRONG RESULT IN R0
030020 023701 025430            12$:    CMP     @#TEMP5,%1      ;IS THE RESULT IN R1 SAME AS TEMP5?
                                                                ;TEMP1 TEMP2 SHIFTED BY TEMP3=TEMP4 TEMP5
                                                                ;AND PS=TEMP6
030024 001401                           BEQ     13$
030026 104000                           EMT                     ;WRONG RESULT IN R1
030030 010205                   13$:    MOV     R2,R5           ;RESTORE R5
030032 021537 025414                    CMP     (R5),@#COUNT    ;IS TEST NUMBER=COUNTER?
030036 001401                           BEQ     14$
030040 104000                           EMT                     ;NO
030042 005215                   14$:    INC     (R5)
030044 021527 000160                    CMP     (R5),#160       ;HAVE THE FIRST 159 TEST BEEN EXECUTED?
030050 002014                           BGE     6$              ;YES
030052 005237 025424                    INC     @#TEMP3
030056 000241                           CLC
030060 006137 025430                    ROL     @#TEMP5         ;ROTATE TEMP5 LEFT BY 1 PLACE
030064 006137 025426                    ROL     @#TEMP4         ;INTRODUCE CARRY FROM TEMP4 IN TEMP5
030070 021527 000121                    CMP     (R5),#121       ;IS IT TEST 121?
030074 001004                           BNE     REGR23
```

```
 7432  030076  004467  000344            JSR     R4,RITSH        ;IF SO THEN GO AND INITIATE RIGHT SHIFT
 7433  030102  004767  000374     6$:    JSR     %7,TST160
 7434  030106  013702  025420     REGR23: MOV     @#TEMP1,%2      ;PLACE THE CONTENTS OF TEMP1 IN REGISTER 2
 7435  030112  013703  025422             MOV     @#TEMP2,%2+1    ;PLACE THE CONTENTS OF TEMP2 IN REGISTER 3
 7436  030116  000241                     CLC
 7437  030120  032737  000001  001006     BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
 7438  030126  001004                     BNE     2$              ;IF NOT THEN GO TO 2$
 7439  030130  013704  025424             MOV     @#TEMP3,R4      ;OTHERWISE EXECUTE ASHC INSTRUCTION IN MODE 0
 7440  030134  073204                     ASHC    R4,R2           ;USING R2
 7441  030136  000402                     BR      4$
 7442  030140  073267  175260     2$:    ASHC    TEMP3,%2        ;ASHC REGISTER 2 BY THE CONTETNS OF TEMP3
 7443  030144  106737  025416     4$:    MFPS    @#PSWORD        ;SAVE PS
 7444  030150  123737  025432  025416     CMPB    @#TEMP6,@#PSWORD;COMPARE PS WITH THE CONTENTS OF TEMP6
 7445  030156  001401                     BEQ     11$
 7446  030160  104000                     EMT                     ;WRONG PS
 7447  030162  005237  025414     11$:   INC     @#COUNT
 7448  030166  023702  025426             CMP     @#TEMP4,%2      ;IS THE RESULT IN R2 SAME AS TEMP4?
 7449  030172  001401                     BEQ     12$
 7450  030174  104000                     EMT                     ;WRONG RESULT IN R2
 7451  030176  023703  025430     12$:   CMP     @#TEMP5,%3      ;IS THE RESULT IN R3 SAME AS TEMP5?
 7452                                             ;TEMP1 TEMP2 SHIFTED BY TEMP3=TEMP4 TEMP5
 7453                                             ;AND PS=TEMP6
 7454  030202  001401                     BEQ     13$
 7455  030204  104000                     EMT                     ;WRONG RESULT IN R1
 7456  030206  021537  025414     13$:   CMP     (R5),@#COUNT    ;IS TEST NUMBER=COUNTER?
 7457  030212  001401                     BEQ     14$
 7458  030214  104000                     EMT                     ;NO
 7459  030216  005215             14$:   INC     (R5)
 7460  030220  021527  000160             CMP     (R5),#160       ;HAVE THE FIRST 159 TEST BEEN EXECUTED?
 7461  030224  002014                     BGE     6$              ;YES
 7462  030226  005237  025424             INC     @#TEMP3
 7463  030232  000241                     CLC
 7464  030234  006137  025430             ROL     @#TEMP5         ;ROTATE TEMP5 LEFT BY 1 PLACE
 7465  030240  006137  025426             ROL     @#TEMP4         ;INTRODUCE CARRY FROM TEMP5 IN TEMP4
 7466  030244  021527  000121             CMP     (R5),#121       ;IS IT TEST 121?
 7467  030250  001004                     BNE     REG45
 7468  030252  004467  000170             JSR     R4,RITSH        ;IF SO THEN GO AND INITIATE RIGHT SHIFT
 7469  030256  004767  000220     6$:    JSR     %7,TST160
 7470  030262  010501             REG45: MOV     R5,R1           ;SAVE R5
 7471  030264  013704  025420             MOV     @#TEMP1,%4      ;PLACE THE CONTENTS OF TEMP1 IN REGISTER 4
 7472  030270  013705  025422             MOV     @#TEMP2,%4+1    ;PLACE THE CONTENTS OF TEMP2 IN REGISTER 5
 7473  030274  000241                     CLC
 7474  030276  032737  000001  001006     BIT     #1,@#$PASS      ;IS IT AN EVEN PASS ?
 7475  030304  001004                     BNE     2$              ;IF NOT THEN GO TO 2$
 7476  030306  013700  025424             MOV     @#TEMP3,R0      ;OTHERWISE EXECUTE ASHC INSTRUCTION IN MODE 0
 7477  030312  073400                     ASHC    R0,R4           ;USING R4
 7478  030314  000402                     BR      4$
 7479  030316  073467  175102     2$:    ASHC    TEMP3,%4        ;ASHC REGISTER 4 BY THE CONTENTS OF TEMP3
 7480  030322  106737  025416     4$:    MFPS    @#PSWORD        ;SAVE PS
 7481  030326  123737  025432  025416     CMPB    @#TEMP6,@#PSWORD;COMPARE PS WITH THE CONTENTS OF TEMP6
 7482  030334  001401                     BEQ     11$
 7483  030336  104000                     EMT                     ;WRONG PS
 7484  030340  005237  025414     11$:   INC     @#COUNT
 7485  030344  023704  025426             CMP     @#TEMP4,%4      ;IS THE RESULT IN R4 SAME AS TEMP4?
 7486  030350  001401                     BEQ     12$
 7487  030352  104000                     EMT                     ;WRONG RESULT IN R4
```

```
 7488  030354  023705  025430          12$:    CMP     @#TEMP5,%5      ;IS THE RESULT IN R5 SAME AS TEMP5?
 7489                                                                    ;TEMP1 TEMP2 SHIFTED BY TEMP3=TEMP4 TEMP5
 7490                                                                    ;AND PS=TEMP6
 7491  030360  001401                          BEQ     13$
 7492  030362  104000                          EMT                     ;WRONG RESULT IN R5
 7493  030364  021137  025414          13$:    CMP     (R1),@#COUNT    ;IS TEST NUMBER=COUNTER?
 7494  030370  001401                          BEQ     14$
 7495  030372  104000                          EMT                     ;NO
 7496  030374  010105                  14$:    MOV     R1,R5           ;RESTORE R5
 7497  030376  005215                          INC     (R5)
 7498  030400  021527  000160                  CMP     (R5),#160       ;HAVE THE FIRST 159 TEST BEEN EXECUTED?
 7499  030404  002014                          BGE     6$              ;YES
 7500  030406  005237  025424                  INC     @#TEMP3
 7501  030412  000241                          CLC
 7502  030414  006137  025430                  RC      @#TEMP5         ;ROTATE TEMP5 LEFT BY 1 PLACE
 7503  030420  006137  025426                  R       @#TEMP4         ;INTRODUCE CARRY FROM TEMP5 IN TEMP4
 7504  030424  021527  000121                  CMP     (R5),#121       ;IS IT TEST 121?
 7505  030430  001004                          BNE     8$
 7506  030432  004467  000010                  JSR     R4,RITSH        ;IF SO THEN GO AND INITIATE RIGHT SHIFT
 7507  030436  004767  000040          6$:     JSR     %7,TST160
 7508  030442  000167  177260          8$:     JMP     REG01
 7509  030446  022424                  RITSH:  CMP     (R4)+,(R4)+     ;MAKE R4 POINT TO THE NEXT REG TAG
 7510  030450  012737  040000  025420          MOV     #40000,@#TEMP1  ;TEMP1=4000
 7511  030456  005037  025422                  CLR     @#TEMP2         ;TEMP2=0
 7512  030462  012737  177742  025424          MOV     #-30.,@#TEMP3   ;TEMP3=-30
 7513  030470  005037  025426                  CLR     @#TEMP4         ;TEMP4=0
 7514  030474  005237  025430                  INC     @#TEMP5         ;TEMP5=1
 7515  030500  000204                          RTS     R4
 7516  030502  021527  000160          TST160: CMP     (R5),#160       ;IS IT TEST 160
 7517  030506  001010                          BNE     TST161          ;IF NOT THEN TRY TEST 161
 7518  030510  005037  025420                  CLR     @#TEMP1         ;0 0 SHIFTED BY 0
 7519  030514  005037  025426                  CLR     @#TEMP4         ;IS EQUAL TO 0 0
 7520  030520  012737  000004  025432          MOV     #4,@#TEMP6      ;AND PS=4
 7521  030526  000207                          RTS     %7
 7522  030530  021527  000161          TST161: CMP     (R5),#161       ;IS IT TEST 161
 7523  030534  001004                          BNE     TST162
 7524  030536  012737  177746  025424          MOV     #-32,@#TEMP3    ;0 0 SHIFTED BY -32=0 0, PS=4
 7525  030544  000207                          RTS     %7
 7526  030546  021527  000162          TST162: CMP     (R5),#162       ;IS IT TEST 162
 7527  030552  001004                          BNE     TST163          ;IF NOT THEN TRY TEST 163
 7528  030554  012737  000032  025424          MOV     #32,@#TEMP3     ;0 0 SHIFTED BY 32=0 0, PS=4
 7529  030562  000207                          RTS     %7
 7530  030564  021527  000163          TST163: CMP     (R5),#163       ;IS IT TEST 163?
 7531  030570  001016                          BNE     TST164          ;IF NOT THEN TRY TEST 164
 7532  030572  012737  052525  025420          MOV     #52525,@#TEMP1  ;52525 0
 7533  030600  012737  177760  025424          MOV     #-16.,@#TEMP3   ;SHIFTED BY -16.
 7534  030606  005037  025426                  CLR     @#TEMP4
 7535  030612  012737  052525  025430          MOV     #52525,@#TEMP5  ;IS EQUAL TO 0 52525
 7536  030620  005037  025432                  CLR     @#TEMP6         ;AND PS = 0
 7537  030624  000207                          RTS     %7
 7538  030626  021527  000164          TST164: CMP     (R5),#164       ;IS IT TEST 164?
 7539  030632  001014                          BNE     TST165          ;IF NOT THEN TRY TEST 165
 7540  030634  012737  125252  025420          MOV     #125252,@#TEMP1 ;125252 0 SHIFTED BY -16.
 7541  030642  005337  025426                  DEC     @#TEMP4
 7542  030646  012737  125252  025430          MOV     #125252,@#TEMP5 ;IS EQUAL TO -1 125252
 7543  030654  012737  000010  025432          MOV     #10,@#TEMP6     ;AND PS=10
```

```
7544  030662  000207                        RTS     %7
7545  030664  021527  000165        TST165: CMP     (R5),#165       ;IS IT TEST 165?
7546  030670  001007                        BNE     TST166          ;IF NOT THEN TRY TEST 166
7547  030672  012737  177777  025420        MOV     #-1,a#TEMP1     ;-1 0 SHIFTED BY -16
7548  030700  012737  177777  025430        MOV     #-1,a#TEMP5     ;IS EQUAL TO -1 -1, AND PS=10
7549  030706  000207                        RTS     %7
7550  030710  021527  000166        TST166: CMP     (R5),#166       ;IS IT TEST 166?
7551  030714  001011                        BNE     TST167          ;IF NOT THEN TRY TEST 167
7552  030716  012737  100000  025420        MOV     #100000,a#TEMP1 ;100000 0
7553  030724  012737  177740  025424        MOV     #-32.,a#TEMP3   ;SHIFTED BY -32 IS EQUAL TO -1 -1
7554  030732  005237  025432                INC     a#TEMP6         ;AND PS=11
7555  030736  000207                        RTS     %7
7556  030740  021527  000167        TST167: CMP     (R5),#167       ;IS IT TEST 167?
7557  030744  001014                        BNE     TST170          ;IF NOT THEN TRY TEST 170
7558  030746  005037  025420                CLR     a#TEMP1
7559  030752  005337  025422                DEC     a#TEMP2         ;0 -1
7560  030756  012737  000020  025424        MOV     #16.,a#TEMP3    ;SHIFTED BY 16.
7561  030764  005037  025430                CLR     a#TEMP5         ;IS EQUAL TO -1 0
7562  030770  005237  025432                INC     a#TEMP6         ;AND PS=12
7563  030774  000207                        RTS     %7
7564  030776  021527  000170        TST170: CMP     (R5),#170       ;IS IT TEST 170?
7565  031002  001007                        BNE     TST171          ;IF NOT THEN TRY TEST 171
7566  031004  012737  125252  025422        MOV     #125252,a#TEMP2 ;0 125252 SHIFTED BY 16
7567  031012  012737  125252  025426        MOV     #125252,a#TEMP4 ;IS EQUAL TO 125252 0, AND PS=12
7568  031020  000207                        RTS     %7
7569  031022  021527  000171        TST171: CMP     (R5),#171       ;IS IT TEST 171?
7570  031026  001010                        BNE     TST172          ;IF NOT THEN TRY TEST 172
7571  031030  005337  025424                DEC     a#TEMP3         ;0 125252 SHIFTED BY 15
7572  031034  012737  052525  025426        MOV     #52525,a#TEMP4  ;IS EQUAL TO 52525 0
7573  031042  005037  025432                CLR     a#TEMP6         ;AND PS=0
7574  031046  000207                        RTS     %7
7575  031050  021527  000172        TST172: CMP     (R5),#172       ;IS IT TEST 172?
7576  031054  001006                        BNE     TST173          ;IF NOT THEN TRY TEST 173
7577  031056  012737  052525  025422        MOV     #52525,a#TEMP2  ;0 52525
7578  031064  005237  025424                INC     a#TEMP3         ;SHIFTED BY 16. IS EQUAL TO 52525 0, AND PS=0
7579  031070  000207                        RTS     %7
7580  031072  021527  000173        TST173: CMP     (R5),#173       ;IS IT TEST 173?
7581  031076  001014                        BNE     TST174          ;IF NOT THEN TRY TEST 174
7582  031100  012737  177777  025422        MOV     #-1,a#TEMP2     ;0 -1
7583  031106  005337  025424                DEC     a#TEMP3         ;SHIFTED BY 15.
7584  031112  012737  077777  025426        MOV     #77777,a#TEMP4
7585  031120  012737  100000  025430        MOV     #100000,a#TEMP5 ;IS EQUAL TO 77777 100000, AND PS=0
7586  031126  000207                        RTS     %7
7587  031130  021527  000174        TST174: CMP     (R5),#174       ;IS IT TEST 174?
7588  031134  001013                        BNE     TST175          ;IF NOT THEN TRY TEST 175
7589  031136  012737  100000  025420        MOV     #100000,a#TEMP1
7590  031144  005337  025422                DEC     a#TEMP2         ;100000 -2 SHIFTED BY 15.
7591  031150  005037  025430                CLR     a#TEMP5         ;IS EQUAL TO 77777 0
7592  031154  012737  000002  025432        MOV     #2,a#TEMP6      ;AND PS=2
7593  031162  000207                        RTS     %7
7594  031164  021527  000175        TST175: CMP     (R5),#175       ;IS IT TEST 175?
7595  031170  001015                        BNE     ENT176          ;IF NOT THEN TRY TEST 176
7596  031172  012737  177777  025420        MOV     #-1,a#TEMP1
7597  031200  005037  025422                CLR     a#TEMP2         ;-1 0
7598  031204  005237  025424                INC     a#TEMP3         ;SHIFTED BY 16.
7599  031210  005037  025426                CLR     a#TEMP4         ;IS EQUAL TO 0 0
```

```
7600  031214  012737  000007  025432          MOV     #7,@#TEMP6      ;AND PS=7
7601  031222  000207                          RTS     %7
7602  031224  021527  000176          ENT176: CMP     (R5),#176       ;IS THE PROGRM ENTERING TEST 176?
7603  031230  001401                          BEQ     1$
7604  031232  104000                          EMT                     ;TEST NUMBER GOOFED
7605
7606  031234  005726                  1$:     TST     (SP)+           ;RESTORE STACK POINTER
7607
7608                                  ;*********************************************************************
7609                                  ;TEST:176       1 SHIFTED BY 8. = 400  PS = 0
7610                                  ;*********************************************************************
7611
7612  031236                          TST176:
7613  031236  012701  000000                  MOV     #DUMMY,%1       ;LOAD R1 WITH DUMMY
7614  031242  012701  000001                  MOV     #1,%1!1         ;LOAD R1!1 WITH 1
7615  031246  000241                          CLC
7616  031250  073127  000010                  ASHC    #8.,%1          ;SHIFT R1,R1!1 BY 8.
7617  031254  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7618  031260  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS THE PS 0?
7619  031266  001401                          BEQ     11$
7620  031270  104000                          EMT                     ;THE PS IS NOT EQUAL TO 0
7621  031272  022701  000400          11$:    CMP     #400,%1         ;IS THE RESULT 400?
7622  031276  001401                          BEQ     13$
7623  031300  104000                          EMT                     ;R1 IS NOT EQUAL TO 400
7624  031302                          13$:
7625  031302  005215                          INC     (R5)
7626
7627
7628                                  ;*********************************************************************
7629                                  ;TEST:177       -1 SHIFTED BY 15. = 100000  PS = 11
7630                                  ;*********************************************************************
7631
7632  031304                          TST177:
7633  031304  012703  000000                  MOV     #DUMMY,%3       ;LOAD R3 WITH DUMMY
7634  031310  012703  177777                  MOV     #-1,%3!1        ;LOAD R3!1 WITH -1
7635  031314  000241                          CLC
7636  031316  073327  000017                  ASHC    #15.,%3         ;SHIFT R3,R3!1 BY 15.
7637  031322  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7638  031326  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS THE PS 11?
7639  031334  001401                          BEQ     11$
7640  031336  104000                          EMT                     ;THE PS IS NOT EQUAL TO 11
7641  031340  022703  100000          11$:    CMP     #100000,%3      ;IS THE RESULT 100000?
7642  031344  001401                          BEQ     13$
7643  031346  104000                          EMT                     ;R3 IS NOT EQUAL TO 100000
7644  031350                          13$:
7645  031350  005215                          INC     (R5)
7646
7647
7648                                  ;*********************************************************************
7649                                  ;TEST:200       52525 SHIFTED BY 0 = 52525  PS = 0
7650                                  ;*********************************************************************
7651
7652  031352                          TST200:
7653  031352  010501                          MOV     R5,R1           ;SAVE R5
7654  031354  012705  000000                  MOV     #DUMMY,%5       ;LOAD R5 WITH DUMMY
7655  031360  012705  052525                  MOV     #52525,%5!1     ;LOAD R5!1 WITH 52525
```

```
7656  031364  000241                          CLC
7657  031366  073527  000000                  ASHC    #0,%5           ;SHIFT R5,R5!1 BY 0
7658  031372  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7659  031376  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS THE PS 0?
7660  031404  001401                          BEQ     11$
7661  031406  104000                          EMT                     ;THE PS IS NOT EQUAL TO 0
7662  031410  022705  052525          11$:    CMP     #52525,%5       ;IS THE RESULT 52525?
7663  031414  001401                          BEQ     13$
7664  031416  104000                          EMT                     ;R5 IS NOT EQUAL TO 52525
7665  031420                          13$:
7666  031420  010105                          MOV     R1,R5           ;RESTORE R5
7667  031422  005215                          INC     (R5)
7668
7669
7670                                  ;*****************************************************************
7671                                  ;TEST:201       20010 SHIFTED BY -13. = 101  PS = 0
7672                                  ;*****************************************************************
7673
7674  031424                          TST201:
7675  031424  012701  000000                  MOV     #DUMMY,%1       ;LOAD R1 WITH DUMMY
7676  031430  012701  020010                  MOV     #20010,%1!1     ;LOAD R1!1 WITH 20010
7677  031434  000241                          CLC
7678  031436  073127  177763                  ASHC    #-13.,%1        ;SHIFT R1,R1!1 BY -13.
7679  031442  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7680  031446  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS THE PS 0?
7681  031454  001401                          BEQ     11$
7682  031456  104000                          EMT                     ;THE PS IS NOT EQUAL TO 0
7683  031460  022701  000101          11$:    CMP     #101,%1         ;IS THE RESULT 101?
7684  031464  001401                          BEQ     13$
7685  031466  104000                          EMT                     ;R1 IS NOT EQUAL TO 101
7686  031470                          13$:
7687  031470  005215                          INC     (R5)
7688
7689
7690                                  ;*****************************************************************
7691                                  ;TEST:202       -1 SHIFTED BY 16. = 0  PS = 11
7692                                  ;*****************************************************************
7693
7694  031472                          TST202:
7695  031472  012703  000000                  MOV     #DUMMY,%3       ;LOAD R3 WITH DUMMY
7696  031476  012703  177777                  MOV     #-1,%3!1        ;LOAD R3!1 WITH -1
7697  031502  000241                          CLC
7698  031504  073327  000020                  ASHC    #16.,%3         ;SHIFT R3,R3!1 BY 16.
7699  031510  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7700  031514  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS THE PS 11?
7701  031522  001401                          BEQ     11$
7702  031524  104000                          EMT                     ;THE PS IS NOT EQUAL TO 11
7703  031526  022703  000000          11$:    CMP     #0,%3           ;IS THE RESULT 0?
7704  031532  001401                          BEQ     13$
7705  031534  104000                          EMT                     ;R3 IS NOT EQUAL TO 0
7706  031536                          13$:
7707  031536  005215                          INC     (R5)
7708
7709
7710                                  ;*****************************************************************
7711                                  ;TEST:203       1 SHIFTED BY -1 = 100000  PS = 1
```

```
7712                                    ;*****************************************************************
7713
7714  031540                            TST203:
7715  031540  010501                            MOV     R5,R1           ;SAVE R5
7716  031542  012705  000000                    MOV     #DUMMY,%5       ;LOAD R5 WITH DUMMY
7717  031546  012705  000001                    MOV     #1,%5!1         ;LOAD R5!1 WITH 1
7718  031552  000241                            CLC
7719  031554  073527  177777                    ASHC    #-1,%5          ;SHIFT R5,R5!1 BY -1
7720  031560  106737  025416                    MFPS    @#PSWORD        ;SAVE PS
7721  031564  122737  000001  025416            CMPB    #1,@#PSWORD     ;IS THE PS 1?
7722  031572  001401                            BEQ     11$
7723  031574  104000                            EMT                     ;THE PS IS NOT EQUAL TO 1
7724  031576  022705  100000          11$:      CMP     #100000,%5      ;IS THE RESULT 100000?
7725  031602  001401                            BEQ     13$
7726  031604  104000                            EMT                     ;R5 IS NOT EQUAL TO 100000
7727  031606                            13$:
7728  031606  010105                            MOV     R1,R5           ;RESTORE R5
7729  031610  005215                            INC     (R5)
7730
7731
7732                                    ;*****************************************************************
7733                                    ;TEST:204       125252 SHIFTED BY -16. = 125252  PS = 11
7734                                    ;*****************************************************************
7735
7736  031612                            TST204:
7737  031612  012701  000000                    MOV     #DUMMY,%1       ;LOAD R1 WITH DUMMY
7738  031616  012701  125252                    MOV     #125252,%1!1    ;LOAD R1!1 WITH 125252
7739  031622  000241                            CLC
7740  031624  073127  177760                    ASHC    #-16.,%1        ;SHIFT R1,R1!1 BY -16.
7741  031630  106737  025416                    MFPS    @#PSWORD        ;SAVE PS
7742  031634  122737  000011  025416            CMPB    #11,@#PSWORD    ;IS THE PS 11?
7743  031642  001401                            BEQ     11$
7744  031644  104000                            EMT                     ;THE PS IS NOT EQUAL TO 11
7745  031646  022701  125252          11$:      CMP     #125252,%1      ;IS THE RESULT 125252?
7746  031652  001401                            BEQ     13$
7747  031654  104000                            EMT                     ;R1 IS NOT EQUAL TO 125252
7748  031656                            13$:
7749  031656  005215                            INC     (R5)
7750
7751
7752                                    ;*****************************************************************
7753                                    ;TEST:205       125252 125252 SHIFTED BY 21. = 52500 000000  PS = 3
7754                                    ;*****************************************************************
7755
7756  031660                            TST205:
7757  031660  012702  125252                    MOV     #125252,%2      ;LOAD R2 WITH 125252
7758  031664  012703  125252                    MOV     #125252,%2!1    ;LOAD R2!1 WITH 125252
7759  031670  000241                            CLC
7760  031672  073227  000025                    ASHC    #21.,%2         ;SHIFT R2,R2!1 BY 21.
7761  031676  106737  025416                    MFPS    @#PSWORD        ;SAVE PS
7762  031702  122737  000003  025416            CMPB    #3,@#PSWORD     ;IS THE PS 3?
7763  031710  001401                            BEQ     11$
7764  031712  104000                            EMT                     ;THE PS IS NOT EQUAL TO 3
7765  031714  022702  052500          11$:      CMP     #52500,%2       ;IS THE RESULT 52500?
7766  031720  001401                            BEQ     12$
7767  031722  104000                            EMT                     ;R2 IS NOT EQUAL TO 52500
```

```
7768  031724  022703  000000          12$:    CMP     #000000.%2!1    ;IS THE RESULT 000000?
7769  031730  001401                          BEQ     13$
7770  031732  104000                          EMT                     ;R2!1 IS NOT EQUAL TO 000000
7771  031734                          13$:
7772  031734  005215                          INC     (R5)
7773
7774
7775
7776  031736  012702  177771                  MOV     #-7,%2
7777  031742  012703  025434                  MOV     #S1,%3
7778  031746  012704  025436                  MOV     #S2,%4
7779
7780                                  ;*****************************************************************
7781                                  ;TEST:206       125252 125252 SHIFTED BY S1 = 177525 52525  PS = 10
7782                                  ;*****************************************************************
7783
7784  031752                          TST206:
7785  031752  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
7786  031756  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
7787  031762  000241                          CLC
7788  031764  073067  173444                  ASHC    S1,%0           ;SHIFT R0,R0!1 BY S1
7789  031770  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7790  031774  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
7791  032002  001401                          BEQ     11$
7792  032004  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
7793  032006  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7794  032012  001401                          BEQ     12$
7795  032014  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525
7796  032016  022701  052525          12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
7797  032022  001401                          BEQ     13$
7798  032024  104000                          EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
7799  032026                          13$:
7800  032026  005215                          INC     (R5)
7801
7802
7803                                  ;*****************************************************************
7804                                  ;TEST:207       125252 125252 SHIFTED BY @S2 = 177525 52525  PS = 10
7805                                  ;*****************************************************************
7806
7807  032030                          TST207:
7808  032030  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
7809  032034  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
7810  032040  000241                          CLC
7811  032042  073077  173370                  ASHC    @S2,%0          ;SHIFT R0,R0!1 BY @S2
7812  032046  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7813  032052  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
7814  032060  001401                          BEQ     11$
7815  032062  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
7816  032064  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7817  032070  001401                          BEQ     12$
7818  032072  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525
7819  032074  022701  052525          12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
7820  032100  001401                          BEQ     13$
7821  032102  104000                          EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
7822  032104                          13$:
7823  032104  005215                          INC     (R5)
```

```
                                ;*****************************************************************
                                ;TEST:210       125252 125252 SHIFTED BY @#S1 = 177525 52525  PS = 10
                                ;*****************************************************************

032106                          TST210:
032106  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
032112  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
032116  000241                          CLC
032120  073037  025434                  ASHC    @#S1,%0         ;SHIFT R0,R0!1 BY @#S1
032124  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
032130  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
032136  001401                          BEQ     11$
032140  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
032142  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
032146  001401                          BEQ     12$
032150  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525
032152  022701  052525          12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
032156  001401                          BEQ     13$
032160  104000                          EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
032162                          13$:
032162  005215                          INC     (R5)


                                ;*****************************************************************
                                ;TEST:211       125252 125252 SHIFTED BY (3) = 177525 52525  PS = 10
                                ;*****************************************************************

032164                          TST211:
032164  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
032170  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
032174  000241                          CLC
032176  073013                          ASHC    (3),%0          ;SHIFT R0,R0!1 BY (3)
032200  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
032204  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
032212  001401                          BEQ     11$
032214  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
032216  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
032222  001401                          BEQ     12$
032224  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525
032226  022701  052525          12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
032232  001401                          BEQ     13$
032234  104000                          EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
032236                          13$:
032236  005215                          INC     (R5)


                                ;*****************************************************************
                                ;TEST:212       125252 125252 SHIFTED BY (3)+ = 177525 52525  PS = 10
                                ;*****************************************************************

032240                          TST212:
032240  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
032244  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
032250  000241                          CLC
```

```
7880  032252  073023                          ASHC    (3)+,%0         ;SHIFT R0,R0!1 BY (3)+
7881  032254  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7882  032260  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
7883  032266  001401                          BEQ     11$
7884  032270  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
7885  032272  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7886  032276  001401                          BEQ     12$
7887  032300  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525
7888  032302  022701  052525          12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
7889  032306  001401                          BEQ     13$
7890  032310  104000                          EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
7891  032312                          13$:
7892  032312  005215                          INC     (R5)
7893
7894
7895                                  ;*****************************************************************
7896                                  ;TEST:213       125252 125252 SHIFTED BY -(3) = 177525 52525  PS = 10
7897                                  ;*****************************************************************
7898
7899  032314                          TST213:
7900  032314  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
7901  032320  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
7902  032324  000241                          CLC
7903  032326  073043                          ASHC    -(3),%0         ;SHIFT R0,R0!1 BY -(3)
7904  032330  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7905  032334  122737  000010  025416          CMPB    #10,@#PSWORD    ;IS THE PS 10?
7906  032342  001401                          BEQ     11$
7907  032344  104000                          EMT                     ;THE PS IS NOT EQUAL TO 10
7908  032346  022700  177525          11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7909  032352  001401                          BEQ     12$
7910  032354  104000                          EMT                     ;R0 IS NOT EQUAL TO 177525
7911  032356  022701  052525          12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
7912  032362  001401                          BEQ     13$
7913  032364  104000                          EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
7914  032366                          13$:
7915  032366  005215                          INC     (R5)
7916
7917
7918                                  ;*****************************************************************
7919                                  ;TEST:214       125252 125252 SHIFTED BY 2(4) = 177252 125252  PS = 11
7920                                  ;*****************************************************************
7921
7922  032370                          TST214:
7923  032370  012700  125252                  MOV     #125252,%0              ;LOAD R0 WITH 125252
7924  032374  012701  125252                  MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
7925  032400  000241                          CLC
7926  032402  073064  000002                  ASHC    2(4),%0         ;SHIFT R0,R0!1 BY 2(4)
7927  032406  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
7928  032412  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS THE PS 11?
7929  032420  001401                          BEQ     11$
7930  032422  104000                          EMT                     ;THE PS IS NOT EQUAL TO 11
7931  032424  022700  177252          11$:    CMP     #177252,%0      ;IS THE RESULT 177252?
7932  032430  001401                          BEQ     12$
7933  032432  104000                          EMT                     ;R0 IS NOT EQUAL TO 177252
7934  032434  022701  125252          12$:    CMP     #125252,%0!1    ;IS THE RESULT 125252?
7935  032440  001401                          BEQ     13$
```

```
7936  032442  104000                  EMT                     ;R0:1 IS NOT EQUAL TO 125252 OR INCORRECT SEQUENCE
7937  032444                  13$:
7938  032444  005215                  INC     (R5)
7939
7940
7941                          ;*************************************************************************
7942                          ;TEST:215       125252 125252 SHIFTED BY @(4) = 177525 52525  PS = 10
7943                          ;*************************************************************************
7944
7945  032446                  TST215:
7946  032446  012700  125252          MOV     #125252,%0              ;LOAD R0 WITH 125252
7947  032452  012701  125252          MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
7948  032456  000241                  CLC
7949  032460  073074  000000          ASHC    @(4),%0         ;SHIFT R0,R0!1 BY @(4)
7950  032464  106737  025416          MFPS    @#PSWORD        ;SAVE PS
7951  032470  122737  000010  025416  CMPB    #10,@#PSWORD    ;IS THE PS 10?
7952  032476  001401                  BEQ     11$
7953  032500  104000                  EMT                     ;THE PS IS NOT EQUAL TO 10
7954  032502  022700  177525  11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7955  032506  001401                  BEQ     12$
7956  032510  104000                  EMT                     ;R0 IS NOT EQUAL TO 177525
7957  032512  022701  052525  12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
7958  032516  001401                  BEQ     13$
7959  032520  104000                  EMT                     ;R0:1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
7960  032522                  13$:
7961  032522  005215                  INC     (R5)
7962
7963
7964                          ;*************************************************************************
7965                          ;TEST:216       125252 125252 SHIFTED BY @(4)+ = 177525 52525  PS = 10
7966                          ;*************************************************************************
7967
7968  032524                  TST216:
7969  032524  012700  125252          MOV     #125252,%0              ;LOAD R0 WITH 125252
7970  032530  012701  125252          MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
7971  032534  000241                  CLC
7972  032536  073034                  ASHC    @(4)+,%0                ;SHIFT R0,R0!1 BY @(4)+
7973  032540  106737  025416          MFPS    @#PSWORD        ;SAVE PS
7974  032544  122737  000010  025416  CMPB    #10,@#PSWORD    ;IS THE PS 10?
7975  032552  001401                  BEQ     11$
7976  032554  104000                  EMT                     ;THE PS IS NOT EQUAL TO 10
7977  032556  022700  177525  11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
7978  032562  001401                  BEQ     12$
7979  032564  104000                  EMT                     ;R0 IS NOT EQUAL TO 177525
7980  032566  022701  052525  12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
7981  032572  001401                  BEQ     13$
7982  032574  104000                  EMT                     ;R0:1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
7983  032576                  13$:
7984  032576  005215                  INC     (R5)
7985
7986
7987                          ;*************************************************************************
7988                          ;TEST:217       125252 125252 SHIFTED BY @-(4) = 177525 52525  PS = 10
7989                          ;*************************************************************************
7990
7991  032600                  TST217:
```

```
 7992  032600  012700  125252                MOV     #125252,%0              ;LOAD R0 WITH 125252
 7993  032604  012701  125252                MOV     #125252,%0!1    ;LOAD R0!1 WITH 125252
 7994  032610  000241                        CLC
 7995  032612  073054                        ASHC    @-(4),%0                ;SHIFT R0,R0!1 BY @-(4)
 7996  032614  106737  025416                MFPS    @#PSWORD        ;SAVE PS
 7997  032620  122737  000010  025416        CMPB    #10,@#PSWORD    ;IS THE PS 10?
 7998  032626  001401                        BEQ     11$
 7999  032630  104000                        EMT                     ;THE PS IS NOT EQUAL TO 10
 8000  032632  022700  177525        11$:    CMP     #177525,%0      ;IS THE RESULT 177525?
 8001  032636  001401                        BEQ     12$
 8002  032640  104000                        EMT                     ;R0 IS NOT EQUAL TO 177525
 8003  032642  022701  052525        12$:    CMP     #52525,%0!1     ;IS THE RESULT 52525?
 8004  032646  001401                        BEQ     13$
 8005  032650  104000                        EMT                     ;R0!1 IS NOT EQUAL TO 52525 OR INCORRECT SEQUENCE
 8006  032652                        13$:
 8007  032652  005215                        INC     (R5)
 8008
 8009
 8010
 8011
 8012
 8013
 8014
 8015
 8016
```

```
                                        ;*********************************
                                        ;     MUL INSTRUCTION TESTS
                                        ;*********************************



                                        ;*************************************************************************
                                        ;TEST:220       MUL      1 * #0 = 0 0        PS = 4
                                        ;*************************************************************************

032654                                  TST220:
032654  012700  000001                          MOV     #1,%0           ;LOAD MULTIPLICAND WITH 1
032660  070027  000000                          MUL     #0,%0           ;MULTIPLY 1 * #0
032664  106737  025416                          MFPS    @#PSWORD        ;SAVE PS
032670  122737  000004  025416                  CMPB    #4,@#PSWORD     ;IS PS = 4
032676  001401                                  BEQ     11$
032700  104000                                  EMT                     ;PS IS WRONG
032702  022700  000000              11$:        CMP     #0,%0           ;IS HIGH ORDER = 0
032706  001401                                  BEQ     12$
032710  104000                                  EMT                     ;HIGH ORDER IS WRONG
032712  022701  000000              12$:        CMP     #0,%0+1         ;IS LOW ORDER = 0
032716  001401                                  BEQ     13$
032720  104000                                  EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
032722                                  13$:
032722  005215                                  INC     (R5)



                                        ;*************************************************************************
                                        ;TEST:221       MUL      -1 * #1 = -1 -1        PS = 10
                                        ;*************************************************************************

032724                                  TST221:
032724  012700  177777                          MOV     #-1,%0          ;LOAD MULTIPLICAND WITH -1
032730  070027  000001                          MUL     #1,%0           ;MULTIPLY -1 * #1
032734  106737  025416                          MFPS    @#PSWORD        ;SAVE PS
032740  122737  000010  025416                  CMPB    #10,@#PSWORD    ;IS PS = 10
032746  001401                                  BEQ     11$
032750  104000                                  EMT                     ;PS IS WRONG
032752  022700  177777              11$:        CMP     #-1,%0          ;IS HIGH ORDER = -1
032756  001401                                  BEQ     12$
032760  104000                                  EMT                     ;HIGH ORDER IS WRONG
032762  022701  177777              12$:        CMP     #-1,%0+1        ;IS LOW ORDER = -1
032766  001401                                  BEQ     13$
032770  104000                                  EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
032772                                  13$:
032772  005215                                  INC     (R5)



                                        ;*************************************************************************
                                        ;TEST:222       MUL      2 * #2 = 0 4        PS = 0
                                        ;*************************************************************************

032774                                  TST222:
032774  012702  000002                          MOV     #2,%2           ;LOAD MULTIPLICAND WITH 2
033000  070227  000002                          MUL     #2,%2           ;MULTIPLY 2 * #2
```

```
 8073  033004  106737  025416              MFPS    @#PSWORD        ;SAVE PS
 8074  033010  122737  000000  025416      CMPB    #0,@#PSWORD     ;IS PS = 0
 8075  033016  001401                      BEQ     11$
 8076  033020  104000                      EMT                     ;PS IS WRONG
 8077  033022  022702  000000          11$: CMP    #0,%2           ;IS HIGH ORDER = 0
 8078  033026  001401                      BEQ     12$
 8079  033030  104000                      EMT                     ;HIGH ORDER IS WRONG
 8080  033032  022703  000004          12$: CMP    #4,%2!1         ;IS LOW ORDER = 4
 8081  033036  001401                      BEQ     13$
 8082  033040  104000                      EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8083  033042                          13$:
 8084  033042  005215                      INC     (R5)
 8085
 8086
 8087                                  ;*************************************************************************
 8088                                  ;TEST:223       MUL       1000 * #200 = 1 0         PS = 1
 8089                                  ;*************************************************************************
 8090
 8091  033044                          TST223:
 8092  033044  010501                      MOV     R5,R1           ;SAVE R5
 8093  033046  012704  001000              MOV     #1000,%4        ;LOAD MULTIPLICAND WITH 1000
 8094  033052  070427  000200              MUL     #200,%4         ;MULTIPLY 1000 * #200
 8095  033056  106737  025416              MFPS    @#PSWORD        ;SAVE PS
 8096  033062  122737  000001  025416      CMPB    #1,@#PSWORD     ;IS PS = 1
 8097  033070  001401                      BEQ     11$
 8098  033072  104000                      EMT                     ;PS IS WRONG
 8099  033074  022704  000001          1*$: CMP    #1,%4           ;IS HIGH ORDER = 1
 8100  033100  001401                      BEQ     12$
 8101  033102  104000                      EMT                     ;HIGH ORDER IS WRONG
 8102  033104  022705  000000          12$: CMP    #0,%4!1         ;IS LOW ORDER = 0
 8103  033110  001401                      BEQ     13$
 8104  033112  104000                      EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8105  033114                          13$:
 8106  033114  010105                      MOV     R1,R5           ;RESTORE R5
 8107  033116  005215                      INC     (R5)
 8108
 8109
 8110                                  ;*************************************************************************
 8111                                  ;TEST:224       MUL       2 * #77777 = 0 177776         PS = 1
 8112                                  ;*************************************************************************
 8113
 8114  033120                          TST224:
 8115  033120  012700  000002              MOV     #2,%0           ;LOAD MULTIPLICAND WITH 2
 8116  033124  070027  077777              MUL     #77777,%0       ;MULTIPLY 2 * #77777
 8117  033130  106737  025416              MFPS    @#PSWORD        ;SAVE PS
 8118  033134  122737  000001  025416      CMPB    #1,@#PSWORD     ;IS PS = 1
 8119  033142  001401                      BEQ     11$
 8120  033144  104000                      EMT                     ;PS IS WRONG
 8121  033146  022700  000000          11$: CMP    #0,%0           ;IS HIGH ORDER = 0
 8122  033152  001401                      BEQ     12$
 8123  033154  104000                      EMT                     ;HIGH ORDER IS WRONG
 8124  033156  022701  177776          12$: CMP    #177776,%0!1    ;IS LOW ORDER = 177776
 8125  033162  001401                      BEQ     13$
 8126  033164  104000                      EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8127  033166                          13$:
 8128  033166  005215                      INC     (R5)
```

```
8129
8130
8131                                    ;*****************************************************************
8132                                    ;TEST:225       MUL      7777 * #10 = 0 77770        PS = 0
8133                                    ;*****************************************************************
8134
8135  033170                            TST225:
8136  033170  012702  007777                   MOV     #7777,%2        ;LOAD MULTIPLICAND WITH 7777
8137  033174  070227  000010                   MUL     #10,%2          ;MULTIPLY 7777 * #10
8138  033200  106737  025416                   MFPS    @#PSWORD        ;SAVE PS
8139  033204  122737  000000  025416           CMPB    #0,@#PSWORD     ;IS PS = 0
8140  033212  001401                           BEQ     11$
8141  033214  104000                           EMT                     ;PS IS WRONG
8142  033216  022702  000000           11$:    CMP     #0,%2           ;IS HIGH ORDER = 0
8143  033222  001401                           BEQ     12$
8144  033224  104000                           EMT                     ;HIGH ORDER IS WRONG
8145  033226  022703  077770           12$:    CMP     #77770,%2!1     ;IS LOW ORDER = 77770
8146  033232  001401                           BEQ     13$
8147  033234  104000                           EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
8148  033236                           13$:
8149  033236  005215                           INC     (R5)
8150
8151
8152                                    ;*****************************************************************
8153                                    ;TEST:226       MUL      77777 * #77777 = 37777 1        PS = 1
8154                                    ;*****************************************************************
8155
8156  033240                            TST226:
8157  033240  010501                           MOV     R5,R1           ;SAVE R5
8158  033242  012704  077777                   MOV     #77777,%4       ;LOAD MULTIPLICAND WITH 77777
8159  033246  070427  077777                   MUL     #77777,%4       ;MULTIPLY 77777 * #77777
8160  033252  106737  025416                   MFPS    @#PSWORD        ;SAVE PS
8161  033256  122737  000001  025416           CMPB    #1,@#PSWORD     ;IS PS = 1
8162  033264  001401                           BEQ     11$
8163  033266  104000                           EMT                     ;PS IS WRONG
8164  033270  022704  037777           11$:    CMP     #37777,%4       ;IS HIGH ORDER = 37777
8165  033274  001401                           BEQ     12$
8166  033276  104000                           EMT                     ;HIGH ORDER IS WRONG
8167  033300  022705  000001           12$:    CMP     #1,%4!1         ;IS LOW ORDER = 1
8168  033304  001401                           BEQ     13$
8169  033306  104000                           EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
8170  033310                           13$:
8171  033310  010105                           MOV     R1,R5           ;RESTORE R5
8172  033312  005215                           INC     (R5)
8173
8174
8175                                    ;*****************************************************************
8176                                    ;TEST:227       MUL      -1 * #77777 = -1 100001        PS = 10
8177                                    ;*****************************************************************
8178
8179  033314                            TST227:
8180  033314  012702  177777                   MOV     #-1,%2          ;LOAD MULTIPLICAND WITH -1
8181  033320  070227  077777                   MUL     #77777,%2       ;MULTIPLY -1 * #77777
8182  033324  106737  025416                   MFPS    @#PSWORD        ;SAVE PS
8183  033330  122737  000010  025416           CMPB    #10,@#PSWORD    ;IS PS = 10
8184  033336  001401                           BEQ     11$
```

```
 8185  033340  104000                    EMT                     ;PS IS WRONG
 8186  033342  022702  177777    11$:    CMP     #-1,%2          ;IS HIGH ORDER = -1
 8187  033346  001401                    BEQ     12$
 8188  033350  104000                    EMT                     ;HIGH ORDER IS WRONG
 8189  033352  022703  100001    12$:    CMP     #100001,%2!1    ;IS LOW ORDER = 100001
 8190  033356  001401                    BEQ     13$
 8191  033360  104000                    EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8192  033362                    13$:
 8193  033362  005215                    INC     (R5)
 8194
 8195
 8196                            ;*************************************************************************
 8197                            ;TEST:230       MUL     -2 * #77777 = -1 2      PS = 11
 8198                            ;*************************************************************************
 8199
 8200  033364                    TST230:
 8201  033364  012700  177776            MOV     #-2,%0          ;LOAD MULTIPLICAND WITH -2
 8202  033370  070027  077777            MUL     #77777,%0       ;MULTIPLY -2 * #77777
 8203  033374  106737  025416            MFPS    @#PSWORD        ;SAVE PS
 8204  033400  122737  000011  025416    CMPB    #11,@#PSWORD    ;IS PS = 11
 8205  033406  001401                    BEQ     11$
 8206  033410  104000                    EMT                     ;PS IS WRONG
 8207  033412  022700  177777    11$:    CMP     #-1,%0          ;IS HIGH ORDER = -1
 8208  033416  001401                    BEQ     12$
 8209  033420  104000                    EMT                     ;HIGH ORDER IS WRONG
 8210  033422  022701  000002    12$:    CMP     #2,%0!1         ;IS LOW ORDER = 2
 8211  033426  001401                    BEQ     13$
 8212  033430  104000                    EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8213  033432                    13$:
 8214  033432  005215                    INC     (R5)
 8215
 8216
 8217                            ;*************************************************************************
 8218                            ;TEST:231       MUL     125252 * #2 = -1 52524      PS = 11
 8219                            ;*************************************************************************
 8220
 8221  033434                    TST231:
 8222  033434  012702  125252            MOV     #125252,%2      ;LOAD MULTIPLICAND WITH 125252
 8223  033440  070227  000002            MUL     #2,%2           ;MULTIPLY 125252 * #2
 8224  033444  106737  025416            MFPS    @#PSWORD        ;SAVE PS
 8225  033450  122737  000011  025416    CMPB    #11,@#PSWORD    ;IS PS = 11
 8226  033456  001401                    BEQ     11$
 8227  033460  104000                    EMT                     ;PS IS WRONG
 8228  033462  022702  177777    11$:    CMP     #-1,%2          ;IS HIGH ORDER = -1
 8229  033466  001401                    BEQ     12$
 8230  033470  104000                    EMT                     ;HIGH ORDER IS WRONG
 8231  033472  022703  052524    12$:    CMP     #52524,%2!1     ;IS LOW ORDER = 52524
 8232  033476  001401                    BEQ     13$
 8233  033500  104000                    EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8234  033502                    13$:
 8235  033502  005215                    INC     (R5)
 8236
 8237
 8238                            ;*************************************************************************
 8239                            ;TEST:232       MUL     125252 * #40000 = 165252 100000     PS = 11
 8240                            ;*************************************************************************
```

```
8241
8242  033504                                TST232:
8243  033504  010501                                MOV     R5,R1           ;SAVE R5
8244  033506  012704  125252                        MOV     #125252,%4      ;LOAD MULTIPLICAND WITH 125252
8245  033512  070427  040000                        MUL     #40000,%4       ;MULTIPLY 125252 * #40000
8246  033516  106737  025416                        MFPS    @#PSWORD        ;SAVE PS
8247  033522  122737  000011  025416                CMPB    #11,@#PSWORD    ;IS PS = 11
8248  033530  001401                                BEQ     11$
8249  033532  104000                                EMT                     ;PS IS WRONG
8250  033534  022704  165252          11$:          CMP     #165252,%4      ;IS HIGH ORDER = 165252
8251  033540  001401                                BEQ     12$
8252  033542  104000                                EMT                     ;HIGH ORDER IS WRONG
8253  033544  022705  100000          12$:          CMP     #100000,%4!1    ;IS LOW ORDER = 100000
8254  033550  001401                                BEQ     13$
8255  033552  104000                                EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
8256  033554                          13$:
8257  033554  010105                                MOV     R1,R5           ;RESTORE R5
8258  033556  005215                                INC     (R5)
8259
8260
8261                                  ;*****************************************************************
8262                                  ;TEST:233       MUL     107070 * #107070 = 31222 26100        PS = 1
8263                                  ;*****************************************************************
8264
8265  033560                          TST233:
8266  033560  012700  107070                        MOV     #107070,%0      ;LOAD MULTIPLICAND WITH 107070
8267  033564  070027  107070                        MUL     #107070,%0      ;MULTIPLY 107070 * #107070
8268  033570  106737  025416                        MFPS    @#PSWORD        ;SAVE PS
8269  033574  122737  000001  025416                CMPB    #1,@#PSWORD     ;IS PS = 1
8270  033602  001401                                BEQ     11$
8271  033604  104000                                EMT                     ;PS IS WRONG
8272  033606  022700  031222          11$:          CMP     #31222,%0       ;IS HIGH ORDER = 31222
8273  033612  001401                                BEQ     12$
8274  033614  104000                                EMT                     ;HIGH ORDER IS WRONG
8275  033616  022701  026100          12$:          CMP     #26100,%0!1     ;IS LOW ORDER = 26100
8276  033622  001401                                BEQ     13$
8277  033624  104000                                EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
8278  033626                          13$:
8279  033626  005215                                INC     (R5)
8280
8281
8282                                  ;*****************************************************************
8283                                  ;TEST:234       MUL     -1 * #1 = -1 -1         PS = 10
8284                                  ;*****************************************************************
8285
8286  033630                          TST234:
8287  033630  012701  177777                        MOV     #-1,%1          ;LOAD MULTIPLICAND WITH -1
8288  033634  070127  000001                        MUL     #1,%1           ;MULTIPLY -1 * #1
8289  033640  106737  025416                        MFPS    @#PSWORD        ;SAVE PS
8290  033644  122737  000010  025416                CMPB    #10,@#PSWORD    ;IS PS = 10
8291  033652  001401                                BEQ     11$
8292  033654  104000                                EMT                     ;PS IS WRONG
8293  033656  022701  177777          11$:          CMP     #-1,%1          ;IS HIGH ORDER = -1
8294  033662  001401                                BEQ     12$
8295  033664  104000                                EMT                     ;HIGH ORDER IS WRONG
8296  033666  022701  177777          12$:          CMP     #-1,%1!1        ;IS LOW ORDER = -1
```

```
                                        BEQ     13$
                                        EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
                                13$:
                                        INC     (R5)


                                ;*******************************************************************
                                ;TEST:235       MUL     -1 * #0 = 0 0           PS = 4
                                ;*******************************************************************

                                TST235:
                                        MOV     #-1,%3          ;LOAD MULTIPLICAND WITH -1
                                        MUL     #0,%3           ;MULTIPLY -1 * #0
                                        MFPS    @#PSWORD        ;SAVE PS
                                        CMPB    #4,@#PSWORD     ;IS PS = 4
                                        BEQ     11$
                                        EMT                     ;PS IS WRONG
                                11$:    CMP     #0,%3           ;IS HIGH ORDER = 0
                                        BEQ     12$
                                        EMT                     ;HIGH ORDER IS WRONG
                                12$:    CMP     #0,%3!1         ;IS LOW ORDER = 0
                                        BEQ     13$
                                        EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
                                13$:
                                        INC     (R5)


                                ;*******************************************************************
                                ;TEST:236       MUL     77777 * #100000 = 100000 100000         PS = 11
                                ;*******************************************************************

                                TST236:
                                        MOV     R5,R1           ;SAVE R5
                                        MOV     #77777,%5       ;LOAD MULTIPLICAND WITH 77777
                                        MUL     #100000,%5      ;MULTIPLY 77777 * #100000
                                        MFPS    @#PSWORD        ;SAVE PS
                                        CMPB    #11,@#PSWORD    ;IS PS = 11
                                        BEQ     11$
                                        EMT                     ;PS IS WRONG
                                11$:    CMP     #100000,%5      ;IS HIGH ORDER = 100000
                                        BEQ     12$
                                        EMT                     ;HIGH ORDER IS WRONG
                                12$:    CMP     #100000,%5!1    ;IS LOW ORDER = 100000
                                        BEQ     13$
                                        EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
                                13$:
                                        MOV     R1,R5           ;RESTORE R5
                                        INC     (R5)


                                ;*******************************************************************
                                ;TEST:237       MUL     -1 * #77777 = 100001 100001         PS = 10
                                ;*******************************************************************

                                TST237:
                                        MOV     #-1,%1          ;LOAD MULTIPLICAND WITH -1
```

```
 8353  034030  070127  077777            MUL     #77777,%1       ;MULTIPLY -1 * #77777
 8354  034034  106737  025416            MFPS    @#PSWORD        ;SAVE PS
 8355  034040  122737  000010  025416    CMPB    #10,@#PSWORD    ;IS PS = 10
 8356  034046  001401                    BEQ     11$
 8357  034050  104000                    EMT                     ;PS IS WRONG
 8358  034052  022701  100001    11$:    CMP     #100001,%1      ;IS HIGH ORDER = 100001
 8359  034056  001401                    BEQ     12$
 8360  034060  104000                    EMT                     ;HIGH ORDER IS WRONG
 8361  034062  022701  100001    12$:    CMP     #100001,%1!1    ;IS LOW ORDER = 100001
 8362  034066  001401                    BEQ     13$
 8363  034070  104000                    EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8364  034072                    13$:
 8365  034072  005215                    INC     (R5)
 8366
 8367
 8368                            ;*************************************************************************
 8369                            ;TEST:240       MUL       77777 * #77777 = 1 1        PS = 1
 8370                            ;*************************************************************************
 8371
 8372  034074                    TST240:
 8373  034074  012703  077777            MOV     #77777,%3       ;LOAD MULTIPLICAND WITH 77777
 8374  034100  070327  077777            MUL     #77777,%3       ;MULTIPLY 77777 * #77777
 8375  034104  106737  025416            MFPS    @#PSWORD        ;SAVE PS
 8376  034110  122737  000001  025416    CMPB    #1,@#PSWORD     ;IS PS = 1
 8377  034116  001401                    BEQ     11$
 8378  034120  104000                    EMT                     ;PS IS WRONG
 8379  034122  022703  000001    11$:    CMP     #1,%3           ;IS HIGH ORDER = 1
 8380  034126  001401                    BEQ     12$
 8381  034130  104000                    EMT                     ;HIGH ORDER IS WRONG
 8382  034132  022703  000001    12$:    CMP     #1,%3!1         ;IS LOW ORDER = 1
 8383  034136  001401                    BEQ     13$
 8384  034140  104000                    EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8385  034142                    13$:
 8386  034142  005215                    INC     (R5)
 8387
 8388
 8389                            ;*********** *************************************************************
 8390                            ;TEST:241       MUL       2 * #2 = 4 4        PS = 0
 8391                            ;*************************************************************************
 8392
 8393  034144                    TST241:
 8394  034144  010501                    MOV     R5,R1           ;SAVE R5
 8395  034146  012705  000002            MOV     #2,%5           ;LOAD MULTIPLICAND WITH 2
 8396  034152  070527  000002            MUL     #2,%5           ;MULTIPLY 2 * #2
 8397  034156  106737  025416            MFPS    @#PSWORD        ;SAVE PS
 8398  034162  122737  000000  025416    CMPB    #0,@#PSWORD     ;IS PS = 0
 8399  034170  001401                    BEQ     11$
 8400  034172  104000                    EMT                     ;PS IS WRONG
 8401  034174  022705  000004    11$:    CMP     #4,%5           ;IS HIGH ORDER = 4
 8402  034200  001401                    BEQ     12$
 8403  034202  104000                    EMT                     ;HIGH ORDER IS WRONG
 8404  034204  022705  000004    12$:    CMP     #4,%5!1         ;IS LOW ORDER = 4
 8405  034210  001401                    BEQ     13$
 8406  034212  104000                    EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8407  034214                    13$:
 8408  034214  010105                    MOV     R1,R5           ;RESTORE R5
```

```
8409  034216  005215                          INC     (R5)
8410
8411
8412  034220  012702  040000                  MOV     #40000,%2
8413  034224  012703  025444                  MOV     #S5,%3
8414  034230  012704  025446                  MOV     #S6,%4
8415
8416                                  ;*****************************************************************
8417                                  ;TEST:242       MUL     125252 * S5 = 165252 100000     PS = 11
8418                                  ;*****************************************************************
8419
8420  034234                          TST242:
8421  034234  012700  125252                  MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
8422  034240  070067  171200                  MUL     S5,%0           ;MULTIPLY 125252 * S5
8423  034244  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
8424  034250  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS PS = 11
8425  034256  001401                          BEQ     11$
8426  034260  104000                          EMT                     ;PS IS WRONG
8427  034262  022700  165252          11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
8428  034266  001401                          BEQ     12$
8429  034270  104000                          EMT                     ;HIGH ORDER IS WRONG
8430  034272  022701  100000          12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
8431  034276  001401                          BEQ     13$
8432  034300  104000                          EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
8433  034302                          13$:
8434  034302  005215                          INC     (R5)
8435
8436
8437                                  ;*****************************************************************
8438                                  ;TEST:243       MUL     125252 * @S6 = 165252 100000     PS = 11
8439                                  ;*****************************************************************
8440
8441  034304                          TST243:
8442  034304  012700  125252                  MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
8443  034310  070077  171132                  MUL     @S6,%0          ;MULTIPLY 125252 * @S6
8444  034314  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
8445  034320  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS PS = 11
8446  034326  001401                          BEQ     11$
8447  034330  104000                          EMT                     ;PS IS WRONG
8448  034332  022700  165252          11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
8449  034336  001401                          BEQ     12$
8450  034340  104000                          EMT                     ;HIGH ORDER IS WRONG
8451  034342  022701  100000          12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
8452  034346  001401                          BEQ     13$
8453  034350  104000                          EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
8454  034352                          13$:
8455  034352  005215                          INC     (R5)
8456
8457
8458                                  ;*****************************************************************
8459                                  ;TEST:244       MUL     125252 * @#S5 = 165252 100000     PS = 11
8460                                  ;*****************************************************************
8461
8462  034354                          TST244:
8463  034354  012700  125252                  MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
8464  034360  070037  025444                  MUL     @#S5,%0         ;MULTIPLY 125252 * @#S5
```

```
 8465  034364  106737  025416              MFPS    @#PSWORD        ;SAVE PS
 8466  034370  122737  000011  025416      CMPB    #11,@#PSWORD    ;IS PS = 11
 8467  034376  001401                      BEQ     11$
 8468  034400  104000                      EMT                     ;PS IS WRONG
 8469  034402  022700  165252      11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
 8470  034406  001401                      BEQ     12$
 8471  034410  104000                      EMT                     ;HIGH ORDER IS WRONG
 8472  034412  022701  100000      12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
 8473  034416  001401                      BEQ     13$
 8474  034420  104000                      EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8475  034422                      13$:
 8476  034422  005215                      INC     (R5)
 8477
 8478
 8479                                      ;*************************************************************************
 8480                                      ;TEST:245       MUL     125252 * %2 = 165252 100000     PS = 11
 8481                                      ;*************************************************************************
 8482
 8483  034424                      TST245:
 8484  034424  012700  125252              MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
 8485  034430  070002                      MUL     %2,%0           ;MULTIPLY 125252 * %2
 8486  034432  106737  025416              MFPS    @#PSWORD        ;SAVE PS
 8487  034436  122737  000011  025416      CMPB    #11,@#PSWORD    ;IS PS = 11
 8488  034444  001401                      BEQ     11$
 8489  034446  104000                      EMT                     ;PS IS WRONG
 8490  034450  022700  165252      11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
 8491  034454  001401                      BEQ     12$
 8492  034456  104000                      EMT                     ;HIGH ORDER IS WRONG
 8493  034460  022701  100000      12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
 8494  034464  001401                      BEQ     13$
 8495  034466  104000                      EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8496  034470                      13$:
 8497  034470  005215                      INC     (R5)
 8498
 8499
 8500                                      ;*************************************************************************
 8501                                      ;TEST:246       MUL     125252 * (3)+ = 165252 100000     PS = 11
 8502                                      ;*************************************************************************
 8503
 8504  034472                      TST246:
 8505  034472  012700  125252              MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
 8506  034476  070023                      MUL     (3)+,%0         ;MULTIPLY 125252 * (3)+
 8507  034500  106737  025416              MFPS    @#PSWORD        ;SAVE PS
 8508  034504  122737  000011  025416      CMPB    #11,@#PSWORD    ;IS PS = 11
 8509  034512  001401                      BEQ     11$
 8510  034514  104000                      EMT                     ;PS IS WRONG
 8511  034516  022700  165252      11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
 8512  034522  001401                      BEQ     12$
 8513  034524  104000                      EMT                     ;HIGH ORDER IS WRONG
 8514  034526  022701  100000      12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
 8515  034532  001401                      BEQ     13$
 8516  034534  104000                      EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8517  034536                      13$:
 8518  034536  005215                      INC     (R5)
 8519
 8520
```

```
                                       ;*****************************************************************
                                       ;TEST:247        MUL      125252 * -(3) = 165252 100000       PS = 11
                                       ;*****************************************************************

034540                                 TST247:
034540  012700  125252                         MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
034544  070043                                 MUL     -(3),%0         ;MULTIPLY 125252 * -(3)
034546  106737  025416                         MFPS    @#PSWORD        ;SAVE PS
034552  122737  000011  025416                 CMPB    #11,@#PSWORD    ;IS PS = 11
034560  001401                                 BEQ     11$
034562  104000                                 EMT                     ;PS IS WRONG
034564  022700  165252                 11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
034570  001401                                 BEQ     12$
034572  104000                                 EMT                     ;HIGH ORDER IS WRONG
034574  022701  100000                 12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
034600  001401                                 BEQ     13$
034602  104000                                 EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
034604                                 13$:
034604  005215                                 INC     (R5)


                                       ;*****************************************************************
                                       ;TEST:250        MUL      125252 * 2(4) = 165252 100000       PS = 11
                                       ;*****************************************************************

034606                                 TST250:
034606  012700  125252                         MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
034612  070064  000002                         MUL     2(4),%0         ;MULTIPLY 125252 * 2(4)
034616  106737  025416                         MFPS    @#PSWORD        ;SAVE PS
034622  122737  000011  025416                 CMPB    #11,@#PSWORD    ;IS PS = 11
034630  001401                                 BEQ     11$
034632  104000                                 EMT                     ;PS IS WRONG
034634  022700  165252                 11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
034640  001401                                 BEQ     12$
034642  104000                                 EMT                     ;HIGH ORDER IS WRONG
034644  022701  100000                 12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
034650  001401                                 BEQ     13$
034652  104000                                 EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
034654                                 13$:
034654  005215                                 INC     (R5)


                                       ;*****************************************************************
                                       ;TEST:251        MUL      125252 * @(4) = 165252 100000       PS = 11
                                       ;*****************************************************************

034656                                 TST251:
034656  012700  125252                         MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
034662  070074  000000                         MUL     @(4),%0         ;MULTIPLY 125252 * @(4)
034666  106737  025416                         MFPS    @#PSWORD        ;SAVE PS
034672  122737  000011  025416                 CMPB    #11,@#PSWORD    ;IS PS = 11
034700  001401                                 BEQ     11$
034702  104000                                 EMT                     ;PS IS WRONG
034704  022700  165252                 11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
034710  001401                                 BEQ     12$
034712  104000                                 EMT                     ;HIGH ORDER IS WRONG
```

```
 8577  034714  022701  100000          12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
 8578  034720  001401                          BEQ     13$
 8579  034722  104000                          EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8580  034724                          13$:
 8581  034724  005215                          INC     (R5)
 8582
 8583
 8584                                  ;*************************************************************************
 8585                                  ;TEST:252       MUL     125252 * @(4)+ = 165252 100000          PS = 11
 8586                                  ;*************************************************************************
 8587
 8588  034726                          TST252:
 8589  034726  012700  125252                  MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
 8590  034732  070034                          MUL     @(4)+,%0        ;MULTIPLY 125252 * @(4)+
 8591  034734  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 8592  034740  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS PS = 11
 8593  034746  001401                          BEQ     11$
 8594  034750  104000                          EMT                     ;PS IS WRONG
 8595  034752  022700  165252          11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
 8596  034756  001401                          BEQ     12$
 8597  034760  104000                          EMT                     ;HIGH ORDER IS WRONG
 8598  034762  022701  100000          12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
 8599  034766  001401                          BEQ     13$
 8600  034770  104000                          EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8601  034772                          13$:
 8602  034772  005215                          INC     (R5)
 8603
 8604
 8605                                  ;*************************************************************************
 8606                                  ;TEST:253       MUL     125252 * @-(4) = 165252 100000          PS = 11
 8607                                  ;*************************************************************************
 8608
 8609  034774                          TST253:
 8610  034774  012700  125252                  MOV     #125252,%0      ;LOAD MULTIPLICAND WITH 125252
 8611  035000  070054                          MUL     @-(4),%0        ;MULTIPLY 125252 * @-(4)
 8612  035002  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 8613  035006  122737  000011  025416          CMPB    #11,@#PSWORD    ;IS PS = 11
 8614  035014  001401                          BEQ     11$
 8615  035016  104000                          EMT                     ;PS IS WRONG
 8616  035020  022700  165252          11$:    CMP     #165252,%0      ;IS HIGH ORDER = 165252
 8617  035024  001401                          BEQ     12$
 8618  035026  104000                          EMT                     ;HIGH ORDER IS WRONG
 8619  035030  022701  100000          12$:    CMP     #100000,%0!1    ;IS LOW ORDER = 100000
 8620  035034  001401                          BEQ     13$
 8621  035036  104000                          EMT                     ;LOW ORDER IS WRONG OR WRONG SEQUENCE
 8622  035040                          13$:
 8623  035040  005215                          INC     (R5)
 8624
 8625
```

```
                                        ;*********************************
                                        ;     DIV INSTRUCTION TESTS
                                        ;*********************************



                                        ;*****************************************************************
                                        ;TEST:254      DIV     0 4 / #2 = 2       REM = 0      PS = 0
                                        ;*****************************************************************

035042                                  TST254:
035042  012700  000000                          MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
035046  012701  000004                          MOV     #4,%0+1         ;LOAD LOW ORDER WITH 4
035052  071027  000002                          DIV     #2,%0           ;DIVIDE BY #2
035056  106737  025416                          MFPS    @#PSWORD        ;SAVE PS
035062  122737  000000  025416                  CMPB    #0,@#PSWORD     ;IS PS = 0
035070  001401                                  BEQ     11$
035072  104000                                  EMT                     ;PS IS WRONG
035074  022700  000002          11$:    CMP     #2,%0           ;IS QUOTIENT = 2
035100  001401                                  BEQ     12$
035102  104000                                  EMT                     ;QUOTIENT IS WRONG
035104  022701  000000          12$:    CMP     #0,%0+1         ;IS REMAINDER = 0
035110  001401                                  BEQ     13$
035112  104000                                  EMT                     ;WRONG REMAINDER
035114                          13$:
035114  005215                                  INC     (R5)

                                        ;*****************************************************************
                                        ;TEST:255      DIV     -1 -9. / #3 = -3       REM = 0      PS = 10
                                        ;*****************************************************************

035116                                  TST255:
035116  012702  177777                          MOV     #-1,%2          ;LOAD HIGH ORDER WITH -1
035122  012703  177767                          MOV     #-9.,%2+1       ;LOAD LOW ORDER WITH -9.
035126  071227  000003                          DIV     #3,%2           ;DIVIDE BY #3
035132  106737  025416                          MFPS    @#PSWORD        ;SAVE PS
035136  122737  000010  025416                  CMPB    #10,@#PSWORD    ;IS PS = 10
035144  001401                                  BEQ     11$
035146  104000                                  EMT                     ;PS IS WRONG
035150  022702  177775          11$:    CMP     #-3,%2          ;IS QUOTIENT = -3
035154  001401                                  BEQ     12$
035156  104000                                  EMT                     ;QUOTIENT IS WRONG
035160  022703  000000          12$:    CMP     #0,%2+1         ;IS REMAINDER = 0
035164  001401                                  BEQ     13$
035166  104000                                  EMT                     ;WRONG REMAINDER
035170                          13$:
035170  005215                                  INC     (R5)

                                        ;*****************************************************************
                                        ;TEST:256      DIV     0 9. / #2 = 4       REM = 1      PS = 0
                                        ;*****************************************************************

035172                                  TST256:
035172  010501                                  MOV     R5,R1           ;SAVE R5
035174  012704  000000                          MOV     #0,%4           ;LOAD HIGH ORDER WITH 0
035200  012705  000011                          MOV     #9.,%4+1        ;LOAD LOW ORDER WITH 9.
```

```
 8682  035204  071427  000002                 DIV     #2,%4           ;DIVIDE BY #2
 8683  035210  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
 8684  035214  122737  000000  025416         CMPB    #0,@#PSWORD     ;IS PS = 0
 8685  035222  001401                         BEQ     11$
 8686  035224  104000                         EMT                     ;PS IS WRONG
 8687  035226  022704  000004         11$:    CMP     #4,%4           ;IS QUOTIENT = 4
 8688  035232  001401                         BEQ     12$
 8689  035234  104000                         EMT                     ;QUOTIENT IS WRONG
 8690  035236  022705  000001         12$:    CMP     #1,%4+1         ;IS REMAINDER = 1
 8691  035242  001401                         BEQ     13$
 8692  035244  104000                         EMT                     ;WRONG REMAINDER
 8693  035246                         13$:
 8694  035246  010105                         MOV     R1,R5           ;RESTORE R5
 8695  035250  005215                         INC     (R5)
 8696
 8697                                 ;*********************************************************************
 8698                                 ;TEST:257      DIV     -1 -9. / #2 = -4       REM = -1      PS = 10
 8699                                 ;*********************************************************************
 8700
 8701  035252                         TST257:
 8702  035252  012700  177777                 MOV     #-1,%0          ;LOAD HIGH ORDER WITH -1
 8703  035256  012701  177767                 MOV     #-9.,%0+1       ;LOAD LOW ORDER WITH -9.
 8704  035262  071027  000002                 DIV     #2,%0           ;DIVIDE BY #2
 8705  035266  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
 8706  035272  122737  000010  025416         CMPB    #10,@#PSWORD    ;IS PS = 10
 8707  035300  001401                         BEQ     11$
 8708  035302  104000                         EMT                     ;PS IS WRONG
 8709  035304  022700  177774         11$:    CMP     #-4,%0          ;IS QUOTIENT = -4
 8710  035310  001401                         BEQ     12$
 8711  035312  104000                         EMT                     ;QUOTIENT IS WRONG
 8712  035314  022701  177777         12$:    CMP     #-1,%0+1        ;IS REMAINDER = -1
 8713  035320  001401                         BEQ     13$
 8714  035322  104000                         EMT                     ;WRONG REMAINDER
 8715  035324                         13$:
 8716  035324  005215                         INC     (R5)
 8717
 8718                                 ;*********************************************************************
 8719                                 ;TEST:260      DIV     0 2 / #-3 = 0       REM = 2       PS = 4
 8720                                 ;*********************************************************************
 8721
 8722  035326                         TST260:
 8723  035326  012702  000000                 MOV     #0,%2           ;LOAD HIGH ORDER WITH 0
 8724  035332  012703  000002                 MOV     #2,%2+1         ;LOAD LOW ORDER WITH 2
 8725  035336  071227  177775                 DIV     #-3,%2          ;DIVIDE BY #-3
 8726  035342  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
 8727  035346  122737  000004  025416         CMPB    #4,@#PSWORD     ;IS PS = 4
 8728  035354  001401                         BEQ     11$
 8729  035356  104000                         EMT                     ;PS IS WRONG
 8730  035360  022702  000000         11$:    CMP     #0,%2           ;IS QUOTIENT = 0
 8731  035364  001401                         BEQ     12$
 8732  035366  104000                         EMT                     ;QUOTIENT IS WRONG
 8733  035370  022703  000002         12$:    CMP     #2,%2+1         ;IS REMAINDER = 2
 8734  035374  001401                         BEQ     13$
 8735  035376  104000                         EMT                     ;WRONG REMAINDER
 8736  035400                         13$:
 8737  035400  005215                         INC     (R5)
```

```
                                ;*****************************************************************
                                ;TEST:261      DIV     -1 -2 / #3 = 0       REM = -2      PS = 4
                                ;*****************************************************************

035402                          TST261:
035402  010501                        MOV     R5,R1           ;SAVE R5
035404  012704  177777                MOV     #-1,%4          ;LOAD HIGH ORDER WITH -1
035410  012705  177776                MOV     #-2,%4+1        ;LOAD LOW ORDER WITH -2
035414  071427  000003                DIV     #3,%4           ;DIVIDE BY #3
035420  106737  025416                MFPS    @#PSWORD        ;SAVE PS
035424  122737  000004  025416        CMPB    #4,@#PSWORD     ;IS PS = 4
035432  001401                        BEQ     11$
035434  104000                        EMT                     ;PS IS WRONG
035436  022704  000000        11$:    CMP     #0,%4           ;IS QUOTIENT = 0
035442  001401                        BEQ     12$
035444  104000                        EMT                     ;QUOTIENT IS WRONG
035446  022705  177776        12$:    CMP     #-2,%4+1        ;IS REMAINDER = -2
035452  001401                        BEQ     13$
035454  104000                        EMT                     ;WRONG REMAINDER
035456                          13$:
035456  010105                        MOV     R1,R5           ;RESTORE R5
035460  005215                        INC     (R5)

                                ;*****************************************************************
                                ;TEST:262      DIV     -1 -1 / #1 = -1       REM = 0       PS = 10
                                ;*****************************************************************

035462                          TST262:
035462  012700  177777                MOV     #-1,%0          ;LOAD HIGH ORDER WITH -1
035466  012701  177777                MOV     #-1,%0+1        ;LOAD LOW ORDER WITH -1
035472  071027  000001                DIV     #1,%0           ;DIVIDE BY #1
035476  106737  025416                MFPS    @#PSWORD        ;SAVE PS
035502  122737  000010  025416        CMPB    #10,@#PSWORD    ;IS PS = 10
035510  001401                        BEQ     11$
035512  104000                        EMT                     ;PS IS WRONG
035514  022700  177777        11$:    CMP     #-1,%0          ;IS QUOTIENT = -1
035520  001401                        BEQ     12$
035522  104000                        EMT                     ;QUOTIENT IS WRONG
035524  022701  000000        12$:    CMP     #0,%0+1         ;IS REMAINDER = 0
035530  001401                        BEQ     13$
035532  104000                        EMT                     ;WRONG REMAINDER
035534                          13$:
035534  005215                        INC     (R5)

                                ;*****************************************************************
                                ;TEST:263      DIV     0 0 / #1 = 0       REM = 0       PS = 4
                                ;*****************************************************************

035536                          TST263:
035536  012700  000000                MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
035542  012701  000000                MOV     #0,%0+1         ;LOAD LOW ORDER WITH 0
035546  071027  000001                DIV     #1,%0           ;DIVIDE BY #1
035552  106737  025416                MFPS    @#PSWORD        ;SAVE PS
035556  122737  000004  025416        CMPB    #4,@#PSWORD     ;IS PS = 4
035564  001401                        BEQ     11$
```

```
8794  035566  104000                  EMT                     ;PS IS WRONG
8795  035570  022700  000000  11$:    CMP     #0,%0           ;IS QUOTIENT = 0
8796  035574  001401                  BEQ     12$
8797  035576  104000                  EMT                     ;QUOTIENT IS WRONG
8798  035600  022701  000000  12$:    CMP     #0,%0+1         ;IS REMAINDER = 0
8799  035604  001401                  BEQ     13$
8800  035606  104000                  EMT                     ;WRONG REMAINDER
8801  035610                  13$:
8802  035610  005215                  INC     (R5)
8803
8804                          ;*****************************************************************
8805                          ;TEST:264      DIV     -1 125252 / #2 = 152525       REM = 0      PS = 10
8806                          ;*****************************************************************
8807
8808  035612                  TST264:
8809  035612  012702  177777          MOV     #-1,%2          ;LOAD HIGH ORDER WITH -1
8810  035616  012703  125252          MOV     #125252,%2+1    ;LOAD LOW ORDER WITH 125252
8811  035622  071227  000002          DIV     #2,%2           ;DIVIDE BY #2
8812  035626  106737  025416          MFPS    @#PSWORD        ;SAVE PS
8813  035632  122737  000010  025416  CMPB    #10,@#PSWORD    ;IS PS = 10
8814  035640  001401                  BEQ     11$
8815  035642  104000                  EMT                     ;PS IS WRONG
8816  035644  022702  152525  11$:    CMP     #152525,%2      ;IS QUOTIENT = 152525
8817  035650  001401                  BEQ     12$
8818  035652  104000                  EMT                     ;QUOTIENT IS WRONG
8819  035654  022703  000000  12$:    CMP     #0,%2+1         ;IS REMAINDER = 0
8820  035660  001401                  BEQ     13$
8821  035662  104000                  EMT                     ;WRONG REMAINDER
8822  035664                  13$:
8823  035664  005215                  INC     (R5)
8824
8825                          ;*****************************************************************
8826                          ;TEST:265      DIV     -1 -1 / #-1 = 1       REM = 0      PS = 0
8827                          ;*****************************************************************
8828
8829  035666                  TST265:
8830  035666  010501                  MOV     R5,R1           ;SAVE R5
8831  035670  012704  177777          MOV     #-1,%4          ;LOAD HIGH ORDER WITH -1
8832  035674  012705  177777          MOV     #-1,%4+1        ;LOAD LOW ORDER WITH -1
8833  035700  071427  177777          DIV     #-1,%4          ;DIVIDE BY #-1
8834  035704  106737  025416          MFPS    @#PSWORD        ;SAVE PS
8835  035710  122737  000000  025416  CMPB    #0,@#PSWORD     ;IS PS = 0
8836  035716  001401                  BEQ     11$
8837  035720  104000                  EMT                     ;PS IS WRONG
8838  035722  022704  000001  11$:    CMP     #1,%4           ;IS QUOTIENT = 1
8839  035726  001401                  BEQ     12$
8840  035730  104000                  EMT                     ;QUOTIENT IS WRONG
8841  035732  022705  000000  12$:    CMP     #0,%4+1         ;IS REMAINDER = 0
8842  035736  001401                  BEQ     13$
8843  035740  104000                  EMT                     ;WRONG REMAINDER
8844  035742                  13$:
8845  035742  010105                  MOV     R1,R5           ;RESTORE R5
8846  035744  005215                  INC     (R5)
8847
8848                          ;*****************************************************************
8849                          ;TEST:266      DIV     25253 1 / #125252 = 100000      REM = 1      PS = 10
```

```
8850                                    ;*****************************************************************
8851
8852  035746                            TST266:
8853  035746  012700  025253                    MOV     #25253,%0       ;LOAD HIGH ORDER WITH 25253
8854  035752  012701  000001                    MOV     #1,%0+1         ;LOAD LOW ORDER WITH 1
8855  035756  071027  125252                    DIV     #125252,%0      ;DIVIDE BY #125252
8856  035762  106737  025416                    MFPS    @#PSWORD        ;SAVE PS
8857  035766  122737  000010  025416            CMPB    #10,@#PSWORD    ;IS PS = 10
8858  035774  001401                            BEQ     11$
8859  035776  104000                            EMT                     ;PS IS WRONG
8860  036000  022700  100000            11$:    CMP     #100000,%0      ;IS QUOTIENT = 100000
8861  036004  001401                            BEQ     12$
8862  036006  104000                            EMT                     ;QUOTIENT IS WRONG
8863  036010  022701  000001            12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
8864  036014  001401                            BEQ     13$
8865  036016  104000                            EMT                     ;WRONG REMAINDER
8866  036020                            13$:
8867  036020  005215                            INC     (R5)
8868
8869                                    ;*****************************************************************
8870                                    ;TEST:267       DIV     37777 77777 / #77777 = 77777       REM = 77776      PS = 0
8871                                    ;*****************************************************************
8872
8873  036022                            TST267:
8874  036022  012702  037777                    MOV     #37777,%2       ;LOAD HIGH ORDER WITH 37777
8875  036026  012703  077777                    MOV     #77777,%2+1     ;LOAD LOW ORDER WITH 77777
8876  036032  071227  077777                    DIV     #77777,%2       ;DIVIDE BY #77777
8877  036036  106737  025416                    MFPS    @#PSWORD        ;SAVE PS
8878  036042  122737  000000  025416            CMPB    #0,@#PSWORD     ;IS PS = 0
8879  036050  001401                            BEQ     11$
8880  036052  104000                            EMT                     ;PS IS WRONG
8881  036054  022702  077777            11$:    CMP     #77777,%2       ;IS QUOTIENT = 77777
8832  036060  001401                            BEQ     12$
8883  036062  104000                            EMT                     ;QUOTIENT IS WRONG
8884  036064  022703  077776            12$:    CMP     #77776,%2+1     ;IS REMAINDER = 77776
8885  036070  001401                            BEQ     13$
8886  036072  104000                            EMT                     ;WRONG REMAINDER
8887  036074                            13$:
8888  036074  005215                            INC     (R5)
8889
8890                                    ;*****************************************************************
8891                                    ;TEST:270       DIV     0 100000 / #2 = 40000       REM = 0      PS = 0
8892                                    ;*****************************************************************
8893
8894  036076                            TST270:
8895  036076  010501                            MOV     R5,R1           ;SAVE R5
8896  036100  012704  000000                    MOV     #0,%4           ;LOAD HIGH ORDER WITH 0
8897  036104  012705  100000                    MOV     #100000,%4+1    ;LOAD LOW ORDER WITH 100000
8898  036110  071427  000002                    DIV     #2,%4           ;DIVIDE BY #2
8899  036114  106737  025416                    MFPS    @#PSWORD        ;SAVE PS
8900  036120  122737  000000  025416            CMPB    #0,@#PSWORD     ;IS PS = 0
8901  036126  001401                            BEQ     11$
8902  036130  104000                            EMT                     ;PS IS WRONG
8903  036132  022704  040000            11$:    CMP     #40000,%4       ;IS QUOTIENT = 40000
8904  036136  001401                            BEQ     12$
8905  036140  104000                            EMT                     ;QUOTIENT IS WRONG
```

```
8906  036142  022705  000000          12$:    CMP     #0,%4+1         ;IS REMAINDER = 0
8907  036146  001401                          BEQ     13$
8908  036150  104000                          EMT                     ;WRONG REMAINDER
8909  036152                          13$:
8910  036152  010105                          MOV     R1,R5           ;RESTORE R5
8911  036154  005215                          INC     (R5)
8912
8913                                  ;*****************************************************************
8914                                  ;TEST:271       DIV     177777 77777 / #177776 = 40000      REM = 177777      PS = 0
8915                                  ;*****************************************************************
8916
8917  036156                          TST271:
8918  036156  012700  177777                 MOV     #177777,%0      ;LOAD HIGH ORDER WITH 177777
8919  036162  012701  077777                 MOV     #77777,%0+1     ;LOAD LOW ORDER WITH 77777
3920  036166  071027  177776                 DIV     #177776,%0      ;DIVIDE BY #177776
8921  036172  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
8922  036176  122737  000000  025416         CMPB    #0,@#PSWORD     ;IS PS = 0
8923  036204  001401                          BEQ     11$
8924  036206  104000                          EMT                     ;PS IS WRONG
8925  036210  022700  040000          11$:    CMP     #40000,%0       ;IS QUOTIENT = 40000
8926  036214  001401                          BEQ     12$
8927  036216  104000                          EMT                     ;QUOTIENT IS WRONG
8928  036220  022701  177777          12$:    CMP     #177777,%0+1    ;IS REMAINDER = 177777
8929  036224  001401                          BEQ     13$
8930  036226  104000                          EMT                     ;WRONG REMAINDER
8931  036230                          13$:
8932  036230  005215                          INC     (R5)
8933
8934                                  ;*****************************************************************
8935                                  ;TEST:272       DIV     0 52525 / #52525 = 1        REM = 0       PS = 0
8936                                  ;*****************************************************************
8937
8938  036232                          TST272:
8939  036232  012702  000000                 MOV     #0,%2           ;LOAD HIGH ORDER WITH 0
8940  036236  012703  052525                 MOV     #52525,%2+1     ;LOAD LOW ORDER WITH 52525
8941  036242  071227  052525                 DIV     #52525,%2       ;DIVIDE BY #52525
8942  036246  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
8943  036252  122737  000000  025416         CMPB    #0,@#PSWORD     ;IS PS = 0
8944  036260  001401                          BEQ     11$
8945  036262  104000                          EMT                     ;PS IS WRONG
8946  036264  022702  000001          11$:    CMP     #1,%2           ;IS QUOTIENT = 1
8947  036270  001401                          BEQ     12$
8948  036272  104000                          EMT                     ;QUOTIENT IS WRONG
8949  036274  022703  000000          12$:    CMP     #0,%2+1         ;IS REMAINDER = 0
8950  036300  001401                          BEQ     13$
8951  036302  104000                          EMT                     ;WRONG REMAINDER
8952  036304                          13$:
8953  036304  005215                          INC     (R5)
8954
8955                                  ;*****************************************************************
8956                                  ;TEST:273       DIV     0 77777 / #0 = DUMMY        REM = DUMMY       PS = 3
8957                                  ;*****************************************************************
8958
8959  036306                          TST273:
8960  036306  010501                          MOV     R5,R1           ;SAVE R5
8961  036310  012704  000000                 MOV     #0,%4           ;LOAD HIGH ORDER WITH 0
```

```
 8962  036314  012705  077777                  MOV     #77777,%4+1     ;LOAD LOW ORDER WITH 77777
 8963  036320  071427  000000                  DIV     #0,%4           ;DIVIDE BY #0
 8964  036324  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 8965  036330  042737  000014  025416          BIC     #14,@#PSWORD
 8966  036336  122737  000003  025416          CMPB    #3,@#PSWORD     ;IS PS = 3
 8967  036344  001401                          BEQ     13$
 8968  036346  104000                          EMT                     ;PS IS WRONG
 8969  036350                              13$:
 8970  036350  010105                          MOV     R1,R5           ;RESTORE R5
 8971  036352  005215                          INC     (R5)
 8972
 8973                                      ;*************************************************************************
 8974                                      ;TEST:274      DIV     77777 177777 / #2 = DUMMY       REM = DUMMY      PS = 2
 8975                                      ;*************************************************************************
 8976
 8977  036354                              TST274:
 8978  036354  012700  077777                  MOV     #77777,%0       ;LOAD HIGH ORDER WITH 77777
 8979  036360  012701  177777                  MOV     #177777,%0+1    ;LOAD LOW ORDER WITH 177777
 8980  036364  071027  000002                  DIV     #2,%0           ;DIVIDE BY #2
 8981  036370  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 8982  036374  042737  000014  025416          BIC     #14,@#PSWORD
 8983  036402  122737  000002  025416          CMPB    #2,@#PSWORD     ;IS PS = 2
 8984  036410  001401                          BEQ     13$
 8985  036412  104000                          EMT                     ;PS IS WRONG
 8986  036414                              13$:
 8987  036414  005215                          INC     (R5)
 8988
 8989  036416  012702  000002                  MOV     #2,%2
 8990  036422  012703  025454                  MOV     #S9,%3
 8991  036426  012704  025456                  MOV     #S10,%4
 8992
 8993                                      ;*************************************************************************
 8994                                      ;TEST:275      DIV     0 52525 / S9 = 25252        REM = 1      PS = 0
 8995                                      ;*************************************************************************
 8996
 8997  036432                              TST275:
 8998  036432  012700  000000                  MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 8999  036436  012701  052525                  MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9000  036442  071067  167006                  DIV     S9,%0           ;DIVIDE BY S9
 9001  036446  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 9002  036452  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS PS = 0
 9003  036460  001401                          BEQ     11$
 9004  036462  104000                          EMT                     ;PS IS WRONG
 9005  036464  022700  025252              11$:CMP     #25252,%0       ;IS QUOTIENT = 25252
 9006  036470  001401                          BEQ     12$
 9007  036472  104000                          EMT                     ;QUOTIENT IS WRONG
 9008  036474  022701  000001              12$:CMP     #1,%0+1         ;IS REMAINDER = 1
 9009  036500  001401                          BEQ     13$
 9010  036502  104000                          EMT                     ;WRONG REMAINDER
 9011  036504                              13$:
 9012  036504  005215                          INC     (R5)
 9013
 9014                                      ;*************************************************************************
 9015                                      ;TEST:276      DIV     0 52525 / @S10 = 25252      REM = 1      PS = 0
 9016                                      ;*************************************************************************
 9017
```

```
 9018  036506                          TST276:
 9019  036506  012700  000000                  MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9020  036512  012701  052525                  MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9021  036516  071077  166734                  DIV     @S10,%0         ;DIVIDE BY @S10
 9022  036522  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 9023  036526  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS PS = 0
 9024  036534  001401                          BEQ     11$
 9025  036536  104000                          EMT                     ;PS IS WRONG
 9026  036540  022700  025252          11$:    CMP     #25252,%0       ;IS QUOTIENT = 25252
 9027  036544  001401                          BEQ     12$
 9028  036546  104000                          EMT                     ;QUOTIENT IS WRONG
 9029  036550  022701  000001          12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
 9030  036554  001401                          BEQ     13$
 9031  036556  104000                          EMT                     ;WRONG REMAINDER
 9032  036560                          13$:
 9033  036560  005215                          INC     (R5)
 9034
 9035                                  ;*************************************************************************
 9036                                  ;TEST:277      DIV     0 52525 / @#S9 = 25252       REM = 1      PS = 0
 9037                                  ;*************************************************************************
 9038
 9039  036562                          TST277:
 9040  036562  012700  000000                  MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9041  036566  012701  052525                  MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9042  036572  071037  025454                  DIV     @#S9,%0         ;DIVIDE BY @#S9
 9043  036576  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 9044  036602  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS PS = 0
 9045  036610  001401                          BEQ     11$
 9046  036612  104000                          EMT                     ;PS IS WRONG
 9047  036614  022700  025252          11$:    CMP     #25252,%0       ;IS QUOTIENT = 25252
 9048  036620  001401                          BEQ     12$
 9049  036622  104000                          EMT                     ;QUOTIENT IS WRONG
 9050  036624  022701  000001          12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
 9051  036630  001401                          BEQ     13$
 9052  036632  104000                          EMT                     ;WRONG REMAINDER
 9053  036634                          13$:
 9054  036634  005215                          INC     (R5)
 9055
 9056                                  ;*************************************************************************
 9057                                  ;TEST:300      DIV     0 52525 / %2 = 25252       REM = 1      PS = 0
 9058                                  ;*************************************************************************
 9059
 9060  036636                          TST300:
 9061  036636  012700  000000                  MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9062  036642  012701  052525                  MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9063  036646  071002                          DIV     %2,%0           ;DIVIDE BY %2
 9064  036650  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 9065  036654  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS PS = 0
 9066  036662  001401                          BEQ     11$
 9067  036666  104000                          EMT                     ;PS IS WRONG
 9068  036666  022700  025252          11$:    CMP     #25252,%0       ;IS QUOTIENT = 25252
 9069  036672  001401                          BEQ     12$
 9070  036674  104000                          EMT                     ;QUOTIENT IS WRONG
 9071  036676  022701  000001          12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
 9072  036702  001401                          BEQ     13$
 9073  036704  104000                          EMT                     ;WRONG REMAINDER
```

```
 9074  036706                          13$:
 9075  036706  005215                          INC     (R5)
 9076
 9077                                  ;*****************************************************************
 9078                                  ;TEST:301      DIV     0 52525 / (3)+ = 25252       REM = 1      PS = 0
 9079                                  ;*****************************************************************
 9080
 9081  036710                          TST301:
 9082  036710  012700  000000                 MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9083  036714  012701  052525                 MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9084  036720  071023                          DIV     (3)+,%0         ;DIVIDE BY (3)+
 9085  036722  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
 9086  036726  122737  000000  025416         CMPB    #0,@#PSWORD     ;IS PS = 0
 9087  036734  001401                          BEQ     11$
 9088  036736  104000                          EMT                     ;PS IS WRONG
 9089  036740  022700  025252         11$:    CMP     #25252,%0       ;IS QUOTIENT = 25252
 9090  036744  001401                          BEQ     12$
 9091  036746  104000                          EMT                     ;QUOTIENT IS WRONG
 9092  036750  022701  000001         12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
 9093  036754  001401                          BEQ     13$
 9094  036756  104000                          EMT                     ;WRONG REMAINDER
 9095  036760                          13$:
 9096  036760  005215                          INC     (R5)
 9097
 9098                                  ;*****************************************************************
 9099                                  ;TEST:302      DIV     0 52525 / -(3) = 25252       REM = 1      PS = 0
 9100                                  ;*****************************************************************
 9101
 9102  036762                          TST302:
 9103  036762  012700  000000                 MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9104  036766  012701  052525                 MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9105  036772  071043                          DIV     -(3),%0         ;DIVIDE BY -(3)
 9106  036774  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
 9107  037000  122737  000000  025416         CMPB    #0,@#PSWORD     ;IS PS = 0
 9108  037006  001401                          BEQ     11$
 9109  037010  104000                          EMT                     ;PS IS WRONG
 9110  037012  022700  025252         11$:    CMP     #25252,%0       ;IS QUOTIENT = 25252
 9111  037016  001401                          BEQ     12$
 9112  037020  104000                          EMT                     ;QUOTIENT IS WRONG
 9113  037022  022701  000001         12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
 9114  037026  001401                          BEQ     13$
 9115  037030  104000                          EMT                     ;WRONG REMAINDER
 9116  037032                          13$:
 9117  037032  005215                          INC     (R5)
 9118
 9119                                  ;*****************************************************************
 9120                                  ;TEST:303      DIV     0 52525 / 2(4) = 25252       REM = 1      PS = 0
 9121                                  ;*****************************************************************
 9122
 9123  037034                          TST303:
 9124  037034  012700  000000                 MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9125  037040  012701  052525                 MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9126  037044  071064  000002                 DIV     2(4),%0         ;DIVIDE BY 2(4)
 9127  037050  106737  025416                 MFPS    @#PSWORD        ;SAVE PS
 9128  037054  122737  000000  025416         CMPB    #0,@#PSWORD     ;IS PS = 0
 9129  037062  001401                          BEQ     11$
```

```
9130  037064  104000                  EMT                             ;PS IS WRONG
9131  037066  022700  025252    11$:  CMP     #25252,%0               ;IS QUOTIENT = 25252
9132  037072  001401                  BEQ     12$
9133  037074  104000                  EMT                             ;QUOTIENT IS WRONG
9134  037076  022701  000001    12$:  CMP     #1,%0+1                 ;IS REMAINDER = 1
9135  037102  001401                  BEQ     13$
9136  037104  104000                  EMT                             ;WRONG REMAINDER
9137  037106                    13$:
9138  037106  005215                  INC     (R5)
9139
9140                            ;*****************************************************************************
9141                            ;TEST:304      DIV     0 52525 / @(4) = 25252       REM = 1      PS = 0
9142                            ;*****************************************************************************
9143
9144  037110                    TST304:
9145  037110  012700  000000          MOV     #0,%0                   ;LOAD HIGH ORDER WITH 0
9146  037114  012701  052525          MOV     #52525,%0+1             ;LOAD LOW ORDER WITH 52525
9147  037120  071074  000000          DIV     @(4),%0                 ;DIVIDE BY @(4)
9148  037124  106737  025416          MFPS    @#PSWORD                ;SAVE PS
9149  037130  122737  000000  025416  CMPB    #0,@#PSWORD             ;IS PS = 0
9150  037136  001401                  BEQ     11$
9151  037140  104000                  EMT                             ;PS IS WRONG
9152  037142  022700  025252    11$:  CMP     #25252,%0               ;IS QUOTIENT = 25252
9153  037146  001401                  BEQ     12$
9154  037150  104000                  EMT                             ;QUOTIENT IS WRONG
9155  037152  022701  000001    12$:  CMP     #1,%0+1                 ;IS REMAINDER = 1
9156  037156  001401                  BEQ     13$
9157  037160  104000                  EMT                             ;WRONG REMAINDER
9158  037162                    13$:
9159  037162  005215                  INC     (R5)
9160
9161                            ;*****************************************************************************
9162                            ;TEST:305      DIV     0 52525 / @(4)+ = 25252      REM = 1      PS = 0
9163                            ;*****************************************************************************
9164
9165  037164                    TST305:
9166  037164  012700  000000          MOV     #0,%0                   ;LOAD HIGH ORDER WITH 0
9167  037170  012701  052525          MOV     #52525,%0+1             ;LOAD LOW ORDER WITH 52525
9168  037174  071034                  DIV     @(4)+,%0                ;DIVIDE BY @(4)+
9169  037176  106737  025416          MFPS    @#PSWORD                ;SAVE PS
9170  037202  122737  000000  025416  CMPB    #0,@#PSWORD             ;IS PS = 0
9171  037210  001401                  BEQ     11$
9172  037212  104000                  EMT                             ;PS IS WRONG
9173  037214  022700  025252    11$:  CMP     #25252,%0               ;IS QUOTIENT = 25252
9174  037220  001401                  BEQ     12$
9175  037222  104000                  EMT                             ;QUOTIENT IS WRONG
9176  037224  022701  000001    12$:  CMP     #1,%0+1                 ;IS REMAINDER = 1
9177  037230  001401                  BEQ     13$
9178  037232  104000                  EMT                             ;WRONG REMAINDER
9179  037234                    13$:
9180  037234  005215                  INC     (R5)
9181
9182                            ;*****************************************************************************
9183                            ;TEST:306      DIV     0 52525 / @-(4) = 25252      REM = 1      PS = 0
9184                            ;*****************************************************************************
9185
```

```
 9186  037236                          TST306:
 9187  037236  012700  000000                  MOV     #0,%0           ;LOAD HIGH ORDER WITH 0
 9188  037242  012701  052525                  MOV     #52525,%0+1     ;LOAD LOW ORDER WITH 52525
 9189  037246  071054                          DIV     @-(4),%0        ;DIVIDE BY @-(4)
 9190  037250  106737  025416                  MFPS    @#PSWORD        ;SAVE PS
 9191  037254  122737  000000  025416          CMPB    #0,@#PSWORD     ;IS PS = 0
 9192  037262  001401                          BEQ     11$
 9193  037264  104000                          EMT                     ;PS IS WRONG
 9194  037266  022700  025252          11$:    CMP     #25252,%0       ;IS QUOTIENT = 25252
 9195  037272  001401                          BEQ     12$
 9196  037274  104000                          EMT                     ;QUOTIENT IS WRONG
 9197  037276  022701  000001          12$:    CMP     #1,%0+1         ;IS REMAINDER = 1
 9198  037302  001401                          BEQ     13$
 9199  037304  104000                          EMT                     ;WRONG REMAINDER
 9200  037306                          13$:
 9201  037306  005215                          INC     (R5)
 9202
 9203
 9204
 9205                                  ;SPECIAL MULTIPLY DATA PATTERN TEST
 9206
 9207  037310  012701  177777          TSTSPC: MOV     #-1,R1          ;MAKE R1 -1 SO WE KNOW INSTR. WAS MODIFIER
 9208  037314  012700  077700                  MOV     #77700,R0       ;SET UP TEST DATA
 9209  037320  070027  000001                  MUL     #1,R0           ;DO MULTIPLY INSTRUCTION
 9210  037324  022701  077700                  CMP     #77700,R1       ;CHECK LOW ORDER WORD
 9211  037330  001401                          BEQ     1$
 9212  037332  104000                          EMT                     ;LOW ORDER PRODUCT ERROR
 9213  037334  005700                  1$:     TST     R0              ;CHECK HIGH ORDER WORD
 9214  037336  001401                          BEQ     EISEND
 9215  037340  104000                          EMT                     ;HIGH ORDER PRODUCT ERROR
 9216  037342  000167  000026          EISEND: JMP     MMUTST          ;JMP OVER GARBAGE AND GET TO MMU TEST
```

```
                                .SBTTL  MEMORY MANAGEMENT DEFINITIONS

                                ;*KT11 VECTOR ADDRESS

000250                          MMVEC=  250

                                ;*KT11 STATUS REGISTER ADDRESSES

177572                          SR0=    177572
177574                          SR1=    177574
177576                          SR2=    177576
172516                          SR3=    172516

                                ;*USER "I" PAGE DESCRIPTOR REGISTERS

177600                          UIPDR0= 177600
177602                          UIPDR1= 177602
177604                          UIPDR2= 177604
177606                          UIPDR3= 177606
177610                          UIPDR4= 177610
177612                          UIPDR5= 177612
177614                          UIPDR6= 177614
177616                          UIPDR7= 177616

                                ;*USER "I" PAGE ADDRESS REGISTERS

177640                          UIPAR0= 177640
177642                          UIPAR1= 177642
177644                          UIPAR2= 177644
177646                          UIPAR3= 177646
177650                          UIPAR4= 177650
177652                          UIPAR5= 177652
177654                          UIPAR6= 177654
177656                          UIPAR7= 177656

                                ;*KERNEL "I" PAGE DESCRIPTOR REGISTERS

172300                          KIPDR0= 172300
172302                          KIPDR1= 172302
172304                          KIPDR2= 172304
172306                          KIPDR3= 172306
172310                          KIPDR4= 172310
172312                          KIPDR5= 172312
172314                          KIPDR6= 172314
172316                          KIPDR7= 172316

                                ;*KERNEL "I" PAGE ADDRESS REGISTERS

172340                          KIPAR0= 172340
172342                          KIPAR1= 172342
172344                          KIPAR2= 172344
172346                          KIPAR3= 172346
172350                          KIPAR4= 172350
172352                          KIPAR5= 172352
172354                          KIPAR6= 172354
```

```
 9273            172356          KIPAR7= 172356
 9274
 9275            000006          KSP=    SP
 9276            000006          USP=    SP
 9277            177776          PSW=    PS
 9278            000020          TBIT=   20
 9279            000100          BPIT=   100
 9280            000001          BIT0=   1
 9281            000004          ERRVEC= 4
 9282
 9283                            ;*ADDITIONAL DEFINITIONS
 9284                            ;*
 9285
 9286
 9287
 9288  037346    000000          WASR6:  .WORD   0       ;USED TO STORE THE STACK POINTER AFTER A TRAP
 9289  037350    000000          TRAPPC: .WORD   0       ;USED TO STORE THE PC OF A TRAP OR ABORT
 9290  037352    000000          TRAPPS: .WORD   0       ;USED TO STORE THE PS OF A TRAP OR ABORT
 9291  037354    000000          WASSR0: .WORD   0       ;USED TO STORE CONTENTS OF SR0
 9292  037356    000000          WASSR2: .WORD   0       ;USED TO STORE CONTENTS OR SR2
 9293  037360    000000          TBITPS: .WORD   0       ;SAVES THE PSW THAT MAY HAVE ITS T-BIT ON
 9294  037362    000000          $TMP0:  .WORD   0       ;TEMPORARY STORAGE LOCATION
 9295  037364    000000          $TMP1:  .WORD   0       ;TEMPORARY STORAGE LOCATION
 9296  037366    000000          $TMP2:  .WORD   0       ;TEMPORARY STORAGE LOCATION
 9297  037370    000000          $TMP3:  .WORD   0       ;TEMPORARY STORAGE LOCATION
 9298  037372    000000          $TMP4:  .WORD   0       ;TEMPORARY STORAGE LOCATION
 9299
 9300
```

```
9301
9302  037374  012706  001000          MMUTST: MOV     #STBOT,KSP      ;INITIALIZE THE STACK POINTER
9303  037400  012767  021276  140642          MOV     #T0250,MMVEC    ;LOAD MEMORY MANAGENT ROUTINE INTO VECTOR
9304  037406  012767  000340  140636          MOV     #340,MMVEC+2    ;SET NEW PS TO PRIORITY LEVEL 7-KERNEL
9305  037414  012767  000340  177736          MOV     #340,TBITPS     ;INITIALIZE LOG THAT HOLDS T-BIT PSW
9306  037422  005067  140144                  CLR     SR0             ;BE SURE MEM. MGMT IS OFF TO START WITH
9307  037426  032777  000001  161670          BIT     #1,@SWR
9308  037434  001402                          BEQ     1$
9309  037436  000167  011060                  JMP     FPSTRT
9310  037442  012737  050452  000030  1$:     MOV     #ERROR3,@#30    ;SET UP EMT VECTOR TO GO TO RIGHT ERROR CALL
9311  037450  012737  000002  001004          MOV     #2,@#$TESTN     ;INCREMENT TEST NUMBER
9312
```

```
                                ;*****************************************************************************
                                ;TEST 351       PSW PRIORITY BIT TEST
                                ;*****************************************************************************
037456                          TS351:
037456  005000                          CLR     R0              ;INITIALIZE R0 WITH PRIORITY=0 DATA
037460  005001                  2$:     CLR     R1              ;PREPARE R1 TO ACCEPT DATA READ
037462  106400                          MTPS    R0              ;WRITE PRIORITY BITS IN THE PSW
037464  106701                          MFPS    R1              ;READ BACK THE LOW BYTE OF PSW
037466  042701  177437                  BIC     #177437,R1      ;MASK OFF EVERYTHING EXCEPT PRIORITY BITS
037472  020001                          CMP     R0,R1           ;WAS CORRECT PRIORITY SET IN THE PSW?
037474  001401                          BEQ     3$
037476  104000                          EMT                     ;PRIORITY BITS SET WRONG IN PSW
                                                                ;FOR TIGHTER SCOPE LOOP
                                                                ;REPLACE ERROR CALL WITH
                                                                ;'BR 2$" = 000770
037500  062700  000040          3$:     ADD     #40,R0          ;CHANGE DATA TO NEXT PRIORITY
037504  022700  000400                  CMP     #400,R0         ;HAVE PRIORITIES 0-7 ALL BEEN CHECKED?
037510  001363                          BNE     2$              ;BRANCH IF NO

                                ;*****************************************************************************
                                ;TEST 352       PSW MODE BIT TEST
                                ;*****************************************************************************
037512                          TS352:
037512  005000                          CLR     R0              ;INITIALIZE R0 WITH MODE BITS = 0000
037514  005067  140256          2$:     CLR     PSW             ;INITIALIZE PSW
037520  050067  140252                  BIS     R0,PSW          ;BIT SET THE PSW MODE BITS WITH R0
037524  016701  140246                  MOV     PSW,R1          ;READ BACK THE CONTENTS OF THE PSW
037530  042701  007777                  BIC     #007777,R1      ;MASK OFF EVERYTHING EXCEPT THE MODE BITS
037534  020001                          CMP     R0,R1           ;WERE THE MODE BITS SET CORRECTLY?
037536  001401                          BEQ     3$
037540  104000                          EMT                     ;MODE BITS SET WRONG IN PSW
                                                                ;FOR TIGHTER SCOPE LOOP
                                                                ;REPLACE ERROR CALL WITH
                                                                ;'BR 2$" = 000763
037542  062700  010000          3$:     ADD     #10000,R0       ;CHANGE MODE BIT DATA
037546  001362                          BNE     2$              ;BRANCH IF STILL MORE COMBINATIONS
037550  005067  140222                  CLR     PSW             ;RESET PSW BEFORE LEAVING

                                ;*****************************************************************************
                                ;TEST 353       BYTE ADDRESSING TEST FOR PSW
                                ;*****************************************************************************
037554                          TS353:
037554  005067  140216          2$:     CLR     PSW             ;CLEAR THE PSW
037560  012700  000360                  MOV     #360,R0         ;PUT THE HIGH BYTE DATA INTO R0
037564  110067  140207                  MOVB    R0,PSW+1        ;WRITE THE HIGH BYTE OF THE PSW
037570  016701  140202                  MOV     PSW,R1          ;READ BACK THE ENTIRE PSW
037574  042701  007437                  BIC     #007437,R1      ;MASK OFF THE T & CC BITS
037600  000300                          SWAB    R0              ;GET DATA WRITTEN IN HIGH BYTE OF R0
037602  020001                          CMP     R0,R1           ;WAS THE PSW WRITTEN TO CORRECTLY
037604  001401                          BEQ     4$
037606  104000                          EMT                     ;LOW BYTE EFFECTED BY WRITE TO HIGH BYTE OF PSW
                                                                ;FOR TIGHTER SCOPE LOOP
                                                                ;REPLACE ERROR CALL WITH
                                                                ;'BR 2$" = 000760
```

```
 9369  037610  005067  140162          4$:     CLR     PSW             ;CLEAR THE PSW
 9370  037614  012700  000340                  MOV     #340,R0         ;PUT THE LOW BYTE DATA INTO R0
 9371  037620  110067  140152                  MOVB    R0,PSW          ;WRITE THE LOW BYTE OF THE PSW
 9372  037624  016701  140146                  MOV     PSW,R1          ;READ BACK THE ENTIRE PSW
 9373  037630  042701  007437                  BIC     #007437,R1      ;MASK OFF THE T&CC BITS
 9374  037634  020001                          CMP     R0,R1           ;WAS PSW WRITTEN TO CORRECTLY
 9375  037636  001401                          BEQ     TS354
 9376  037640  104000                          EMT                     ;HIGH BYTE EFFECTED BY WRITE TO LOW BYTE OF PSW
 9377                                                                  ;FOR TIGHTER SCOPE LOOP
 9378                                                                  ;REPLACE ERROR CALL WITH
 9379                                                                  ;'BR 2$" = 000736
 9380
 9381                                  ;*****************************************************************************
 9382                                  ;TEST 354       TEST AND SETUP OF STACK POINTERS
 9383                                  ;*****************************************************************************
 9384  037642                          TS354:
 9385  037642  005067  140130                  CLR     PSW             ;GO TO KERNEL MODE
 9386  037646  012706  001000                  MOV     #KERSTK,KSP     ;SET KERNEL STACK POINTER TO 1100
 9387  037652  012767  140000  140116          MOV     #140000,PSW     ;GO TO USER MODE
 9388  037660  012706  000600                  MOV     #USESTK,USP     ;SET USER STACK POINTER TO 700
 9389  037664  005067  140106                  CLR     PSW             ;BACK TO KERNEL MODE
 9390  037670  022706  001000                  CMP     #KERSTK,KSP     ;IS KERNEL R6 STILL 1100?
 9391  037674  001401                          BEQ     TS355
 9392  037676  104000                          EMT                     ;KERNEL R6 CHANGED BY WRITING USER R6
 9393                                                                  ;FOR TIGHTER SCOPE LOOP
 9394                                                                  ;REPLACE ERROR CALL WITH
 9395                                                                  ;000756
 9396
 9397                                  ;*****************************************************************************
 9398                                  ;*
 9399                                  ;*      THE NEXT FIVE (5) TESTS WILL TRY TO ADDRESS ALL OF THE
 9400                                  ;*      MEMORY MANAGEMENT REGISTERS (SR0,SR1,SR2,KERNEL & USER PAR/PDR'S).
 9401                                  ;*      EVERY TIME A REGISTER TIMES OUT ITS ADDRESS WILL BE REPORTED.
 9402                                  ;*      AT THE END OF EACH TEST A SUMMARY OF THE ADDRESSES THAT TIMED
 9403                                  ;*      OUT DURING THAT TEST IS GIVEN.  THE RESULTS OF "AND-ING" AND "OR-ING"
 9404                                  ;*      THEIR ADDRESSES IS GIVEN TO SHOW WHICH ADDRESS LINES MAY BE
 9405                                  ;*      STUCK AT 0 OR 1.  THE PAR/PDR ADDRESS AND KT MUX'S ARE THE
 9406                                  ;*      THINGS BEING CHECKED.
 9407                                  ;*
 9408                                  ;*****************************************************************************
 9409
 9410
 9411                                  ;*****************************************************************************
 9412                                  ;TEST 355       SR0,SR1,SR2,SR3 TIMEOUT TEST
 9413                                  ;*****************************************************************************
 9414  037700                          TS355:
 9415  037700  012700  177572                  MOV     #SR0,R0         ;LOAD R0 WITH ADDRESS OF FIRST REG.
 9416  037704  012701  000003                  MOV     #3,R1           ;LOAD R1 WITH THE LOOP COUNT
 9417  037710  005710                  2$:     TST     (R0)            ;TRY ADDRESSING A STATUS REGISTER
 9418                                                                  ;IF IT TIMES OUT GO TO 5$
 9419  037712  062700  000002          3$:     ADD     #2,R0           ;PUT NEXT ADDRESS IN R0
 9420  037716  077104                          SOB     R1,2$           ;LOOP BACK TO 2$ UNTIL ALL TESTED
 9421  037720  005737  172516                  TST     @#172516        ;CHECK SR3 FOR RESPONSE
 9422
 9423                                  ;*****************************************************************************
 9424                                  ;TEST 356       KERNEL PAR'S TIMEOUT TEST
```

```
                               ;*****************************************************************************
        037724                 TS356:
        037724  012700  172340         MOV     #KIPAR0,R0        ;LOAD R0 WITH ADDRESS OF FIRST REG.
        037730  012701  000010         MOV     #10,R1            ;LOAD R1 WITH LOOP COUNT (8)
        037734  005710          2$:    TST     (R0)              ;TRY ADDRESSING A KIPAR
                                                                 ;IF IT TIMES OUT, WILL GO TO 5$
        037736  062700  000002  3$:    ADD     #2,R0             ;PUT NEXT KIPAR ADDRESS IN R0
        037742  077104                 SOB     R1,2$             ;LOOP BACK TO 2$ UNTIL ALL TESTED

                               ;*****************************************************************************
                               ;TEST 357       KERNEL PDR'S TIMEOUT TEST
                               ;*****************************************************************************
        037744                 TS357:
        037744  012700  172300         MOV     #KIPDR0,R0        ;LOAD R0 WITH ADDRESS OF FIRST REG.
        037750  012701  000010         MOV     #10,R1            ;LOAD R1 WITH LOOP COUNT (8)
        037754  005710          2$:    TST     (R0)              ;TRY ADDRESSING A KIPDR
                                                                 ;IF IT TIMES OUT, WILL GO TO 5$
        037756  062700  000002  3$:    ADD     #2,R0             ;PUT NEXT KIPDR ADDRESS IN R0
        037762  077104                 SOB     R1,2$             ;LOOP BACK TO 2$ UNTIL ALL TESTED

                               ;*****************************************************************************
                               ;TEST 360       USER PAR'S TIMEOUT TEST
                               ;*****************************************************************************
        037764                 TS360:
        037764  012700  177640         MOV     #UIPAR0,R0        ;LOAD R0 WITH ADDRESS OF FIRST REG.
        037770  012701  000010         MOV     #10,R1            ;LOAD R1 WITH LOOP COUNT (8)
        037774  005710          2$:    TST     (R0)              ;TRY ADDRESSING A UIPAR
                                                                 ;IF IT TIMES OUT, WILL GO TO 5$
        037776  062700  000002  3$:    ADD     #2,R0             ;PUT NEXT UIPAR ADDRESS IN R0
        040002  077104                 SOB     R1,2$             ;LOOP BACK TO 2$ UNTIL ALL TESTED

                               ;*****************************************************************************
                               ;TEST 361       USER PDR'S TIMEOUT TEST
                               ;*****************************************************************************
        040004                 TS361:
        040004  012700  177600         MOV     #UIPDR0,R0        ;LOAD R0 WITH ADDRESS OF FIRST REG.
        040010  012701  000010         MOV     #10,R1            ;LOAD R1 WITH LOOP COUNT (8)
        040014  005710          2$:    TST     (R0)              ;TRY ADDRESSING A UIPDR
                                                                 ;IF IT TIMES OUT, WILL GO TO 5$
        040016  062700  000002  3$:    ADD     #2,R0             ;PUT NEXT UIPDR ADDRESS IN R0
        040022  077104                 SOB     R1,2$             ;LOOP BACK TO 2$ UNTIL ALL TESTED

                               ;*****************************************************************************
                               ;TEST 362       SR0(15:13) BIT TEST & SR2 TEST
                               ;*****************************************************************************
        040024                 TS362:
        040024  012700  177572  1$:    MOV     #SR0,R0           ;LOAD ADDRESS OF SR0 INTO R0
        040030  012710  160000         MOV     #160000,(R0)      ;SET BITS <15:13> IN SR0 (ERROR BITS)
        040034  000005                 RESET                     ;ISSUE AND "INIT" SIGNAL
        040036  011001                 MOV     (R0),R1           ;READ SR0 INTO R1 TO SEE IF CLEAR
        040040  001401                 BEQ     2$
```

```
9481  040042  104000                        EMT                     ;SR0<15:13> NOT CLEARED BY A 'RESET'
9482                                                                  ;FOR TIGHTER SCOPE LOOP
9483                                                                  ;REPLACE ERROR CALL WITH
9484                                                                  ;'BR 1$' = 000770
9485  040044  016767  137526  177304  2$:     MOV     SR2,WASSR2      ;READ CONTENTS OF SR2
9486  040052  012701  040044          MOV     #2$,R1          ;LOAD EXPECTED CONTENTS INTO R1
9487  040056  020167  177274          CMP     R1,WASSR2       ;IS SR2 TRACKING?
9488  040062  001401                  BEQ     3$
9489  040064  104000                  EMT                     ;SR2 NOT "TRACKING" VIRTUAL ADDRESSES
9490                                                          ;FOR TIGHTER SCOPE LOOP
9491                                                          ;REPLACE ERROR CALL WITH
9492                                                          ;'BR 2$' = 000767
9493  040066  012701  100000  3$:     MOV     #100000,R1      ;PUT DATA TO BE WRITTEN IN R1
9494  040072  012703  000003          MOV     #3,R3           ;SETUP R3 AS A LOOP COUNTER
9495  040076  005010          4$:     CLR     (R0)            ;CLEAR SR0
9496  040100  050110          5$:     BIS     R1,(R0)         ;SET ONE OF THE ERROR BITS IN SR0
9497  040102  011002                  MOV     (R0),R2         ;READ SR0 INTO R2
9498  040104  020102                  CMP     R1,R2           ;DID RIGHT ERROR BIT GET SET?
9499  040106  001401                  BEQ     6$
9500  040110  104000                  EMT                     ;BITS WERE SET WRONG IN SR0
9501                                                          ;FOR TIGHTER SCOPE LOOP
9502                                                          ;REPLACE ERROR CALL WITH
9503                                                          ;'BR 4$' = 000772
9504  040112  012704  040100  6$:     MOV     #5$,R4          ;LOAD EXPECTED CONTENTS OF SR2 IN R4
9505  040116  016767  137454  177232          MOV     SR2,WASSR2      ;READ SR2
9506  040124  020467  177226                  CMP     R4,WASSR2       ;DID SR2 LOCK UP WHEN ERROR
9507                                                                  ;BIT SET IN SR1?
9508  040130  001401                          BEQ     7$
9509  040132  104000                          EMT                     ;SR2 DID NOT LOCK UP
9510                                                                  ;FOR TIGHTER SCOPE LOOP
9511                                                                  ;REPLACE ERROR CALL WITH
9512                                                                  ;'BR 4$' = 000761
9513  040134  006001  7$:     ROR     R1              ;CHANGE DATA TO CHECK NEXT ERROR BIT
9514  040136  077321          SOB     R3,4$           ;LOOP BACK UNTIL <15:13> ALL TESTED
9515  040140  005010          CLR     (R0)            ;CLEAR SR0 BEFORE LEAVING
9516
9517                  ;*****************************************************************************
9518                  ;TEST 363       SR0 & PSW DUAL ADDRESSING TEST
9519                  ;*****************************************************************************
9520  040142  TS363:
9521
9522  040142  005067  137630  1$:     CLR     PSW             ;CLEAR THE PSW
9523  040146  005067  137420          CLR     SR0             ;CLEAR STATUS REGISTER 0
9524  040152  106427  000340          MTPS    #340            ;SET PRIORITY 7 IN LOW BYTE OF PSW
9525  040156  016700  137410          MOV     SR0,R0          ;READ STATUS REGISTER 0
9526  040162  001401                  BEQ     2$
9527  040164  104000                  EMT                     ;SR0 EFFECTED BY A WRITE TO THE PSW
9528                                                          ;FOR TIGHTER SCOPE LOOP
9529                                                          ;REPLACE ERROR CALL WITH
9530                                                          ;'BR 1$' = 000767
9531  040166  005067  137400  2$:     CLR     SR0             ;BE SURE SR0 IS 0 BEFORE LEAVING
9532  040172  005067  137600          CLR     PSW             ;BE SURE PSW IS 0 BEFORE LEAVING
9533
9534                  ;*****************************************************************************
9535                  ;TEST 364       TEST THAT SR1 READS ALL ZEROS
9536                  ;*****************************************************************************
```

```
 9537  040176                                TS364:
 9538  040176  012700  177777                1$:     MOV     #-1,R0          ;FILL R0 WITH ALL ONES
 9539  040202  016700  137366                        MOV     SR1,R0          ;READ SR1 INTO R0
 9540  040206  001401                                BEQ     2$
 9541  040210  104000                                EMT                     ;SR1 DID NOT READ ALL ZEROS
 9542                                                                        ;FOR TIGHTER SCOPE LOOP
 9543                                                                        ;REPLACE ERROR CALL WITH
 9544                                                                        ;000772
 9545  040212  012767  177777  132276  2$:     MOV     #-1,SR3         ;TRY TO WRITE ONES TO SR3
 9546  040220  022767  000060  132270          CMP     #60,SR3         ;ONLY BITS <5:4> SHOULD BE ONES
 9547  040226  001401                                BEQ     3$
 9548  040230  104000                                EMT                     ;DIDN'T READ BACK A ''60''
 9549  040232  004567  010170                3$:     JSR     R5,CHKAPT
 9550  040236  000402                                BR      90$
 9551  040240  000005                                RESET                   ;CLEARS SR3
 9552  040242  000402                                BR      91$
 9553  040244  005067  132246                90$:    CLR     SR3
 9554  040250  005767  132242                91$:    TST     SR3             ;VERIFY THAT IT WAS CLEARED
 9555  040254                                4$:
 9556  040254  001401                                BEQ     TS365
 9557  040256  104000                                EMT                     ;SR3 DIDN'T READ ALL ZEROS
 9558
 9559
 9560                                        ;NOTE   F11 CHANGES INCLUDED CHECKING ALL BITS<15:0> OF PARS
 9561                                        ;       INSTEAD OF ONLY BITS<11:0>.
 9562
 9563                                        ;*******************************************************************************
 9564                                        ;TEST 365       BIT TEST OF KERNEL & USER PAR'S
 9565                                        ;*******************************************************************************
 9566  040260                                TS365:
 9567
 9568  040260  012700  172340                1$:     MOV     #KIPAR0,R0      ;LOAD ADDRESS OF FIRST PAR IN R0
 9569  040264  012703  000010                2$:     MOV     #10,R3          ;SETUP R3 TO COUNT 8 PAR'S
 9570  040270  005010                        3$:     CLR     (R0)            ;CLEAR THE PAR
 9571  040272  011001                                MOV     (R0),R1         ;READ THE PAR INTO R1
 9572  040274  001401                                BEQ     4$
 9573  040276  104000                                EMT                     ;PAR WOULD NOT CLEAR
 9574                                                                        ;FOR TIGHTER SCOPE LOOP
 9575                                                                        ;REPLACE ERROR CALL WITH
 9576                                                                        ;''BR 3$'' = 000774
 9577  040300  012704  077777                4$:     MOV     #077777,R4      ;LOAD ''WALKING 0'' TEST PATTERN IN R4
 9578  040304  005010                        5$:     CLR     (R0)            ;CLEAR THE PAR BEFORE LOADING DATA
 9579  040306  050410                                BIS     R4,(R0)         ;BIT SET THE TEST PATTERN INTO THE PAR
 9580  040310  011002                                MOV     (R0),R2         ;READ THE PAR INTO R2
 9581  040312  020402                                CMP     R4,R2           ;DOES DATA WRITTEN=DATA READ?
 9582  040314  001401                                BEQ     6$
 9583  040316  104000                                EMT                     ;PAR BITS DID NOT SET CORRECTLY
 9584                                                                        ;FOR TIGHTER SCOPE LOOP
 9585                                                                        ;REPLACE ERROR CALL WITH
 9586                                                                        ;''BR 5$'' = 000767
 9587  040320  000261                        6$:     SEC                     ;SET THE C-BIT FOR THE ROTATE INST.
 9588  040322  006004                                ROR     R4              ;ROTATE THE TEST PATTERN IN R4
 9589  040324  103767                                BCS     5$              ;BRANCH BACK IF MORE BITS TO TEST
 9590  040326  062700  000002                        ADD     #2,R0           ;GET NEXT PAR ADDRESS IN R0
 9591  040332  077322                                SOB     R3,3$           ;BRANCH BACK UNTIL ALL PAR'S TESTED
 9592  040334  022700  177660                        CMP     #UIPAR7+2,R0    ;HAVE USER PAR'S BEEN TESTED
```

```
9593  040340  103003            BHIS    TS366           ;GET TO NEXT TEST
9594  040342  012700  177640    MOV     #UIPAR0,R0      ;LOAD FIRST USER PAR ADDR. IN R0
9595  040346  000746            BR      2$              ;BRANCH BACK TO TEST USER PAR'S
9596                                                    ;LEAVE TEST WITH BITS <11:1>=1 IN ALL PAR'S
9597                        ;*****************************************************************************
9598                        ;TEST 366       BIT TEST OF KERNEL & USER PDR'S
9599                        ;*****************************************************************************
9600  040350                TS366:
9601
9602  040350  012700  172300    1$:     MOV     #KIPDR0,R0      ;LOAD ADDRESS OF FIRST PDR IN R0
9603  040354  012703  000010    2$:     MOV     #10,R3          ;SETUP R3 TO COUNT 8 PDR'S
9604  040360  005010            3$:     CLR     (R0)            ;CLEAR THE PDR
9605  040362  011001                    MOV     (R0),R1         ;READ THE PDR INTO R1
9606  040364  001401                    BEQ     4$
9607  040366  104000                    EMT                     ;PDR WOULD NOT CLEAR
9608                                                            ;FOR TIGHTER SCOPE LOOP
9609                                                            ;REPLACE ERROR CALL WITH
9610                                                            ;"BR 3$" = 000774
9611  040370  012704  077777    4$:     MOV     #077777,R4      ;LOAD "WALKING "0" TEST PATTERN IN R4
9612  040374  005010            5$:     CLR     (R0)            ;CLEAR THE PDR BEFORE LOADING DATA
9613  040376  010401                    MOV     R4,R1           ;LOAD DATA INTO R1
9614  040400  042701  100361            BIC     #100361,R1      ;MASK UNUSED BITS OUT OF THE DATA
9615  040404  050110                    BIS     R1,(R0)         ;BIT SET THE TEST PATTERN INTO THE PDR
9616  040406  011002                    MOV     (R0),R2         ;READ THE PDR INTO R2
9617  040410  020102                    CMP     R1,R2           ;DOES DATA WRITTEN=DATA READ?
9618  040412  001401                    BEQ     6$
9619  040414  104000                    EMT                     ;PDR BITS DID NOT SET CORRECTLY
9620                                                            ;FOR TIGHTER SCOPE LOOP
9621                                                            ;REPLACE ERROR CALL WITH
9622                                                            ;"BR 5$" = 000767
9623  040416  000261            6$:     SEC                     ;SET THE C-BIT FOR THE ROTATE INST.
9624  040420  006004                    ROR     R4              ;ROTATE THE TEST PATTERN IN R4
9625  040422  103764                    BCS     5$              ;BRANCH BACK IF MORE BITS TO TEST
9626  040424  062700  000002            ADD     #2,R0           ;GET NEXT PDR ADDRESS IN R0
9627  040430  077325                    SOB     R3,3$           ;BRANCH BACK UNTIL ALL PDR'S TESTED
9628  040432  022700  177620            CMP     #UIPDR7+2,R0    ;HAVE USER PDR'S BEEN TESTED?
9629  040436  103003                    BHIS    TS367           ;GET TO NEXT TEST
9630  040440  012700  177600            MOV     #UIPDR0,R0      ;LOAD FIRST USER PDR ADDR. IN R0
9631  040444  000743                    BR      2$              ;BRANCH BACK TO TEST USER PDR'S
9632                                                            ;LEAVE TEST WITH ALL WRITEABLE BITS IN
9633                                                            ;ALL PDR'S = 1
9634
9635                        ;*****************************************************************************
9636                        ;TEST 367       TEST FOR DUAL BYTE ADDRESSING OF KERNEL & USER PAR'S
9637                        ;*****************************************************************************
9638  040446                TS367:
9639
9640  040446  012700  172340    1$:     MOV     #KIPAR0,R0      ;LOAD ADDRESS OF FIRST PAR INTO R0
9641  040452  012703  000010            MOV     #10,R3          ;LOAD LOOP COUNTER TO DO 8 PAR'S
9642  040456  012701  177777    3$:     MOV     #-1,R1          ;LOAD TEST PATTERN INTO R1
9643  040462  005010                    CLR     (R0)            ;CLEAR THE PAR
9644  040464  110110                    MOVB    R1,(R0)         ;WRITE 1'S TO THE LOW BYTE OF THE PAR
9645  040466  011002                    MOV     (R0),R2         ;READ THE ENTIRE PAR INTO R2
9646  040470  042701  177400            BIC     #177400,R1      ;MASK HIGH BYTE & UNUSED BITS OUT OF THE DATA
9647  040474  020102                    CMP     R1,R2           ;WAS ONLY THE LOW BYTE WRITTEN TO
9648  040476  001401                    BEQ     5$
```

```
9649  040500  104000                  EMT                     ;HIGH BYTE EFFECTED BY WRITING LOW BYTE IN PAR
9650                                                          ;FOR TIGHTER SCOPE LOOP
9651                                                          ;REPLACE ERROR CALL WITH
9652                                                          ;'BR 3$" = 000766
9653  040502  005010          5$:     CLR     (R0)            ;CLEAR THE PAR
9654  040504  012701  177777          MOV     #-1,R1          ;LOAD TEST, PATTERN INTO R1
9655  040510  110160  000001          MOVB    R1,1(R0)        ;WRITE 1'S TO THE HIGH BYTE OF THE PAR
9656  040514  011002                  MOV     (R0),R2         ;READ THE ENTIRE PAR INTO R2
9657                                                          ;F11 CHANGE     WAS #170377
9658  040516  042701  000377          BIC     #000377,R1      ;MASK LOW BYTE & UNUSED BITS OUT OF DATA
9659  040522  020102                  CMP     R1,R2           ;WAS ONLY THE HIGH BYTE WRITTEN TO?
9660  040524  001401                  BEQ     6$
9661  040526  104000                  EMT                     ;LOW BYTE EFFECTED BY WRITING HIGH BYTE IN PAR
9662                                                          ;FOR TIGHTER SCOPE LOOP
9663                                                          ;REPLACE ERROR CALL WITH
9664                                                          ;'BR 5" = 000765
9665  040530  062700  000002  6$:     ADD     #2,R0           ;PUT ADDRESS OF NEXT PAR IN R0
9666  040534  077330                  SOB     R3,3$           ;BRANCH BACK UNTIL 8 PAR'S TESTED
9667  040536  022700  177660          CMP     #UIPAR7+2,R0    ;HAVE USER PAR'S BEEN TESTED
9668  040542  103003                  BHIS    TS370           ;GET TO NEXT TEST
9669  040544  012700  177640          MOV     #UIPAR0,R0      ;LOAD ADDRESS OF FIRST USER PAR IN R0
9670  040550  000742                  BR      3$              ;BRANCH BACK TO TEST USER PAR'S
9671
9672                                  ;*****************************************************************************
9673                                  ;TEST 370       TEST FOR DUAL BYTE ADDRESSING OF KERNEL & USER PDR'S
9674                                  ;*****************************************************************************
9675  040552                  TS370:
9676
9677  040552  012700  172300  1$:     MOV     #KIPDR0,R0      ;LOAD ADDRESS OF FIRST PDR INTO R0
9678  040556  012703  000010          MOV     #10,R3          ;LOAD LOOP COUNTER TO DO 8 PDR'S
9679  040562  012701  177777  3$:     MOV     #-1,R1          ;LOAD TEST PATTERN INTO R1
9680  040566  005010                  CLR     (R0)            ;CLEAR THE PDR
9681  040570  110110                  MOVB    R1,(R0)         ;WRITE 1'S TO THE LOW BYTE OF THE PDR
9682  040572  011002                  MOV     (R0),R2         ;READ THE ENTIRE PDR INTO R2
9683  040574  042701  177761          BIC     #177761,R1      ;MASK HIGH BYTE & UNUSED BITS OUT OF DATA
9684  040600  020102                  CMP     R1,R2           ;WAS ONLY THE LOW BYTE WRITTEN TO?
9685  040602  001401                  BEQ     5$
9686  040604  104000                  EMT                     ;HIGH BYTE EFFECTED BY WRITING LOW BYTE IN PDR
9687                                                          ;FOR TIGHTER SCOPE LOOP
9688                                                          ;REPLACE ERROR CALL WITH
9689                                                          ;'BR 3$" = 000766
9690  040606  005010          5$:     CLR     (R0)            ;CLEAR THE PDR
9691  040610  012701  177777          MOV     #-1,R1          ;LOAD TEST PATTERN INTO R1
9692  040614  110160  000001          MOVB    R1,1(R0)        ;WRITE 1'S TO THE HIGH BYTE OF THE PDR
9693  040620  011002                  MOV     (R0),R2         ;READ THE ENTIRE PDR INTO R2
9694  040622  042701  100377          BIC     #100377,R1      ;MASK LOW BYTE & UNUSED BITS OUT OF DATA
9695  040626  020102                  CMP     R1,R2           ;WAS ONLY THE HIGH BYTE WRITTEN TO?
9696  040630  001401                  BEQ     6$
9697  040632  104000                  EMT                     ;LOW BYTE EFFECTED BY WRITING HIGH BYTE IN PDR
9698                                                          ;FOR TIGHTER SCOPE LOOP
9699                                                          ;REPLACE ERROR CALL WITH
9700                                                          ;'BR 5$" = 000765
9701  040634  062700  000002  6$:     ADD     #2,R0           ;PUT ADDRESS OF NEXT PDR IN R0
9702  040640  077330                  SOB     R3,3$           ;BRANCH BACK UNTIL 8 PDR'S TESTED
9703  040642  022700  177620          CMP     #UIPDR7+2,R0    ;HAVE USER PDR'S BEEN TESTED?
9704  040646  103003                  BHIS    TS371           ;GET TO NEXT TEST
```

```
 9705  040650  012700  177600            MOV     #UIPDR0,R0      ;LOAD ADDRESS OF FIRST USER PDR IN R0
 9706  040654  000742                    BR      3$              ;BRANCH BACK TO TEST USER PDR'S
 9707
 9708                                    ;*****************************************************************************
 9709                                    ;TEST 371       PAR-PDR DUAL ADDRESSING TEST
 9710                                    ;*****************************************************************************
 9711  040656                            TS371:
 9712
 9713  040656  012703  000010            MOV     #10,R3          ;LOAD LOOP COUNTER WITH AN 8
 9714  040662  012700  172300            MOV     #KIPDR0,R0      ;LOAD ADDRESS OF FIRST KERNEL PDR AND R0
 9715  040666  004767  007260            JSR     PC,SETREG       ;SET ALL BITS IN ALL PAR'S IN PDR'S
 9716  040672  012706  001000    2$:     MOV     #KERSTK,KSP     ;SETUP STACK POINTER
 9717  040676  005010                    CLR     (R0)            ;CLEAR ONE OF THE KERNEL PDR'S
 9718  040700  004767  007340            JSR     PC,CMPREG       ;SEE IF OTHER PAR/PDR'S WERE EFFECTED
 9719  040704  012720  177777            MOV     #-1,(R0)+       ;RESTORE ALL ONES, AND SETUP FOR NEXT PDR
 9720  040710  077310                    SOB     R3,2$           ;LOOP TO 2$ UNTIL ALL KERNEL PDR'S CHECKED
 9721  040712  012703  000010            MOV     #10,R3          ;LOAD LOOP COUNTER WITH AN 8
 9722  040716  012700  172340            MOV     #KIPAR0,R0      ;LOAD ADDRESS OF FIRST KERNEL PAR IN R0
 9723  040722  012706  001000    3$:     MOV     #KERSTK,KSP     ;SETUP STACK POINTER
 9724  040726  005010                    CLR     (R0)            ;CLEAR ONE OF THE KERNEL PAR'S
 9725  040730  004767  007310            JSR     PC,CMPREG       ;SEE IF OTHER PAR/PDR'S WERE EFFECTED
 9726  040734  012720  177777            MOV     #-1,(R0)+       ;RESTORE ALL ONES, AND SETUP FOR NEXT PAR
 9727  040740  077310                    SOB     R3,3$           ;LOOP TO 3$ UNTIL ALL KERNEL PAR'S CHECKED
 9728  040742  012703  000010            MOV     #10,R3          ;LOAD LOOP COUNTER WITH AN 8
 9729  040746  012700  177600            MOV     #UIPDR0,R0      ;LOAD ADDRESS OF FIRST USER PDR IN R0
 9730  040752  012706  001C00    4$:     MOV     #KERSTK,KSP     ;SETUP STACK POINTER
 9731  040756  005010                    CLR     (R0)            ;CLEAR ONE OF THE USER PDR'S
 9732  040760  004767  007260            JSR     PC,CMPREG       ;SEE IF OTHER PAR/PDR'S WERE EFFECTED
 9733  040764  012720  177777            MOV     #-1,(R0)+       ;RESTORE ALL ONES, AND SETUP FOR NEXT UPDR
 9734  040770  077310                    SOB     R3,4$           ;LOOP TO 4$ UNTIL ALL USER PDR'S CHECKED
 9735  040772  012703  000010            MOV     #10,R3          ;LOAD LOOP COUNTER WITH AN 8
 9736  040776  012700  177640            MOV     #UIPAR0,R0      ;LOAD ADDRESS OF FIRST USER PAR IN R0
 9737  041002  012706  001000    5$:     MOV     #KERSTK,KSP     ;SETUP STACK POINTER
 9738  041006  005010                    CLR     (R0)            ;CLEAR ONE OF THE USER PAR'S
 9739  041010  004767  007230            JSR     PC,CMPREG       ;SEE IF OTHER PAR/PDR'S WERE EFFECTED
 9740  041014  012720  177777            MOV     #-1,(R0)+       ;RESTORE ALL ONES, AND SETUP FOR NEXT UPAR
 9741  041020  077310                    SOB     R3,5$           ;LOOP TO 5$ UNTIL ALL USER PAR'S CHECKED
 9742
 9743                                    ;*****************************************************************************
 9744                                    ;TEST 372       TEST THAT PAR-PDR'S NOT AFFECTED BY RESET
 9745                                    ;*****************************************************************************
 9746  041022                            TS372:
 9747
 9748
 9749  041022  032737  000001  001020    BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
 9750  041030  001403                    BEQ     70$             ;IF NO THEN DO TEST
 9751  041032  005737  001006            TST     @#$PASS         ;IS THIS FIRST PASS
 9752  041036  001063                    BNE     TS373           ;IF NO THEN SHIP TO NEXT TEST
 9753  041040                            70$:
 9754  041040  004767  007106    1$:     JSR     PC,SETREG       ;SET ALL BITS IN ALL PAR'S AND PDR'S
 9755  041044  000005                    RESET                   ;ISSUE AN "INIT" BY EXECUTING A RESET
 9756  041046  012700  172300    10$:    MOV     #KIPDR0,R0      ;LOAD ADDRESS OF FIRST KERNEL PDR IN R0
 9757  041052  012704  000010            MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
 9758  041056  011001            2$:     MOV     (R0),R1         ;READ A KERNEL PDR INTO R1
 9759  041060  022701  077416            CMP     #77416,R1       ;ARE ALL THE BITS STILL SET?
 9760  041064  001401                    BEQ     3$
```

```
 9761  041066  104000                      EMT                     ;KERNEL PDR AFFECTED BY A RESET
 9762                                                                ;FOR TIGHTER SCOPE LOOP
 9763                                                                ;REPLACE ERROR CALL WITH
 9764                                                                ;'BR 2$'' = 000773
 9765  041070  062700  000002      3$:     ADD     #2,R0           ;FORM ADDRESS OF NEXT KERNEL PDR
 9766  041074  077410                      SOB     R4,2$           ;LOOP TO 2$ UNTIL ALL KERNEL PDR'S CHECKED
 9767  041076  012700  172340              MOV     #KIPAR0,R0      ;LOAD ADDRESS OF FIRST KERNEL PAR IN R0
 9768  041102  012704  000010              MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
 9769  041106  011001              4$:     MOV     (R0),R1         ;READ A KERNEL PAR INTO R1
 9770                                                                ;****F11 CHANGE****     WAS #7777
 9771  041110  022701  177777              CMP     #177777,R1      ;ARE ALL THE BITS STILL SET?
 9772  041114  001401                      BEQ     5$
 9773  041116  104000                      EMT                     ;KERNEL PAR AFFECTED BY A RESET
 9774                                                                ;FOR TIGHTER SCOPE LOOP
 9775                                                                ;REPLACE ERROR CALL WITH
 9776                                                                ;'BR 4$'' = 000773
 9777  041120  062700  000002      5$:     ADD     #2,R0           ;FORM ADDRESS OF NEXT KERNEL PAR
 9778  041124  077410                      SOB     R4,4$           ;LOOP TO 4$ UNTIL ALL KERNEL PAR'S CHECKED
 9779  041126  012700  177600              MOV     #UIPDR0,R0      ;LOAD ADDRESS OF FIRST USER PDR IN R0
 9780  041132  012704  000010              MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
 9781  041136  011001              6$:     MOV     (R0),R1         ;READ A USER PDR INTO R1
 9782  041140  022701  077416              CMP     #77416,R1       ;ARE ALL THE BITS STILL SET?
 9783  041144  001401                      BEQ     7$
 9784  041146  104000                      EMT                     ;USER PDR AFFECTED BY A RESET
 9785                                                                ;FOR TIGHTER SCOPE LOOP
 9786                                                                ;REPLACE ERROR CALL WITH
 9787                                                                ;'BR 6$'' = 000773
 9788  041150  062700  000002      7$:     ADD     #2,R0           ;FORM ADDRESS OF NEXT USER PDR
 9789  041154  077410                      SOB     R4,6$           ;LOOP TO 6$ UNTIL ALL USER PDR'S CHECKED
 9790
 9791  041156  012700  177640              MOV     #UIPAR0,R0      ;LOAD ADDRESS OF FIRST USER PAR IN R0
 9792  041162  012704  000010              MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
 9793  041166  011001              8$:     MOV     (R0),R1         ;READ A USER PAR INTO R1
 9794                                                                ;****F11 CHANGE****     WAS #7777
 9795  041170  022701  177777              CMP     #177777,R1      ;ARE ALL THE BITS STILL SET?
 9796  041174  001401                      BEQ     9$
 9797  041176  104000                      EMT                     ;USER PAR AFFECTED BY A RESET
 9798                                                                ;FOR TIGHTER SCOPE LOOP
 9799                                                                ;REPLACE ERROR CALL WITH
 9800                                                                ;'BR 8$'' = 000773
 9801  041200  062700  000002      9$:     ADD     #2,R0           ;FORM ADDRESS OF NEXT USER PAR
 9802  041204  077410                      SOB     R4,8$           ;LOOP TO 8$ UNTIL ALL USER PAR'S CHECKED
 9803
 9804
 9805
 9806
 9807
 9808
 9809
 9810
 9811
 9812
 9813
 9814
 9815
 9816
```

```
                                        ;*****************************************************************************
                                        ;TEST 373       RELOCATION & ADDER TEST (NO CARRIES)
                                        ;*****************************************************************************
041206                                  TS373:

041206  012700  172340          1$:     MOV     #KIPAR0,R0      ;LOAD ADDRESS OF FIRST KERNEL PAR IN R0
041212  005001                          CLR     R1              ;CLEAR R1
041214  012702  000007                  MOV     #7,R2           ;LOAD LOOP COUNTER WITH A 7
041220  010120                  2$:     MOV     R1,(R0)+        ;MAP KERNEL PAR'S TO PAGES 0-6 (4K EACH)
041222  062701  000200                  ADD     #200,R1
041226  077204                          SOB     R2,2$           ;LOOP UNTIL KIPAR0 - KIPAR6 ARE LOADED
041230  012710  177600                  MOV     #177600,(R0)    ;MAP KIPAR7 TO THE I/O PAGE
041234  012700  172300                  MOV     #KIPDR0,R0      ;LOAD ADDRESS OF FIRST KERNEL PDR IN R0
041240  012701  077406                  MOV     #77406,R1       ;LOAD PDR DATA INTO R1
041244  012702  000010                  MOV     #10,R2          ;LOAD LOOP COUNTER WITH AN 8
041250  010120                  3$:     MOV     R1,(R0)+        ;MAP ALL 8 PAGES 128 BLOCKS, UPWARD
041252  077202                          SOB     R2,3$           ;       EXPANDABLE, READ/WRITE

041254  012700  067776          4$:     MOV     #67776,R0       ;LOAD PHYSICAL ADDR. PBA INTO R0
041260  012701  107776                  MOV     #107776,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
041264  012702  125250                  MOV     #125250,R2      ;LOAD TEST PATTERN INTO R2
041270  012704  000600                  MOV     #600,R4 ;LOAD R4 WITH PAR VALUE
041274  010467  131050                  MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
041300  011067  176056                  MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
041304  005067  131206                  CLR     SR3             ;SET UP FOR 18-BIT ADDRESSING
041310  052767  000001  136254          BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
041316  010211                          MOV     R2,(R1)         ;LOAD 125250 USING ADDER  (PAR4 + VIRT ADDR.)
041320  005067  136246                  CLR     SR0             ;TURN OFF MEMORY MGMT.
041324  011003                          MOV     (R0),R3         ;READ 125250 BACK WITHOUT USING MEM. MGMT.
041326  016710  176030                  MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
041332  020203                          CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
                                                                ;WRITTEN USING "DEST-ONLY-RELOC."?
041334  001401                          BEQ     5$
041336  104000                          EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
                                                                ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
                                                                ;APPARENTLY PHYSICAL ADDR. WAS
                                                                ;FORMED WRONG BY ADDERS USING
                                                                ;THE VIRTUAL ADDR. AND KIPAR4
                                                                ;FOR TIGHTER SCOPE LOOP
                                                                ;REPLACE ERROR CALL WITH
                                                                ;"BR 4$" = 000742
041340                          5$:
041340  012700  067776          6$:     MOV     #67776,R0       ;LOAD PHYSICAL ADDR. PBA INTO R0
041344  012701  102576                  MOV     #102576,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
041350  012702  125251                  MOV     #125251,R2      ;LOAD TEST PATTERN INTO R2
041354  012704  000652                  MOV     #652,R4 ;LOAD R4 WITH PAR VALUE
041360  010467  130764                  MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
```

```
 9873  041364  011067  175772          MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
 9874  041370  005067  131122          CLR     SR3             ;SET UP FOR 18-BIT ADDRESSING
 9875  041374  052767  000001  136170  BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
 9876  041402  010211                  MOV     R2,(R1)         ;LOAD 125251 USING ADDER  (PAR4 + VIRT ADDR.)
 9877  041404  005067  136162          CLR     SR0             ;TURN OFF MEMORY MGMT.
 9878  041410  011003                  MOV     (R0),R3         ;READ 125251 BACK WITHOUT USING MEM. MGMT.
 9879  041412  016710  175744          MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
 9880  041416  020203                  CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
 9881                                                          ;WRITTEN USING "DEST-ONLY-RELOC."?
 9882  041420  001401                  BEQ     7$
 9883  041422  104000                  EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
 9884                                                          ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
 9885                                                          ;APPARENTLY PHYSICAL ADDR. WAS
 9886                                                          ;FORMED WRONG BY ADDERS USING
 9887                                                          ;THE VIRTUAL ADDR. AND KIPAR4
 9888                                                          ;FOR TIGHTER SCOPE LOOP
 9889                                                          ;REPLACE ERROR CALL WITH
 9890                                                          ;"BR 6$" = 000742
 9891  041424                  7$:
 9892  041424  012700  067776  8$:     MOV     #67776,R0       ;LOAD PHYSICAL ADDR. PBA INTO R0
 9893  041430  012701  105276          MOV     #105276,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
 9894  041434  012702  125252          MOV     #125252,R2      ;LOAD TEST PATTERN INTO R2
 9895  041440  012704  000625          MOV     #625,R4 ;LOAD R4 WITH PAR VALUE
 9896  041444  010467  130700          MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
 9897  041450  011067  175706          MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
 9898  041454  052767  000020  131034  BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
 9899  041462  052767  000001  136102  BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
 9900  041470  010211                  MOV     R2,(R1)         ;LOAD 125252 USING ADDER  (PAR4 + VIRT ADDR.)
 9901  041472  005067  136074          CLR     SR0             ;TURN OFF MEMORY MGMT.
 9902  041476  011003                  MOV     (R0),R3         ;READ 125252 BACK WITHOUT USING MEM. MGMT.
 9903  041500  016710  175656          MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
 9904  041504  020203                  CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
 9905                                                          ;WRITTEN USING "DEST-ONLY-RELOC."?
 9906  041506  001401                  BEQ     9$
 9907  041510  104000                  EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
 9908                                                          ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
 9909                                                          ;APPARENTLY PHYSICAL ADDR. WAS
 9910                                                          ;FORMED WRONG BY ADDERS USING
 9911                                                          ;THE VIRTUAL ADDR. AND KIPAR4
 9912                                                          ;FOR TIGHTER SCOPE LOOP
 9913                                                          ;REPLACE ERROR CALL WITH
 9914                                                          ;"BR 8$" = 000742
 9915  041512                  9$:
 9916
 9917  041512  012700  177776          MOV     #PSW,R0         ;LOAD PHYS. ADDR. OF PSW INTO R0
 9918  041516  012701  100076          MOV     #100076,R1      ;LOAD VIRTUAL ADDR. FOR PSW INTO R1
 9919  041522  012702  030340          MOV     #030340,R2      ;LOAD DATA FOR PSW IN R2
 9920  041526  012704  007777          MOV     #7777,R4        ;LOAD R4 WITH PAR VALUE
 9921  041532  010467  130612          MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
 9922  041536  005010                  CLR     (R0)            ;CLEAR THE PSW
 9923  041540  005067  130752          CLR     SR3             ;SET UP FOR 18-BIT ADDRESSING
 9924  041544  052767  000001  136020  BIS     #BIT0,SR0       ;TURN ON "MEMORY MANAGEMENT"
 9925  041552  010211                  MOV     R2,(R1)         ;LOAD PSW USING ADDER (PAR4 + VIRT ADDR.)
 9926  041554  005067  136012          CLR     SR0             ;TURN OFF MEM. MGMT (SR0=0)
 9927  041560  011003                  MOV     (R0),R3         ;READ PSW BACK WITHOUT USING MEM. MGMT.
 9928  041562  005010                  CLR     (R0)            ;CLEAR THE PSW
```

```
 9929  041564  042703  000037            BIC     #37,R3          ;MASK T-BIT & CC BITS OUT OF DATA READ
 9930  041570  020203                    CMP     R2,R3           ;WAS PSW WRITTEN?
 9931  041572  001401                    BEQ     11$
 9932  041574  104000                    EMT                     ;PSW DID NOT HAVE DATA THAT IT SHOULD HAVE,
 9933                                                            ;APPARENTLY PHYS. ADDR. OF PSW WAS
 9934                                                            ;NOT FORMED BY ADDERS USING THE
 9935                                                            ;VIRTUAL ADDR. AND KIPAR4
 9936                                                            ;FOR TIGHTER SCOPE LOOP
 9937                                                            ;REPLACE ERROR CALL WITH
 9938                                                            ;"BR 10$" = 000742
 9939  041576  012700  177776    11$:    MOV     #PSW,R0         ;LOAD PHYS. ADDR. OF PSW INTO R0
 9940  041602  012701  117776            MOV     #117776,R1      ;LOAD VIRTUAL ADDR. FOR PSW INTO R1
 9941  041606  012702  030240            MOV     #030240,R2      ;LOAD DATA FOR PSW IN R2
 9942  041612  012704  177600            MOV     #177600,R4      ;LOAD R4 WITH PAR VALUE
 9943  041616  010467  130526            MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
 9944  041622  052767  000020  130666    BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
 9945  041630  052767  000001  135734    BIS     #BIT0,SR0       ;TURN ON "MEMORY MANAGEMENT"
 9946  041636  010211                    MOV     R2,(R1)         ;LOAD PSW USING ADDER (PAR4 + VIRT. ADDR.)
 9947  041640  005067  135726            CLR     SR0             ;TURN OFF MEM. MGMT (SR0=0)
 9948  041644  011003                    MOV     (R0),R3         ;READ PSW BACK WITHOUT USING MEM. MGMT.
 9949  041646  005010                    CLR     (R0)            ;CLEAR THE PSW
 9950  041650  042703  000037            BIC     #37,R3          ;MASK T-BIT & CC BITS OUT OF DATA READ
 9951  041654  020203                    CMP     R2,R3           ;WAS PSW WRITTEN WHILE IN MAINT. MODE?
 9952  041656  001401                    BEQ     TS374
 9953  041660  104000                    EMT                     ;PSW DID NOT HAVE DATA THAT IT SHOULD
 9954                                                            ;HAVE, APPARENTLY PHYS. ADDR. OF PSW WAS
 9955                                                            ;NOT FORMED BY ADDERS USING THE
 9956                                                            ;VIRTUAL ADDR. AND KIPAR4
 9957                                                            ;FOR TIGHTER SCOPE LOOP
 9958                                                            ;REPLACE ERROR CALL WITH
 9959                                                            ;"BR 11$" = 000743
 9960
 9961                                ;*****************************************************************************
 9962                                ;TEST 374       RELOCATION & ADDER TEST (WITH CARRIES)
 9963                                ;*****************************************************************************
 9964  041662                        TS374:
 9965
 9966  041662                        1$:                             ;KERNEL PAR'S AND PDR'S HAVE BEEN
 9967                                                                  ;SETUP BY THE PREVIOUS TEST
 9968  041662  012700  066476    2$:     MOV     #66476,R0       ;LOAD PHYSICAL ADDR. PBA INTO R0
 9969  041666  012701  114376            MOV     #114376,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
 9970  041672  012702  125253            MOV     #125253,R2      ;LOAD TEST PATTERN INTO R2
 9971  041676  012704  000521            MOV     #521,R4 ;LOAD R4 WITH PAR VALUE
 9972  041702  010467  130442            MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
 9973  041706  011067  175450            MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
 9974  041712  052767  000020  130576    BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
 9975  041720  052767  000001  135644    BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
 9976  041726  010211                    MOV     R2,(R1)         ;LOAD 125253 USING ADDER  (PAR4 + VIRT ADDR.)
 9977  041730  005067  135636            CLR     SR0             ;TURN OFF MEMORY MGMT.
 9978  041734  011003                    MOV     (R0),R3         ;READ 125253 BACK WITHOUT USING MEM. MGMT.
 9979  041736  016710  175420            MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
 9980  041742  020203                    CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
 9981                                                            ;WRITTEN USING "DEST-ONLY-RELOC."?
 9982  041744  001401                    BEQ     3$
 9983  041746  104000                    EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
 9984                                                            ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
```

```
 9985                                                          ;APPARENTLY PHYSICAL ADDR. WAS
 9986                                                          ;FORMED WRONG BY ADDERS USING
 9987                                                          ;THE VIRTUAL ADDR. AND KIPAR4
 9988                                                          ;FOR TIGHTER SCOPE LOOP
 9989                                                          ;REPLACE ERROR CALL WITH
 9990                                                          ;'BR 2$" = 000742
 9991  041750                                  3$:
 9992  041750  012700  062276                 4$:     MOV     #62276,R0       ;LOAD PHYSICAL ADDR. PBA INTO R0
 9993  041754  012701  107376                         MOV     #107376,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
 9994  041760  012702  125254                         MOV     #125254,R2      ;LOAD TEST PATTERN INTO R2
 9995  041764  012704  000527                         MOV     #527,R4 ;LOAD R4 WITH PAR VALUE
 9996  041770  010467  130354                         MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
 9997  041774  011067  175362                         MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
 9998  042000  052767  000020  130510               BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
 9999  042006  052767  000001  135556               BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
10000  042014  010211                               MOV     R2,(R1)         ;LOAD 125254 USING ADDER  (PAR4 + VIRT ADDR.)
10001  042016  005067  135550                       CLR     SR0             ;TURN OFF MEMORY MGMT.
10002  042022  011003                               MOV     (R0),R3         ;READ 125254 BACK WITHOUT USING MEM. MGMT.
10003  042024  016710  175332                       MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
10004  042030  020203                               CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
10005                                                                        ;WRITTEN USING 'DEST-ONLY-RELOC."?
10006  042032  001401                               BEQ     5$
10007  042034  104000                               EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
10008                                                                        ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
10009                                                                        ;APPARENTLY PHYSICAL ADDR. WAS
10010                                                                        ;FORMED WRONG BY ADDERS USING
10011                                                                        ;THE VIRTUAL ADDR. AND KIPAR4
10012                                                                        ;FOR TIGHTER SCOPE LOOP
10013                                                                        ;REPLACE ERROR CALL WITH
10014                                                                        ;'BR 4$" = 000742
10015  042036                                  5$:
10016  042036  012700  062076                 6$:     MOV     #62076,R0       ;LOAD PHYSICAL ADDR. PBA INTO R0
10017  042042  012701  104576                         MOV     #104576,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
10018  042046  012702  125255                         MOV     #125255,R2      ;LOAD TEST PATTERN INTO R2
10019  042052  012704  000553                         MOV     #553,R4 ;LOAD R4 WITH PAR VALUE
10020  042056  010467  130266                         MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
10021  042062  011067  175274                         MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
10022  042066  052767  000020  130422               BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
10023  042074  052767  000001  135470               BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
10024  042102  010211                               MOV     R2,(R1)         ;LOAD 125255 USING ADDER  (PAR4 + VIRT ADDR.)
10025  042104  005067  135462                       CLR     SR0             ;TURN OFF MEMORY MGMT.
10026  042110  011003                               MOV     (R0),R3         ;READ 125255 BACK WITHOUT USING MEM. MGMT.
10027  042112  016710  175244                       MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
10028  042116  020203                               CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
10029                                                                        ;WRITTEN USING 'DEST-ONLY-RELOC."?
10030  042120  001401                               BEQ     7$
10031  042122  104000                               EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
10032                                                                        ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
10033                                                                        ;APPARENTLY PHYSICAL ADDR. WAS
10034                                                                        ;FORMED WRONG BY ADDERS USING
10035                                                                        ;THE VIRTUAL ADDR. AND KIPAR4
10036                                                                        ;FOR TIGHTER SCOPE LOOP
10037                                                                        ;REPLACE ERROR CALL WITH
10038                                                                        ;'BR 6$" = 000742
10039  042124                                  7$:
10040  042124  012700  000000                 8$:     MOV     #000000,R0      ;LOAD PHYSICAL ADDR. PBA INTO R0
```

```
10041  042130  012701  111400              MOV     #111400,R1      ;LOAD VIRTUAL ADDR. VBA INTO R1
10042  042134  012702  125256              MOV     #125256,R2      ;LOAD TEST PATTERN INTO R2
10043  042140  012704  177664              MOV     #177664,R4      ;LOAD R4 WITH PAR VALUE
10044  042144  010467  130200              MOV     R4,KIPAR4       ;LOAD KERNEL PAR 4 BITS <11:00>
10045  042150  011067  175206              MOV     (R0),$TMP0      ;SAVE CONTENTS AT TEST LOCATION
10046  042154  052767  000020  130334      BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
10047  042162  052767  000001  135402      BIS     #BIT0,SR0       ;TURN ON "RELOCATION"
10048  042170  010211                      MOV     R2,(R1)         ;LOAD 125256 USING ADDER  (PAR4 + VIRT ADDR.)
10049  042172  005067  135374              CLR     SR0             ;TURN OFF MEMORY MGMT.
10050  042176  011003                      MOV     (R0),R3         ;READ 125256 BACK WITHOUT USING MEM. MGMT.
10051  042200  016710  175156              MOV     $TMP0,(R0)      ;RESTORE ORIGINAL CONTENTS TO TEST LOC.
10052  042204  020203                      CMP     R2,R3           ;WAS SAME PATTERN READ BACK THAT WAS
10053                                                              ;WRITTEN USING "DEST-ONLY-RELOC."?
10054  042206  001401                      BEQ     9$
10055  042210  104000                      EMT                     ;TEST LOCATION DID NOT HAVE PATTERN
10056                                                              ;THAT SHOULD HAVE BEEN WRITTEN TO IT.
10057                                                              ;APPARENTLY PHYSICAL ADDR. WAS
10058                                                              ;FORMED WRONG BY ADDERS USING
10059                                                              ;THE VIRTUAL ADDR. AND KIPAR4
10060                                                              ;FOR TIGHTER SCOPE LOOP
10061                                                              ;REPLACE ERROR CALL WITH
10062                                                              ;"BR 8$" = 000742
10063  042212                          9$:
10064
10065                                  ;*****************************************************************************
10066                                  ;TEST 375       READ AND WRITE WHILE IN RELOCATE MODE
10067                                  ;*****************************************************************************
10068  042212                          TS375:
10069
10070  042212  005067  135560          1$:     CLR     PSW             ;START IN KERNEL MODE
10071  042216  012704  001377                  MOV     #1377,R4        ;LOAD R4 WITH VALUE FOR PAR4
10072  042222  012705  001400                  MOV     #1400,R5        ;LOAD R5 WITH VALUE FOR PAR5
10073  042226  010467  130116                  MOV     R4,KIPAR4       ;LOAD KERNEL PAR4
10074  042232  010567  130114                  MOV     R5,KIPAR5       ;LOAD KERNEL PAR5
10075  042236  012700  177640                  MOV     #UIPAR0,R0      ;LOAD ADDRESS OF FIRST USER PAR IN R0
10076  042242  005001                          CLR     R1              ;CLEAR R1
10077  042244  012702  000007                  MOV     #7,R2           ;LOAD LOOP COUNTER WITH A 7
10078  042250  010120          2$:     MOV     R1,(R0)+        ;MAP USER PAR'S TO PAGES 0-6 (4K EACH)
10079  042252  062701  000200                  ADD     #200,R1
10080  042256  077204                          SOB     R2,2$           ;LOOP UNTIL UIPAR0-UIPAR6 ARE LOADED
10081  042260  012710  177600                  MOV     #177600,(R0)    ;MAP USER PAR7 TO THE I/O PAGE
10082  042264  012700  177600                  MOV     #UIPDR0,R0      ;LOAD ADDRESS OF FIRST USER PDR IN R0
10083  042270  012701  077406                  MOV     #77406,R1       ;LOAD PDR DATA INTO R1
10084  042274  012702  000010                  MOV     #10,R2          ;LOAD LOOP COUNTER WITH AN 8
10085  042300  010120          3$:     MOV     R1,(R0)+        ;MAP ALL 8 PAGES 128 BLOCKS, UPWARD
10086  042302  077202                          SOB     R2,3$           ;       EXPANDABLE, READ/WRITE
10087  042304  012767  042550  135736          MOV     #8$,MMVEC       ;SET M. M. TRAP VECTOR TO 8$
10088  042312  052767  000020  130176          BIS     #BIT4,SR3       ;SET UP FOR 22-BIT ADDRESSING
10089  042320  012767  000001  135244          MOV     #BIT0,SR0       ;TURN ON MEMORY MANAGEMENT
10090  042326  105067  135256                  CLRB    UIPDR4          ;MAP USER SPACE NON-RESIDENT WHILE
10091  042332  105067  135254                  CLRB    UIPDR5          ;       TESTING KERNEL SPACE
10092  042336  010567  135306                  MOV     R5,UIPAR4       ;MAP USER PAR'S OPPOSITE OF KIPAR'S
10093  042342  010467  135304                  MOV     R4,UIPAR5
10094  042346  016767  135424  175006  4$:     MOV     PSW,$TMP0       ;SAVE PSW IN CASE OF ERROR
10095  042354  012700  100100                  MOV     #100100,R0      ;PUT VIRTUAL ADDR. THAT USES PAR4 IN R0
10096  042360  012701  120000                  MOV     #120000,R1      ;PUT VIRTUAL ADDR. THAT USES PAR5 IN R1
```

```
10097  042364  010010                  5$:     MOV     R0,(R0)         ;WRITE TO TEST LOC. USING PAR4
10098  042366  011102                          MOV     (R1),R2         ;READ THE SAME LOC., BUT USING PAR5
10099  042370  020002                          CMP     R0,R2           ;DID WE READ WHAT WE WROTE?
10100  042372  001401                          BEQ     6$
10101  042374  104000                          EMT                     ;READING LOC. USING PAR5 AND A VIRT.
10102                                                                   ;ADDR. DID NOT FIND DATA WRITTEN WHEN USING
10103                                                                   ;PAR4 AND VIRT. ADDRESS.
10104                                                                   ;FOR TIGHTER SCOPE LOOP
10105                                                                   ;REPLACE ERROR CALL WITH
10106                                                                   ;"BR 5$" = 000765
10107  042376  062700  000100          6$:     ADD     #100,R0         ;CHANGE VIRTUAL ADDRS. TO POINT TO NEXT BLOCK
10108  042402  062701  000100                  ADD     #100,R1
10109  042406  020127  127700                  CMP     R1,#127700      ;WERE BLOCKS FROM 60000-676000 ALL TRIED?
10110  042412  001364                          BNE     5$              ;BRANCH IF NO
10111  042414  032767  140000  135354          BIT     #140000,PSW     ;HAVE WE DONE TEST IN USER MODE YET?
10112  042422  001026                          BNE     7$              ;BRANCH IF YES
10113  042424  010467  135220                  MOV     R4,UIPAR4       ;LOAD USER PAR4
10114  042430  010567  135216                  MOV     R5,UIPAR5       ;LOAD USER PAR5
10115  042434  112767  000006  135146          MOVB    #6,UIPDR4       ;MAP USER SPACE R/W TO TEST IT
10116  042442  112767  000006  135142          MOVB    #6,UIPDR5
10117  042450  105067  127634                  CLRB    KIPDR4          ;MAP  KERNEL SPACE NON-RESIDENT WHILE
10118  042454  105067  127632                  CLRB    KIPDR5          ;       TESTING USER SPACE
10119  042460  010567  127664                  MOV     R5,KIPAR4       ;MAP KERNEL PAR'S OPPOSITE UIPAR'S
10120  042464  010467  127662                  MOV     R4,KIPAR5
10121  042470  012767  140000  135300          MOV     #140000,PSW     ;GO TO USER MODE
10122  042476  000723                          BR      4$              ;GO BACK AND READ/WRITE IN USER MODE
10123  042500  005067  135272          7$:     CLR     PSW             ;GO BACK TO KERNEL MODE BEFORE LEAVING
10124  042504  012767  077406  127576          MOV     #77406,KIPDR4   ;REMAP KERNEL PAGES READ/WRITE
10125  042512  012767  077406  127572          MOV     #77406,KIPDR5
10126  042520  010567  127624                  MOV     R5,KIPAR4       ;MAP KERNEL  AND USER PAR'S 4 & 5
10127  042524  010567  127622                  MOV     R5,KIPAR5       ;  BACK TO 12-16K
10128  042530  010567  135114                  MOV     R5,UIPAR4
10129  042534  010567  135112                  MOV     R5,UIPAR5
10130  042540  012767  021276  135502          MOV     #T0250,MMVEC    ;RESTORE ADDR. OF NORMAL M.M. TRAP ROUTINE
10131  042546  000404                          BR      TS376           ;GET TO NEXT TEST
10132  042550  042767  160000  135014  8$:     BIC     #160000,SR0     ;CLEAR ERROR BITS IN SR0
10133  042556  104000                          EMT                     ;M.M. TRAP WHILE IN RELOCATE MODE -
10134                                                                   ;REFERENCED WRONG SET OF PDR'S
10135                                                                   ;FOR TIGHTER SCOPE LOOP
10136                                                                   ;REPLACE ERROR CALL WITH
10137                                                                   ;A "NOP" = 000240
10138
10139                                  ;*****************************************************************************
10140                                  ;TEST 376       W-BIT LOGIC TEST, KERNEL PDR'S
10141                                  ;*****************************************************************************
10142  042560                          TS376:
10143  042560                          1$:
10144  042560  004767  005300                  JSR     PC,TOFF         ;TURN T-BIT TRAPPING OFF FOR THIS TEST
10145  042564  012702  000004                  MOV     #4,R2           ;SET LOOP COUNTER TO 4
10146  042570  012700  172346                  MOV     #KIPAR3,R0      ;LOAD ADDRESS OF PAR3 INTO R0
10147  042574  012701  001400                  MOV     #1400,R1        ;LOAD "24-28K" PAR VALUE INTO R1
10148  042600  010120                  2$:     MOV     R1,(R0)+        ;MAP PARS 3-6 TO 12-16K
10149  042602  077202                          SOB     R2,2$           ;LOOP TIL ALL 4 OF THEM LOADED
10150  042604  012705  172300                  MOV     #KIPDR0,R5      ;LOAD ADDRESS OF FIRST PDR TO BE TESTED IN R5
10151  042610  012704  000010                  MOV     #10,R4          ;SET LOOP COUNTER TO 8
10152  042614  012703  017776                  MOV     #17776,R3       ;INITIALIZE VIRTUAL ADDRESS TO BE IN R3
```

```
10153  042620  012700  172300          3$:   MOV   #KIPDR0,R0     ;LOAD ADDR. OF FIRST PDR TO BE SETUP IN R0
10154  042624  012702  000010                MOV   #10,R2          ;SET LOOP COUNTER TO 8
10155  042630  012701  077406                MOV   #77406,R1       ;PUT "W-BIT OFF DATA" INTO R1
10156  042634  010120          4$:   MOV   R1,(R0)+        ;CLEAR ALL W-BITS BY WRITING TO ALL PDRS
10157  042636  077202                SOB   R2,4$           ;LOOP UNTIL ALL OF THEM SETUP
10158  042640  011313                MOV   (R3),(R3)       ;DO "DATO" TO VIRTUAL ADDR.-SETTING A W-BIT
10159  042642  031527  000100        BIT   (R5),#WBIT      ;DID THAT CAUSE W-BIT TO BE SET?
10160  042646  001001                BNE   5$
10161  042650  104000                EMT                   ;W-BIT DID NOT GET SET IN PDR
10162                                                       ;FOR TIGHTER SCOPE LOOP
10163                                                       ;REPLACE ERROR CALL WITH
10164                                                       ;"BR 3$" = 000763
10165  042652  012702  000010          5$:   MOV   #10,R2          ;SET LOOP COUNTER TO 8
10166  042656  012700  172300                MOV   #KIPDR0,R0      ;LOAD ADDR. OF FIRST PDR TO BE CHECKED IN R0
10167  042662  031027  000100          6$:   BIT   (R0),#WBIT      ;DID W-BIT IN OTHER PDRS REMAIN CLEAR?
10168  042666  001403                BEQ   7$              ;BRANCH IF YES
10169  042670  020500                CMP   R5,R0           ;IF W-BIT SET, THEN WAS IT PDR UNDER TEST?
10170  042672  001401                BEQ   7$
10171  042674  104000                EMT                   ;W-BIT GOT SET IN MORE THAN ONE PDR
10172                                                       ;FOR TIGHTER SCOPE LOOP
10173                                                       ;REPLACE ERROR CALL WITH
10174                                                       ;"BR 3$" = 000750
10175  042676  062700  000002          7$:   ADD   #2,R0           ;POINT R0 TO NEXT PDR TO BE CHECKED
10176  042702  077211                SOB   R2,6$           ;LOOP UNTIL ALL 8 CHECKED FOR CLEAR W-BIT
10177  042704  010115                MOV   R1,(R5)         ;WRITE TO THE PDR TESTED TO CLEAR W-BIT
10178  042706  031527  000100        BIT   (R5),#WBIT      ;DID WRITING PDR CLEAR THE W-BIT?
10179  042712  001401                BEQ   8$
10180  042714  104000                EMT                   ;W-BIT DID NOT CLEAR BY WRITING THE PDR
10181                                                       ;FOR TIGHTER SCOPE LOOP
10182                                                       ;REPLACE ERROR CALL WITH
10183                                                       ;"BR 3$" = 000740
10184  042716  062705  000002          8$:   ADD   #2,R5           ;POINT R5 TO THE NEXT PDR TO BE TESTED
10185  042722  062703  020000                ADD   #20000,R3       ;CHANGE VIRT. ADDR TO REF. NEXT PDR
10186  042726  077444                SOB   R4,3$           ;LOOP BACK TO 3$ UNTIL ALL 8 PDR'S TESTED
10187  042730  004767  005164                JSR   PC,TON          ;TURN T-BIT BACK ON FOR NEXT TEST
10188
10189                                ;*************************************************************************
10190                                ;TEST 377       W-BIT LOGIC TEST, USER PDR'S
10191                                ;*************************************************************************
10192  042734                        TS377:
10193  042734  012767  140000  135034  1$:   MOV   #140000,PSW     ;GO TO USER MODE FOR THIS TEST
10194  042742  004767  005116                JSR   PC,TOFF         ;TURN T-BIT TRAPPING OFF FOR THIS TEST
10195  042746  012702  000004                MOV   #4,R2           ;SET LOOP COUNTER TO 4
10196  042752  012700  177646                MOV   #UIPAR3,R0      ;LOAD ADDRESS OF PAR3 INTO R0
10197  042756  012701  001400                MOV   #1400,R1        ;LOAD "24-28K" PAR VALUE INTO R1
10198  042762  010120          2$:   MOV   R1,(R0)+        ;MAP PARS 3-6 TO 12-16K
10199  042764  077202                SOB   R2,2$           ;LOOP TIL ALL 4 OF THEM LOADED
10200  042766  012705  177600                MOV   #UIPDR0,R5      ;LOAD ADDRESS OF FIRST PDR TO BE TESTED IN R5
10201  042772  012704  000010                MOV   #10,R4          ;SET LOOP COUNTER TO 8
10202  042776  012703  017776                MOV   #17776,R3       ;INITIALIZE VIRTUAL ADDRESS TO BE IN R3
10203  043002  012700  177600          3$:   MOV   #UIPDR0,R0      ;LOAD ADDR. OF FIRST PDR TO BE SETUP IN R0
10204  043006  012702  000010                MOV   #10,R2          ;SET LOOP COUNTER TO 8
10205  043012  012701  077406                MOV   #77406,R1       ;PUT "W-BIT OFF DATA" INTO R1
10206  043016  010120          4$:   MOV   R1,(R0)+        ;CLEAR ALL W-BITS BY WRITING TO ALL PDRS
10207  043020  077202                SOB   R2,4$           ;LOOP UNTIL ALL OF THEM SETUP
10208  043022  011313                MOV   (R3),(R3)       ;DO "DATO" TO VIRTUAL ADDR.-SETTING A W-BIT
```

```
10209  043024  031527  000100            BIT     (R5),#WBIT      ;DID THAT CAUSE W-BIT TO BE SET?
10210  043030  001001                    BNE     5$
10211  043032  104000                    EMT                     ;W-BIT DID NOT GET SET IN PDR
10212                                                            ;FOR TIGHTER SCOPE LOOP
10213                                                            ;REPLACE ERROR CALL WITH
10214                                                            ;"BR 3$" = 000763
10215  043034  012702  000010      5$:   MOV     #10,R2          ;SET LOOP COUNTER TO 8
10216  043040  012700  177600            MOV     #UIPDR0,R0      ;LOAD ADDR. OF FIRST PDR TO BE CHECKED IN R0
10217  043044  031027  000100      6$:   BIT     (R0),#WBIT      ;DID W-BIT IN OTHER PDRS REMAIN CLEAR?
10218  043050  001403                    BEQ     7$              ;BRANCH IF YES
10219  043052  020500                    CMP     R5,R0           ;IF W-BIT SET, THEN WAS IT PDR UNDER TEST?
10220  043054  001401                    BEQ     7$
10221  043056  104000                    EMT                     ;W-BIT GOT SET IN MORE THAN ONE PDR
10222                                                            ;FOR TIGHTER SCOPE LOOP
10223                                                            ;REPLACE ERROR CALL WITH
10224                                                            ;"BR 3$" = 000750
10225  043060  062700  000002      7$:   ADD     #2,R0           ;POINT R0 TO NEXT PDR TO BE CHECKED
10226  043064  077211                    SOB     R2,6$           ;LOOP UNTIL ALL 8 CHECKED FOR CLEAR W-BIT
10227  043066  010115                    MOV     R1,(R5)         ;WRITE TO THE PDR TESTED TO CLEAR W-BIT
10228  043070  031527  000100            BIT     (R5),#WBIT      ;DID WRITING PDR CLEAR THE W-BIT?
10229  043074  001401                    BEQ     8$
10230  043076  104000                    EMT                     ;W-BIT DID NOT CLEAR BY WRITING THE PDR
10231                                                            ;FOR TIGHTER SCOPE LOOP
10232                                                            ;REPLACE ERROR CALL WITH
10233                                                            ;"BR 3$" = 000740
10234  043100  062705  000002      8$:   ADD     #2,R5           ;POINT R5 TO THE NEXT PDR TO BE TESTED
10235  043104  062703  020000            ADD     #20000,R3       ;CHANGE VIRT. ADDR TO REF. NEXT PDR
10236  043110  077444                    SOB     R4,3$           ;LOOP BACK TO 3$ UNTIL ALL 8 PDR'S TESTED
10237  043112  004767  005002            JSR     PC,TON          ;TURN T-BIT BACK ON FOR NEXT TEST
10238  043116  005067  134654            CLR     PSW             ;BACK TO KERNEL MODE BEFORE LEAVING
10239
10240                                  ;*****************************************************************************
10241                                  ;TEST 400       TEST "W-BIT" SPECIAL CASES
10242                                  ;*****************************************************************************
10243  043122                          TS400:
10244
10245  043122  004767  004736      1$:   JSR     PC,TOFF         ;TURN OFF T-BIT TRAPPING FOR THIS TEST
10246  043126  012701  077406            MOV     #77406,R1       ;PUT "W-BIT OFF" VALUE FOR PDR IN R1
10247  043132  010167  127160      2$:   MOV     R1,KIPDR7       ;LOAD KERNEL PDR 7 TO CLEAR W-BIT
10248  043136  016700  134430            MOV     SR0,R0          ;READ PRESENT CONTENTS OF STATUS REG. 0
10249  043142  010067  134424            MOV     R0,SR0          ;WRITE PRESENT CONTENTS OF SR0 BACK TO ITSELF
10250  043146  016702  127144            MOV     KIPDR7,R2       ;READ CONTENTS OF KIPDR7 INTO R2
10251  043152  020102                    CMP     R1,R2           ;WAS W-BIT LEFT CLEARED?
10252  043154  001401                    BEQ     3$
10253  043156  104000                    EMT                     ;W-BIT IN KIPDR7 SET WHEN SR0 WAS WRITTEN TO
10254                                                            ;FOR TIGHTER SCOPE LOOP
10255                                                            ;REPLACE ERROR CALL WITH
10256                                                            ;"BR 2$" = 000765
10257  043160  010167  127130      3     MOV     R1,KIPDR6       ;LOAD KERNEL PDR6 WITH 77406 TO CLEAR W-BIT
10258  043164  012767  043176  134612    MOV     #4$,ERRVEC      ;SET UP LOC. 4 TO 4$ FOR ODD ADDR. ABORT
10259  043172  005037  140000            CLR     @#140000        ;CAUSE TIMEOUT ABORT THRU LOC. 4
10260  043176  012706  001000      4$:   MOV     #KERSTK,KSP     ;RESTORE THE STACK POINTER
10261  043202  016702  127106            MOV     KIPDR6,R2       ;READ KIPDR6 INTO R2
10262  043206  052701  000100            BIS     #100,R1         ;R1-77506
10263  043212  020102                    CMP     R1,R2           ;WAS W-BIT SET?
10264  043214  001401                    BEQ     5$
```

```
10265  043216  104000                          EMT                     ;W-BIT WAS NOT SET DURING A TIMEOUT ABORT
10266                                                                   ;FOR TIGHTER SCOPE LOOP
10267                                                                   ;REPLACE ERROR CALL WITH
10268                                                                   ;"BR 3$" = 000757
10269  043220  010167  127070          5$:     MOV     R1,KIPDR6       ;RESTORE KIPDR6 TO 77406
10270  043224  012767  001400  127122          MOV     #1400,KIPAR6    ;RESTORE KIPAR6 TO 1400
10271  043232  012767  021256  134544          MOV     #T04,ERRVEC     ;RESTORE NORMAL CPU TRAP ROUTINE TO LOC.4
10272  043240  004767  004654                  JSR     PC,TON          ;TURN T-BIT TRAPPING BACK ON
10273
10274                                  ;*************************************************************************************
10275                                  ;*
10276                                  ;*      THE NEXT THREE (3) TESTS CAUSE MEMORY MANAGEMENT ERRORS
10277                                  ;*      TO CHECK THE ABILITY OF STATUS REGISTER 0 TO RECORD KT
10278                                  ;*      ERRORS AND THE ABILITY OF STATUS REGISTER 2 TO LOCK UP THE
10279                                  ;*      VIRTUAL ADDR. OF THE INSTRUCTION THAT CAUSED THE ERROR.
10280                                  ;*      THE BITS OF SR2 ARE CHECKED AND BITS <15:13>, <6:5>, AND <3:0>
10281                                  ;*      ARE CHECKED IN SR0.  SO THE SR0 AND SR2 LOGIC AND THE
10282                                  ;*      KT ERROR LOGIC ARE CHECKED.
10283                                  ;*
10284                                  ;*************************************************************************************
10285
10286                                  ;*************************************************************************************
10287                                  ;TEST 401       NON-RESIDENT ABORT TEST (ACF=084)
10288                                  ;*************************************************************************************
10289  043244                          TS401:
10290
10291  043244  012700  001400          1$:     MOV     #1400,R0        ;LOAD DATA FOR PAR'S INTO R0
10292  043250  010067  127072                  MOV     R0,KIPAR3       ;MAP KERNEL PAR'S 3&4 TO 24-28K
10293  043254  010067  127070                  MOV     R0,KIPAR4
10294  043260  010067  134362                  MOV     R0,UIPAR3       ;MAP USER PAR'S 3&4 TO 24-28K
10295  043264  010067  134360                  MOV     R0,UIPAR4
10296  043270  012767  077406  127010          MOV     #77406,KIPDR3   ;MAP KERNEL PDR 3  128 BLKS, READ-WRITE
10297  043276  012767  077406  134302          MOV     #77406,UIPDR3   ;MAP USER PDR 3  128 BLKS, READ-WRITE
10298  043304  012700  060000                  MOV     #60000,R0       ;LOAD VIRTUAL ADDR. TO REFERENCE PDR3 INTO R0
10299  043310  012701  100000                  MOV     #100000,R1      ;LOAD VIRTUAL ADDR. TO REFERENCE PDR4 INTO R1
10300  043314  012703  100011                  MOV     #100011,R3      ;LOAD R3 WITH WHAT SR0 SHOULD READ - N.R., KERNEL, PG.4
10301  043320  012702  077400                  MOV     #77400,R2       ;LOAD ACF=0 (NON-RESIDENT) PDR VALUE IN R2
10302  043324  012767  043360  134716  2$:     MOV     #5$,MMVEC       ;POINT MEM. MGMT. TRAP VECTOR TO 5$ BELOW
10303  043332  010267  126752                  MOV     R2,KIPDR4       ;LOAD ACF TEST VALUE INTO KIPDR4
10304  043336  010267  134246                  MOV     R2,UIPDR4       ;LOAD ACF TEST VALUE INTO UIPDR4
10305  043342  005010                  3$:     CLR     (R0)            ;CLEAR PHYS. LOC. 140000 USING PDR3
10306  043344  016767  134426  174010          MOV     PSW,$TMP0       ;SAVE PSW IN CASE OF ERROR
10307  043352  005211                  4$:     INC     (R1)            ;TRY TO REF. IT USING PDR4 - SHOULD TRAP TO 5$
10308  043354  001462                          BEQ     TS402
10309  043356  104000                          EMT                     ;MEM. MGMT. ABORT DID NOT OCCUR
10310                                                                   ;FOR TIGHTER SCOPE LOOP
10311                                                                   ;REPLACE ERROR CALL WITH
10312                                                                   ;"BR 3$" = 000772
10313  043360  062706  000004          5$:     ADD     #4,SP           ;RESTORE STACK POINTER
10314  043364  005710                          TST     (R0)            ;DID INSTRUCTION GET ABORTED & NOT EXECUTE
10315  043366  001401                          BEQ     6$
10316  043370  104000                          EMT                     ;INSTRUCTION WAS NOT ABORTED, LOC. GOT CHANGED
10317                                                                   ;FOR TIGHTER SCOPE LOOP
10318                                                                   ;REPLACE ERROR CALL WITH
10319                                                                   ;"BR 3$" = 000764
10320  043372  016767  134174  173754  6$:     MOV     SR0,WASSR0      ;READ STATUS REGISTER 0
```

```
10321  043400  016767  134172  173750          MOV     SR2,WASSR2      ;READ STATUS REGISTER 2
10322  043406  020367  173742                  CMP     R3,WASSR0       ;DID SR0 REPORT NON-RESIDENT ERROR CORRECTLY?
10323  043412  001401                          BEQ     7$
10324  043414  104000                          EMT                     ;SR0 DID NOT REPORT NON-RES. ERROR CORRECTLY
10325                                                                   ;FOR TIGHTER SCOPE LOOP
10326                                                                   ;REPLACE ERROR CALL WITH
10327                                                                   ;'BR 3$" = 000752
10328  043416  012704  043352          7$:     MOV     #4$,R4          ;LOAD R4 WITH WHAT SR2 SHOULD READ
10329  043422  020467  173730                  CMP     R4,WASSR2       ;DID SR2 LOCKUP RIGHT VIRTUAL ADDR. (=4$)?
10330  043426  001401                          BEQ     8$
10331  043430  104000                          EMT                     ;SR2 DID NOT LOCK VIRTUAL ADDR. OF NON-RES. ERROR
10332                                                                   ;FOR TIGHTER SCOPE LOOP
10333                                                                   ;REPLACE ERROR CALL WITH
10334                                                                   ;'BR 3$" = 000744
10335  043432  042767  160000  134132  8$:     BIC     #160000,SR0     ;CLEAR THE ERROR BITS IN SR0
10336  043440  032767  140000  173714          BIT     #140000,$TMP0   ;HAS ACF=0&4 BEEN TESTED IN USER YET
10337  043446  001006                          BNE     9$              ;BRANCH IF YES
10338  043450  012703  100151                  MOV     #100151,R3      ;LOAD R3 WITH WHAT SP0 SHOULD READ - N.R., USER, PG.4
10339  043454  012767  140000  134314          MOV     #140000,PSW     ;GO TO USER MODE
10340  043462  000720                          BR      2$              ;REPEAT TEST IN USER MODE
10341  043464  022702  077404          9$:     CMP     #77404,R2       ;HAS ACF=4 BEEN TESTED YET?
10342  043470  001407                          BEQ     10$             ;BRANCH IF YES
10343  043472  012702  077404                  MOV     #77404,R2       ;THEN LOAD ACF=4 (NON-RES) PDR VALUE IN R2
10344  043476  012703  10001                   MOV     #100011,R3      ;LOAD R3 WITH WHAT SR0 SHOULD READ-N.R.,KERNEL,PG. 4
10345  043502  005067  134270                  CLR     PSW             ;GO BACK TO KERNEL MODE
10346  043506  000706                          BR      2$              ;GO BACK & TEST ACF=4 IN SAME MODE
10347  043510  005067  134262          10$:    CLR     PSW             ;GO BACK TO KERNEL MODE BEFORE LEAVING
10348  043514  012767  021276  134526          MOV     #T0250,MMVEC    ;RESTORE ADDRESS OF NORMAL MEMORY
10349                                                                   ;MANAGEMENT ERROR ROUTINE TO MMVEC
10350
10351                                  ;******************************** **********************************************************
10352                                  ;TEST 402       READ-ONLY ABORT TEST (ACF=2)
10353                                  ;*************************************************************************************************
10354  043522                          TS402:
10355  043522                          1$:                             ;KERNEL & USER PAR'S 3 & 4 AND PDR 3
10356                                                                   ;ARE SETUP FROM LAST TEST
10357  043522  012700  060000                  MOV     #60000,R0       ;LOAD VIRTUAL ADDR. TO REFERENCE PDR3 INTO R0
10358  043526  012701  100000                  MOV     #100000,R1      ;LOAD VIRTUAL ADDR. TO REFERENCE PDR4 INTO R1
10359  043532  012703  020011                  MOV     #20011,R3       ;LOAD R3 WITH WHAT SR0 SHOULD READ - R/O, KERNEL, PG.4
10360  043536  012702  077402                  MOV     #77402,R2       ;LOAD ACF=2 (READ-ONLY) PDR VALUE IN R2
10361  043542  012767  043574  134500  2$:     MOV     #5$,MMVEC       ;POINT MEM. MGMT. TRAP VECTOR TO 5$ BELOW
10362  043550  010267  126534                  MOV     R2,KIPDR4       ;LOAD ACF=2 INTO KIPDR4
10363  043554  010267  134030                  MOV     R2,UIPDR4       ;LOAD ACF=2 INTO UIPDR4
10364  043560  005010                  3$:     CLR     (R0)            ;CLEAR PHYS. LOC. 140000 USING PDR3
10365  043562  016767  134210  173572          MOV     PSW,$TMP0       ;SAVE PSW IN CASE OF ERROR
10366  043570  005211                  4$:     INC     (R1)            ;TRY TO WRITE USING PDR4 - SHOULD TRAP TO 5$
10367  043572  104000                          EMT                     ;MEM. MGMT. ABORT DID NOT OCCUR
10368                                                                   ;FOR TIGHTER SCOPE LOOP
10369                                                                   ;REPLACE ERROR CALL WITH
10370                                                                   ;'BR 3$" = 000772
10371  043574  062706  000004          5$:     ADD     #4,SP           ;RESTORE STACK POINTER
10372  043600  005710                          TST     (R0)            ;DID INSTRUCTION GET ABORTED & NOT EXECUTE
10373  043602  001401                          BEQ     6$
10374  043604  104000                          EMT                     ;INSTRUCTION WAS NOT ABORTED, LOC. GOT CHANGED
10375                                                                   ;FOR TIGHTER SCOPE LOOP
10376                                                                   ;REPLACE ERROR CALL WITH
```

```
10377                                                                   ;'BR 3$" = 000764
10378  043606  016767  133760  173540  6$:     MOV     SR0,WASSR0      ;READ STATUS REG. 0
10379  043614  016767  133756  173534          MOV     SR2,WASSR2      ;READ STATUS REG. 2
10380  043622  020367  173526                  CMP     R3,WASSR0       ;DID SR0 REPORT READ-ONLY ERROR CORRECTLY?
10381  043626  001401                          BEQ     7$
10382  043630  104000                          EMT                     ;SR0 DID NOT REPORT R/O ERROR CORRECTLY
10383                                                                   ;FOR TIGHTER SCOPE LOOP
10384                                                                   ;REPLACE ERROR CALL WITH
10385                                                                   ;'BR 3$" = 000752
10386  043632  012704  043570          7$:     MOV     #4$,R4          ;LOAD R4 WITH WHAT SR2 SHOULD READ
10387  043636  020467  173514                  CMP     R4,WASSR2       ;DID SR2 LOCKUP RIGHT VIRTUAL ADDR. (=4$)?
10388  043642  001401                          BEQ     8$
10389  043644  104000                          EMT                     ;SR2 DID NOT LOCKUP VIRTUAL ADDR. OF R/O ERROR
10390                                                                   ;FOR TIGHTER SCOPE LOOP
10391                                                                   ;REPLACE ERROR CALL WITH
10392                                                                   ;'BR 3$" = 000744
10393  043646  042767  160000  133716  8$:     BIC     #160000,SR0     ;CLEAR THE ERROR BITS IN SR0
10394  043654  032767  140000  173500          BIT     #140000,$TMP0   ;HAS ACF=2 BEEN TESTED IN USER MODE?
10395  043662  001006                          BNE     9$              ;BRANCH IF YES
10396  043664  012703  020151                  MOV     #20151,R3       ;LOAD R3 WITH WHAT SR0 SHOULD READ-R/O, USER, PG.4
10397  043670  012767  140000  134100          MOV     #140000,PSW     ;GO TO USER MODE
10398  043676  000721                          BR      2$              ;REPEAT TEST IN USER MODE
10399  043700  005067  134072          9$:     CLR     PSW             ;GO BACK TO KERNEL MODE BEFORE LEAVING
10400  043704  012767  021276  134336          MOV     #T0250,MMVEC    ;RESTORE ADDRESS OF NORMAL MEMORY
10401                                                                   ;MANAGEMENT ERROR ROUTINE TO MMVEC.
10402
10403
10404
10405                          ;NOTE:  MACRO MSG31A WAS DELETED AS IT DIDN'T APPLY TO F11.
10406
10407
10408
10409
10410
10411
10412
10413
10414                          ;*******************************************************************************
10415                          ;*
10416                          ;*      THE NEXT TWO (2) TESTS WILL BE CHECKING THE PAGE LENGTH
10417                          ;*      COMPARATORS AND SOME MORE OF THE KT ERROR DETECTION
10418                          ;*      AND STATUS LOGIC.  THE PAGE LENGTH FIELD (PLF) IN KERNEL
10419                          ;*      PDR 4 IS VARIED AND FOR EVERY PLF, THREE (3) VIRTUAL
10420                          ;*      ADDRESSES ARE READ.  WHILE USING BOTH UPWARD & DOWNWARD PAGE
10421                          ;*      EXPANSION, ONE OF THOSE THREE VIRTUAL ADDRESSES WILL CAUSE A
10422                          ;*      "PAGE LENGTH ABORT" WHILE THE OTHER TWO WON'T.
10423                          ;*
10424                          ;*      STATUS REGISTER 0 & 2 ARE CHECKED WHEN THE PAGE LENGTH
10425                          ;*      ABORT DOES OCCUR TO SEE THAT THE ABORT IS REPORTED AND THAT
10426                          ;*      THE VIRTUAL ADDRESS OF THE INSTRUCTION THAT CAUSED THE ABORT
10427                          ;*      IS LOCKED UP.
10428                          ;*
10429                          ;*******************************************************************************
10430
10431
10432
```

```
10433                                   ;*****************************************************************************
10434                                   ;TEST 403       PAGE LENGTH FAULTS-UPWARD EXPANSION
10435                                   ;*****************************************************************************
10436  043712                           TS403:
10437  043712  012767  077406  126366   1$:     MOV     #77406,KIPDR3   ;MAKE SURE PDR3 IS DESCRIBED AS R/W
10438  043720  012767  077406  126364           MOV     #77406,KIPDR5   ;MAKE SURE PDR5 IS DESCRIBED AS R/W
10439  043726  012700  044126                   MOV     #DALTB1,R0      ;DAL TABLE FOR VIRTUAL ADDR'S. TO SELECT PDR4.
10440  043732  012704  044144                   MOV     #PDRTB1,R4      ;PDR TABLE FOR PDR4 (COINCIDES WITH DAL TABLE).
10441  043736  012701  000006                   MOV     #6,R1           ;SET UP LOOP COUNTER.
10442  043742  012767  044104  134300           MOV     #9$,MMVEC       ;SETUP M.M. TRAP VECTOR FOR UNEXPECTED ABORTS
10443  043750  012706  001000                   MOV     #KERSTK,KSP     ;MAKE SURE STACK POINTER IS ALL SET UP
10444
10445                                   ;TEST NON-ABORT CASES (VBA < OR = PLF)
10446  043754  012467  126330           2$:     MOV     (R4)+,KIPDR4    ;LOAD KIPDR4 WITH PAGE LENGTH VALUE
10447  043760  005730                           TST     @(R0)+          ;ACCESS VIRTUAL ADDR. (VBA < OR = PLF)
10448                                           ;NO ABORT SHOULD OCCUR!!!
10449  043762  077104                           SOB     R1,2$           ;DONE?...NO- TEST NEXT COMBINATION OF DAL & PDR.
10450
10451                                   ;TEST ABORT CASES (VBA > PLF)
10452  043764  012701  000005           3$:     MOV     #5,R1           ;SET UP LOOP COUNTER.
10453  043770  012700  044162                   MOV     #DALTB2,R0      ;DAL TABLE
10454  043774  012704  044176                   MOV     #PDRTB2,R4      ;PDR TABLE
10455  044000  012767  044020  134242           MOV     #6$,MMVEC       ;SETUP M.M. TRAP VECTOR FOR EXPECTED ABORT
10456
10457  044006  012467  126276           4$:     MOV     (R4)+,KIPDR4    ;LOAD KIPDR4 WITH PAGE LENGHT VALUE
10458  044012  005730                   5$:     TST     @(R0)+          ;ACCESS VIRTUAL ADDR. (VBA > PLF - ABORT TO 6$)
10459  044014  001476                           BEQ     TS404
10460  044016  104000                           EMT                     ;EXPECTED PAGE LENGTH ABORT DID NOT OCCUR
10461                                           ;FOR TIGHTER SCOPE LOOP
10462                                           ;REPLACE ERROR CALL WITH
10463                                           ;"BR 5$" = 000776
10464  044020  012706  001000           6$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER FOLLOWING ABORT
10465  044024  016767  133542  173322           MOV     SR0,WASSR0      ;READ M.M. STATUS REG. 0
10466  044032  016767  133540  173316           MOV     SR2,WASSR2      ;READ M.M. STATUS REG. 2
10467  044040  012702  040011                   MOV     #40011,R2       ;PUT EXPECTED SR0 CONTENTS IN R2
10468  044044  020267  173304                   CMP     R2,WASSR0       ;DID SR0 REPORT PG. LENGTH ABORT, PAGE 4, KERNEL?
10469  044050  001401                           BEQ     7$
10470  044052  104000                           EMT                     ;SR0 DID NOT REPORT PG. LENGTH ABORT CORRECTLY
10471                                           ;FOR TIGHTER SCOPE LOOP
10472                                           ;REPLACE ERROR CALL WITH
10473                                           ;"BR 5$" = 000757
10474  044054  012703  044012           7$:     MOV     #5$,R3          ;PUT EXPECTED SR2 CONTENTS IN R3
10475  044060  020367  173272                   CMP     R3,WASSR2       ;DID SR2 LOCKUP VIRT. ADDR. OF ABORTED INSTRUCTION?
10476  044064  001401                           BEQ     8$
10477  044066  104000                           EMT                     ;SR2 DID NOT LOCKUP VIRT. ADDR. OF ABORT CORRECTLY
10478                                           ;FOR TIGHTER SCOPE LOOP
10479                                           ;REPLACE ERROR CALL WITH
10480                                           ;"BR 5$" = 000751
10481  044070  042767  160000  133474   8$:     BIC     #160000,SR0     ;CLEAR ERROR BITS IN SR0
10482  044076  077135                           SOB     R1,4$           ;DONE?..NO - GET NEXT DAL & PDR PAIR
10483  044100  000167  000010                   JMP     10$             ;YES...
10484  044104  042767  160000  133460   9$:     BIC     #160000,SR0     ;CLEAR ERROR BITS IN SR0
10485  044112  104000                           EMT                     ;GOT PG. LENGTH ABORT BEFORE IT WAS EXPECTED
10486                                           ;FOR TIGHTER SCOPE LOOP
10487                                           ;REPLACE ERROR CALL WITH
10488                                           ;A "NOP" = 240
```

```
10489
10490  044114  012767  021276  134126  10$:    MOV     #T0250,MMVEC    ;RESTORE NORMAL M.M. TRAP HAN LER
10491                                                                   ;ADDRESS TO M.M. TRAP VECTOR
10492  044122  000167  000064                  JMP     TS404           ;GET TO NEXT TEST
10493
10494                                  ;DAL TABLE FOR UPWARD EXPANSION (NON-ABORT CASES)
10495  044126  100000                  DALTB1: 100000
10496  044130  106100                          106100
10497  044132  102300                          102300
10498  044134  102500                          102500
10499  044136  113700                          113700
10500  044140  104600                          104600
10501  044142  117700                          117700
10502
10503                                  ;PDR TABLE FOR KPDR4 (NON-ABORT CASES)
10504  044144  000006                  PDRTB1: 000006
10505  044146  052006                          052006
10506  044150  045006                          045006
10507  044152  052006                          052006
10508  044154  074406                          074406
10509  044156  025006                          025006
10510  044160  077406                          077406
10511
10512                                  ;DAL TABLE (ABORT CASES)
10513  044162  100100                  DALTB2: 100100
10514  044164  110100                          110100
10515  044166  116600                          116600
10516  044170  112700                          112700
10517  044172  117000                          117000
10518  044174  117700                          117700
10519
10520                                  ;PDR TABLE (ABORT CASES)
10521  044176  000006                  PDRTB2: 000006
10522  044200  030406                          030406
10523  044202  046406                          046406
10524  044204  042006                          042006
10525  044206  073406                          073406
10526  044210  077006                          077006
10527
10528
10529                                  ;*****************************************************************************
10530                                  ;TEST 404       PAGE LENGTH FAULTS-DOWNWARD EXPANSION
10531                                  ;*****************************************************************************
10532  044212                          TS404:
10533  044212  012700  044412          1$:     MOV     #DALTB3,R0      ;DAL TABLE FOR VIRTUAL ADDR S. TO SELECT PDR4.
10534  044216  012704  044430                  MOV     #PDRTB3,R4      ;PDR TABLE FOR PDR4 (COINCIDES WITH DAL TABLE).
10535  044222  012701  000006                  MOV     #6,R1           ;SET UP LOOP COUNTER.
10536  044226  012767  044370  134014          MOV     #9$,MMVEC       ;SETUP M.M. TRAP VECTOR FOR UNEXPECTED ABORTS
10537  044234  012706  001000                  MOV     #KERSTK,KSP     ;MAKE SURE STACK POINTER IS ALL SET UP
10538
10539                                  ;TEST NON-ABORT CASES (VBA > OR = PLF)
10540  044240  012467  126044          2$:     MOV     (R4)+,KIPDR4    ;LOAD KIPDR4 WITH PAGE LENGTH VALUE
10541  044244  005730                          TST     @(R0)+          ;ACCESS VIRTUAL ADDR. (VBA > OR = PLF)
10542                                                                  ;NO ABORT SHOULD OCCUR!!!
10543  044246  077104                          SOB     R1,2$           ;DONE?...NO- TEST NEXT COMBINATION OF DAL & PDR.
10544
```

```
10545                                          ;TEST ABORT CASES (VBA < PLF)
10546  044250  012701  000005          3$:     MOV     #5,R1           ;SET UP LOOP COUNTER.
10547  044254  012700  044446                  MOV     #DALTB4,R0      ;DAL TABLE
10548  044260  012704  044462                  MOV     #PDRTB4,R4      ;PDR TABLE
10549  044264  012767  044304  133756          MOV     #6$,MMVEC       ;SETUP M.M. TRAP VECTOR FOR EXPECTED ABORT
10550
10551  044272  012467  126012          4$:     MOV     (R4)+,KIPDR4    ;LOAD KIPDR4 WITH PAGE LENGHT VALUE
10552  044276  005730                  5$:     TST     @(R0)+          ;ACCESS VIRTUAL ADDR. (VBA < PLF - ABORT TO 6$)
10553  044300  001476                          BEQ     TS405
10554  044302  104000                          EMT                     ;EXPECTED PAGE LENGTH ABORT DID NOT OCCUR
10555                                          ;FOR TIGHTER SCOPE LOOP
10556                                          ;REPLACE ERROR CALL WITH
10557                                          ;'BR 5$" = 000776
10558  044304  012706  001000          6$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER FOLLOWING ABORT
10559  044310  016767  133256  173036          MOV     SR0,WASSR0      ;READ M.M. STATUS REG. 0
10560  044316  016767  133254  173032          MOV     SR2,WASSR2      ;READ M.M. STATUS REG. 2
10561  044324  012702  040011                  MOV     #40011,R2       ;PUT EXPECTED SR0 CONTENTS IN R2
10562  044330  020267  173020                  CMP     R2,WASSR0       ;DID SR0 REPORT PG. LENGTH ABORT, PAGE 4, KERNEL?
10563  044334  001401                          BEQ     7$
10564  044336  104000                          EMT                     ;SR0 DID NOT REPORT PG. LENGTH ABORT CORRECTLY
10565                                          ;FOR TIGHTER SCOPE LOOP
10566                                          ;REPLACE ERROR CALL WITH
10567                                          ;'BR 5$" = 000757
10568  044340  012703  044276          7$:     MOV     #5$,R3          ;PUT EXPECTED SR2 CONTENTS IN R3
10569  044344  020367  173006                  CMP     R3,WASSR2       ;DID SR2 LOCKUP VIRT. ADDR. OF ABORTED INSTRUCTION?
10570  044350  001401                          BEQ     8$
10571  044352  104000                          EMT                     ;SR2 DID NOT LOCKUP VIRT. ADDR. OF ABORT CORRECTLY
10572                                          ;FOR TIGHTER SCOPE LOOP
10573                                          ;REPLACE ERROR CALL WITH
10574                                          ;'BR 5$" = 000751
10575  044354  042767  160000  133210  8$:     BIC     #160000,SR0     ;CLEAR ERROR BITS IN SR0
10576  044362  077135                          SOB     R1,4$           ;DONE?..NO - GET NEXT DAL & PDR PAIR
10577  044364  000167  000010                  JMP     10$             ;YES...
10578  044370  042767  160000  133174  9$:     BIC     #160000,SR0     ;CLEAR ERROR BITS IN SR0
10579  044376  104000                          EMT                     ;GOT PG. LENGTH ABORT BEFORE IT WAS EXPECTED
10580                                          ;FOR TIGHTER SCOPE LOOP
10581                                          ;REPLACE ERROR CALL WITH
10582                                          ;A 'NOP" = 000240
10583
10584  044400  012767  021276  133642  10$:    MOV     #TO250,MMVEC    ;RESTORE NORMAL M.M. TRAP HANDLER
10585                                          ;ADDRESS TO M.M. TRAP VECTOR
10586  044406  000167  000064                  JMP     TS405           ;GET TO NEXT TEST
10587
10588                                  ;DAL TABLE FOR DOWNWARD EXPANSION (NON-ABORT CASES)
10589  044412  117700                  DALTB3: 117700
10590  044414  111600                          111600
10591  044416  115400                          115400
10592  044420  115200                          115200
10593  044422  104000                          104000
10594  044424  113100                          113100
10595  044426  100000                          100000
10596
10597                                  ;PDR TABLE (NON-ABORT CASES)
10598  044430  077416                  PDRTB3: 77416
10599  044432  025416                          25416
10600  044434  032416                          32416
```

```
10601  044436  025416                          25416
10602  044440  003016                          03016
10603  044442  052416                          52416
10604  044444  000016                          00016
10605
10606                                  ;DAL TABLE (ABORT CASES)
10607  044446  117600                  DALTB4: 117600
10608  044450  107600                          107600
10609  044452  101100                          101100
10610  044454  105000                          105000
10611  044456  100700                          100700
10612  044460  100000                          100000
10613
10614                                  ;PDR TABLE (ABORT CASES)
10615  044462  077416                  PDRTB4: 77416
10616  044464  047016                          47016
10617  044466  031016                          31016
10618  044470  035416                          35416
10619  044472  004016                          04016
10620  044474  000416                          00416
10621
10622
10623
10624                                  ;*****************************************************************************
10625                                  ;TEST 405       SR2 BIT TEST
10526                                  ;*****************************************************************************
10627  044476                          TS405:
10628  044476  012767  001400  125642  1$:     MOV     #1400,KIPAR3    ;BE SURE PAR3 IS MAPPED TO 24-28K
10629  044504  012767  001400  125636          MOV     #1400,KIPAR4    ;BE SURE PAR4 IS MAPPED TO 24-28K
10630  044512  012767  077406  125566          MOV     #77406,KIPDR3   ;MAP PAGE 3  128 BLOCKS, R/W
10631  044520  012767  077402  125562          MOV     #77402,KIPDR4   ;MAP PAGE 4  128 BLOCKS, READ-ONLY
10632  044526  012700  060002                  MOV     #60002,R0       ;LOAD R0 WITH VIRTUAL ADDR. WHICH USES PDR3
10633  044532  012701  100002                  MOV     #100002,R1      ;LOAD R1 WITH VIRTUAL ADDR. WHICH USES PDR4
10634  044536  012767  044564  133504          MOV     #3$,MMVEC       ;SET M.M. TRAP VECTOR TO 3$
10635  044544  012720  010727          2$:     MOV     #010727,(R0)+   ;LOAD "MOV PC,(PC)+" INSTRUCTION AT ADDR.
10636  044550  005020                          CLR     (R0)+           ;       REACHED THRU PDR/PAR 4.
10637  044552  012720  000137                  MOV     #000137,(R0)+   ;LOAD "JMP @#3$" INSTRUCTION AT VIRT. ADDR.
10638  044556  012710  044564                  MOV     #3$,(R0)        ;       IN CASE R/O VIOL. DOES NOT ABORT
10639  044562  010107                          MOV     R1,PC           ;TRANSFER PROGRAM EXECUTION TO "PAGE 4 INSTRUCTIONS"
10640  044564  012706  001000          3$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER
10641  044570  016767  133002  172560          MOV     SR2,WASSR2      ;READ CONTENTS OF STATUS REG 2
10642  044576  020167  172554                  CMP     R1,WASSR2       ;WAS ADDR. OF "RELOCATED - R/O ABORT" LOCKED UP?
10[ ,3 044602  001401                          BEQ     4$
10644  044604  104000                          EMT                     ;SR2 DID NOT LOCK UP VIRTUAL ADDR. OF R/O VIOL.
10645                                                                   ;FOR TIGHTER SCOPE LOOP
10646                                                                   ;REPLACE ERROR CALL WITH
10647                                                                   ;"BR 2$" = 000757
10648  044606  042767  160000  132756  4$:     BIC     #160000,SR0     ;CLEAR THE ERROR BITS IN SR0
10649  044614  060101                          ADD     R1,R1           ;SETUP TO FORM NEXT VIRTUAL ADDRESS
10650  044616  010100                          MOV     R1,R0           ;SETUP R0 TO FORM NEXT VIRT. ADDR. TO LOAD
10651  044620  052701  100000                  BIS     #100000,R1      ;FORM VIRTUAL ADDR. THAT SHOULD BE LOCKED UP NEXT
10652  044624  052700  060000                  BIS     #60000,R0       ;POINT R0 TO NEXT VIRT. ADDR. TO LOAD
10653  044630  020127  110000                  CMP     R1,#110000      ;HAVE ALL VBA'S 100000-110000 BEEN TESTED?
10654  044634  101743                          BLOS    2$              ;BRANCH IF NO
10655
10656  044636  012767  077406  125444          MOV     #77406,KIPDR4   ;RESTORE PDR4 TO R/W ACCESS
```

```
10657  044644  012767  021276  133376          MOV     #TO250,MMVEC    ;RESTORE ADDRESS OF NORMAL M.M.
10658                                                                   ;TRAP HANDLER TO M.M. VECTOR
10659
10660
10661                                           ;*************************************************************************
10662                                           ;TEST 406       MORE CHECKS OF SR0 & SR2
10663                                           ;*************************************************************************
10664  044652                                   TS406:
10665  044652                                   1$:
10666  044652  032737  000001  001020                  BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
10667  044660  001403                                  BEQ     70$             ;IF NO THEN DO TEST
10668  044662  005737  001006                          TST     @#$PASS         ;IS THIS FIRST PASS
10669  044666  001166                                  BNE     TS407           ;IF NO THEN SHIP TO NEXT TEST
10670  044670                                   70$:
10671  044670  012767  001400  125454                  MOV     #1400,KIPAR5    ;MAP KERNEL PAGE 5 TO 24-28K
10672  044676  012767  000406  125404                  MOV     #406,KIPDR4     ;SETUP PDR4 FOR PAGE LENGTH ABORT
10673  044704  012767  077402  125400                  MOV     #77402,KIPDR5   ;SETUP PDR5 FOR R/O ABORT
10674  044712  016767  132660  172436  2$:     MOV     SR2,WASSR2      ;READ SR2 TO SEE IF ITS TRACKING
10675  044720  012701  044712                          MOV     #2$,R1          ;PUT EXPECTED VIRTUAL PC IN R1
10676  044724  020167  172426                          CMP     R1,WASSR2       ;DID SR2 CONTAIN VIRTUAL PC AT 2$?
10677  044730  001401                                  BEQ     4$
10678  044732  104000                                  EMT                     ;SR2 NOT TRACKING CORRECTLY
10679                                                                   ;FOR TIGHTER SCOPE LOOP
10680                                                                   ;REPLACE ERROR CALL WITH
10681                                                                   ;'BR 2$" = 000767
10682  044734  016767  132636  172414  4$:     MOV     SR2,WASSR2      ;READ SR2 TO SEE IF ITS TRACKING
10683  044742  012701  044734                          MOV     #4$,R1          ;PUT EXPECTED VIRTUAL PC IN R1
10684  044746  020167  172404                          CMP     R1,WASSR2       ;DID SR2 CONTAIN VIRTUAL PC AT 4$
10685  044752  001401                                  BEQ     6$
10686  044754  104000                                  EMT                     ;SR2 NOT TRACKING CORRECTLY
10687                                                                   ;FOR TIGHTER SCOPE LOOP
10688                                                                   ;REPLACE ERROR CALL WITH
10689                                                                   ;'BR 4$" = 000767
10690  044756  012767  044774  133264  6$:     MOV     #7$,MMVEC       ;PUT ADDRESS OF 7$ IN M.M. TRAP VECTOR
10691  044764  005067  172374                          CLR     $TMP1           ;CLEAR ERROR INDICATOR
10692  044770  005237  100500                          INC     @#100500        ;CAUSE PAGE LENGTH ABORT - TRAP TO 7$
10693  044774  012706  001000          7$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER AFTER ABORT
10694  045000  016767  132566  172354                  MOV     SR0,$TMP0       ;SAVE SR0'S INFORMATION ON PG. LGTH. ABORT
10695  045006  016767  132564  172352                  MOV     SR2,$TMP2       ;SAVE SR2'S INFORMATION ON PG. LGTH. ABORT
10696  045014  012767  045026  133226                  MOV     #8$,MMVEC       ;PUT ADDRESS OF 8$ IN M.M. TRAP VECTOR
10697  045022  005237  120000                          INC     @#120000        ;CAUSE R/O ABORT - TRAP TO 8$
10698  045026  012706  001000          8$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER AFTER ABORT
10699  045032  016767  132534  172314                  MOV     SR0,WASSR0      ;READ SR0 FOLLWOING SECOND KT ABORT
10700  045040  016767  132532  172310                  MOV     SR2,WASSR2      ;READ SR2 FOLLOWING SECOND KT ABORT
10701  045046  026767  172310  172300                  CMP     $TMP0,WASSR0    ;IS SR0 STILL HOLDING INFO ON FIRST ABORT?
10702  045054  001402                                  BEQ     9$              ;BRANCH IF YES
10703  045056  005267  172302                          INC     $TMP1           ;SET ERROR INDICATOR
10704  045062  026767  172300  172266  9$:     CMP     $TMP2,WASSR2    ;DOES SR2 STILL HOLD PC OF FIRST ABORT?
10705  045070  001402                                  BEQ     10$             ;BRANCH IF YES
10706  045072  005267  172266                          INC     $TMP1           ;SET ERROR INDICATOR
10707  045076  005767  172262          10$:    TST     $TMP1           ;WERE SR0 OR SR2 CHANGED BY A SECOND ABORT?
10708  045102  001401                                  BEQ     11$
10709  045104  104000                                  EMT                     ;ONE OF STATUS REGS. CHANGED BY SECOND ABORT
10710                                                                   ;FOR TIGHTER SCOPE LOOP
10711                                                                   ;REPLACE ERROR CALL WITH
10712                                                                   ;'BR 6$" = 000726
```

```
10713  045106  005067  172252          11$:    CLR     $TMP1           ;CLEAR ERROR INDICATOR
10714  045112  000005                          RESET                   ;EXECUTE A RESET, APPLYING AN "INIT"
10715  045114  005067  132452                  CLR     SR0
10716  045120  016767  132446  172226          MOV     SR0,WASSR0      ;READ SR0
10717  045126  005767  172222                  TST     WASSR0          ;WAS SR0 CLEARED BY THE RESET?
10718  045132  001402                          BEQ     12$             ;BRANCH IF YES
10719  045134  005267  172224                  INC     $TMP1           ;SR0 NOT CLEARED BY A RESET
10720  045140  016767  132432  172210  12$:    MOV     SR2,WASSR2      ;READ SR2
10721  045146  022767  045140  172202          CMP     #12$,WASSR2     ;WAS SR2 UNLOCKED BY A RESET?
10722  045154  001402                          BEQ     13$             ;BRANCH IF YES
10723  045156  005267  172202                  INC     $TMP1           ;SR2 NOT UNLOCKED BY A RESET
10724  045162  005767  172176          13$:    TST     $TMP1           ;WERE SR0 & SR2 BOTH "RESET" BY A RESET?
10725  045166  001401                          BEQ     14$
10726  045170  104000                          EMT                     ;SR0 OR SR2 NOT "RESET" BY A RESET
10727                                                                   ;FOR TIGHTER SCOPE LOOP
10728                                                                   ;REPLACE ERROR CALL WITH
10729                                                                   ;"BR 6$" = 000676
10730  045172  012767  000001  132372  14$:    MOV     #1,SR0          ;TURN MEMORY MANAGEMENT BACK ON
10731  045200  016767  132372  172150  15$:    MOV     SR2,WASSR2      ;READ SR2 TO SEE IF ITS TRACKING AGAIN
10732  045206  012701  045200                  MOV     #15$,R1         ;PUT EXPECTED VIRTUAL PC IN R1
10733  045212  020167  172140                  CMP     R1,WASSR2       ;DID SR2 CONTAIN VIRTUAL PC AT 15$
10734  045216  001401                          BEQ     16$
10735  045220  104000                          EMT                     ;SR2 NOT TRACKING CORRECTLY
10736                                                                   ;FOR TIGHTER SCOPE LOOP
10737                                                                   ;REPLACE ERROR CALL WITH
10738                                                                   ;"BR 6$" = 000663
10739  045222  012767  077406  125060  16$:    MOV     #77406,KIPDR4   ;RESET PDR4 TO 128 BLKS, R/W
10740  045230  012767  077406  125054          MOV     #77406,KIPDR5   ;RESET PDR5 TO 128 BLKS, R/W
10741  045236  012767  021276  133004          MOV     #T0250,MMVEC    ;RESTORE ADDRESS OF NORMAL MEMORY
10742                                                                   ;MANAGEMENT TRAP ROUTINE TO M.M. VECTOR
10743
10744
10745                                  ;*************************************************************************************
10746                                  ;TEST 407       USER ABORT PICKS UP KERNEL SPACE VECTOR
10747                                  ;*************************************************************************************
10748  045244                          TS407:
10749  045244  004767  002614          1$:    JSR     PC,TOFF         ;TURN OFF T-BIT TRAPPING FOR THIS TEST
10750  045250  005067  132522          2$:    CLR     PSW             ;GO TO KERNEL MODE
10751  045254  012706  001000                  MOV     #KERSTK,KSP     ;SETUP KERNEL STACK PTR.
10752  045260  012767  001400  132352          MOV     #1400,UIPAR0    ;MAP USER PAGE 0 TO 24K
10753  045266  012737  045336  000004          MOV     #4$,@#4         ;LOAD KERNEL VECTOR 4 (LOC.4) WITH 4$
10754  045274  012737  000340  000006          MOV     #340,@#6        ;LOAD VECTOR+2 WITH NEW PSW
10755  045302  012767  140000  132466          MOV     #140000,PSW     ;GO TO USER MODE
10756  045310  012706  000600                  MOV     #USESTK,USP     ;SETUP USER STACK PTR.
10757  045314  012737  045334  000004          MOV     #3$,@#4         ;LOAD USER VECTOR 4 (LOC. 60004) WITH 3$
10758  045322  012737  000340  000006          MOV     #340,@#6        ;LOAD VECTOR+2 WITH NEW PSW
10759  045330  005767  112444                  TST     160000          ;CAUSE TIMEOUT ERROR TRAP TO "4"
10760                                                                   ;SHOULD PICK UP NEW PC-4$ FROM KERNEL
10761                                                                   ;LOC. 4, NOT PC=3$ FROM USER LOC. 4 (=60004)
10762  045334                          3$:
10763  045334  104000                          EMT                     ;DID NOT TRAP THRU KERNEL SPACE
10764                                                                   ;FOR TIGHTER SCOPE LOOP
10765                                                                   ;REPLACE ERROR CALL WITH
10766                                                                   ;"BR 2$" = 000740
10767  045336  005067  132434          4$:    CLR     PSW             ;BE SURE BACK IN KERNEL MODE
10768  045342  012706  001000                  MOV     #KERSTK,KSP     ;RESTORE KERNEL S.P. IN CASE IT CHANGED
```

```
10769  045346  005067  132266          CLR     UIPAR0          ;REMAP USER PAGE 0 TO 0-4K
10770  045352  012767  140000  132416  MOV     #140000,PSW     ;GO TO USER MODE
10771  045360  012706  000600          MOV     #USESTK,USP     ;RESTORE USER STACK POINTER
10772  045364  005067  132406          CLR     PSW             ;GO BACK TO KERNEL MODE
10773  045370  012737  021256  000004  MOV     #T04,@#4        ;RESTORE ADDR. OF NORMAL CPU TRAP HANDLER TO 4
10774  045376  004767  002516          JSR     PC,TON          ;TURN T-BIT TRAPPING BACK ON
10775
10776                                  ;*****************************************************************************
10777                                  ;TEST 410       RTI IN USER MODE DOES NOT CHANGE PSW
10778                                  ;*****************************************************************************
10779  045402                          TS410:
10780
10781  045402  012702  170000          MOV     #170000,R2      ;LOAD "PRESENT & EXPECTED" PSW VALUE INTO R2
10782  045406  010267  132364  2$:     MOV     R2,PSW          ;GO TO USER MODE-PRIORITY 0
10783  045412  012746  000340          MOV     #340,-(SP)      ;PUT A NEW PSW (PRIORITY=7) ON STACK
10784  045416  012746  045424          MOV     #3$,-(SP)       ;PUT NEW PC ON THE STACK
10785  045422  000002                  RTI                     ;DO AN RTI FROM USER MODE
10786  045424  016701  132346  3$:     MOV     PSW,R1          ;READ NEW PSW INTO R1
10787  045430  042701  007437          BIC     #7437,R1        ;MASK OFF COND. CODE, T-BIT, AND  UNUSED BITS
10788  045434  005067  132336          CLR     PSW             ;GO BACK TO KERNEL MODE
10789  045440  020201                  CMP     R2,R1           ;DID PSW STAY IN USER, PRIORITY=0
10790  045442  001401                  BEQ     TS411
10791  045444  104000                  EMT                     ;PSW CHANGED BY AN RTI FROM USER
10792                                                          ;FOR A TIGHTER SCOPE LOOP
10793                                                          ;REPLACE ERROR CALL WITH
10794                                                          ;"BR=2$" = 000760
10795
10796
10797                                  ;*****************************************************************************
10798                                  ;TEST 411       KT ERROR SERVICED BEFORE TIMEOUT ERROR
10799                                  ;*****************************************************************************
10800  045446                          TS411:
10801  045446  012705  077006  1$:     MOV     #77006,R5       ;LOAD PDR7 DATA INTO R5
10802  045452  010567  124640          MOV     R5,KIPDR7       ;MAP PAGE 7 R/W  PLF=176
10803  045456  012737  045476  000004  MOV     #3$,@#4         ;SET CPU TRAP VECTOR TO ADDRESS OF 3$
10804  045464  012737  045500  000250  MOV     #4$,@#250       ;SET M.M. TRAP VECTOR TO ADDRESS OF 4$
10805  045472  005237  177700  2$:     INC     @#177700        ;CAUSE PLF ABORT AND POTENTIAL TIMEOUT
10806  045476                  3$:
10807  045476  104000                  EMT                     ;TRAPPED THRU CPU TRAP VECTOR BUT SHOULDN'T HAVE
10808                                                          ;FOR TIGHTER SCOPE LOOP
10809                                                          ;REPLACE ERROR CALL WITH
10810                                                          ;"BR 2$" = 000776
10811  045500  012706  001000  4$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER AFTER TRAPPING
10812  045504  016767  132062  171642  MOV     SR0,WASSR0      ;READ STATUS REG.0
10813  045512  016767  132060  171636  5$:     MOV     SR2,WASSR2      ;READ STATUS REG. 2
10814  045520  012700  040017          MOV     #40017,R0       ;LOAD EXPECTED SR0 CONTENTS INTO R0
10815  045524  020067  171624          CMP     R0,WASSR0       ;SR0 PLF ERROR BIT SET?
10816  045530  001401                  BEQ     6$
10817  045532  104000                  EMT                     ;SR0 DIDN'T REPORT PLF ERROR
10818                                                          ;FOR TIGHTER SCOPE LOOP
10819                                                          ;REPLACE ERROR CALL WITH
10820                                                          ;"BR 2$" = 000741
10821  045534  012701  045472  6$:     MOV     #2$,R1          ;LOAD EXPECTED SR2 CONTENTS INTO R1
10822  045540  020167  171612          CMP     R1,WASSR2       ;WAS SR2 LOCKED BY PLF ABORT?
10823  045544  001401                  BEQ     7$
10824  045546  104000                  EMT                     ;SR2 DIDN'T LOCK UP VIRTUAL ADDRESS
```

```
10825                                                   ;FOR TIGHTER SCOPE LOOP
10826                                                   ;REPLACE ERROR CALL WITH
10827                                                   ;"BR 2$" = 000741
10828  045550  042767  160000  132014  7$:     BIC     #160000,SR0     ;CLEAR ERROR BITS THAT WERE SET IN SR0
10829  045556  012737  021256  000004          MOV     #T04,@#4        ;RESTORE ADDRESS OF NORMAL CPU TRAP HANDLER
10830  045564  012737  021276  000250          MOV     #T0250,@#250    ;RESTORE ADDRESS OF NORMAL M.M. TRAP HANDLER
10831  045572  012767  077406  124516          MOV     #77406,KIPDR7   ;REMAP PAGE 7 TO READ/WRITE PLF=177
10832
10833
10834                                   ;*****************************************************************************
10835                                   ;TEST 412       PC & PSW SAVED FOR KT ERROR DURING SERVICE OF TIMEOUT ERROR
10836                                   ;*****************************************************************************
10837  045600                           TS412:
10838  045600  004767  002260          1$:     JSR     PC,TOFF         ;TURN T-BIT TRAPPING OFF FOR THIS TEST
10839  045604  012767  001400  132034          MOV     #1400,UIPAR3    ;MAP USER PAGE 3 TO 24-28K
10840  045612  012767  001400  132030          MOV     #1400,UIPAR4    ;MAP USER PAGE 4 TO 24-28K
10841  045620  012767  077402  131760          MOV     #77402,UIPDR3   ;MAP USER PAGE 3 READ-ONLY
10842  045626  012767  077406  131754          MOV     #77406,UIPDR4   ;MAP USER PAGE 4 READ/WRITE
10843  045634  012737  045702  000004          MOV     #4$,@#4         ;LOAD ADDRESS OF 4$ IN CPU (TIMEOUT) VECTOR
10844  045642  012737  140017  000006          MOV     #140017,@#6     ;LOAD PSW THAT SHOULD BE PUT ON STACK IN VECTOR+2
10845  045650  012737  045702  000250          MOV     #4$,@#250       ;LOAD ADDRESS OF 4$ IN M.M. TRAP VECTOR
10846  045656  012737  000340  000252          MOV     #340,@#252      ;LOAD A KERNEL PSW IN MMVEC+2
10847  045664  012767  140000  132104  2$:     MOV     #140000,PSW     ;GO TO USER MODE
10848  045672  012706  100002                  MOV     #100002,USP     ;SET USER STACK PTR. SO SECOND PUSH IS IN PG. 3
10849  045676  005737  177700          3$:     TST     @#177700        ;CAUSE TIMEOUT ERROR THAT WILL CAUSE
10850                                                                  ;R/O ERROR WHEN TRY TO SAVE OLD PC
10851  045702  016601  000002          4$:     MOV     2(KSP),R1       ;PUT PSW SAVED ON KERNEL STACK INTO R1
10852  045706  011603                          MOV     (KSP),R3        ;PUT PC SAVED ON KERNEL STACK INTO R3
10853  045710  016767  131656  171436          MOV     SR0,WASSR0      ;READ THE CONTENTS OF M.M. STATUS REG. 0
10854  045716  016767  131654  171432          MOV     SR2,WASSR2      ;READ THE CONTENTS OF M.M. STATUS REG. 2
10855  045724  042767  160000  131640          BIC     #160000,SR0     ;CLEAR THE ERROR BITS IN SR0
10856  045732  005067  132040                  CLR     PSW             ;BE SURE IN KERNEL MODE
10857  045736  012706  001000                  MOV     #KERSTK,KSP     ;RESTORE KERNEL STACK POINTER
10858  045742  012767  140000  132026          MOV     #140000,PSW     ;GO TO USER MODE
10859  045750  012706  000600                  MOV     #USESTK,USP     ;RESTORE USER STACK POINTER
10860  045754  005067  132016                  CLR     PSW             ;GO BACK TO KERNEL MODE
10861  045760  005067  171376                  CLR     $TMP0           ;CLEAR ERROR INDICATOR
10862  045764  020127  170017                  CMP     R1,#170017      ;WAS THE PSW SAVED THE ONE PICKED UP BY THE
10863                                                                  ;TIMEOUT TRAP FROM ERRVEC+2?
10864                                                                  ;VALUE 170017 = PSW FROM LOC. 6 WITH
10865                                                                  ;PREVIOUS MODE BITS = USER
10866  045770  001402                          BEQ     5$              ;BRANCH IF YES
10867  045772  005267  171364                  INC     $TMP0           ;WRONG PSW SAVED DURING "DOUBLE ERROR" SEQUENCE
10868  045776  020327  045702          5$:     CMP     R3,#3$+4        ;WAS THE PC AT THE TIME OF THE TIMEOUT ERROR
10869                                                                  ;SAVED ON THE STACK?
10870  046002  001402                          BEQ     6$              ;BRANCH IF YES
10871  046004  005267  171352                  INC     $TMP0           ;WRONG PC SAVED DURING TRAP SEQUENCE
10872  046010  026727  171340  020147  6$:     CMP     WASSR0,#20147   ;DID SR0 REPORT - USER, PAGE 3, R/O ABORT?
10873  046016  001402                          BEQ     7$              ;BRANCH IF YES
10874  046020  005267  171336                  INC     $TMP0           ;SR0 DID NOT REPORT R/O ABORT
10875  046024  026727  171326  045676  7$:     CMP     WASSR2,#3$      ;DID SR2 LOCK UP VIRTUAL ADDR. OF LAST
10876                                                                  ;INSTRUCTION SUCCESSFULLY FETCHED?
10877  046032  001402                          BEQ     8$              ;BRANCH IF YES
10878  046034  005267  171322                  INC     $TMP0           ;SR2 DID NOT LOCK UP ADDR. OF TIMEOUT INST.
10879  046040  005767  171316          8$:     TST     $TMP0           ;ANY "ERRORS" DURING TRAP SEQUENCE?
10880  046044  001401                          BEQ     9$
```

```
10881  046046  104000                          EMT                     ;THE WRONG PC OR PSW WERE SAVED
10882                                                                   ;OR SR0 OR SR2 DID NOT REPORT R/O
10883                                                                   ;ERROR DURING TIMEOUT - KT TRAP
10884                                                                   ;SEQUENCE
10885                                                                   ;FOR TIGHTER SCOPE LOOP
10886                                                                   ;REPLACE ERROR CALL WITH
10887                                                                   ;"BR 2$" = 000710
10888  046050  012737  021256  000004  9$:     MOV     #T04,@#4        ;RESTORE ADDRESS OF NORMAL CPU TRAP HANDLER
10889  046056  012737  000340  000006          MOV     #340,@#6        ;RELOAD ERRVEC+2 WITH KERNEL PSW
10890  046064  012737  021276  000250          MOV     #T0250,@#250    ;RESTORE ADDRESS OF NORMAL M.M. TRAP HANDLER
10891  046072  012767  077406  131506          MOV     #77406,UIPDR3   ;REMAP USER PAGE 3 READ/WRITE
10892  046100  004767  002014                  JSR     PC,TON          ;TURN T-BIT TRAPPING BACK ON
10893                                  ;*******************************************************************************
10894                                  ;*
10895                                  ;*      THIS GROUP OF TESTS WILL TEST ALL THE LOGIC ASSOCIATED WITH
10896                                  ;*      THE "MOVE FROM PREVIOUS" AND MOVE TO PREVIOUS" INSTRUCTIONS.
10897                                  ;*
10898                                  ;*******************************************************************************
10899
10900
10901                                  ;*******************************************************************************
10902                                  ;TEST 413       MOVE FROM PREVIOUS (USER) I-SPACE
10903                                  ;*******************************************************************************
10904  046104                          TS413:
10905  046104  005067  124230          1$:     CLR     KIPAR0          ;MAP KERNEL PAGE 0 TO 0-4K
10906  046110  012767  000200  124224          MOV     #200,KIPAR1     ;MAP KERNEL PAGE 1 TO 4-8K
10907  046116  012767  000400  124220          MOV     #400,KIPAR2     ;MAP KERNEL PAGE 2 TO 8-12K
10908  046124  012767  000600  124214          MOV     #600,KIPAR3     ;MAP KERNEL PAGE 3 TO 12-16K
10909  046132  012767  001400  124210          MOV     #1400,KIPAR4    ;MAP KERNEL PAGE 4 TO 24-28K
10910  046140  012767  007600  124210          MOV     #7600,KIPAR7    ;MAP KERNEL PAGE 7 TO THE I/O PAGE
10911  046146  012700  077406                  MOV     #77406,R0       ;MAKE ALL KERNEL I-SPACE PAGES RESIDENT
10912                                                                   ;READ/WRITE, LENGTH 200 BLOCKS
10913  046152  012702  000010                  MOV     #10,R2          ;SET LOOP COUNTER TO 8
10914  046156  012701  172300                  MOV     #KIPDR0,R1      ;PUT ADDRESS OF FIRST PDR IN R1
10915  046162  010021                  2$:     MOV     R0,(R1)+        ;LOAD PDR WITH 77406
10916  046164  077202                          SOB     R2,2$           ;LOOP TO 2$ UNTIL ALL PDRS LOADED
10917  046166  012702  000010                  MOV     #10,R2          ;SET LOOP COUNTER TO 8
10918  046172  012701  177600                  MOV     #UIPDR0,R1      ;PUT ADDRESS OF FIRST PDR IN R1
10919  046176  010021                  3$:     MOV     R0,(R1)+        ;LOAD PDR WITH 77406
10920  046200  077202                          SOB     R2,3$           ;LOOP TO 3$ UNTIL ALL PDRS LOADED
10921  046202  012767  000000  131430          MOV     #000,UIPAR0     ;MAP USER I PAGE 0 TO 0-4K
10922  046210  012767  000200  131424          MOV     #200,UIPAR1     ;MAP USER I PAGE 1 TO 4-8K
10923  046216  012767  000400  131420          MOV     #400,UIPAR2     ;MAP USER I PAGE 2 TO 8-12K
10924  046224  012767  000600  131414          MOV     #600,UIPAR3     ;MAP USER I PAGE 3 TO 12-16K
10925  046232  012767  007600  131416          MOV     #7600,UIPAR7    ;MAP USER I PAGE 7 TO THE I/O PAGE
10926  046240                          4$:
10927  046240  012767  077406  124042          MOV     #77406,KIPDR4   ;KERNEL I-SPACE PAGE 4 READ/WRITE
10928  046246  012767  001400  124074          MOV     #1400,KIPAR4    ;MAP KERNEL I PAGE 4 TO 24K
10929  046254  012767  001400  131366          MOV     #1400,UIPAR4    ;MAP USER I PAGE 4 TO 24K
10930  046262  012700  036514                  MOV     #36514,R0       ;LOAD DATA PATTERN INTO R0
10931  046266  010037  100000                  MOV     R0,@#100000     ;LOAD DATA PATTERN INTO PHY 140000
10932  046272  012767  046570  131750          MOV     #23$,MMVEC      ;SET M.M. VECTOR TO 23$
10933  046300  105067  124004                  CLRB    KIPDR4          ;MAKE KERNEL I-SPACE PAGE 4 NON-RESIDENT
10934                                          ;THE FOLLOWING WILL TEST DSTM=0 MFPI
10935                                          ;
10936  046304  012767  030340  131464  5$:     MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
```

```
10937  046312  006506                 6$:     MFPI    USP             ;PUT USER STACK POINTER ON KERNEL
10938                                                                   ;STACK
10939  046314  022706  001000                 CMP     #KERSTK,KSP     ;WAS SOMETHING PUSHED ON STACK AT 6$
10940  046320  001405                         BEQ     7$              ;BRANCH IF NOTHING WAS PUSHED
10941  046322  012600                         MOV     (KSP)+,R0       ;POP KERNEL STACK INTO R0
10942  046324  012701  000600                 MOV     #USESTK,R1      ;EXPECTING TO GET 700 AS USP
10943  046330  020001                         CMP     R0,R1           ;DID YOU GET THE RIGHT POINTER?
10944  046332  001401                         BEQ     8$
10945  046334                         7$:
10946  046334  104000                         EMT                     ;WRONG THING WAS PUSHED ON STACK
10947                                                                   ;FOR TIGHTER SCOPE LOOP
10948                                                                   ;REPLACE ERROR CALL WITH
10949                                                                   ;'BR 5$" = 000763
10950  046336                         8$:     ;THE FOLLOWING WILL TEST DSTM=1 MFPI.
10951  046336  012700  036514                 MOV     #36514,R0       ;RELOAD DATA PATTERN IN R0
10952  046342  012767  030340  131426  9$:     MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
10953  046350  012702  100000                 MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
10954  046354  006512                         MFPI    (R2)            ;READ FROM PHYSICAL 140000
10955  046356  012601                         MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
10956  046360  020001                         CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
10957  046362  001401                         BEQ     10$
10958  046364  104000                         EMT                     ;WRONG DATA WAS FETCHED
10959                                                                   ;FOR TIGHTER SCOPE LOOP
10960                                                                   ;REPLACE ERROR CALL WITH
10961                                                                   ;'BR 9$" = 000766
10962  046366                         10$:    ;THE FOLLOWING WILL TEST DSTM=2 MFPI.
10963  046366  012767  030340  131402  11$:    MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
10964  046374  012702  100000                 MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
10965  046400  006522                         MFPI    (R2)+           ;READ FROM PHYSICAL 140000
10966  046402  012601                         MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
10967  046404  020001                         CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
10968  046406  001401                         BEQ     12$
10969  046410  104000                         EMT                     ;WRONG DATA WAS FETCHED
10970                                                                   ;FOR TIGHTER SCOPE LOOP
10971                                                                   ;REPLACE ERROR CALL WITH
10972                                                                   ;'BR 11$" = 000766
10973  046412                         12$:    ;THE FOLLOWING WILL TEST DSTM=3 MFPI.
10974  046412  012767  030340  131356  13$:    MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
10975  046420  006537  100000                 MFPI    @#100000        ;READ FROM PHYSICAL 140000
10976  046424  012601                         MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
10977  046426  020001                         CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
10978  046430  001401                         BEQ     14$
10979  046432  104000                         EMT                     ;WRONG DATA WAS FETCHED
10980                                                                   ;FOR TIGHTER SCOPE LOOP
10981                                                                   ;REPLACE ERROR CALL WITH
10982                                                                   ;'BR 13$" = 000767
10983  046434                         14$:    ;THE FOLLOWING WILL TEST DSTM=4 MFPI.
10984  046434  012767  030340  131334  15$:    MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
10985  046442  012702  100002                 MOV     #100002,R2      ;LOAD VIRTUAL ADDRESS INTO R2
10986  046446  006542                         MFPI    -(R2)           ;READ FROM PHYSICAL 140000
10987  046450  012601                         MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
10988  046452  020001                         CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
10989  046454  001401                         BEQ     16$
10990  046456  104000                         EMT                     ;WRONG DATA WAS FETCHED
10991                                                                   ;FOR TIGHTER SCOPE LOOP
10992                                                                   ;REPLACE ERROR CALL WITH
```

```
                                                                ;'BR 15$'' = 000766
046460                                  16$:
                                                ;THE FOLLOWING WILL TEST DSTM=5 MFPI.
                                                ;
046460  012767  030340  131310          17$:    MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
046466  012767  100000  170672                  MOV     #100000,$TMP2   ;LOAD TEST LOC. VIRT. ADDR INTO LOC. $TMP2
046474  012702  037370                          MOV     #<$TMP2+2>,R2   ;LOAD ADDR. OF $TMP2+2 INTO R2
046500  006552                                  MFPI    @-(R2)          ;READ FROM PHYSICAL 140000
046502  012601                                  MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
046504  020001                                  CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
046506  001401                                  BEQ     18$
046510  104000                                  EMT                     ;WRONG DATA WAS FETCHED
                                                                        ;FOR TIGHTER SCOPE LOOP
                                                                        ;REPLACE ERROR CALL WITH
                                                                        ;'BR 17$'' = 000763
046512                                  18$:    ;THE FOLLOWING WILL TEST DSTM=6 MFPI.
                                                ;
046512  012767  030340  131256          19$:    MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
046520  005002                                  CLR     R2              ;MAKE REGISTER 2 A ZERO
046522  006562  100000                          MFPI    100000(R2)      ;READ FROM PHYSICAL 140000
046526  012601                                  MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
046530  020001                                  CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
046532  001401                                  BEQ     20$
046534  104000                                  EMT                     ;WRONG DATA WAS FETCHED
                                                                        ;FOR TIGHTER SCOPE LOOP
                                                                        ;REPLACE ERROR CALL WITH
                                                                        ;'BR 19$'' = 000766
046536                                  20$:    ;THE FOLLOWING WILL TEST DSTM=7 MFPI.
                                                ;
046536  012767  030340  131232          21$:    MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
046544  012767  100000  170614                  MOV     #100000,$TMP2   ;LOAD TEST LOC. V.A. INTO $TMP2
046552  012702  037366                          MOV     #$TMP2,R2       ;LOAD ADDRESS OF $TMP2 INTO R2
046556  006572  000000                          MFPI    @0(R2)          ;USE $TMP2 TO FETCH VIRTUAL
                                                                        ;ADDRESS OF 140000
046562  012601                                  MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
046564  020001                                  CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
046566  001401                                  BEQ     22$
046570                                  23$:
046570  104000                                  EMT                     ;WRONG DATA WAS FETCHED
                                                                        ;FOR TIGHTER SCOPE LOOP
                                                                        ;REPLACE ERROR CALL WITH
                                                                        ;'BR 21$'' = 000762
046572  012767  021276  131450          22$:    MOV     #T0250,MMVEC    ;SET M.M. VECTOR TO NORMAL ROUTINE


                                        ;*******************************************************************************
                                        ;TEST 414       MOVE TO PREVIOUS (USER) I-SPACE
                                        ;*******************************************************************************
046600                                  TS414:
046600  012767  077406  123502          1$:     MOV     #77406,KIPDR4   ;KERNEL I-SPACE PAGE 4 READ/WRITE
046606  012767  077406  130774                  MOV     #77406,UIPDR4   ;USER I-SPACE PAGE 4 READ/WRITE
046614  012767  001400  123526                  MOV     #1400,KIPAR4    ;MAP KERNEL I PAGE 4 TO 24K
046622  012767  001400  131020                  MOV     #1400,UIPAR4    ;MAP USER I PAGE 4 TO 24K
046630  012767  047322  131412                  MOV     #20$,MMVEC      ;SET M.M. VECTOR TO 20$
                                                ;THE FOLLOWING WILL TEST DSTM=0 MTPI
                                                ;
```

```
11049  046636  012767  030340  131132  2$:     MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11050  046644  012746  007777                  MOV     #7777,-(KSP)    ;PUSH DATA ON KERNEL STACK
11051  046650  006606                          MTPI    USP             ;LOAD USER STACK POINTER
11052  046652  006506                          MFPI    USP             ;READ USER STACK POINTER
11053  046654  012601                          MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
11054  046656  022701  007777                  CMP     #7777,R1        ;WAS USER STACK POINTER CHANGED
11055  046662  001401                          BEQ     3$
11056  046664  104000                          EMT                     ;USER STACK POINTER NOT CHANGED
11057                                                                  ;FOR TIGHTER SCOPE LOOP
11058                                                                  ;REPLACE ERROR CALL WITH
11059                                                                  ;"BR 2$" = 000764
11060  046666  012767  030340  131102  3$:     MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11061  046674  012746  000600                  MOV     #USESTK,-(KSP)  ;GET READY TO RESTORE USER S. POINT
11062  046700  006606                          MTPI    USP             ;RESTORE USER STACK POINTER
11063  046702                          4$:     ;THIS WILL TEST DSTM = 1 MTPI.
11064  046702  012702  100000                  MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11065  046706  012700  125252                  MOV     #125252,R0      ;LOAD TEST DATA INTO R0
11066  046712  010046                  5$:     MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11067  046714  105067  123370                  CLRB    KIPDR4          ;MAKE KERNEL I PAGE 4 NON-RESIDENT
11068  046720  006612                          MTPI    (R2)            ;LOAD TEST DATA INTO PHYSICAL 140000
11069  046722  112767  000006  123360          MOVB    #006,KIPDR4     ;MAKE KERNEL FAGE 4 RESIDENT
11070  046730  011201                          MOV     (R2),R1         ;READ FROM ADDRESS 140000
11071  046732  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED AT CORRECT PLACE
11072  046734  001401                          BEQ     6$
11073  046736  104000                          EMT                     ;INCORRECT STORE
11074                                                                  ;FOR TIGHTER SCOPE LOOP
11075                                                                  ;REPLACE ERROR CALL WITH
11076                                                                  ;"BR 5$" = 000765
11077  046740                          6$:     ;THE FOLLOWING WILL TEST DSTM=2 MTPI.
11078                                          ;
11079  046740  012767  030340  131030          MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11080  046746  012700  125252                  MOV     #125252,R0      ;LOAD TEST DATA INTO R0
11081  046752  012702  100000                  MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11082  046756  010046                  8$:     MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11083  046760  105067  123324                  CLRB    KIPDR4          ;MAKE KERNEL PAGE 4 NON-RESIDENT
11084  046764  006612                          MTPI    (R2)            ;LOAD TEST DATA INTO PHYSICAL 140000
11085  046766  112767  000006  123314          MOVB    #006,KIPDR4     ;MAKE KERNEL PAGE 4 RESISENT
11086  046774  013701  100000                  MOV     @#100000,R1     ;READ FROM ADDRESS 140000
11087  047000  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED CORRECTLY
11088  047002  001401                          BEQ     9$
11089  047004  104000                          EMT                     ;INCORRECT STORE
11090                                                                  ;FOR TIGHTER SCOPE LOOP
11091                                                                  ;REPLACE ERROR CALL WITH
11092                                                                  ;"BR 8$" = 000764
11093  047006                          9$:     ;THIS WILL TEST DSTM = 3 MTPI.
11094  047006  012767  030340  130762          MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11095  047014  012700  052525                  MOV     #52525,R0       ;LOAD TEST DATA INTO R0
11096  047020  010046                  10$:    MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11097  047022  105067  123262                  CLRB    KIPDR4          ;MAKE KERNEL I PAGE 4 NON-RESIDENT
11098  047026  006637  100000                  MTPI    @#100000        ;LOAD TEST DATA INTO PHYSICAL 140000
11099  047032  112767  000006  123250          MOVB    #006,KIPDR4     ;MAKE KERNEL PAGE 4 RESIDENT
11100  047040  013701  100000                  MOV     @#100000,R1     ;READ FROM ADDRESS 140000
11101  047044  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED CORRECTLY
11102  047046  001531                          BEQ     TS415
11103  047050  104000                          EMT                     ;
11104  047052  001401                          BEQ     11$
```

```
11105  047054  104000                        EMT                     ;INCORRECT STORE
11106                                                                  ;FOR TIGHTER SCOPE LOOP
11107                                                                  ;REPLACE ERROR CALL WITH
11108                                                                  ;"BR 10$" = 000763
11109  047056                          11$:    ;THIS WILL TEST DSTM = 4 MTPI.
11110  047056  012767  030340  130712          MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11111  047064  012700  125252                  MOV     #125252,R0      ;LOAD TEST DATA INTO R0
11112  047070  010046                  12$:    MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11113  047072  012702  100002                  MOV     #100002,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11114  047076  105067  123206                  CLRB    KIPDR4          ;MAKE KERNEL I PAGE 4 NON-RESIDENT
11115  047102  006642                          MTPI    -(R2)           ;LOAD TEST DATA INTO PHYSICAL 140000
11116  047104  112767  000006  123176          MOVB    #006,KIPDR4     ;MAKE KERNEL PAGE 4 RESIDENT
11117  047112  013701  100000                  MOV     @#100000,R1     ;READ FROM ADDRESS 140000
11118  047116  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED CORRECTLY
11119  047120  001401                          BEQ     13$
11120  047122  104000                          EMT                     ;INCORRECT STORE
11121                                                                  ;FOR TIGHTER SCOPE LOOP
11122                                                                  ;REPLACE ERROR CALL WITH
11123                                                                  ;"BR 12$" = 000762
11124  047124                          13$:    ;THE FOLLOWING WILL TEST DSTM=5 MTPI.
11125                                          ;
11126  047124  012767  030340  130644          MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11127  047132  012700  052525                  MOV     #52525,R0       ;LOAD TEST DATA INTO R0
11128  047136  012702  037370                  MOV     #<$TMP2+2>,R2   ;LOAD ADDR. OF LOC. $TMP2+2 INTO R2
11129  047142  012767  100000  170216          MOV     #100000,$TMP2   ;LOAD VIRT. ADDR. OF TEST LOC. INTO $TMP2
11130  047150  010046                  14$:    MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11131  047152  105067  123132                  CLRB    KIPDR4          ;MAKE KERNEL PAGE 4 NON-RESIDENT
11132  047156  006652                          MTPI    @-(R2)          ;LOAD TEST DATA INTO PHYSICAL 140000
11133  047160  112767  000006  123122          MOVB    #006,KIPDR4     ;MAKE KERNEL PAGE 4 RESIDENT
11134  047166  013701  100000                  MOV     @#100000,R1     ;READ FROM ADDRESS 140000
11135  047172  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED CORRECTLY
11136  047174  001401                          BEQ     15$
11137  047176  104000                          EMT                     ;INCORRECT STORE
11138                                                                  ;FOR TIGHTER SCOPE LOOP
11139                                                                  ;REPLACE ERROR CALL WITH
11140                                                                  ;"BR 14$" = 000764
11141  047200                          15$:    ;THIS WILL TEST DSTM = 6 MTPI.
11142                                          ;
11143  047200  012767  030340  130570          MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11144  047206  012700  052525                  MOV     #52525,R0       ;LOAD TEST DATA INTO R0
11145  047212  005002                          CLR     R2              ;MAKE REGISTER 2 ZERO
11146  047214  010046                  16$:    MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11147  047216  105067  123066                  CLRB    KIPDR4          ;MAKE KERNEL I PAGE 4 NON-RESIDENT
11148  047222  006662  100000                  MTPI    100000(R2)      ;LOAD TEST DATA INTO PHYSICAL 140000
11149  047226  112767  000006  123054          MOVB    #006,KIPDR4     ;MAKE KERNEL PAGE 4 RESIDENT
11150  047234  013701  100000                  MOV     @#100000,R1     ;READ FROM ADDRESS 140000
11151  047240  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED CORRECTLY
11152  047242  001401                          BEQ     17$
11153  047244  104000                          EMT                     ;INCORRECT STORE
11154                                                                  ;FOR TIGHTER SCOPE LOOP
11155                                                                  ;REPLACE ERROR CALL WITH
11156                                                                  ;"BR 16$" = 000763
11157  047246                          17$:    ;THE FOLLOWING WILL TEST DSTM=7 MTPI.
11158                                          ;
11159  047246  012767  030340  130522          MOV     #030340,PSW     ;MAKE PREVIOUS MODE USER
11160  047254  012700  125252                  MOV     #125252,R0      ;LOAD TEST DATA INTO R0
```

```
11161  047260  012767  100000  170100          MOV     #100000,$TMP2   ;LOAD VIRT. ADDR. OF TEST LOCATION
11162                                                                   ;INTO LOCATION $TMP2
11163  047266  012702  037366                  MOV     #$TMP2,R2       ;LOAD ADDRESS OF $TMP2 INTO R2
11164  047272  010046                  18$:    MOV     R0,-(KSP)       ;PUSH TEST DATA ON KERNEL STACK
11165  047274  105067  123010                  CLRB    KIPDR4          ;MAKE KERNEL PAGE 4 NON-RESIDENT
11166  047300  006672  000000                  MTPI    @0(R2)          ;LOAD TEST DATA INTO PHYSICAL 140000
11167  047304  112767  000006  122776          MOVB    #006,KIPDR4     ;MAKE KERNEL PAGE 4 RESIDENT
11168  047312  013701  100000                  MOV     @#100000,R1     ;READ FROM ADDRESS 140000
11169  047316  020001                          CMP     R0,R1           ;SEE IF DATA WAS STORED CORRECTLY
11170  047320  001401                          BEQ     19$
11171  047322                          20$:
11172  047322  104000                          EMT                     ;INCORRECT STORE
11173                                                                   ;FOR TIGHTER SCOPE LOOP
11174                                                                   ;REPLACE ERROR CALL WITH
11175                                                                   ;"BR 18$" = 000763
11176  047324  012767  021276  130716  19$:    MOV     #T0250,MMVEC    ;RESTORE M.M. VECTOR TO NORMAL ROUTINE
11177
11178
11179
11180                                  ;*************************************************************************************
11181                                  ;TEST 415       MOVE FROM PREVIOUS (KERNEL) I-SPACE TO USER MODE
11182                                  ;*************************************************************************************
11183  047332                          TS415:
11184  047332  012700  077406          1$:     MOV     #77406,R0       ;MAKE ALL USER I-SPACE PAGES RESIDENT
11185                                                                   ;READ/WRITE, LENGTH 200 BLOCKS
11186  047336  012702  000010                  MOV     #10,R2          ;SET LOOP COUNTER TO 8
11187  047342  012701  177600                  MOV     #UIPDR0,R1      ;LOAD ADDRESS OF FIRST PDR IN R1
11188  047346  010021                  2$:     MOV     R0,(R1)+        ;LOAD PDR WITH 77406
11189  047350  077202                          SOB     R2,2$           ;LOOP UNTIL 8 USER PDRS LOADED
11190  047352  012767  140340  130416  3$:     MOV     #140340,PSW     ;GO TO USER MODE FOR THIS TEST
11191  047360  012767  077406  122722          MOV     #77406,KIPDR4   ;KERNEL I-SPACE PAGE 4 READ/WRITE
11192  047366  012767  001400  122754          MOV     #1400,KIPAR4    ;MAP KERNEL I PAGE 4 TO 24K
11193  047374  012767  001400  130246          MOV     #1400,UIPAR4    ;MAP USER I PAGE 4 TO 24K
11194  047402  012700  036514                  MOV     #36514,R0       ;LOAD DATA PATTERN INTO R0
11195  047406  010037  100000                  MOV     R0,@#100000     ;LOAD DATA PATTERN INTO PHY 140000
11196  047412  012702  100000                  MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11197                                          ;THE FOLLOWING WILL TEST DSTM=0 MFPI
11198                                          ;
11199  047416  012767  047714  130624          MOV     #21$,MMVEC      ;SET M.M. VECTOR TO 21$
11200  047424  105067  130160                  CLRB    UIPDR4          ;MAKE USER I-SPACE PAGE 4 NON-RESIDENT
11201  047430  012767  140340  130340          MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11202  047436  006506                  -4$:    MFPI    KSP             ;PUT KERNEL STACK POINTER ON USER STACK
11203  047440  022706  000600                  CMP     #USESTK,USP     ;WAS SOMETHING PUSHED ON STACK AT 1$
11204  047444  001405                          BEQ     5$              ;BRANCH IF NOTHING WAS PUSHED
11205  047446  012600                          MOV     (USP)+,R0       ;POP USER STACK INTO R0
11206  047450  012701  001000                  MOV     #KERSTK,R1      ;EXPECTING 1100 AS KSP
11207  047454  020001                          CMP     R0,R1           ;DID YOU GET THE RIGHT POINTER?
11208  047456  001401                          BEQ     6$
11209  047460                          5$:
11210  047460  104000                          EMT                     ;WRONG THING WAS PUSHED ON STACK
11211                                                                   ;FOR TIGHTER SCOPE LOOP
11212                                                                   ;REPLACE ERROR CALL WITH
11213                                                                   ;"BR 4$" = 000766
11214  047462                          6$:     ;THE FOLLOWING WILL TEST DSTM=1 MFPI.
11215  047462  012767  140340  130306  7$:     MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11216  047470  012700  036514                  MOV     #36514,R0       ;LOAD DATA EXPECTED INTO R0
```

```
11217  047474  012702  100000                  MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11218  047500  006512                          MFPI    (R2)            ;READ FROM PHYSICAL 140000
11219  047502  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11220  047504  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11221  047506  001401                          BEQ     9$
11222  047510  104000                          EMT                     ;WRONG DATA WAS FETCHED
11223                                                                  ;FOR TIGHTER SCOPE LOOP
11224                                                                  ;REPLACE ERROR CALL WITH
11225                                                                  ;'BR 7$" = 000764
11226                                          ;THE FOLLOWING WILL TEST DSM=2 MFPI.
11227  047512  012767  140340  130256  9$:     MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11228  047520  012702  100000                  MOV     #100000,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11229  047524  006522                          MFPI    (R2)+           ;READ FROM PHYSICAL 140000
11230  047526  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11231  047530  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11232  047532  001401                          BEQ     11$
11233  047534  104000                          EMT                     ;WRONG DATA WAS FETCHED
11234                                                                  ;FOR TIGHTER SCOPE LOOP
11235                                                                  ;REPLACE ERROR CALL WITH
11236                                                                  ;'BR 9$" = 000766
11237                                          ;THE FOLLOWING WILL TEST DSTM=3 MFPI.
11238  047536  012767  140340  130232  11$:     MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11239  047544  006537  100000                  MFPI    @#100000        ;READ FROM PHYSICAL 140000
11240  047550  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11241  047552  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11242  047554  001401                          BEQ     13$
11243  047556  104000                          EMT                     ;WRONG DATA WAS FETCHED
11244                                                                  ;FOR TIGHTER SCOPE LOOP
11245                                                                  ;REPLACE ERROR CALL WITH
11246                                                                  ;'BR 11$" = 000767
11247                                          ;THE FOLLOWING WILL TEST DSTM=4 MFPI.
11248  047560  012767  140340  130210  13$:     MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11249  047566  012702  100002                  MOV     #100002,R2      ;LOAD VIRTUAL ADDRESS INTO R2
11250  047572  006542                          MFPI    -(R2)           ;READ FROM PHYSICAL 140000
11251  047574  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11252  047576  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11253  047600  001401                          BEQ     15$
11254  047602  104000                          EMT                     ;WRONG DATA WAS FETCHED
11255                                                                  ;FOR TIGHTER SCOPE LOOP
11256                                                                  ;REPLACE ERROR CALL WITH
11257                                                                  ;'BR 13$" = 000766
11258                                          ;THE FOLLOWING WILL TEST DSTM=5 MFPI.
11259                                          ;
11260  047604  012767  140340  130164  15$:     MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11261  047612  012767  100000  167546          MOV     #100000,$TMP2   ;LOAD TEST LOC. VIRT. ADDR INTO LOC. $TMP2
11262  047620  012702  037370                  MOV     #<$TMP2+2>,R2   ;LOAD ADDRESS OF $TMP2+2 INTO R2
11263  047624  006552                          MFPI    @-(R2)          ;READ FROM PHYSICAL 140000
11264  047626  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11265  047630  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11266  047632  001401                          BEQ     17$
11267  047634  104000                          EMT                     ;WRONG DATA WAS FETCHED
11268                                                                  ;FOR TIGHTER SCOPE LOOP
11269                                                                  ;REPLACE ERROR CALL WITH
11270                                                                  ;'BR 15$" = 000763
11271                                          ;THE FOLLOWING WILL TEST DSTM=6 MFPI.
11272                                          ;
```

```
11273  047636  012767  140340  130132  17$:    MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11274  047644  005002                          CLR     R2              ;MAKE REGISTER 2 A ZERO
11275  047646  006562  100000                  MFPI    100000(R2)      ;READ FROM PHYSICAL 140000
11276  047652  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11277  047654  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11278  047656  001401                          BEQ     19$
11279  047660  104000                          EMT                     ;WRONG DATA WAS FETCHED
11280                                                                  ;FOR TIGHTER SCOPE LOOP
11281                                                                  ;REPLACE ERROR CALL WITH
11282                                                                  ;'BR 17$" = 000766
11283                                          ;THE FOLLOWING WILL TEST DSTM=7 MFPI.
11284                                          ;
11285  047662  012767  140340  130106  19$:    MOV     #140340,PSW     ;MAKE PREVIOUS MODE KERNEL PRESENT USER
11286  047670  012767  100000  167470          MOV     #100000,$TMP2   ;LOAD TEST LOC. VIRT. ADDR. INTO $TMP2
11287  047676  012702  037366                  MOV     #$TMP2,R2       ;LOAD ADDRESS OF $TMP2 INTO R2
11288  047702  006572  000000                  MFPI    @0(R2)          ;READ FROM PHYSICAL 140000
11289  047706  012601                          MOV     (USP)+,R1       ;POP USER STACK INTO R1
11290  047710  020001                          CMP     R0,R1           ;WAS DATA FETCHED SAME AS STORED
11291  047712  001401                          BEQ     20$
11292  047714                          21$:
11293  047714  104000                          EMT                     ;WRONG DATA WAS FETCHED
11294                                                                  ;FOR TIGHTER SCOPE LOOP
11295                                                                  ;REPLACE ERROR CALL WITH
11296                                                                  ;'BR 19$" = 000762
11297  047716  012767  021276  130324  20$:    MOV     #T0250,MMVEC    ;SET M.M. VECTOR TO NORMAL ROUTINE
11298  047724  012767  000340  130044          MOV     #00340,PSW      ;GO BACK TO KERNEL MODE, PREVIOUS KERNEL
11299
11300                                          ;*************************************************************************
11301                                          ;TEST 416       MOVE FROM/TO D-SPACE = MOVE FROM/TO I-SPACE
11302                                          ;*************************************************************************
11303  047732                          T$416:
11304  047732  012767  030340  130036  1$:     MOV     #030340,PSW     ;MAKE PREVIOUS MODE=USER,CURRENT=KERNEL
11305  047740  106506                          MFPD    USP             ;MFPD SHOULD ACT LIKE MFPI PUTTING
11306                                                                  ;USER STACK POINTER ON THE KERNEL STACK
11307  047742  022706  001000                  CMP     #KERSTK,KSP     ;WAS SOMETHING PUSHED ON KERNEL STACK?
11308  047746  001405                          BEQ     2$              ;BRANCH IF NO
11309  047750  012600                          MOV     (KSP)+,R0       ;POP KERNEL STACK INTO R0
11310  047752  012701  000600                  MOV     #USESTK,R1      ;EXPECTING TO GET 700 AS USP
11311  047756  020001                          CMP     R0,R1           ;DID GET RIGHT POINTER VALUE?
11312  047760  001401                          BEQ     4$
11313  047762                          2$:
11314  047762  104000                          EMT                     ;WRONG THING WAS PUSHED ON STACK
11315                                                                  ;FOR TIGHTER SCOPE LOOP
11316                                                                  ;REPLACE ERROR CALL WITH
11317                                                                  ;'BR 1$" = 000763
11318  047764  012746  007777          4$:     MOV     #7777,-(KSP)    ;PUSH DATA ON KERNEL STACK
11319  047770  106606                          MTPD    USP             ;LOAD THE USER STACK POINTER
11320  047772  106506                          MFPD    USP             ;READ USER STACK POINTER
11321  047774  012601                          MOV     (KSP)+,R1       ;POP KERNEL STACK INTO R1
11322  047776  022701  007777                  CMP     #7777,R1        ;WAS USER STACK POINTER CHANGED?
11323  050002  001401                          BEQ     5$
11324  050004  104000                          EMT                     ;USER STACK POINTER NOT CHANGED
11325                                                                  ;FOR TIGHTER SCOPE LOOP
11326                                                                  ;REPLACE ERROR CALL WITH
11327                                                                  ;'BR 4$" = 000767
11328  050006  012746  000600          5$:     MOV     #USESTK,-(KSP)  ;GET READY TO RESTORE USER STK. PTR.
```

```
11329  050012  106606                    MTPD    USP             ;RESTORE USER STACK POINTER
11330
11331                                    ;*************************************************************************
11332                                    ;TEST 417       MOVE FROM PREVIOUS I=SPACE (PREVIOUS=CURRENT=KERNEL)
11333                                    ;************************************************************************* ....
11334  050014                            TS417:
11335  050014  005037  177776           1$:     CLR     @#PSW           ;SET PREVIOUS = CURRENT = KERNEL
11336  050020  012700  001000                   MOV     #KERSTK,R0      ;SETUP VALUE FOR STACK POINTER
11337  050024  010006                           MOV     R0,KSP          ;LOAD STACK POINTER
11338  050026  006506                           MFPI    KSP             ;THE VALUE "STACK" SHOULD BE PUSHED
11339                                                                    ;BEFORE BEING DECREMENTED
11340  050030  011601                           MOV     (KSP),R1        ;READ DATA WHICH WAS PUSHED
11341  050032  020001                           CMP     R0,R1           ;WAS THE ORIGINAL VALUE OF THE
11342                                                                    ;STACK POINTER PUSHED?
11343  050034  001401                           BEQ     2$
11344  050036  104000                           EMT                     ;MFPI FETCHED WRONG DATA
11345                                                                    ;FOR TIGHTER SCOPE LOOP
11346                                                                    ;REPLACE ERROR CALL WITH
11347                                                                    ;"BR 1$" = 000766
11348  050040  005740                    2$:     TST     -(R0)           ;SETUP EXPECTED STACK POINTER VALUE
11349  050042  020600                           CMP     KSP,R0          ;WAS THE STACK POINTER DECREMENTED?
11350  050044  001401                           BEQ     3$
11351  050046  104000                           EMT                     ;STACK NOT PUSHED BY THE MFPI
11352                                                                    ;FOR TIGHTER SCOPE LOOP
11353                                                                    ;REPLACE ERROR CALL WITH
11354                                                                    ;"BR 1$" = 000762
11355  050050  012706  001000           3$:     MOV     #KERSTK,KSP     ;RESTORE STACK POINTER
11356  050054  005067  127512                   CLR     SR0             ;TURN OFF MEMORY MANAGEMENT UNIT
11357  050060  000167  000436                   JMP     FPSTRT          ;GET OVER SUBROUTINES TO FLOATING POINT TE TS
```

```
11358                                   .SBTTL  *****   SUBROUTINES USED BY THIS PROGRAM   *****
11359
11360                                   .SBTTL  TURN OFF T-BIT AND SAVE CURRENT PSW
11361                                   ;*******************************************************************************
11362                                   ;*
11363                                   ;*      THIS SUBROUTINE IS USED TO TURN OFF THE TRACE TRAP BIT IN THE PSW
11364                                   ;*      IF IT IS ON.  THE PROCESSOR STATUS IS SAVED IN "TBITPS" SO THAT
11365                                   ;*      THE PSW CAN BE RESTORED TO ITS PREVIOUS CONDITION WHEN CONDITIONS
11366                                   ;*      WARRANT T-BIT TRAPPING.
11367                                   ;*
11368                                   ;*******************************************************************************
11369  050064  036727  127706  000020  TOFF:   BIT     PSW,#TBIT       ;IS THE T-BIT SET IN THE PSW?
11370  050072  001411                          BEQ     1$              ;EXIT IF NO
11371  050074  016746  127676                  MOV     PSW,-(SP)       ;PUSH PRESENT PSW ON THE STACK
11372  050100  011667  167254                  MOV     (SP),TBITPS     ;ALSO SAVE IT IN "TBITPS" FOR
11373                                                                   ;RESTORING LATER
11374  050104  042716  000020                  BIC     #TBIT,(SP)      ;CLEAR THE T-BIT (BIT 4) IN THE PSW
11375  050110  012746  050116                  MOV     #1$,-(SP)       ;PUSH PC OF "RTS" ON STACK
11376  050114  000006                          RTT                     ;"RETURN" TO 1$ WITH T-BIT OFF
11377  050116  000207                  1$:     RTS     PC              ;RETURN TO PROGRAM
11378
11379                                   .SBTTL  TURN ON T-BIT AND RESTORE PREVIOUS PSW
11380                                   ;*******************************************************************************
11381                                   ;*
11382                                   ;*      THIS SUBROUTINE IS USED TO RESTORE THE PROCESSOR STATUS TO ITS
11383                                   ;*      PREVIOUS CONDITION BY RESTORING THE "T-BIT PSW" SAVED BY THE
11384                                   ;*      "TOFF" SUBROUTINE IN THE "TBITPS" LOCATION.
11385                                   ;*
11386                                   ;*******************************************************************************
11387  050120  036727  167234  000020  TON:    BIT     TBITPS,#TBIT    ;WAS T-BIT ON IN THE PREVIOUS PSW?
11388  050126  001410                          BEQ     1$              ;EXIT IF NO
11389  050130  016746  167224                  MOV     TBITPS,-(SP)    ;PUSH PREVIOUS PSW ON THE STACK
11390  050134  012767  000340  167216          MOV     #340,TBITPS     ;RESET THE "TBITPS" LOCATION
11391  050142  012746  050150                  MOV     #1$,-(SP)       ;PUSH PC OF "RTS" ON STACK
11392  050146  000006                          RTT                     ;"RETURN" TO 1$ WITH T-BIT RESTORED
11393  050150  000207                  1$:     RTS     PC              ;RETURN TO PROGRAM
11394
11395                                   .SBTTL  SET ALL WRITEABLE BITS IN ALL PAR/PDR'S
11396                                   ;*******************************************************************************
11397                                   ;*
11398                                   ;*      THIS SUBROUTINE IS USED BY THE PAR/PDR DUAL ADDRESSING TEST
11399                                   ;*      TO SET ALL WRITEABLE BITS IN ALL KERNEL AND USE PAR'S AND
11400                                   ;*      PDR'S TO A 1.  THE "INITIAL STATE" OF HAVING ALL BITS=1 IS
11401                                   ;*      USED TO SEE THAT ONLY ONE REGISTER IS CLEARED IN RESPONSE TO
11402                                   ;*      A SINGLE PAR OR PDR ADDRESS.
11403                                   ;*
11404                                   ;*******************************************************************************
11405
11406  050152  012702  000010          SETREG: MOV     #10,R2          ;LOAD LOOP COUNTER WITH AN 8
11407  050156  012701  172300                  MOV     #KIPDR0,R1      ;LOAD ADDRESS OF FIRST PDR INTO R1
11408  050162  012721  177777          1$:     MOV     #-1,(R1)+       ;SET BITS IN KERNEL PDR TO 1
11409  050166  077203                          SOB     R2,1$           ;LOOP TO 1$ UNTIL ALL KERNEL PDR'S LOADED
11410  050170  012702  000010                  MOV     #10,R2          ;LOAD LOOP COUNTER WITH AN 8
11411  050174  012701  172340                  MOV     #KIPAR0,R1      ;LOAD ADDRESS OF FIRST PAR INTO R1
11412  050200  012721  177777          2$:     MOV     #-1,(R1)+       ;SET BITS IN A KERNEL PAR TO 1
11413  050204  077203                          SOB     R2,2$           ;LOOP TO 2$ UNTIL ALL KERNEL PAR'S LOADED
```

```
11414  050206  012702  000010          MOV     #10,R2          ;LOAD LOOP COUNTER WITH AN 8
11415  050212  012701  177600          MOV     #UIPDR0,R1      ;LOAD ADDRESS OF FIRST PDR INTO R1
11416  050216  012721  177777  3$:     MOV     #-1,(R1)+       ;SET BITS IN A USER PDR TO 1
11417  050222  077203                  SOB     R2,3$           ;LOOP TO 3$ UNTIL ALL USER PDR'S LOADED
11418  050224  012702  000010          MOV     #10,R2          ;LOAD LOOP COUNTER WITH AN 8
11419  050230  012701  177640          MOV     #UIPAR0,R1      ;LOAD ADDRESS OF FIRST PAR INTO R1
11420  050234  012721  177777  4$:     MOV     #-1,(R1)+       ;SET BITS IN A USER PAR TO 1
11421  050240  077203                  SOB     R2,4$           ;LOOP TO 4$ UNTIL ALL USER PAR'S LOADED
11422  050242  000207                  RTS     PC              ;RETURN TO TEST
11423
11424                                  .SBTTL  READ & COMPARE KERNEL & USER PAR/PDR'S
11425                                  ;*****************************************************************************
11426                                  ;*
11427                                  ;*      THIS SUBROUTINE IS USED BY PAR/PDR DUAL ADDRESSING TEST TO
11428                                  ;*      READ ALL THE PAR'S AND PDR'S TO SEE THAT ONLY ONE REGISTER
11429                                  ;*      WAS CLEARED IN RESPONSE TO A SINGLE PAR OR PDR ADDRESS.
11430                                  ;*      ANY FAILURES FOUND BY THE PAR/PDR DUAL ADDRESSING TEST WILL
11431                                  ;*      BE REPORTED BY THIS SUBROUTINE.
11432                                  ;*
11433                                  ;*****************************************************************************
11434  050244                          CMPREG:
11435  050244  012701  172300          MOV     #KIPDR0,R1      ;LOAD ADDRESS OF FIRST KERNEL PDR IN R1
11436  050250  012704  000010          MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
11437  050254  012705  077416          MOV     #77416,R5       ;PUT EXPECTED PDR CONTENTS IN R5
11438  050260  021105          1$:     CMP     (R1),R5         ;ARE ALL WRITEABLE BITS SET AS EXPECTED?
11439  050262  001403                  BEQ     2$              ;BRANCH IF YES
11440  050264  020100                  CMP     R1,R0           ;WAS IT THE REG. THAT WAS CLEARED?
11441  050266  001401                  BEQ     2$
11442  050270  104000                  EMT                     ;A PDR WAS EFFECTED BY CLEARING A DIFFERENT PAR/PRD
11443                                                          ;FOR TIGHTER SCOPE LOOP
11444                                                          ;REPLACE ERROR CALL WITH
11445                                                          ;AN 'RTS PC" = 000207
11446  050272  062701  000002  2$:     ADD     #2,R1           ;FORM NEXT ADDRESS
11447  050276  077410                  SOB     R4,1$           ;LOOP TO 1$ UNTIL ALL KERNEL PDR'S CHECKED
11448  050300  012701  172340          MOV     #KIPAR0,R1      ;LOAD ADDRESS OF FIRST KERNEL PAR IN R1
11449  050304  012704  000010          MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
11450                                                          ;****F11 CHANGE**** FROM #7777 TO #177777
11451  050310  012705  177777          MOV     #177777,R5      ;PUT EXPECTED PAR CONTENTS IN R5
11452  050314  021105          3$:     CMP     (R1),R5         ;ARE ALL WRITEABLE BITS SET AS EXPECTED?
11453  050316  001403                  BEQ     4$              ;BRANCH IF YES
11454  050320  020100                  CMP     R1,R0           ;WAS IT THE REG. THAT WAS CLEARED?
11455  050322  001401                  BEQ     4$
11456  050324  104000                  EMT                     ;A PAR WAS EFFECTED BY CLEARING A DIFFENENT PAR/PDR
11457                                                          ;FOR TIGHTER SCOPE LOOP
11458                                                          ;REPLACE ERROR CALL WITH
11459                                                          ;AN 'RTS PC" = 000207
11460  050326  062701  000002  4$:     ADD     #2,R1           ;FORM NEXT ADDRESS
11461  050332  077410                  SOB     R4,3$           ;LOOP TO 3$ UNTIL ALL KERNEL PAR'S CHECKED
11462  050334  012701  177600          MOV     #UIPDR0,R1      ;LOAD ADDRESS OF FIRST USER PDR IN R1
11463  050340  012704  000010          MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
11464  050344  012705  077416          MOV     #77416,R5       ;PUT EXPECTED PDR CONTENTS IN R5
11465  050350  021105          5$:     CMP     (R1),R5         ;ARE ALL WRITEABLE BITS SET AS EXPECTED?
11466  050352  001403                  BEQ     6$              ;BRANCH IF YES
11467  050354  020100                  CMP     R1,R0           ;WAS IT THE REG. THAT WAS CLEARED?
11468  050356  001401                  BEQ     6$
11469  050360  104000                  EMT                     ;A PDR WAS EFFECTED BY CLEARING A DIFFERENT PAR/PDR
```

```
11470                                                   ;FOR TIGHTER SCOPE LOOP
11471                                                   ;REPLACE ERROR CALL WITH
11472                                                   ;AN "RTS PC" = 000207
11473  050362  062701  000002          6$:     ADD     #2,R1           ;FORM NEXT ADDRESS
11474  050366  077410                  SOB     R4,5$           ;LOOP TO 5$ UNTIL ALL USER PDR'S CHECKED
11475  050370  012701  177640          MOV     #UIPAR0,R1      ;LOAD ADDRESS OF FIRST USER PAR IN R1
11476  050374  012704  000010          MOV     #10,R4          ;LOAD LOOP COUNTER WITH AN 8
11477                                                   ;****F11 CHANGE**** FROM #7777 TO #177777
11478  050400  012705  177777          MOV     #177777,R5      ;PUT EXPECTED PAR CONTENTS IN R5
11479  050404  021105                  7$:     CMP     (R1),R5         ;ARE ALL WRITEABLE BITS SET AS EXPECTED?
11480  050406  001403                  BEQ     8$              ;BRANCH IF YES
11481  050410  020100                  CMP     R1,R0           ;WAS IT THE REG. THAT WAS CLEARED?
11482  050412  001401                  BEQ     8$
11483  050414  104000                  EMT                     ;A PAR WAS EFFECTED BY CLEARING A DIFFERENT PAR/PDR
11484                                                   ;FOR TIGHTER SCOPE LOOP
11485                                                   ;REPLACE ERROR CALL WITH
11486                                                   ;AN "RTS PC" = 000207
11487  050416  062701  000002          8$:     ADD     #2,R1           ;FORM NEXT ADDRESS
11488  050422  077410                  SOB     R4,7$           ;LOOP TO 7$ UNTIL ALL USER PAR'S CHECKED
11489  050424  000207                  RTS     PC              ;RETURN TO TEST
11490
11491                                   .SBTTL  INHIBIT 'RESETS' WHILE UNDER APT
11492                                   ;*****************************************************************************
11493                                   ;*
11494                                   ;*      THIS SUBROUTINE CONTROLS THE USAGE OF RESET INST'S WHILE
11495                                   ;*      RUNNING UNDER APT. RESETS ARE ALLOWED DURING THE FIRST
11496                                   ;*      PASS OF THE DIAGNOSTIC.
11497                                   ;*
11498  050426  126727  130366  000001  CHKAPT: CMPB    $ENV,#1         ;ARE WE RUNNING UNDER APT?
11499  050434  001003                  BNE     1$              ;NO BRANCH
11500  050436  005767  130344          TST     $PASS           ;IS THIS THE FIRST PASS?
11501  050442  001002                  BNE     RETA            ;NO BRANCH
11502  050444  062705  000002          1$:     ADD     #2,R5           ;BUMP RETURN ADDRESS FOR NORMAL TESTING
11503  050450  000205                  RETA:   RTS     R5              ;RETURN
11504
11505
11506                                   .SBTTL  ERROR ROUTINE FOR MEMORY MANAGEMENT TEST
11507                                   ;*****************************************************************************
11508                                   ;*      THIS IS THE ONLY ERROR REPORT FOR ALL THE MMU TESTS
11509                                   ;*****************************************************************************
11510
11511  050452  012737  050504  000004  ERROR3: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
11512  050460  012737  000340  000006          MOV     #340,@#6
11513  050466  005737  177766                  TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
11514                                                   ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
11515                                                   ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
11516                                                   ;MAP BOARD
11517  050472  001404                  BEQ     1$              ;NO,GO REPORT THE ERROR
11518  050474  012737  000177  001002  MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
11519  050502  000403                  BR      2$              ; AND GO SET FATAL ERROR FLAG
11520  050504  012737  000002  001002  1$:     MOV     #2,@#$FATAL                     ;SET UP FATAL ERROR NUMBER
11521  050512  012767  000001  130260  2$:     MOV     #1,$MSGTY                       ;SET FATAL ERROR FLAG
11522  050520  000777                  MMUHLT: BR      .               ;STAY IN LOOP
11523
11524
11525
```

```
11526
11527
11528
11529
11530
11531
11532
11533                 000244                  FPVECT=244
11534                                                 .SBTTL  FPP REGISTER DEFINITIONS
11535                 000000                  AC0     =%0
11536                 000001                  AC1     =%1
11537                 000002                  AC2     =%2
11538                 000003                  AC3     =%3
11539                 000004                  AC4     =%4
11540                 000005                  AC5     =%5
11541                 000006                  AC6     =%6
11542                 000007                  AC7     =%7
11543
11544
11545  050522  012706  001000                 FPSTRT: MOV     #STBOT,SP       ;SET UP STACK POINTER
11546  050526  032777  000002  150570                 BIT     #2,@SWR
11547  050534  001402                                 BEQ     1$
11548  050536  000167  050016                         JMP     SLU1ST
11549  050542  012737  120424  000030         1$:     MOV     #ERROR4,@#30    ;SETUP FOR CORRECT ERROR CALL
11550  050550  012737  000003  001004                 MOV     #3,@#TESTN      ;PUT TEST NUMBER IN MAILBOX
11551
11552
11553                                          ;*****************************************************************************
11554                                          ;TEST 420       LDFPS, STFPS AND DATA PATHS TEST
11555                                          ;*****************************************************************************
11556  050556                                 TS420:
11557  050556  012700  177777                         MOV     #-1,R0                  ;INITIALIZE THE COUNT PATTERN.
11558  050562  012737  050634  000244                 MOV     #AERR1,@#FPVECT         ;SET UP FOR UNABLE TO DECODE
11559  050570  012737  050634  000010                 MOV     #AERR1,@#10             ;FPP INSTRUCTION TRAP TO 244 OR 10.
11560  050576  012737  050634  000004                 MOV     #AERR1,@#ERRVECT        ;IF EITHER INSTRUCTION
11561                                                                                  ;FAILS TO GO THROUGH THE
11562                                                                                  ;CORRECT SRC OR DST MODE AN
11563                                                                                  ;ODD ADDRESS TRAP WILL OCCUR.
11564  050604                                 A1:
11565  050604  010004                         A11:    MOV     R0,R4
11566  050606  042704  030020                         BIC     #30020,R4
11567  050612  170104                                 LDFPS   R4                      ;TEST INSTRUCTION.
11568
11569  050614  012701  177777                         MOV     #-1,R1
11570  050620  170201                         A12:    STFPS   R1                      ;TEST INSTRUCTION.
11571  050622  010004                                 MOV     R0,R4                   ;MASK OFF UNSETTABLE BITS.
11572  050624  042704  030020                         BIC     #30020,R4
11573  050630  020401                                 CMP     R4,R1                   ;COMPARE DATA EXPECTED WITH
11574                                                                                  ;THE DATA READ.
11575  050632  001401                                 BEQ     A2
11576  050634                                 AERR1:
11577  050634  104000                                 EMT                     ;
11578
11579  050636  012700  000001                 A2:     MOV     #1,R0                   ;NEXT PATTERN WILL BE ALL ZERO
11580  050642  077020                                 SOB     R0,A1                   ;DECREMENT COUNT PATTERN
11581  050644                                 ADONE:
```

```
11582  050644  004767  047624                JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11583                                                                 ;SEE IF THE USER HAS EXPRESSED
11584                                                                 ;THE DESIRE TO CHANGE THE SOFTWARE
11585                                                                 ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
11586                                                                 ;THE USER TYPED CONTROL G?).
11587
11588
11589                                 ;*****************************************************************************
11590                                 ;TEST 421       CFCC TEST
11591                                 ;*****************************************************************************
11592  050650                         TS421:
11593  050650  012700  000017                MOV     #17,R0                  ;R0 CONTAINS TO TEST PATTERN.
11594
11595  050654                         B1:
11596  050654  170100                        LDFPS   R0                      ;LOAD THE TEST PATTERN
11597
11598  050656                         B2:
11599  050656  170000                        CFCC                            ;COPY CONDITION CODES.
11600
11601  050660  013703  177776                MOV     @#PSW,R3                ;SEE IF PATTERN TRANSFERED.
11602  050664  042703  177760                BIC     #177760,R3
11603  050670  020003                        CMP     R0,R3
11604  050672  001401                        BEQ     B3
11605  050674  104000                        EMT                     ;
11606  050676  077012                B3:     SOB     R0,B1
11607  050700                         BDONE:
11608  050700  004767  047570                JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11609                                                                 ;SEE IF THE USER HAS EXPRESSED
11610                                                                 ;THE DESIRE TO CHANGE THE SOFTWARE
11611                                                                 ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
11612                                                                 ;THE USER TYPED CONTROL G?).
11613
11614                                 ;*****************************************************************************
11615                                 ;TEST 422       SETF, SETD, SETI AND SETL TEST
11616                                 ;*****************************************************************************
11617  050704                         TS422:
11618  050704  005000                        CLR     R0
11619
11620  050706  170100                        LDFPS   R0                      ;CLEAR THE FPS.
11621  050710  170001                C15:    SETF                            ;TEST INSTRUCTION.
11622
11623  050712  170201                        STFPS   R1                      ;GET RESULT.
11624  050714  005002                        CLR     R2
11625  050716  020201                        CMP     R2,R1                   ;DID AN ERROR OCCUR?
11626  050720  001401                        BEQ     C2
11627  050722  104000                        EMT                     ;
11628  050724  012700  147757        C2:     MOV     #147757,R0
11629
11630  050730  170100                        LDFPS   R0                      ;PUT 147757 IS FPS
11631  050732  170001                C25:    SETF                            ;CLEAR FD BIT.
11632
11633  050734  170201                        STFPS   R1                      ;GET RESULT
11634  050736  012702  147557                MOV     #147557,R2
11635  050742  020102                        CMP     R1,R2                   ;RESULT CORRECT.
11636  050744  001401                        BEQ     C3
11637  050746  104000                        EMT                     ;
```

```
11638  050750  012700  147757          C3:     MOV     #147757,R0
11639
11640  050754  170100                          LDFPS   R0                      ;LOAD 147757 INTO FPS.
11641  050756  170011                  C35:    SETD                            ;SETD FD BIT.
11642
11643  050760  170201                          STFPS   R1
11644  050762  012702  147757                  MOV     #147757,R2
11645  050766  020102                          CMP     R1,R2                   ;RESULT CORRECT?
11646  050770  001401                          BEQ     C4
11647  050772  104000                          EMT                     ;
11648  050774  005000                  C4:     CLR     R0
11649  050776  170100                          LDFPS   R0                      ;CLEAR FPS.
11650  051000  170011                  C45:    SETD                            ;SET FD BIT.
11651
11652  051002  170201                          STFPS   R1                      ;GET RESULT.
11653  051004  012702  000200                  MOV     #200,R2
11654  051010  020102                          CMP     R1,R2                   ;RESULT CORRECT?
11655  051012  001401                          BEQ     C5
11656  051014  104000                          EMT                     ;
11657  051016  005000                  C5:     CLR     R0
11658
11659  051020  170100                          LDFPS   R0                      ;CLEAR FPS
11660  051022  170002                  C55:    SETI                            ;CLEAR FL BIT.
11661
11662  051024  170201                          STFPS   R1                      ;GET RESULT.
11663  051026  005002                          CLR     R2
11664  051030  020201                          CMP     R2,R1                   ;RESULT CORRECT?
11665  051032  001401                          BEQ     C6
11666  051034  104000                          EMT                     ;
11667  051036  012700  147757          C6:     MOV     #147757,R0
11668  051042  170100                          LDFPS   R0                      ;PUT 147757 INTO FPS
11669  051044  170002                  C65:    SETI                            ;CLEAR FL BIT.
11670
11671  051046  170201                          STFPS   R1                      ;GET THE RESULT.
11672  051050  012702  147657                  MOV     #147657,R2
11673  051054  020102                          CMP     R1,R2                   ;RESULT COPRECT?
11674  051056  001401                          BEQ     C7
11675  051060  104000                          EMT                     ;
11676  051062  012700  147757          C7:     MOV     #147757,R0
11677  051066  170100                          LDFPS   R0                      ;SET FPS TO 147757.
11678  051070  170012                  C75:    SETL                            ;SET FL BIT.
11679
11680  051072  170201                          STFPS   R1                      ;GET THE RESULT.
11681  051074  012702  147757                  MOV     #147757,R2
11682  051100  020102                          CMP     R1,R2                   ;RESULT CORRECT?
11683  051102  001401                          BEQ     C8
11684  051104  104000                          EMT                     ;
11685  051106  005000                  C8:     CLR     R0
11686  051110  170100                          LDFPS   R0                      ;CLEAR FPS.
11687  051112  170012                  C85:    SETL                            ;SET FL BIT.
11688
11689  051114  170201                          STFPS   R1
11690  051116  012702  000100                  MOV     #100,R2
11691  051122  020102                          CMP     R1,R2                   ;RESULT CORRECT.
11692  051124  001401                          BEQ     CDONE
11693  051126  104000                          EMT                     ;
```

```
11694  051130                          CDONE:
11695  051130  004767  047340                JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11696                                                                 ;SEE IF THE USER HAS EXPRESSED
11697                                                                 ;THE DESIRE TO CHANGE THE SOFTWARE
11698                                                                 ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
11699                                                                 ;THE USER TYPED CONTROL G?).
11700
11701
11702                                  ;*************************************************************************
11703                                  ;TEST 423       ILLEGAL FPP OP CODES AND STST TEST
11704                                  ;*************************************************************************
11705  051134                          TS423:
11706  051134  012705  170003                MOV     #170003,R5              ;INITIAL OP CODE.
11707  051140  012737  051200  000004        MOV     #DERR2,@#ERRVECT
11708  051146  012737  051232  000244        MOV     #DERR1,@#FPVECT
11709
11710  051154  005000                  D1:     CLR     R0
11711  051156  170100                          LDFPS   R0                      ;CLEAR FPS.
11712  051160  005002                          CLR     R2
11713  051162  010537  051166                MOV     R5,@#D2                 ;SET UP THE ILLEGAL INSTRUCTION.
11714  051166  000000                  D2:     .WORD   0
11715  051170  170000                  D3:     CFCC
11716  051172  005202                          INC     R2
11717  051174  005202                  D4:     INC     R2
11718
11719  051176  170201                          STFPS   R1                      ;REPORT FAILURE. DID NOT TRAP.
11720  051200                          DERR2:
11721  051200  104000                          EMT                     ;
11722  051202  022705  170010          D5:     CMP     #170010,R5              ;COMPUTE NEXT OP CODE
11723  051206  001003                          BNE     D6
11724  051210  012705  170013                MOV     #170013,R5
11725  051214  000757                          BR      D1
11726
11727  051216  022705  170077          D6:     CMP     #170077,R5
11728  051222  001001                          BNE     D7
11729  051224  000424                          BR      DDONE
11730  051226  005205                  D7:     INC     R5
11731  051230  000751                          BR      D1
11732
11733  051232  022716  051170          DERR1:  CMP     #D3,(SP)                ;DID TRAP OCCUR ON TEST INSTRUCTION?
11734  051236  001401                          BEQ     1$
11735  051240  104000                          EMT                     ;
11736  051242  022626                  1$:     CMP     (SP)+,(SP)+
11737  051244  170201                          STFPS   R1                      ;GET THE FPS AND SEE IF IT IS
11738  051246  022701  100000                CMP     #100000,R1              ;SET CORRECTLY.
11739  051252  001401                          BEQ     3$
11740  051254  104000                          EMT                     ;
11741  051256  012704  000001          3$:     MOV     #1,R4
11742  051262  170304                  D8:     STST    R4                      ;GET THE FEC CODE. NOTE THAT
11743                                                                 ;IF THE DESTINATION MODE IS
11744                                                                 ;IMPROPERLY DECODED AN ODD
11745                                                                 ;ADDRESS TRAP TO 4 SHOULD OCCUR.
11746  051264  022704  000002                CMP     #2,R4                   ;WAS FEC CORRECT?
11747  051270  001001                          BNE     D9
11748  051272  000743                          BR      D5
11749
```

```
11750  051274                          D9:                                     ;REPORT STST FAILURE
11751  051274  104000                          EMT                     ;
11752  051276                          DDONE:
11753  051276  004767  047172                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11754                                                                  ;SEE IF THE USER HAS EXPRESSED
11755                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
11756                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
11757                                                                  ;THE USER TYPED CONTROL G?).
11758
11759                                  ;*************************************************************************
11760                                  ;TEST 424       FID, INTERRUPT DISABLE, BIT TEST
11761                                  ;*************************************************************************
11762  051302                          TS424:
11763  051302  012737  051342  000244          MOV     #EERR0,@#FPVECT         ;SETUP FOR THE INTERRUPT.
11764
11765  051310  012700  040000          E1:     MOV     #40000,R0
11766  051314  170100                          LDFPS   R0                      ;SET FID.
11767  051316  170020                  E3:     .WORD   170020                  ;ILLEGAL FPP INSTRUCTION.
11768  051320  170000                  E4:     CFCC
11769
11770  051322  170201                          STFPS   R1                      ;SEE IF ERROR WAS DETECTED.
11771  051324  022701  140000                  CMP     #140000,R1
11772  051330  001004                          BNE     EERR0
11773
11774  051332  170304                          STST    R4                      ;SEE IF FEC=2
11775  051334  022704  000002                  CMP     #2,R4
11776  051340  001401                          BEQ     EDONE
11777  051342                          EERR0:
11778  051342  104000                          EMT                     ;
11779  051344                          EDONE:
11780  051344  004767  047124                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11781                                                                  ;SEE IF THE USER HAS EXPRESSED
11782                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
11783                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
11784                                                                  ;THE USER TYPED CONTROL G?).
11785
11786
11787                                  ;*************************************************************************
11788                                  ;TEST 425       LDD AND STD, WITH SRC AND DST MODE 1, TEST
11789                                  ;*************************************************************************
11790  051350                          TS425:
11791
11792  051350  005000                          CLR     R0
11793  051352  170100                          LDFPS   R0
11794  051354  170011                          SETD
11795  051356  012701  051620                  MOV     #FDATI0,R1              ;SET UP THE LOAD DATA.
11796  051362  012702  051664                  MOV     #FXDAT0,R2
11797  051366  012703  000010                  MOV     #10,R3
11798
11799  051372  012221                  F2:     MOV     (R2)+,(R1)+
11800  051374  077302                          SOB     R3,F2
11801
11802  051376  012700  051630                  MOV     #FDATI4,R0              ;SETUP R0 FOR THE LDD (R0),AC0.
11803  051402  012737  051616  000004          MOV     #FERR20,@#ERRVECT       ;IF THE SRC FLOWS FAIL THEN
11804                                                                          ;AN ODD ADDRESS MAY OCCUR.
11805  051410  005003                          CLR     R3
```

```
11806
11807  051412  172410              F3:     LDD     (R0),AC0
11808  051414  005203              F4:     INC     R3
11809  051416  005203                      INC     R3
11810
11811  051420  020027  051630              CMP     R0,#FDATI4              ;WAS R0 AFFECTED?
11812  051424  001401                      BEQ     F5
11813  051426  104000                      EMT                     ;
11814  051430  020327  000002      F5:     CMP     R3,#2                   ;SEE IF THE PC WAS ADVERSELY
11815  051434  001401                      BEQ     1$
11816  051436  104000                      EMT                     ;
11817  051440  012701  051620      1$:     MOV     #FDATI0,R1              ;MAKE SURE THE SOURCE DATA WAS
11818  051444  012702  051664              MOV     #FXDAT0,R2              ;NOT AFFECTED.
11819  051450  012703  000010              MOV     #10,R3
11820  051454  022122              2$:     CMP     (R1)+,(R2)+
11821  051456  001401                      BEQ     3$
11822  051460  104000                      EMT                     ;
11823  051462  077304              3$:     SOB     R3,2$
11824
11825  051464  170201                      STFPS   R1                      ;MAKE SURE THE FPS IS CORRECT.
11826  051466  022701  000200              CMP     #200,R1
11827  051472  001401                      BEQ     F6
11828  051474  104000                      EMT                     ;
11829  051476  012703  177777      F6:     MOV     #-1,R3
11830  051502  012704  000010              MOV     #10,R4
11831  051506  012705  051642              MOV     #FDAT00,R5              ;SET UP THE OUTPUT DATA BUFFER.
11832  051512  010325              F7:     MOV     R3,(R5)+
11833  051514  077402                      SOB     R4,F7
11834
11835  051516  012700  051652              MOV     #FDAT04,R0              ;SET UP R0 FOR DST MODE 1 REG 0.
11836  051522  012737  051616  000004      MOV     #FERR20,@#ERRVECT       ;IF THE DST FLOWS FAIL AN ODD
11837                                                                      ;ADDRESS COULD OCCUR.
11838  051530  005003                      CLR     R3
11839
11840  051532  174010              F10:    STD     AC0,(R0)                ;TEST INSTRUCTION.
11841  051534  005203              F11:    INC     R3
11842  051536  005203                      INC     R3
11843
11844  051540  020027  051652              CMP     R0,#FDAT04              ;WAS R0 MODIFIED?
11845  051544  001401                      BEQ     F12
11846  051546  104000                      EMT                     ;
11847  051550  020327  000002      F12:    CMP     R3,#2                   ;WAS THE PC AFFECTED CORRECTLY?
11848  051554  001401                      BEQ     F135
11849  051556  104000                      EMT                     ;
11850  051560  012701  051642      F135:   MOV     #FDAT00,R1
11851  051564  012702  051664              MOV     #FXDAT0,R2
11852  051570  012703  000010              MOV     #10,R3                  ;SETUP LOOP COUNT
11853  051574  022122              F13:    CMP     (R1)+,(R2)+             ;WAS DATA OUTPUT CORRECTLY
11854  051576  001401                      BEQ     F14
11855  051600  104000                      EMT                     ;
11856  051602  077304              F14:    SOB     R3,F13                  ;SUBTRACT 1 FROM LOOP COUNT AND LOOP IF NOT ZERO
11857  051604  005001              F22:    CLR     R1
11858  051606  170201                      STFPS   R1                      ;MAKE SURE FPS IS CORRECT.
11859  051610  022701  000200              CMP     #200,R1
11860  051614  001433                      BEQ     FDONE
11861  051616                      FERR20:
```

```
11862  051616  104000                    EMT                     ;
11863
11864  051620  177777            FDATI0: -1
11865  051622  177777            FDATI1: -1
11866  051624  177777            FDATI2: -1
11867  051626  177777            FDATI3: -1
11868  051630  177777            FDATI4: -1
11869  051632  177777            FDATI5: -1
11870  051634  177777            FDATI6: -1
11871  051636  177777            FDATI7: -1
11872  051640  177777                    -1
11873  051642  177777            FDATO0: -1
11874  051644  177777            FDATO1: -1
11875  051646  177777            FDATO2: -1
11876  051650  177777            FDATO3: -1
11877  051652  177777            FDATO4: -1
11878  051654  177777            FDATO5: -1
11879  051656  177777            FDATO6: -1
11880  051660  177777            FDATO7: -1
11881  051662  177777                    -1
11882  051664  177777            FXDAT0: -1
11883  051666  177777            FXDAT1: -1
11884  051670  177777            FXDAT2: -1
11885  051672  177777            FXDAT3: -1
11886  051674  052525            FXDAT4: 052525
11887  051676  031463            FXDAT5: 031463
11888  051700  007417            FXDAT6: 007417
11889  051702  000477            FXDAT7: 000477
11890
11891
11892  051704                    FDONE:
11893  051704  004767  046564            JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11894                                                            ;SEE IF THE USER HAS EXPRESSED
11895                                                            ;THE DESIRE TO CHANGE THE SOFTWARE
11896                                                            ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
11897                                                            ;THE USER TYPED CONTROL G?).
11898
11899
11900                             ;*****************************************************************************
11901                             ;TEST 426       FSRC MODE 0 TEST
11902                             ;*****************************************************************************
11903  051710                    TS426:
11904  051710                    I1:
11905  051710  170011                   SETD                            ;SET FD.
11906  051712  012700  052176           MOV     #IDATI0,R0
11907  051716  012701  052146           MOV     #IPATI0,R1
11908  051722  012702  000004           MOV     #4,R2
11909  051726  012120            I2:     MOV     (R1)+,(R0)+             ;SET UP THE INPUT DATA BUFFER.
11910  051730  077202                   SOB     R2,I2
11911
11912  051732  012700  052176           MOV     #IDATI0,R0              ;LOAD AC1
11913  051736  172510                   LDD     (R0),AC1
11914
11915  051740  012700  052156           MOV     #IPAT20,R0              ;LOAD AC0
11916  051744  172410                   LDD     (R0),AC0
11917
```

```
11918  051746  012701  000001              MOV     #1,R1                   ;IN CASE THE FSRC FLOWS FAIL
11919  051752  172401              I3:     LDD     AC1,AC0                 ;TEST INSTRUCTION.
11920  051754  000240              I4:     NOP
11921  051756  000240              I5:     NOP
11922
11923  051760  012700  052166              MOV     #IDAT00,R0
11924  051764  174010                      STD     AC0,(R0)                ;GET AC0, THE RESULTS.
11925
11926  051766  012700  052166              MOV     #IDAT00,R0              ;SEE IF DATA IS CORRECT.
11927  051772  012701  052176              MOV     #IDAT10,R1
11928  051776  012702  000004              MOV     #4,R2
11929  052002  022021              I6:     CMP     (R0)+,(R1)+
11930  052004  001401                      BEQ     I105
11931  052006  104000                      EMT                     ;
11932  052010  077204              I105:   SOB     R2,I6
11933
11934                                      ;NOW TEST THE LOAD INSTRUCTION WITH FSRC MODE ZERO AND FD CLEAR.
11935
11936  052012  012700  052146      I12:    MOV     #IPAT10,R0
11937  052016  012701  052176              MOV     #IDAT10,R1
11938  052022  012702  000004              MOV     #4,R2
11939  052026  012021              I13:    MOV     (R0)+,(R1)+
11940  052030  077202                      SOB     R2,I13
11941
11942  052032  012700  052176              MOV     #IDAT10,R0              ;SET UP AC1
11943  052036  172510                      LDD     (R0),AC1
11944
11945  052040  012700  052156              MOV     #IPAT20,R0              ;SET UP AC0
11946  052044  172410                      LDD     (R0),AC0
11947
11948  052046  012701  000001              MOV     #1,R1
11949  052052  170001                      SETF                            ;CLEAR FD.
11950
11951  052054  172401              I14:    LDF     AC1,AC0                 ;TEST INSTRUCTION.
11952  052056  000240              I15:    NOP
11953  052060  000240              I16:    NOP
11954
11955  052062  170200                      STFPS   R0                      ;SEE IF FPS IS STILL CLEAR.
11956  052064  022700  000004              CMP     #4,R0
11957  052070  001401                      BEQ     I17
11958  052072  104000                      EMT                     ;
11959  052074              I17:                                    ;RESET TO DOUBLE MODE.
11960  052074  170011                      SETD
11961
11962  052076  012700  052166              MOV     #IDAT00,R0
11963  052102  174010                      STD     AC0,(R0)                ;GET AC0
11964
11965  052104  012737  177777  052202      MOV     #-1,@#IDAT12
11966  052112  012737  177777  052204      MOV     #-1,@#IDAT13
11967  052120  012700  052166              MOV     #IDAT00,R0
11968  052124  012701  052176              MOV     #IDAT10,R1
11969  052130  012702  000004              MOV     #4,R2
11970  052134  022021              I20:    CMP     (R0)+,(R1)+             ;SEE IF AC0 WAS CORRECT.
11971  052136  001401                      BEQ     I23
11972  052140  104000                      EMT                     ;
11973  052142  077204              I23:    SOB     R2,I20
```

```
11974  052144  000420                    BR      IDONE                   ;NO ERRORS.
11975
11976  052146  000000            IPAT10: 0
11977  052150  170360            IPAT11: 170360
11978  052152  016161            IPAT12: 016161
11979  052154  052525            IPAT13: 052525
11980
11981  052156  177777            IPAT20: -1
11982  052160  177777            IPAT21: -1
11983  052162  177777            IPAT22: -1
11984  052164  177777            IPAT23: -1
11985
11986  052166  000000            IDAT00: 0
11987  052170  000000            IDAT01: 0
11988  052172  000000            IDAT02: 0
11989  052174  000000            IDAT03: 0
11990
11991  052176  000000            IDAT10: 0
11992  052200  000000            IDAT11: 0
11993  052202  000000            IDAT12: 0
11994  052204  000000            IDAT13: 0
11995
11996  052206                    IDONE:
11997  052206  004767  046262            JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
11998                                                            ;SEE IF THE USER HAS EXPRESSED
11999                                                            ;THE DESIRE TO CHANGE THE SOFTWARE
12000                                                            ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12001                                                            ;THE USER TYPED CONTROL G?).
12002
12003
12004                             ;************************************  ****************************************
12005                             ;TEST 427       FDST MODE 0 TEST
12006                             ;************************************  ****************************************
12007  052212                    TS427:
12008  052212  170011                    SETD                            ;SET FD
12009  052214  012700  052452            MOV     #TPAT10,R0
12010  052220  012701  052502            MOV     #TDAT10,R1
12011  052224  012702  000004            MOV     #4,R2
12012  052230  012021            T2:     MOV     (R0)+,(R1)+             ;SET UP THE INPUT DATA BUFFER.
12013  052232  077202                    SOB     R2,T2
12014
12015  052234  012700  052502            MOV     #TDAT10,R0              ;LOAD AC0
12016  052240  172410                    LDD     (R0),AC0
12017
12018  052242  012700  052462            MOV     #TPAT20,R0              ;LOAD AC1
12019  052246  172510                    LDD     (R0),AC1
12020
12021  052250  012701  000001            MOV     #1,R1                   ;IF THE (BUT FDST) FORK FAILS
12022  052254  174001            T3:     STD     AC0,AC1
12023  052256  000240            T4:     NOP
12024  052260  000240            T5:     NOP
12025
12026  052262  012700  052472            MOV     #TDAT00,R0
12027  052266  174110                    STD     AC1,(R0)                ;GET THE DATA.
12028
12029  052270  012703  052472            MOV     #TDAT00,R3              ;SEE IF THE DATA IS CORRECT.
```

```
12030  052274  012704  052502                MOV     #TDATI0,R4
12031  052300  012705  000004                MOV     #4,R5
12032  052304  022324          T6:           CMP     (R3)+,(R4)+
12033  052306  001401                        BEQ     T105
12034  052310  104000                        EMT                             ;
12035  052312  077504          T105:         SOB     R5,T6
12036
12037                                        ,NOW TEST THE STF AC0,AC1 INSTRUCTION.
12038
12039  052314  012700  052452          T12:  MOV     #TPAT10,R0                ;SET UP THE INPUT DATA BUFFER.
12040  052320  012701  052502                MOV     #TDATI0,R1
12041  052324  012702  000004                MOV     #4,R2
12042  052330  012021          T13:          MOV     (R0)+,(R1)+
12043  052332  077202                        SOB     R2,T13
12044
12045  052334  012700  052502                MOV     #TDATI0,R0                ;SET UP AC0
12046  052340  172410                        LDD     (R0),AC0
12047
12048  052342  012700  052462                MOV     #TPAT20,R0                ;SET UP AC1
12049  052346  172510                        LDD     (R0),AC1
12050
12051  052350  012701  000001                MOV     #1,R1
12052  052354  170001                        SETF                              ;CLEAR FD
12053  052356  174001          T14:          STF     AC0,AC1
12054  052360  000240          T15:          NOP
12055  052362  000240          T16:          NOP
12056
12057  052364  005000                        CLR     R0
12058  052366  170200                        STFPS   R0                        ;SEE IF FPS IS CLEAR.
12059  052370  022700  000010                CMP     #10,R0
12060  052374  001401                        BEQ     T17
12061  052376  104000                        EMT                             ;
12062  052400                  T17:
12063  052400  170011                        SETD                              ;SET FD.
12064
12065  052402  012700  052472                MOV     #TDAT00,R0
12066  052406  174110                        STD     AC1,(R0)                  ;PICK UP AC1.
12067
12068  052410  012737  177777  052506        MOV     #-1,@#TDATI2
12069  052416  012737  177777  052510        MOV     #-1,@#TDATI3
12070  052424  012703  052472                MOV     #TDAT00,R3
12071  052430  012704  052502                MOV     #TDATI0,R4
12072  052434  012705  000004                MOV     #4,R5
12073  052440  022324          T20:          CMP     (R3)+,(R4)+               ;WAS THE DATA TRANSFERRED CORRECTLY?
12074  052442  001401                        BEQ     T23
12075  052444  104000                        EMT                             ;
12076  052446  077504          T23:          SOB     R5,T20
12077  052450  000420                        BR      TDONE
12078
12079
12080  052452  000000          TPAT10: 0
12081  052454  170360          TPAT11: 170360
12082  052456  016161          TPAT12: 016161
12083  052460  052525          TPAT13: 052525
12084
12085  052462  177777          TPAT20: -1
```

```
12086  052464  177777                TPAT21: -1
12087  052466  177777                TPAT22: -1
12088  052470  177777                TPAT23: -1
12089
12090  052472  000000                TDAT00: 0
12091  052474  000000                TDAT01: 0
12092  052476  000000                TDAT02: 0
12093  052500  000000                TDAT03: 0
12094
12095  052502  000000                TDAT10: 0
12096  052504  000000                TDAT11: 0
12097  052506  000000                TDAT12: 0
12098  052510  000000                TDAT13: 0
12099
12100  052512                        TDONE:
12101  052512  004767  045756                JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
12102                                                                ;SEE IF THE USER HAS EXPRESSED
12103                                                                ;THE DESIRE TO CHANGE THE SOFTWARE
12104                                                                ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12105                                                                ;THE USER TYPED CONTROL G?).
12106
12107
12108
12109                                 ;*****************************************************************************
12110                                 ;TEST 430       ACCUMULATORS DATA PATTERNS TEST
12111                                 ;*****************************************************************************
12112  052516                        TS430:
12113  052516  170011                        SETD                    ;SET FD.
12114                                 ;TEST ACCUMULATOR 0 WITH FLOATING ONE
12115  052520  012700  054252                MOV     #GPAT00,R0
12116  052524  012701  054312                MOV     #GDAT00,R1
12117  052530  004737  054124                JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12118  052534  012703  000102                MOV     #102,R3
12119  052540                        G1:
12120  052540  172410                        LDD     (R0),AC0
12121  052542  174000                        STD     AC0,AC0
12122  052544  172400                        LDD     AC0,AC0         ;STORE THE TEST PATTERN.
12123  052546  174011                        STD     AC0,(R1)
12124  052550  004737  054222                JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12125                                                                ;THAT WHICH WAS WRITTEN.
12126  052554  005737  054246                TST     @#GFLAG1
12127  052560  001004                        BNE     G2
12128  052562  005137  054246                COM     @#GFLAG1
12129  052566  000261                        SEC
12130  052570  000401                        BR      G3
12131  052572  000241                G2:     CLC
12132  052574  006160  000006        G3:     ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12133  052600  006160  000004                ROL     4(R0)
12134  052604  006160  000002                ROL     2(R0)
12135  052610  006110                        ROL     (R0)
12136  052612  004737  054202                JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12137                                                                ;BUFFER.
12138  052616  077330                        SOB     R3,G1
12139
12140                                 ;TEST ACCUMULATOR 0 WITH FLOATING ZERO
12141  052620  012700  054262                MOV     #GPAT10,R0
```

```
12142  052624  012701  054312          MOV     #GDAT00,R1
12143  052630  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12144  052634  012703  000102          MOV     #102,R3
12145  052640                  G4:
12146  052640  172410                  LDD     (R0),AC0
12147  052642  174000                  STD     AC0,AC0
12148  052644  172400                  LDD     AC0,AC0         ;STORE THE TEST PATTERN.
12149  052646  174011                  STD     AC0,(R1)
12150  052650  004737  054222          JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12151                                                           ;THAT WHICH WAS WRITTEN.
12152  052654  005737  054246          TST     @#GFLAG1
12153  052660  001004                  BNE     G5
12154  052662  005137  054246          COM     @#GFLAG1
12155  052666  000241                  CLC
12156  052670  000401                  BR      G6
12157  052672  000261          G5:     SEC
12158  052674  006160  000006  G6:     ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12159  052700  006160  000004          ROL     4(R0)
12160  052704  006160  000002          ROL     2(R0)
12161  052710  006110                  ROL     (R0)
12162  052712  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12163                                                           ;BUFFER.
12164  052716  077330                  SOB     R3,G4
12165
12166                          ;TEST ACCUMULATOR 1 WITH FLOATING ONE
12167  052720  012700  054252          MOV     #GPAT00,R0
12168  052724  012701  054312          MOV     #GDAT00,R1
12169  052730  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12170  052734  012703  000102          MOV     #102,R3
12171  052740                  G7:
12172  052740  172410                  LDD     (R0),AC0
12173  052742  174001                  STD     AC0,AC1
12174  052744  172401                  LDD     AC1,AC0         ;STORE THE TEST PATTERN.
12175  052746  174011                  STD     AC0,(R1)
12176  052750  004737  054222          JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12177                                                           ;THAT WHICH WAS WRITTEN.
12178  052754  005737  054246          TST     @#GFLAG1
12179  052760  001004                  BNE     G10
12180  052762  005137  054246          COM     @#GFLAG1
12181  052766  000261                  SEC
12182  052770  000401                  BR      G11
12183  052772  000241          G10:    CLC
12184  052774  006160  000006  G11:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12185  053000  006160  000004          ROL     4(R0)
12186  053004  006160  000002          ROL     2(R0)
12187  053010  006110                  ROL     (R0)
12188  053012  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12189                                                           ;BUFFER.
12190  053016  077330                  SOB     R3,G7
12191
12192                          ;TEST ACCUMULATOR 1 WITH FLOATING ZERO
12193  053020  012700  054262          MOV     #GPAT10,R0
12194  053024  012701  054312          MOV     #GDAT00,R1
12195  053030  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12196  053034  012703  000102          MOV     #102,R3
12197  053040                  G12:
```

```
12198  053040  172410                  LDD     (R0),AC0
12199  053042  174001                  STD     AC0,AC1
12200  053044  172401                  LDD     AC1,AC0         ;STORE THE TEST PATTERN.
12201  053046  174011                  STD     AC0,(R1)
12202  053050  004737  054222          JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12203                                                                   ;THAT WHICH WAS WRITTEN.
12204  053054  005737  054246          TST     @#GFLAG1
12205  053060  001004                  BNE     G13
12206  053062  005137  054246          COM     @#GFLAG1
12207  053066  000241                  CLC
12208  053070  000401                  BR      G14
12209  053072  000261          G13:    SEC
12210  053074  006160  000006  G14:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12211  053100  006160  000004          ROL     4(R0)
12212  053104  006160  000002          ROL     2(R0)
12213  053110  006110                  ROL     (R0)
12214  053112  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12215                                                                   ;BUFFER.
12216  053116  077330                  SOB     R3,G12
12217
12218                          ;TEST ACCUMULATOR 2 WITH FLOATING ONE
12219  053120  012700  054252          MOV     #GPAT00,R0
12220  053124  012701  054312          MOV     #GDAT00,R1
12221  053130  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12222  053134  012703  000102          MOV     #102,R3
12223  053140                  G15:
12224  053140  172410                  LDD     (R0),AC0
12225  053142  174002                  STD     AC0,AC2
12226  053144  172402                  LDD     AC2,AC0         ;STORE THE TEST PATTERN.
12227  053146  174011                  STD     AC0,(R1)
12228  053150  004737  054222          JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12229                                                                   ;THAT WHICH WAS WRITTEN.
12230  053154  005737  054246          TST     @#GFLAG1
12231  053160  001004                  BNE     G16
12232  053162  005137  054246          COM     @#GFLAG1
12233  053166  000261                  SEC
12234  053170  000401                  BR      G17
12235  053172  000241          G16:    CLC
12236  053174  006160  000006  G17:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12237  053200  006160  000004          ROL     4(R0)
12238  053204  006160  000002          ROL     2(R0)
12239  053210  006110                  ROL     (R0)
12240  053212  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12241                                                                   ;BUFFER.
12242  053216  077330                  SOB     R3,G15
12243
12244                          ;TEST ACCUMULATOR 2 WITH FLOATING ZERO
12245  053220  012700  054262          MOV     #GPAT10,R0
12246  053224  012701  054312          MOV     #GDAT00,R1
12247  053230  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12248  053234  012703  000102          MOV     #102,R3
12249  053240                  G20:
12250  053240  172410                  LDD     (R0),AC0
12251  053242  174002                  STD     AC0,AC2
12252  053244  172402                  LDD     AC2,AC0         ;STORE THE TEST PATTERN.
12253  053246  174011                  STD     AC0,(R1)
```

```
12254  053250  004737  054222                JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12255                                                                          ;THAT WHICH WAS WRITTEN.
12256  053254  005737  054246                TST     @#GFLAG1
12257  053260  001004                        BNE     G21
12258  053262  005137  054246                COM     @#GFLAG1
12259  053266  000241                        CLC
12260  053270  000401                        BR      G22
12261  053272  000261              G21:      SEC
12262  053274  006160  000006    G22:        ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12263  053300  006160  000004                ROL     4(R0)
12264  053304  006160  000002                ROL     2(R0)
12265  053310  006110                        ROL     (R0)
12266  053312  004737  054202                JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12267                                                                          ;BUFFER.
12268  053316  077330                        SOB     R3,G20
12269
12270                                       ;TEST ACCUMULATOR 3 WITH FLOATING ONE
12271  053320  012700  054252                MOV     #GPAT00,R0
12272  053324  012701  054312                MOV     #GDAT00,R1
12273  053330  004737  054124                JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12274  053334  012703  000102                MOV     #102,R3
12275  053340              G23:
12276  053340  172410                        LDD     (R0),AC0
12277  053342  174003                        STD     AC0,AC3
12278  053344  172403                        LDD     AC3,AC0         ;STORE THE TEST PATTERN.
12279  053346  174011                        STD     AC0,(R1)
12280  053350  004737  054222                JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12281                                                                          ;THAT WHICH WAS WRITTEN.
12282  053354  005737  054246                TST     @#GFLAG1
12283  053360  001004                        BNE     G24
12284  053362  005137  054246                COM     @#GFLAG1
12285  053366  000261                        SEC
12286  053370  000401                        BR      G25
12287  053372  000241              G24:      CLC
12288  053374  006160  000006    G25:        ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12289  053400  006160  000004                ROL     4(R0)
12290  053404  006160  000002                ROL     2(R0)
12291  053410  006110                        ROL     (R0)
12292  053412  004737  054202                JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12293                                                                          ;BUFFER.
12294  053416  077330                        SOB     R3,G23
12295
12296                                       ;TEST ACCUMULATOR 3 WITH FLOATING ZERO
12297  053420  012700  054262                MOV     #GPAT10,R0
12298  053424  012701  054312                MOV     #GDAT00,R1
12299  053430  004737  054124                JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12300  053434  012703  000102                MOV     #102,R3
12301  053440              G26:
12302  053440  172410                        LDD     (R0),AC0
12303  053442  174003                        STD     AC0,AC3
12304  053444  172403                        LDD     AC3,AC0         ;STORE THE TEST PATTERN.
12305  053446  174011                        STD     AC0,(R1)
12306  053450  004737  054222                JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12307                                                                          ;THAT WHICH WAS WRITTEN.
12308  053454  005737  054246                TST     @#GFLAG1
12309  053460  001004                        BNE     G27
```

```
12310  053462  005137  054246                COM     @#GFLAG1
12311  053466  000241                        CLC
12312  053470  000401                        BR      G30
12313  053472  000261                G27:    SEC
12314  053474  006160  000006        G30:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12315  053500  006160  000004                ROL     4(R0)
12316  053504  006160  000002                ROL     2(R0)
12317  053510  006110                        ROL     (R0)
12318  053512  004737  054202                JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12319                                                                          ;BUFFER.
12320  053516  077330                        SOB     R3,G26
12321
12322                                ;TEST ACCUMULATOR 4 WITH FLOATING ONE
12323  053520  012700  054252                MOV     #GPAT00,R0
12324  053524  012701  054312                MOV     #GDAT00,R1
12325  053530  004737  054124                JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12326  053534  012703  000102                MOV     #102,R3
12327  053540                        G31:
12328  053540  172410                        LDD     (R0),AC0
12329  053542  174004                        STD     AC0,AC4
12330  053544  172404                        LDD     AC4,AC0         ;STORE THE TEST PATTERN.
12331  053546  174011                        STD     AC0,(R1)
12332  053550  004737  054222                JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12333                                                                          ;THAT WHICH WAS WRITTEN.
12334  053554  005737  054246                TST     @#GFLAG1
12335  053560  001004                        BNE     G32
12336  053562  005137  054246                COM     @#GFLAG1
12337  053566  000261                        SEC
12338  053570  000401                        BR      G33
12339  053572  000241                G32:    CLC
12340  053574  006160  000006        G33:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12341  053600  006160  000004                ROL     4(R0)
12342  053604  006160  000002                ROL     2(R0)
12343  053610  006110                        ROL     (R0)
12344  053612  004737  054202                JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12345                                                                          ;BUFFER.
12346  053616  077330                        SOB     R3,G31
12347
12348                                ;TEST ACCUMULATOR 4 WITH FLOATING ZERO
12349  053620  012700  054262                MOV     #GPAT10,R0
12350  053624  012701  054312                MOV     #GDAT00,R1
12351  053630  004737  054124                JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12352  053634  012703  000102                MOV     #102,R3
12353  053640                        G34:
12354  053640  172410                        LDD     (R0),AC0
12355  053642  174004                        STD     AC0,AC4
12356  053644  172404                        LDD     AC4,AC0         ;STORE THE TEST PATTERN.
12357  053646  174011                        STD     AC0,(R1)
12358  053650  004737  054222                JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12359                                                                          ;THAT WHICH WAS WRITTEN.
12360  053654  005737  054246                TST     @#GFLAG1
12361  053660  001004                        BNE     G35
12362  053662  005137  054246                COM     @#GFLAG1
12363  053666  000241                        CLC
12364  053670  000401                        BR      G36
12365  053672  000261                G35:    SEC
```

```
12366  053674  006160  000006  G36:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12367  053700  006160  000004          ROL     4(R0)
12368  053704  006160  000002          ROL     2(R0)
12369  053710  006110                  ROL     (R0)
12370  053712  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12371                                                                  ;BUFFER.
12372  053716  077330                  SOB     R3,G34
12373
12374                                  ;TEST ACCUMULATOR 5 WITH FLOATING ONE
12375  053720  012700  054252          MOV     #GPA.00,R0
12376  053724  012701  054312          MOV     #GDAT00,R1
12377  053730  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12378  053734  012703  000102          MOV     #102,R3
12379  053740                  G37:
12380  053740  172410                  LDD     (R0),AC0
12381  053742  174005                  STD     AC0,AC5
12382  053744  172405                  LDD     AC5,AC0         ;STORE THE TEST PATTERN.
12383  053746  174011                  STD     AC0,(R1)
12384  053750  004737  054222          JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12385                                                                  ;THAT WHICH WAS WRITTEN.
12386  053754  005737  054246          TST     @#GFLAG1
12387  053760  001004                  BNE     G40
12388  053762  005137  054246          COM     @#GFLAG1
12389  053766  000261                  SEC
12390  053770  000401                  BR      G41
12391  053772  000241          G40:    CLC
12392  053774  006160  000006  G41:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12393  054000  006160  000004          ROL     4(R0)
12394  054004  006160  000002          ROL     2(R0)
12395  054010  006110                  ROL     (R0)
12396  054012  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12397                                                                  ;BUFFER.
12398  054016  077330                  SOB     R3,G37
12399
12400                                  ;TEST ACCUMULATOR 5 WITH FLOATING ZERO
12401  054020  012700  054262          MOV     #GPAT10,R0
12402  054024  012701  054312          MOV     #GDAT00,R1
12403  054030  004737  054124          JSR     PC,@#GSETUP             ;LOAD TEST PATTERN.
12404  054034  012703  000102          MOV     #102,R3
12405  054040                  G42:
12406  054040  172410                  LDD     (R0),AC0
12407  054042  174005                  STD     AC0,AC5
12408  054044  172405                  LDD     AC5,AC0         ;STORE THE TEST PATTERN.
12409  054046  174011                  STD     AC0,(R1)
12410  054050  004737  054222          JSR     PC,@#GCMP               ;COMPARE THE DATA READ WITH
12411                                                                  ;THAT WHICH WAS WRITTEN.
12412  054054  005737  054246          TST     @#GFLAG1
12413  054060  001004                  BNE     G43
12414  054062  005137  054246          COM     @#GFLAG1
12415  054066  000241                  CLC
12416  054070  000401                  BR      G44
12417  054072  000261          G43:    SEC
12418  054074  006160  000006  G44:    ROL     6(R0)                   ;GENERATE THE NEXT TEST PATTERN.
12419  054100  006160  000004          ROL     4(R0)
12420  054104  006160  000002          ROL     2(R0)
12421  054110  006110                  ROL     (R0)
```

```
12422  054112  004737  054202          JSR     PC,@#GRESET             ;RESET DEFAULT PATTERN IN OUTPUT
12423                                                                   ;BUFFER.
12424  054116  077330                  SOB     R3,G42
12425
12426
12427  054120  000137  054322          JMP     @#GDONE
12428
12429                                  ;USE THIS ROUTINE TO INITIALIZE ALL THE DATA BUFFERS.
12430  054124  012705  054246  GSETUP: MOV     #GFLAG1,R5
12431  054130  012704  000026          MOV     #26,R4
12432  054134  005025          1$:     CLR     (R5)+
12433  054136  077402                  SOB     R4,1$
12434
12435  054140  012705  054262          MOV     #GPAT10,R5
12436  054144  012704  000010          MOV     #10,R4
12437  054150  005125          2$:     COM     (R5)+
12438  054152  077402                  SOB     R4,2$
12439
12440  054154  020067  000072  GS1:    CMP     R0,GPAT00
12441  054160  001401                  BEQ     3$
12442  054162  000207                  RTS     PC
12443
12444  054164  012705  054312  3$:     MOV     #GDAT00,R5
12445  054170  012704  000004          MOV     #4,R4
12446  054174  005125          4$:     COM     (R5)+
12447  054176  077402                  SOB     R4,4$
12448  054200  000207                  RTS     PC
12449
12450  054202  012705  054312  GRESET: MOV     #GDAT00,R5
12451  054206  012704  000004          MOV     #4,R4
12452  054212  005025          1$:     CLR     (R5)+
12453  054214  077402                  SOB     R4,1$
12454  054216  000137  054154          JMP     @#GS1
12455
12456                                  ;SEE IF THE DATA WRITTEN MATCHES THE DATA READ.
12457  054222  012705  054312  GCMP:   MOV     #GDAT00,R5
12458  054226  012704  000004          MOV     #4,R4
12459  054232  010002                  MOV     R0,R2
12460  054234  022225          1$:     CMP     (R2)+,(R5)+
12461  054236  001401                  BEQ     2$
12462  054240  104000                  EMT                             ;
12463  054242  077404          2$:     SOB     R4,1$
12464  054244  000207                  RTS     PC
12465
12466
12467
12468
12469  054246  000000          GFLAG1: 0
12470  054250  000000          GFLAG2: 0
12471
12472  054252  000000          GPAT00: 0
12473  054254  000000          GPAT01: 0
12474  054256  000000          GPAT02: 0
12475  054260  000000          GPAT03: 0
12476
12477  054262  177777          GPAT10: -1
```

```
12478  054264  177777                  GPAT11: -1
12479  054266  177777                  GPAT12: -1
12480  054270  177777                  GPAT13: -1
12481
12482  054272  177777                  GAND0:  -1
12483  054274  177777                  GAND1:  -1
12484  054276  177777                  GAND2:  -1
12485  054300  177777                  GAND3:  -1
12486
12487  054302  000000                  GOR0:   0
12488  054304  000000                  GOR1:   0
12489  054306  000000                  GOR2:   0
12490  054310  000000                  GOR3:   0
12491
12492  054312  000000                  GDAT00: 0
12493  054314  000000                  GDAT01: 0
12494  054316  000000                  GDAT02: 0
12495  054320  000000                  GDAT03: 0
12496
12497
12498  054322                          GDONE:
12499  054322  004767  044146                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
12500                                                                  ;SEE IF THE USER HAS EXPRESSED
12501                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
12502                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12503                                                                  ;THE USER TYPED CONTROL G?).
12504
12505
12506                                  ;*************************************************************************
12507                                  ;TEST 431       FPP ACCUMULATORS DUAL ADDRESS TEST
12508                                  ;*************************************************************************
12509  054326                          TS431:
12510  054326  005037  055016          H1:     CLR     @#HFLAG
12511  054332  012700  055020                  MOV     #HA1W,R0                ;INITIALIZE THE LOAD BUFFER DATA.
12512  054336  012701  055140                  MOV     #HDAT1,R1
12513  054342  012703  000024                  MOV     #24,R3
12514  054346  012120                  H2:     MOV     (R1)+,(R0)+
12515  054350  077302                          SOB     R3,H2
12516
12517  054352  004767  000420                  JSR     PC,HCLR         ;CLEAR THE OUTPUT DATA BUFFER.
12518
12519  054356  170011                  H3:     SETD
12520                                  ;LOAD ACCUMULATOR 1
12521  054360  012700  055020                  MOV     #HA1W,R0
12522  054364  172410                          LDD     (R0),AC0
12523  054366  174001                          STD     AC0,AC1
12524                                  ;LOAD ACCUMULATOR 2
12525  054370  012700  055030                  MOV     #HA2W,R0
12526  054374  172410                          LDD     (R0),AC0
12527  054376  174002                          STD     AC0,AC2
12528                                  ;LOAD ACCUMULATOR 3
12529  054400  012700  055040                  MOV     #HA3W,R0
12530  054404  172410                          LDD     (R0),AC0
12531  054406  174003                          STD     AC0,AC3
12532                                  ;LOAD ACCUMULATOR 4
12533  054410  012700  055050                  MOV     #HA4W,R0
```

```
12534  054414  172410                  LDD     (R0),AC0
12535  054416  174004                  STD     AC0,AC4
12536                                ;LOAD ACCUMULATOR 5
12537  054420  012700  055060          MOV     #HA5W,R0
12538  054424  172410                  LDD     (R0),AC0
12539  054426  174005                  STD     AC0,AC5
12540
12541  054430  004737  054664  H4:     JSR     PC,@#HSTD               ;GO READ ALL ACCUMULATORS BACK.
12542
12543  054434  004737  054742          JSR     PC,@#HCMP               ;SEE IF DATA IS CORRECT.
12544
12545                                ;COMPLIMENT EACH WORD OF THE DATA STORED IN ACCUMULATOR 1,
12546                                ;RELOAD THAT ACCUMULATOR, READ ALL THE ACCUMULATORS BACK AND CHECK
12547                                ;THE DATA.
12548  054440  012700  055020          MOV     #HA1W,R0
12549  054444  012702  000004          MOV     #4,R2
12550  054450  010001                  MOV     R0,R1
12551  054452  005121  H5:     COM     (R1)+
12552  054454  172410                  LDD     (R0),AC0
12553  054456  174001                  STD     AC0,AC1
12554  054460  004737  054664          JSR     PC,@#HSTD               ;READ ALL THE ACCUMULATORS BACK.
12555  054464  004737  054742          JSR     PC,@#HCMP               ;CHECK THE DATA.
12556  054470  077210                  SOB     R2,H5
12557
12558                                ;COMPLIMENT EACH WORD OF THE DATA STORED IN ACCUMULATOR 2,
12559                                ;RELOAD THAT ACCUMULATOR, READ ALL THE ACCUMULATORS BACK AND CHECK
12560                                ;THE DATA.
12561  054472  012700  055030          MOV     #HA2W,R0
12562  054476  012702  000004          MOV     #4,R2
12563  054502  010001                  MOV     R0,R1
12564  054504  005121  H6:     COM     (R1)+
12565  054506  172410                  LDD     (R0),AC0
12566  054510  174002                  STD     AC0,AC2
12567  054512  004737  054664          JSR     PC,@#HSTD               ;READ ALL THE ACCUMULATORS BACK.
12568  054516  004737  054742          JSR     PC,@#HCMP               ;CHECK THE DATA.
12569  054522  077210                  SOB     R2,H6
12570
12571                                ;COMPLIMENT EACH WORD OF THE DATA STORED IN ACCUMULATOR 3,
12572                                ;RELOAD THAT ACCUMULATOR, READ ALL THE ACCUMULATORS BACK AND CHECK
12573                                ;THE DATA.
12574  054524  012700  055040          MOV     #HA3W,R0
12575  054530  012702  000004          MOV     #4,R2
12576  054534  010001                  MOV     R0,R1
12577  054536  005121  H7:     COM     (R1)+
12578  054540  172410                  LDD     (R0),AC0
12579  054542  174003                  STD     AC0,AC3
12580  054544  004737  054664          JSR     PC,@#HSTD               ;READ ALL THE ACCUMULATORS BACK.
12581  054550  004737  054742          JSR     PC,@#HCMP               ;CHECK THE DATA.
12582  054554  077210                  SOB     R2,H7
12583
12584                                ;COMPLIMENT EACH WORD OF THE DATA STORED IN ACCUMULATOR 4,
12585                                ;RELOAD THAT ACCUMULATOR, READ ALL THE ACCUMULATORS BACK AND CHECK
12586                                ;THE DATA.
12587  054556  012700  055050          MOV     #HA4W,R0
12588  054562  012702  000004          MOV     #4,R2
12589  054566  010001                  MOV     R0,R1
```

```
12590  054570  005121                  H10:    COM     (R1)+
12591  054572  172410                          LDD     (R0),AC0
12592  054574  174004                          STD     AC0,AC4
12593  054576  004737  054664                  JSR     PC,@#HSTD               ;READ ALL THE ACCUMULATORS BACK.
12594  054602  004737  054742                  JSR     PC,@#HCMP               ;CHECK THE DATA.
12595  054606  077210                          SOB     R2,H10
12596
12597                                  ;COMPLIMENT EACH WORD OF THE DATA STORED IN ACCUMULATOR 5,
12598                                  ;RELOAD THAT ACCUMULATOR, READ ALL THE ACCUMULATORS BACK AND CHECK
12599                                  ;THE DATA.
12600  054610  012700  055060                  MOV     #HA5W,R0
12601  054614  012702  000004                  MOV     #4,R2
12602  054620  010001                          MOV     R0,R1
12603  054622  005121                  H11:    COM     (R1)+
12604  054624  172410                          LDD     (R0),AC0
12605  054626  174005                          STD     AC0,AC5
12606  054630  004737  054664                  JSR     PC,@#HSTD               ;READ ALL THE ACCUMULATORS BACK.
12607  054634  004737  054742                  JSR     PC,@#HCMP               ;CHECK THE DATA.
12608  054640  077210                          SOB     R2,H11
12609
12610
12611  054642  005737  055016                  TST     @#HFLAG
12612  054646  001402                          BEQ     H12
12613  054650  000137  055210                  JMP     @#HDONE
12614
12615  054654  005137  055016          H12:    COM     @#HFLAG
12616  054660  000137  054356                  JMP     @#H3
12617
12618                                  ;STORE ALL ACCUMULATORS IN THE OUTPUT BUFFERS.
12619  054664  004737  054776          HSTD:   JSR     PC,@#HCLR               ;CLEAR ALL OUTPUT BUFFERS.
12620                                  ;STORE ACCUMULATOR 1
12621  054670  012704  055070                  MOV     #HA1R,R4
12622  054674  172401                          LDD     AC1,AC0
12623  054676  174014                          STD     AC0,(R4)
12624                                  ;STORE ACCUMULATOR 2
12625  054700  012704  055100                  MOV     #HA2R,R4
12626  054704  172402                          LDD     AC2,AC0
12627  054706  174014                          STD     AC0,(R4)
12628                                  ;STORE ACCUMULATOR 3
12629  054710  012704  055110                  MOV     #HA3R,R4
12630  054714  172403                          LDD     AC3,AC0
12631  054716  174014                          STD     AC0,(R4)
12632                                  ;STORE ACCUMULATOR 4
12633  054720  012704  055120                  MOV     #HA4R,R4
12634  054724  172404                          LDD     AC4,AC0
12635  054726  174014                          STD     AC0,(R4)
12636                                  ;STORE ACCUMULATOR 5
12637  054730  012704  055130                  MOV     #HA5R,R4
12638  054734  172405                          LDD     AC5,AC0
12639  054736  174014                          STD     AC0,(R4)
12640  054740  000207                          RTS     PC
12641
12642                                  ;COMPARE DATA LOADED WITH DATA READ.
12643  054742  012637  055014          HCMP:   MOV     (SP)+,@#HADR            ;SAVE RETURN ADDRESS.
12644  054746  012703  055020                  MOV     #HA1W,R3
12645  054752  012704  055070                  MOV     #HA1R,R4
```

```
12646  054756  012705  000024            MOV     #24,R5
12647  054762  022324            HCMP1:  CMP     (R3)+,(R4)+
12648  054764  001401                    BEQ     HCMP2
12649  054766  104000                    EMT                     ;
12650  054770  077504            HCMP2:  SOB     R5,HCMP1
12651  054772  000177  000016            JMP     @HADR
12652
12653                            ;CLEAR THE DATA OUTPUT BUFFER.
12654  054776  012704  055070    HCLR:   MOV     #HA1R,R4
12655  055002  012705  000024            MOV     #24,R5
12656  055006  005024            HCLR1:  CLR     (R4)+
12657  055010  077502                    SOB     R5,HCLR1
12658  055012  000207                    RTS     PC
12659
12660  055014  000000            HADR:   0
12661  055016  000000            HFLAG:  0
12662
12663  055020  000000  000000  000000  HA1W:   .WORD   0,0,0,0
12664  055026  000000
12665  055030  000000  000000  000000  HA2W:   .WORD   0,0,0,0
12666  055036  000000
12667  055040  000000  000000  000000  HA3W:   .WORD   0,0,0,0
12668  055046  000000
12669  055050  000000  000000  000000  HA4W:   .WORD   0,0,0,0
12670  055056  000000
12671  055060  000000  000000  000000  HA5W:   .WORD   0,0,0,0
12672  055066  000000
12673
12674  055070  000000  000000  000000  HA1R:   .WORD   0,0,0,0
12675  055076  000000
12676  055100  000000  000000  000000  HA2R:   .WORD   0,0,0,0
12677  055106  000000
12678  055110  000000  000000  000000  HA3R:   .WORD   0,0,0,0
12679  055116  000000
12680  055120  000000  000000  000000  HA4R:   .WORD   0,0,0,0
12681  055126  000000
12682  055130  000000  000000  000000  HA5R:   .WORD   0,0,0,0
12683  055136  000000
12684
12685  055140  073567  073567  073567  HDAT1:  .WORD   73567,73567,73567,73567
12686  055146  073567
12687  055150  063146  063146  063146  HDAT2:  .WORD   63146,63146,63146,63146
12688  055156  063146
12689  055160  010421  010421  010421  HDAT3:  .WORD   10421,10421,10421,10421
12690  055166  010421
12691  055170  031463  031463  031463  HDAT4:  .WORD   31463,31463,31463,31463
12692  055176  031463
12693  055200  042104  042104  042104  HDAT5:  .WORD   42104,42104,42104,42104
12694  055206  042104
12695
12696  055210                    HDONE:
12697  055210  004767  043260            JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
12698                                                            ;SEE IF THE USER HAS EXPRESSED
12699                                                            ;THE DESIRE TO CHANGE THE SOFTWARE
12700                                                            ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12701                                                            ;THE USER TYPED CONTROL G?).
```

```
12702
12703
12704                                   ;*****************************************************************************
12705                                   ;TEST 432       FSRC MODE 0 WITH ILLEGAL ACCUMULATOR TEST
12706                                   ;*****************************************************************************
12707  055214                           TS432:
12708  055214  170011                          SETD                            ;SET FD
12709  055216  012700  055476                  MOV     #SPAT10,R0              ;LOAD AC0
12710  055222  172410                          LDD     (R0),AC0
12711
12712  055224  012737  055402  000244          MOV     #SERR0,@#FPVECT         ;USE OF THE NON-EXISTENT AC-
12713                                                                           ;CUMULATOR SHOULD RESULT IN
12714                                                                           ;A TRAP TO 244.
12715  055232  012700  000001                  MOV     #1,R0                   ;A FAILURE IN THE FSRC FLOWS
12716                                                                           ;WILL RESULT IN AN ODD ADDRESS
12717  055236  012737  055310  000004          MOV     #SERR1,@#ERRVECT        ;TRAP TO 4.
12718  055244  005003                          CLR     R3
12719
12720  055246  172407                  SX2:    LDD     AC7,AC0
12721  055250  170000                  SX3:    CFCC
12722  055252  005203                          INC     R3
12723  055254  005203                  SX4:    INC     R3
12724
12725  055256  012701  055506                  MOV     #SDAT00,R1              ;NO TRAP OCCURRED!!
12726  055262  174011                          STD     AC0,(R1)                ;SEE IF AC0 WAS MODIFIED.
12727
12728  055264  012701  055506                  MOV     #SDAT00,R1
12729  055270  012702  055476                  MOV     #SPAT10,R2
12730  055274  012703  000004                  MOV     #4,R3
12731  055300  022122                  SX5:    CMP     (R1)+,(R2)+
12732  055302  001401                          BEQ     SX6
12733  055304  104000                          EMT                     ;
12734  055306  077304                  SX6:    SOB     R3,SX5
12735  055310                          SERR1:
12736  055310  104000                          EMT                     ;
12737
12738                                   ;NOW TEST AC6.
12739  055312  170011                  SX7:    SETD
12740  055314  012700  055476                  MOV     #SPAT10,R0              ;LOAD AC0
12741  055320  172410                          LDD     (R0),AC0
12742  055322  012737  055452  000244          MOV     #SERR4,@#FPVECT
12743  055330  012700  000001                  MOV     #1,R0
12744  055334  005003                          CLR     R3
12745
12746  055336  172406                  SX8:    LDD     AC6,AC0
12747  055340  170000                  SX9:    CFCC
12748  055342  005203                          INC     R3
12749  055344  005203                  SX10:   INC     R3
12750
12751  055346  012701  055506                  MOV     #SDAT00,R1
12752  055352  174011                          STD     AC0,(R1)                ;NO TRAP! GET AC0.
12753
12754  055354  012701  055506                  MOV     #SDAT00,R1              ;WAS AC0 MODIFIED.
12755  055360  012702  055476                  MOV     #SPAT10,R2
12756  055364  012703  000004                  MOV     #4,R3
12757  055370  022122                  SX11:   CMP     (R1)+,(R2)+
```

```
12758  055372  001401                          BEQ     SX12
12759  055374  104000                          EMT                             ;
12760  055376  077304                  SX12:   SOB     R3,SX11
12761  055400  104000                          EMT                             ;
12762
12763                                  ;TRAPPED TO 244.
12764  055402  021627  055250          SERR0:  CMP     (SP),#SX3               ;PC OF TRAP CORRECT?
12765  055406  001401                          BEQ     1$
12766  055410  104000                          EMT                             ;
12767  055412  012737  055312  055472  1$:     MOV     #SX7,@#SADR
12768  055420  022626                  SERR10: CMP     (SP)+,(SP)+
12769  055422  005004                          CLR     R4
12770  055424  170204                          STFPS   R4                      ;IS FPS CORRECT?
12771  055426  022704  100200                  CMP     #100200,R4
12772  055432  001326                          BNE     SERR1
12773
12774  055434  005004                          CLR     R4
12775  055436  170304                          STST    R4                      ;IS FEC CORRECT?
12776  055440  022704  000002                  CMP     #2,R4
12777  055444  001321                          BNE     SERR1
12778  055446  000177  000020                  JMP     @SADR
12779
12780  055452  021627  055340          SERR4:  CMP     (SP),#SX9
12781  055456  001401                          BEQ     1$
12782  055460  104000                          EMT                             ;
12783  055462  012737  055516  055472  1$:     MOV     #SDONE,@#SADR
12784  055470  000753                          BR      SERR10
12785
12786  055472  000000                  SADR:   0
12787  055474  177777                          -1
12788  055476  010421                  SPAT10: 10421
12789  055500  021042                  SPAT11: 21042
12790  055502  031463                  SPAT12: 31463
12791  055504  042104                  SPAT13: 42104
12792
12793  055506  000000                  SDATO0: 0
12794  055510  000000                  SDATO1: 0
12795  055512  000000                  SDATO2: 0
12796  055514  000000                  SDATO3: 0
12797
12798  055516                          SDONE:
12799  055516  004767  042752                  JSR     PC,.RSET                ;GO INITIALIZE THE FPS AND STACK; AND
12800                                                                          ;SEE IF THE USER HAS EXPRESSED
12801                                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
12802                                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12803                                                                          ;THE USER TYPED CONTROL G?).
12804
12805                                  ;*****************************************************************************
12806                                  ;TEST 433       FSRC MODE 2 TEST
12807                                  ;*****************************************************************************
12808  055522                          TS433:
12809  055522                          J1:
12810  055522  170011                          SETD                            ;SET DOUBLE MODE
12811
12812  055524  012700  055652                  MOV     #JDATO,R0
12813  055530  172410                          LDD     (R0),AC0                ;LOAD AC0=ALL 1
```

```
12814
12815  055532  012700  055632          MOV     #JDATI0,R0
12816  055536  005003                  CLR     R3
12817
12818  055540  172420          J2:     LDD     (R0)+,AC0       ;TEST INSTRUCTION
12819  055542  005203          J3:     INC     R3
12820  055544  005203          J4:     INC     R3
12821
12822  055546  012701  055642          MOV     #JDAT00,R1
12823  055552  174011                  STD     AC0,(R1)        ;PICK UP RESULTS
12824
12825  055554  020027  055622          CMP     R0,#JBUF0       ;WAS AN AUTO
12826  055560  001001                  BNE     1$
12827  055562  104000                  EMT                     ;
12828  055564  012702  055632  1$:     MOV     #JDATI0,R2      ;IS DATA CORRECT?
12829  055570  012703  055642          MOV     #JDAT00,R3
12830  055574  012704  000004          MOV     #4,R4
12831  055600  022223          J5:     CMP     (R2)+,(R3)+
12832  055602  001401                  BEQ     J6
12833  055604  104000                  EMT                     ;
12834  055606  077404          J6:     SOB     R4,J5
12835
12836  055610  022700  055642          CMP     #JDATI0+10,R0   ;WAS R0 INCREM.
12837  055614  001401                  BEQ     J7
12838  055616  104000                  EMT                     ;
12839  055620  000420          J7:     BR      JDONE
12840
12841  055622  010421          JBUF0:  .WORD   010421
12842  055624  021042          JBUF1:          021042
12843  055626  042104          JBUF2:          042104
12844  055630  031463          JBUF3:          031463
12845
12846  055632  052525          JDATI0:         052525
12847  055634  114631          JDATI1:         114631
12848  055636  063146          JDATI2:         063146
12849  055640  073567          JDATI3:         073567
12850
12851  055642  000000          JDAT00:         0
12852  055644  000000          JDAT01:         0
12853  055646  000000          JDAT02:         0
12854  055650  000000          JDAT03:         0
12855
12856  055652  177777          JDAT0:          -1
12857  055654  177777          JDAT1:          -1
12858  055656  177777          JDAT2:          -1
12859  055660  177777          JDAT3:          -1
12860
12861
12862  055662                  JDONE:
12863  055662  004767  042606          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
12864                                                          ;SEE IF THE USER HAS EXPRESSED
12865                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
12866                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12867                                                          ;THE USER TYPED CONTROL G?).
12868
12869
```

```
                                ;*************************************************************************************
                                ;TEST 434        FSRC MODE 4 TEST
                                ;*************************************************************************************
055666                          TS434:
055666  170011                          SETD                            ;SET DOUBLE MODE

055670  012700  056016                  MOV     #KPAT0,R0
055674  172410                          LDD     (R0),AC0                ;LOAD A DEFAULT
                                                                        ;PATTERN INTO AC0
055676  012700  055776                  MOV     #KBUF0,R0
055702  005003                          CLR     R3
055704  172440                  KX2:    LDD     -(R0),AC0               ;TEST INSTRUCTION
055706  005203                  KX3:    INC     R3
055710  005203                  KX4:    INC     R3

055712  012701  056006                  MOV     #KDAT00,R1
055716  174011                          STD     AC0,(R1)                ;PICK UP THE RESULT

055720  020027  056006                  CMP     R0,#KBUF0+10            ;WAS AN AUTO
055724  001001                          BNE     1$
055726  104000                          EMT                             ;
055730  012702  055766          1$:     MOV     #KDATI0,R2              ;IS DATA CORRECT?
055734  012703  056006                  MOV     #KDAT00,R3
055740  012704  000004                  MOV     #4,R4
055744  022223                  KX5:    CMP     (R2)+,(R3)+
055746  001401                          BEQ     KX6
055750  104000                          EMT                             ;
055752  077404                  KX6:    SOB     R4,KX5

055754  022700  055766                  CMP     #KBUF0-10,R0            ;WAS R0 DECREMENTED
055760  001401                          BEQ     KX7
055762  104000                          EMT                             ;
055764  000420                  KX7:    BR      KDONE

055766  052525                  KDATI0: .WORD   052525
055770  114631                  KDATI1:         114631
055772  063140                  KDATI2:         063140
055774  073567                  KDATI3:         073567

055776  010421                  KBUF0:          010421
056000  031463                  KBUF1:          031463
056002  042104                  KBUF2:          042104
056004  021042                  KBUF3:          021042

056006  000000                  KDAT00:         0
056010  000000                  KDAT01:         0
056012  000000                  KDAT02:         0
056014  000000                  KDAT03:         0

056016  177777                  KPAT0:          -1
056020  177777                  KPAT1:          -1
056022  177777                  KPAT2:          -1
056024  177777                  DPAT3:          -1

056026                          KDONE:
056026  004767  042442                  JSR     PC,.RSET                ;GO INITIALIZE THE FPS AND STACK; AND
```

```
12926                                                   ;SEE IF THE USER HAS EXPRESSED
12927                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
12928                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
12929                                                   ;THE USER TYPED CONTROL G?).
12930
12931
12932                           ;*************************************************************************
12933                           ;TEST 435       FSRC MODE 2, WITH FD=0, TEST
12934                           ;*************************************************************************
12935  056032                   TS435:
12936  056032                   L1:
12937  056032  170011                  SETD                    ;SET DOUBLE MODE
12938
12939  056034  012700  056160          MOV     #LPAT10,R0
12940  056040  172410                  LDD     (R0),AC0        ;LOAD AC0
12941
12942  056042  012700  056202          MOV     #LDAT10,R0      ;SET UP THE INPUT
12943  056046  012701  056170          MOV     #LPAT20,R1      ;DATA
12944  056052  012702  000004          MOV     #4,R2
12945
12946  056056  012120          1$:     MOV     (R1)+,(R0)+
12947  056060  077202                  SOB     R2,1$
12948
12949  056062  012700  056202          MOV     #LDAT10,R0
12950  056066  005003                  CLR     R3
12951  056070  170001                  SETF                    ;CLEAR FD.
12952
12953  056072  172420          L2:     LDF     (R0)+,AC0
12954  056074  005203          L3:     INC     R3
12955
12956  056076                   L4:
12957  056076  170011                  SETD                    ;SET FD
12958
12959  056100  012701  056214          MOV     #LDAT00,R1
12960  056104  174011                  STD     AC0,(R1)        ;PICK UP RESULTS
12961
12962  056106  020027  056206          CMP     R0,#LDAT12      ;WAS R0 INCREMENTED
12963  056112  001401                  BEQ     1$
12964  056114  104000                  EMT                     ;
12965  056116  012737  177777  056206 1$:     MOV     #-1,@#LDAT12
12966  056124  012737  177777  056210         MOV     #-1,@#LDAT13
12967  056132  012702  056202          MOV     #LDAT10,R2      ;IS DATA CORRECT
12968  056136  012703  056214          MOV     #LDAT00,R3
12969  056142  012704  000004          MOV     #4,R4
12970
12971  056146  022223          L5:     CMP     (R2)+,(R3)+
12972  056150  001401                  BEQ     L6
12973  056152  104000                  EMT                     ;
12974  056154  077404          L6:     SOB     R4,L5
12975  056156  000422                  BR      LDONE
12976
12977  056160  177777          LPAT10: .WORD   -1
12978  056162  177777          LPAT11:         -1
12979  056164  177777          LPAT12:         -1
12980  056166  177777          LPAT13:         -1
12981
```

```
12982  056170  052525                  LPAT20:         052525
12983  056172  114631                  LPAT21:         114631
12984  056174  063142                  LPAT22:         063142
12985  056176  073567                  LPAT23:         073567
12986  056200  000001                          .WORD   000001
12987  056202  000000                  LDATI0:         0
12988  056204  000000                  LDATI1:         0
12989  056206  000000                  LDATI2:         0
12990  056210  000000                  LDATI3:         0
12991  056212  000001                          .WORD   00001
12992  056214  000000                  LDATO0:         0
12993  056216  000000                  LDATO1:         0
12994  056220  000000                  LDATO2:         0
12995  056222  000000                  LDATO3:         0
12996
12997  056224                          LDONE:
12998  056224  004767  042244                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
12999                                                                  ;SEE IF THE USER HAS EXPRESSED
13000                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
13001                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13002                                                                  ;THE USER TYPED CONTROL G?).
13003
13004
13005                                  ;*************************************************************************
13006                                  ;TEST 436       FSRC MODE 2 WITH GR7, IMMEDIATE MODE, TEST
13007                                  ;*************************************************************************
13008  056230                          TS436:
13009
13010  056230                          M1:
13011  056230  170011                          SETD
13012
13013  056232  012700  056332                  MOV     #MPAT10,R0
13014  056236  172410                          LDD     (R0),AC0        ;LOAD BACKROUND
13015                                                                  ;PATTERN INTO AC0.
13016  056240  005004                          CLR     R4
13017  056242  012737  056270  000004          MOV     #MERR3,@#ERRVECT
13018
13019  056250  172427  000000          M15:    LDD     #0,AC0          ;TEST INSTRUCTION
13020          056252                          .=.-2           ;EFFECTIVELY: 05204 IS PUT IN THE FIRST
13021  056252  005204                          .WORD   5204    ;16 BIT WORD, OR THE "EXP-FRACTION" WORD.
13022  056254  005204                  M2:     INC     R4              ;NOTE THAT
13023  056256  005204                  M3:     INC     R4              ;005204=INC R4
13024  056260  005204                  M4:     INC     R4
13025  056262  020427  000003                  CMP     R4,#3           ;SEE IF THE PC
13026  056266  001401                          BEQ     M8
13027  056270                          MERR3:
13028  056270  104000                          EMT                     ;
13029  056272  012700  056352          M8:     MOV     #MDAT00,R0
13030  056276  174010                          STD     AC0,(R0)        ;GET THE DATA
13031
13032  056300  012700  056352                  MOV     #MDAT00,R0
13033  056304  022720  005204                  CMP     #5204,(R0)+     ;IS THE DATA CORRECT?
13034  056310  001401                          BEQ     M5
13035  056312  104000                          EMT                     ;
13036  056314  012701  000003          M5:     MOV     #3,R1
13037  056320  005720                  M6:     TST     (R0)+
```

```
13038  056322  001401                    BEQ     M7
13039  056324  104000                    EMT                     ;
13040  056326  077104                M7: SOB     R1,M6
13041  056330  000414                    BR      MDONE
13042
13043  056332  177777                MPAT10: -1
13044  056334  177777                MPAT11: -1
13045  056336  177777                MPAT12: -1
13046  056340  177777                MPAT13: -1
13047
13048  056342  005204                MPAT20: 5204
13049  056344  005204                MPAT21: 5204
13050  056346  005204                MPAT22: 5204
13051  056350  005204                MPAT23: 5204
13052
13053  056352  000000                MDAT00: 0
13054  056354  000000                MDAT01: 0
13055  056356  000000                MDAT02: 0
13056  056360  000000                MDAT03: 0
13057
13058  056362                      MDONE:
13059  056362  004767  042106              JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
13060                                                              ;SEE IF THE USER HAS EXPRESSED
13061                                                              ;THE DESIRE TO CHANGE THE SOFTWARE
13062                                                              ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13063                                                              ;THE USER TYPED CONTROL G?).
13064
13065
13066                               ;*************************************************************************
13067                               ;TEST 437       FSRC MODE 3 TEST
13068                               ;*************************************************************************
13069  056366                      TS437:
13070
13071  056366                      N1:
13072  056366  170011                      SETD                    ;SET FD MODE
13073
13074  056370  012700  056516              MOV     #NPAT10,R0
13075  056374  172410                      LDD     (R0),AC0        ;LOAD AC0 WITH A DEFAULT
13076                                                              ;PATTERN
13077  056376  012700  056504              MOV     #NPAT20,R0
13078  056402  005003                      CLR     R3
13079  056404  012737  056456  000004      MOV     #NERR0,@#ERRVECT        ;IF A FAILURE OCCURS
13080                                                              ;IN THE FSRC FLOWS AN
13081                                                              ;ODD TRAP TO 4 COULD OCCUR
13082  056412  172430                N2:   LDD     @(R0)+,AC0      ;TEST INSTRUCTION.
13083  056414  005203                N3:   INC     R3
13084  056416  005203                N4:   INC     R3
13085
13086  056420  012701  056464              MOV     #NDAT00,R1
13087  056424  174011                      STD     AC0,(R1)        ;GET THE DATA
13088
13089  056426  020027  056506              CMP     R0,#NPAT20+2    ;WAS R0 INCREMENTED
13090  056432  001401                      BEQ     N12
13091  056434  104000                      EMT                     ;
13092  056436  012702  056464        N12:  MOV     #NDAT00,R2      ;DATA CORRECT
13093  056442  012703  056526              MOV     #NDAT10,R3
```

```
13094  056446  012704  000004          MOV     #4,R4
13095  056452  022223                  N13:    CMP     (R2)+,(R3)+
13096  056454  001401                          BEQ     N14
13097  056456                          NERR0:
13098  056456  104000                          EMT                     ;
13099  056460  077404                  N14:    SOB     R4,N13
13100  056462  000425                          BR      NDONE
13101
13102  056464  000000                  NDAT00: .WORD   0
13103  056466  000000                  NDAT01:         0
13104  056470  000000                  NDAT02:         0
13105  056472  000000                  NDAT03:         0
13106
13107  056474  052525  052525  052525          .WORD   52525,52525,52525,52525
13108  056502  052525
13109  056504  056526                  NPAT20: .WORD   NDAT10
13110  056506  070707                  NPAT21:         070707
13111  056510  070707                  NPAT22:         070707
13112  056512  070707                  NPAT23:         070707
13113  056514  000001                          .WORD   1
13114  056516  177777                  NPAT10: .WORD   -1
13115  056520  177777                  NPAT11:         -1
13116  056522  177777                  NPAT12:         -1
13117  056524  177777                  NPAT13:         -1
13118
13119  056526  010421                  NDAT10: .WORD   010421
13120  056530  021042                  NDAT11:         021042
13121  056532  031463                  NDAT12:         031463
13122  056534  042104                  NDAT13:         042104
13123
13124  056536                          NDONE:
13125  056536  004767  041732                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
13126                                                                  ;SEE IF THE USER HAS EXPRESSED
13127                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
13128                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13129                                                                  ;THE USER TYPED CONTROL G?).
13130
13131
13132                                  ;*****************************************************************************
13133                                  ;TEST 440       FSRC MODE 5 TEST
13134                                  ;*****************************************************************************
13135  056542                          TS440:
13136
13137  056542                          01:
13138  056542  170011                          SETD                    ;SET FD MODE
13139
13140  056544  012700  056672                  MOV     #OPAT10,R0
13141  056550  172410                          LDD     (R0),AC0        ;LOAD AC0 WITH A
13142                                                                  ;DEFAULT PATTERN.
13143  056552  012700  056660                  MOV     #OPAT21,R0
13144  056556  005003                          CLR     R3
13145  056560  012737  056610  000004          MOV     #OERR0,@#ERRVEC ;IF A FAILURE
13146                                                                  ;OCCURS IN THE FSRC
13147                                                                  ;FLOWS AN ODD ADDR.
13148                                                                  ;TRAP TO 4 MAY OCCUR.
13149  056566  172450                  02:     LDD     @-(R0),AC0      ;TEST INSTRUCTION
```

```
13150  056570  005203                  03:     INC     R3
13151  056572  005203                  04:     INC     R3
13152
13153  056574  012701  056640                  MOV     #ODAT00,R1
13154  056600  174011                          STD     AC0,(R1)        ;GET THE DATA
13155
13156  056602  020027  056656                  CMP     R0,#OPAT20      ;WAS R0 DECREMENTED
13157  056606  001401                          BEQ     012
13158  056610                          OERR0:
13159  056610  104000                          EMT                     ;
13160  056612  012702  056640          012:    MOV     #ODAT00,R2      ;DATA CORRECT?
13161  056616  012703  056702                  MOV     #ODAT10,R3
13162  056622  012704  000004                  MOV     #4,R4
13163  056626  022223                  013:    CMP     (R2)+,(R3)+
13164  056630  001401                          BEQ     014
13165  056632  104000                          EMT                     ;
13166  056634  077404                  014:    SOB     R4,013
13167  056636  000425                          BR      ODONE
13168
13169  056640  000000                  ODAT00: .WORD   0
13170  056642  000000                  ODAT01:         0
13171  056644  000000                  ODAT02:         0
13172  056646  000000                  ODAT03:         0
13173
13174  056650  052525  052525  052525          .WORD   52525,52525,52525
13175  056656  056702                  OPAT20: .WORD   ODAT10
13176  056660  070707                  OPAT21: 070707
13177  056662  070707                  OPAT22: 070707
13178  056664  070707                  OPAT23: 070707
13179  056666  070707                  OPAT24: 070707
13180  056670  000001                          .WORD   1
13181  056672  177777                  OPAT10: .WORD   -1
13182  056674  177777                  OPAT11:         -1
13183  056676  177777                  OPAT12:         -1
13184  056700  177777                  OPAT13:         -1
13185
13186  056702  073567                  ODAT10: .WORD   73567
13187  056704  004210                  ODAT11:         004210
13188  056706  114631                  ODAT12:         114631
13189  056710  125252                  ODAT13:         125252
13190
13191  056712                          ODONE:
13192  056712  004767  041556                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
13193                                                                  ;SEE IF THE USER HAS EXPRESSED
13194                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
13195                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13196                                                                  ;THE USER TYPED CONTROL G?).
13197
13198
13199                                  ;*****************************************************************************
13200                                  ;TEST 441       FSRC MODE 6 TEST
13201                                  ;*****************************************************************************
13202  056716                          TS441:
13203
13204  056716                          P1:
13205  056716  170011                          SETD                    ;SET FD MODE
```

```
13206
13207  056720  012700  057004          MOV     #PPAT10,R0
13208  056724  172410                  LDD     (R0),AC0        ;LOAD A DEFAULT PATTERN
13209                                                          ;INTO AC0
13210  056726  012700  056553          MOV     #PDAT10-241,R0  ;COULD OCCUR.
13211
13212  056732  172460  000241  P2:     LDD     241(R0),AC0
13213          056734          P3=P2+2
13214
13215  056736  012701  057024  P4:     MOV     #PDAT00,R1
13216  056742  174011                  STD     AC0,(R1)        ;GET THE DATA
13217  056744  012703  000004          MOV     #4,R3
13218  056750  012702  057014          MOV     #PDAT10,R2
13219  056754  012701  057024          MOV     #PDAT00,R1
13220  056760  022221          P5:     CMP     (R2)+,(R1)+     ;CHECK THE DATA
13221  056762  001401                  BEQ     2$
13222  056764  104000                  EMT                     ;
13223  056766  077304          2$:     SOB     R3,P5
13224  056770  022700  056553          CMP     #PDAT10-241,R0  ;R0 CORRECT?
13225  056774  001401                  BEQ     1$
13226  056776  104000                  EMT                     ;
13227  057000  000137  057034  1$:     JMP     @#PDONE
13228  057004  177777          PPAT10: .WORD   -1
13229  057006  177777          PPAT11:         -1
13230  057010  177777          PPAT12:         -1
13231  057012  177777          PPAT13:         -1
13232
13233  057014  010421          PDAT10: .WORD   010421
13234  057016  031463          PDAT11:         031463
13235  057020  052525          PDAT12:         052525
13236  057022  073567          PDAT13:         073567
13237
13238  057024  000000          PDAT00: .WORD   0
13239  057026  000000          PDAT01:         0
13240  057030  000000          PDAT02:         0
13241  057032  000000          PDAT03:         0
13242
13243  057034                  PDONE:
13244  057034  004767  041434          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
13245                                                          ;SEE IF THE USER HAS EXPRESSED
13246                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
13247                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13248                                                          ;THE USER TYPED CONTROL G?).
13249
13250
13251                          ;*****************************************************************************
13252                          ;TEST 442       FSRC MODE 7 TEST
13253                          ;*****************************************************************************
13254  057040                  TS442:
13255
13256  057040                  Q1:
13257  057040  170011                  SETD
13258
13259  057042  012700  057126          MOV     #QPAT10,R0
13260  057046  172410                  LDD     (R0),AC0        ;LOAD A DEFAULT
13261                                                          ;PATTERN INTO AC0
```

```
13262  057050  012700  056675          MOV     #QPAT20-241,R0
13263
13264  057054  172470  000241  Q2:     LDD     @241(R0),AC0
13265          057056          Q3=Q2+2
13266
13267  057060  012701  057146  Q4:     MOV     #QDAT00,R1
13268  057064  174011                  STD     AC0,(R1)        ;GET THE DATA
13269
13270  057066  012703  000004          MOV     #4,R3
13271  057072  012704  057146          MOV     #QDAT00,R4
13272  057076  012705  057156          MOV     #QDAT10,R5
13273  057102  022425          Q5:     CMP     (R4)+,(R5)+     ;CHECK THE DATA
13274  057104  001401                  BEQ     2$
13275  057106  104000                  EMT                     ;
13276  057110  077304          2$:     SOB     R3,Q5
13277
13278  057112  022700  056675          CMP     #QPAT20-241,R0  ;CHECK R0.
13279  057116  001401                  BEQ     1$
13280  057120  104000                  EMT                     ;
13281  057122  000137  057166  1$:     JMP     @#QDONE
13282
13283  057126  177777          QPAT10: .WORD   -1
13284  057130  177777          QPAT11:         -1
13285  057132  177777          QPAT12:         -1
13286  057134  177777          QPAT13:         -1
13287
13288  057136  057156          QPAT20: .WORD   QDAT10
13289  057140  052525          QPAT21:         52525
13290  057142  052525          QPAT22:         52525
13291  057144  052525          QPAT23:         52525
13292
13293  057146  000000          QDAT00: .WORD   0
13294  057150  000000          QDAT01:         0
13295  057152  000000          QDAT02:         0
13296  057154  000000          QDAT03:         0
13297
13298  057156  073567          QDAT10: .WORD   073567
13299  057160  052525          QDAT11: .WORD   052525
13300  057162  031463          QDAT12: .WORD   031463
13301  057164  010421          QDAT13: .WORD   010421
13302
13303  057166                  QDONE:
13304  057166  004767  041302          JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
13305                                                          ;SEE IF THE USER HAS EXPRESSED
13306                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
13307                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13308                                                          ;THE USER TYPED CONTROL G?).
13309
13310                          ;*****************************************************************************
13311                          ;TEST 443       (BUT EZBT Y8),(BUT ENBT) AND (BUT FIUV) TEST
13312                          ;*****************************************************************************
13313  057172                  TS443:
13314  057172  005037  057744          CLR     @#UFLAG
13315  057176  012700  057674          MOV     #UPAT00,R0      ;SET UP AC#0 DATA.
13316  057202  012701  000004          MOV     #4,R1
13317  057206  012720  177777  U0:     MOV     #-1,(R0)+
```

```
13318  057212  077103                          SOB     R1,U0
13319
13320  057214  012737  000033  057746          MOV     #033,@#UTMP1
13321  057222  012737  000023  057750          MOV     #023,@#UTMP2
13322  057230  012737  057314  000244  U1:     MOV     #UERR0,@#FPVECT ;IN CASE (BUT FIUV FAILS)
13323  057236  012700  000200                  MOV     #200,R0
13324  057242  170100                          LDFPS   R0
13325  057244  012700  057674                  MOV     #UPAT00,R0      ;LOAD AC0
13326  057250  172410                          LDD     (R0),AC0
13327  057252  013737  057746  057752          MOV     @#UTMP1,@#UROM1
13328  057260  012737  000001  057754          MOV     #001,@#UROM2
13329  057266  012737  000254  057756          MOV     #254,@#UROM3
13330
13331  057274  012700  057704                  MOV     #UPAT10,R0      ;LOAD 0 INTO AC0
13332  057300  172410                  U2:     LDD     (R0),AC0
13333  057302  012704  000204                  MOV     #204,R4         ;SEE IF FPS IS CORRECT
13334  057306  170205                          STFPS   R5
13335
13336  057310  020405                          CMP     R4,R5
13337  057312  001401                          BEQ     U3
13338  057314                          UERR0:
13339  057314  104000                          EMT                     ;
13340  057316  012700  000200          U3:     MOV     #200,R0
13341  057322  170100                          LDFPS   R0
13342
13343  057324  012700  057674                  MOV     #UPAT00,R0      ;LOAD AC0
13344  057330  172410                          LDD     (R0),AC0
13345  057332  013737  057750  057752          MOV     @#UTMP2,@#UROM1
13346  057340  012737  000003  057754          MOV     #003,@#UROM2
13347  057346  012737  000054  057756          MOV     #054,@#UROM3
13349
13349  057354  012700  057714                  MOV     #UPAT20,R0      ;LOAD A POSITIVE NUMBER
13350                                                                  ;INTO AC0
13351  057360  172410                  U4:     LDD     (R0),AC0
13352  057362  012704  000200                  MOV     #200,R4         ;FPS CORRECT?
13353  057366  170205                          STFPS   R5
13354
13355  057370  020405                          CMP     R4,R5
13356  057372  001401                          BEQ     U5
13357  057374  104000                          EMT                     ;
13358  057376  012700  000200          U5:     MOV     #200,R0
13359  057402  170100                          LDFPS   R0
13360  057404  012700  057674                  MOV     #UPAT00,R0      ;LOAD AC0
13361  057410  172410                          LDD     (R0),AC0
13362  057412  013737  057750  057752          MOV     @#UTMP2,@#UROM1
13363  057420  012737  000403  057754          MOV     #403,@#UROM2
13364  057426  012737  000056  057756          MOV     #056,@#UROM3
13365  057434  012700  057724                  MOV     #UPAT30,R0      ;LOAD A NEGATIUE
13366                                                                  ;NUMBER INTO AL0
13367  057440  172410                  U6:     LDD     (R0),AC0
13368  057442  012704  000210                  MOV     #210,R4         ;FPS CORRECT
13369  057446  170205                          STFPS   R5
13370  057450  020405                          CMP     R4,R5
13371  057452  001401                          BEQ     U7
13372  057454  104000                          EMT                     ;
13373  057456  012700  000200          U7:     MOV     #200,R0
```

```
13374  057462  170100                          LDFPS   R0
13375  057464  012700  057674                  MOV     #UPAT00,R0      ;LOAD AC0
13376  057470  172410                          LDD     (R0),AC0
13377  057472  013737  057746  057752          MOV     @#UTMP1,@#UROM1
13378  057500  012737  000401  057754          MOV     #401,@#UROM2
13379  057506  012737  000256  057756          MOV     #256,@#UROM3
13380  057514  012700  057734                  MOV     #UPAT40,R0      ;LOAD -0 INTO AC0
13381  057520  172410                  U10:    LDD     (R0),AC0
13382  057522  000240                  U11:    NOP                     ;TRAP FROM HERE IF
13383  057524  012704  000214                  MOV     #214,R4         ;SEE IF FPS IS CORRECT.
13384  057530  170205                          STFPS   R5
13385  057532  020405                          CMP     R4,R5
13386  057534  001401                          BEQ     U12
13387  057536  104000                          EMT                     ;
13388  057540  005737  057744          U12:    TST     @#UFLAG ;SEE IF ALL THE PATTERNS
13389  057544  001021                          BNE     U14             ;HAVE BEEN TEST WITH
13390                                                                  ;BOTH AC NOT EQUAL TO 0 AND AC=0
13391  057546  012700  057674                  MOV     #UPAT00,R0      ;IF NOT GO BACK AND
13392  057552  012701  000004                  MOV     #4,R1           ;CHECK THEM WITH AC=0
13393  057556  005020                  U13:    CLR     (R0)+
13394  057560  077102                          SOB     R1,U13
13395  057562  012737  177777  057744          MOV     #-1,@#UFLAG
13396  057570  012737  000233  057746          MOV     #233,@#UTMP1
13397  057576  012737  000223  057750          MOV     #223,@#UTMP2
13398  057604  000137  057230                  JMP     @#U1
13399                          ;NOW SEE IF A TRAP CAN BE FORCED BY SETTING FIUV AND LOADING -0
13400  057610  012737  057646  000244  U14:    MOV     #UERR3,@#FPVECT
13401  057616  012700  004200                  MOV     #4200,R0        ;SET FD AND FIUV
13402  057622  1701C0                          LDFPS   R0
13403  057624  012700  057674                  MOV     #UPAT00,R0      ;SET UP AC0
13404  057630  172410                          LDD     (R0),AC0
13405  057632  012700  057734                  MOV     #UPAT40,R0      ;LOAD -0
13406  057636  172410                  U15:    LDD     (R0),AC0        ;SHOULD TRAP TO 244
13407  057640  170000                  U16:    CFCC
13408  057642  000240                          NOP
13409  057644  104000                          EMT                     ;
13410
13411                          ;INTERRUPT HERE WHEN FIUV SET AND ATTEMPTED TO LOAD-0
13412  057646  021627  057640          UERR3:  CMP     (SP),#U16
13413  057652  001401                          BEQ     1$
13414  057654  104000                          EMT                     ;
13415  057656  022626                  1$:     CMP     (SP)+,(SP)+
13416  057660  005000                          CLR     R0
13417  057662  170300                          STST    R0              ;GET FEC.
13418  057664  022700  000014                  CMP     #14,R0          ;CORRECT
13419  057670  001433                          BEQ     UDONE
13420  057672  104000                          EMT                     ;
13421  057674  000000                  UPAT00: .WORD   0
13422  057676  000000                  UPAT01:         0
13423  057700  000000                  UPAT02:         0
13424  057702  000000                  UPAT03:         0
13425
13426  057704  000000                  UPAT10: .WORD   0               ;0
13427  057706  000000                  UPAT11:         0
13428  057710  000000                  UPAT12:         0
13429  057712  000000                  UPAT13:         0
```

```
13430
13431  057714  010421                  UPAT20: .WORD   010421          ;POS NUM
13432  057716  114631                  UPAT21:         114631
13433  057720  125252                  UPAT22:         125252
13434  057722  177777                  UPAT23:         177777
13435
13436  057724  114631                  UPAT30:         114631          ;NEG NUM
13437  057726  135673                  UPAT31:         135673
13438  057730  146314                  UPAT32:         146314
13439  057732  167356                  UPAT33:         167356
13440
13441  057734  100000                  UPAT40:         100000          ;NEG ZERO
13442  057736  000000                  UPAT41:         0
13443  057740  000000                  UPAT42:         0
13444  057742  000000                  UPAT43:         0
13445
13446  057744  000000                  UFLAG:  .WORD   0
13447  057746  000000                  UTMP1:          0
13448  057750  000000                  UTMP2:          0
13449  057752  000000                  UROM1:          0
13450  057754  000000                  UROM2:          0
13451  057756  000000                  UROM3:          0
13452  057760                          UDONE:
13453
13454
13455                                  ;*****************************************************************************
13456                                  ;TEST 444       ADDF,ADDD,SUBF AND SUBD WITH FSRC=AC=0 TEST
13457                                  ;*****************************************************************************
13458  057760                          TS444:
13459  057760  012700  000200                  MOV     #200,R0
13460  057764  170100                          LDFPS   R0              ;SET DOUBLE MODE
13461  057766  012700  060310                  MOV     #WPAT00,R0      ;LOAD AC0=:
13462  057772  172410                          LDD     (R0),AC0
13463  057774  012700  060310                  MOV     #WPAT00,R0
13464  060000  172010          W2:     ADDD    (R0),AC0        ;TEST INSTRUCTION. ADD ITSELF
13465  060002  170205                          STFPS   R5              ;GET FPS
13466  060004  170011                          SETD                    ;SET DOUBLE MODE
13467  060006  012700  060310                  MOV     #WPAT00,R0
13468  060012  174010                          STD     AC0,(R0)        ;GET THE RESULT
13469  060014  012701  060310                  MOV     #WPAT00,R1
13470  060020  012702  000004                  MOV     #4,R2
13471  060024  022021          W3:     CMP     (R0)+,(R1)+     ;IS RESULT CORRECT
13472  060026  001401                          BEQ     W4
13473  060030  104000                          EMT                     ;
13474  060032  077204          W4:     SOB     R2,W3
13475  060034  022705  000204                  CMP     #204,R5         ;IS FPS CORRECT
13476  060040  001401                          BEQ     W5
13477  060042  104000                          EMT                     ;
13478  060044  012700  000200          W5:     MOV     #200,R0
13479  060050  170100                          LDFPS   R0              ;SET DOUBLE MODE
13480  060052  012700  060310                  MOV     #WPAT00,R0      ;LOAD AC0=0
13481  060056  172410                          LDD     (R0),AC0
13482  060060  005000                          CLR     R0
13483  060062  170100                          LDFPS   R0              ;GO TO FLOATING MODE
13484  060064  012700  060310                  MOV     #WPAT00,R0
13485  060070  172010          W6:     ADDF    (R0),AC0        ;TEST INSTRUCTION
```

```
13486  060072  170205                        STFPS   R5              ;GET FPS
13487  060074  170011                        SETD                    ;RESET TO DOUBLE MODE
13488  060076  012700  060310                MOV     #WPAT00,R0
13489  060102  174010                        STD     AC0,(R0)        ;GET THE RESULT
13490  060104  012701  060310                MOV     #WPAT00,R1
13491  060110  012702  000004                MOV     #4,R2
13492  060114  022021              W7:       CMP     (R0)+,(R1)+     ;WAS THE RESULT
13493  060116  001401                        BEQ     W10
13494  060120  104000                        EMT                     ;
13495  060122  077204              W10:      SOB     R2,W7
13496  060124  022705  000004                CMP     #4,R5           ;WAS FPS CORRECT
13497  060130  001401                        BEQ     W11
13498  060132  104000                        EMT                     ;
13499  060134  012700  000200      W11:      MOV     #200,R0
13500  060140  170100                        LDFPS   R0              ;SET DOUBLE MODE
13501  060142  012700  060310                MOV     #WPAT00,R0      ;LOAD AC0=0
13502  060146  172410                        LDD     (R0),AC0
13503  060150  012700  060310                MOV     #WPAT00,R0
13504  060154  173010              W12:      SUBD    (R0),AC0        ;TEST INSTRUCTION
13505  060156  170205                        STFPS   R5              ;GET FPS
13506  060160  170011                        SETD                    ;SET DOUBLE MODE
13507  060162  012700  060310                MOV     #WPAT00,R0
13508  060166  174010                        STD     AC0,(R0)        ;GET THE RESULT
13509  060170  012701  060310                MOV     #WPAT00,R1
13510  060174  012702  000004                MOV     #4,R2
13511  060200  022021              W13:      CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
13512  060202  001401                        BEQ     W14
13513  060204  104000                        EMT                     ;
13514  060206  077204              W14:      SOB     R2,W13
13515  060210  022705  000204                CMP     #204,R5         ;IS FPS CORRECT?
13516  060214  001401                        BEQ     W15
13517  060216  104000                        EMT                     ;
13518  060220  012700  000200      W15:      MOV     #200,R0
13519  060224  170100                        LDFPS   R0              ;SET DOUBLE MODE
13520  060226  012700  060310                MOV     #WPAT00,R0      ;LOAD AC0=0
13521  060232  172410                        LDD     (R0),AC0
13522  060234  005000                        CLR     R0
13523  060236  170100                        LDFPS   R0              ;ENTER FLOATING MODE.
13524  060240  012700  060310                MOV     #WPAT00,R0
13525  060244  173010              W16:      SUBF    (R0),AC0        ;TEST INSTRUCTION.
13526  060246  170205                        STFPS   R5              ;GET FPS
13527  060250  170011                        SETD                    ;RESET TO DOUBLE MODE
13528  060252  012700  060310                MOV     #WPAT00,R0      ;GET THE RESULT.
13529  060256  174010                        STD     AC0,(R0)
13530  060260  012701  060310                MOV     #WPAT00,R1
13531  060264  012702  000004                MOV     #4,R2
13532  060270  022021              W17:      CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
13533  060272  001401                        BEQ     W20
13534  060274  104000                        EMT                     ;
13535  060276  077204              W20:      SOB     R2,W17
13536  060300  022705  000004                CMP     #4,R5           ;IS FPS CORRECT?
13537  060304  001411                        BEQ     WDONE
13538  060306  104000                        EMT                     ;
13539
13540  060310  000000              WPAT00:   .WORD   0
13541  060312  000000              WPAT01:           0
```

```
13542  060314  000000                  WPAT02:         0
13543  060316  000000                  WPAT03:         0
13544
13545  060320  000000                  WDAP00: .WORD   0
13546  060322  000000                  WDAT01:         0
13547  060324  000000                  WDAT02:         0
13548  060326  000000                  WDAT03:         0
13549
13550  060330                          WDONE:
13551  060330  004767  040140                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
13552                                                                  ;SEE IF THE USER HAS EXPRESSED
13553                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
13554                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13555                                                                  ;THE USER TYPED CONTROL G?).
13556
13557
13558                          ;*****************************************************************************
13559                          ;TEST 445       ADDD AND SUB WITH FSRC=0
13560                          ;*****************************************************************************
13561  060334                  TS445:
13562  060334  012700  000200                  MOV     #200,R0
13563  060340  170100                          LDFPS   R0              ;SET DOUBLE MODE
13564  060342  012700  060674                  MOV     #XPAT00,R0      ;SET AC0 TO POSITIVE
13565  060346  172410                          LDD     (R0),AC0
13566  060350  012700  060704                  MOV     #XPAT10,R0      ;FSRC=0
13567  060354  172010          X2:             ADDD    (R0),AC0        ;TEST INSTRUCTION
13568  060356  170205                          STFPS   R5
13569  060360  170011                          SETD
13570  060362  012700  060664                  MOV     #XDAT00,R0      ;GET RESULT.
13571  060366  174010                          STD     AC0,(R0)
13572  060370  012701  060674                  MOV     #XPAT00,R1
13573  060374  012702  000004                  MOV     #4,R2
13574  060400  022021          X3.             CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
13575  060402  001401                          BEQ     X4
13576  060404  104000                          EMT                     ;
13577  060406  077204          X4:             SOB     R2,X3
13578  060410  012704  000200                  MOV     #200,R4
13579  060414  020405                          CMP     R4,R5           ;IS FPS CORRECT?
13580  060416  001401                          BEQ     X5
13581  060420  104000                          EMT                     ;
13582  060422  012700  000200          X5:     MOV     #200,R0
13583  060426  170100                          LDFPS   R0              ;SET DOUBLE MODE
13584  060430  012700  060714                  MOV     #XPAT20,R0      ;SET AC0 TO
13585  060434  172410                          LDD     (R0),AC0
13586  060436  012700  060704                  MOV     #XPAT10,R0      ;FSRC=0
13587  060442  172010          X6:             ADDD    (R0),AC0        ;TEST INSTRUCTION
13588  060444  170205                          STFPS   R5
13589  060446  170011                          SETD
13590  060450  012700  060664                  MOV     #XDAT00,R0      ;GET RESULT
13591  060454  174010                          STD     AC0,(R0)
13592  060456  012701  060714                  MOV     #XPAT20,R1
13593  060462  012702  000004                  MOV     #4,R2
13594  060466  022021          X7:             CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
13595  060470  001401                          BEQ     X10
13596  060472  104000                          EMT                     ;
13597  060474  077204          X10:            SOB     R2,X7
```

```
13598  060476  012704  000210                  MOV     #210,R4
13599  060502  020405                          CMP     R4,R5           ;IS FPS CORRECT?
13600  060504  001401                          BEQ     X11
13601  060506  104000                          EMT                     ;
13602  060510  012700  000200          X11:    MOV     #200,R0
13603  060514  170100                          LDFPS   R0              ;SET DOUBLE MODE
13604  060516  012700  060674                  MOV     #XPAT00,R0      ;SET AC0 TO NON-ZERO
13605  060522  172410                          LDD     (R0),AC0
13606  060524  012700  060704                  MOV     #XPAT10,R0      ;FSRC=0
13607  060530  173010          X12:    SUBD    (R0),AC0        ;TEST INSTRUCTION
13608  060532  170205                          STFPS   R5
13609  060534  170011                          SETD
13610  060536  012700  060664                  MOV     #XDAT00,R0      ;GET RESULT
13611  060542  174010                          STD     AC0,(R0)
13612  060544  012701  060674                  MOV     #XPAT00,R1
13613  060550  012702  000004                  MOV     #4,R2
13614  060554  022021          X13:    CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
13615  060556  001401                          BEQ     X14
13616  060560  104000                          EMT                     ;
13617  060562  077204          X14:    SOB     R2,X13
13618  060564  012704  000200                  MOV     #200,R4         ;IS FPS CORRECT?
13619  060570  020405                          CMP     R4,R5
13620  060572  001401                          BEQ     X15
13621  060574  104000                          EMT                     ;
13622  060576  012700  000200          X15:    MOV     #200,R0
13623  060602  170100                          LDFPS   R0              ;SET DOUBLE MODE
13624  060604  012700  060714                  MOV     #XPAT20,R0      ;SET AC0=A NEGATIVE
13625  060610  172410                          LDD     (R0),AC0
13626  060612  012700  060704                  MOV     #XPAT10,R0      ;FSRC=0
13627  060616  173010          X16:    SUBD    (R0),AC0        ;TEST INSTRUCTION.
13628  060620  170205                          STFPS   R5
13629  060622  170011                          SETD
13630  060624  012700  060664                  MOV     #XDAT00,R0      ;GET RESULT
13631  060630  174010                          STD     AC0,(R0)
13632  060632  012701  060714                  MOV     #XPAT20,R1
13633  060636  012702  000004                  MOV     #4,R2
13634  060642  022021          X17:    CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
13635  060644  001401                          BEQ     X20
13636  060646  104000                          EMT                     ;
13637  060650  077204          X20:    SOB     R2,X17
13638  060652  012704  000210                  MOV     #210,R4         ;IS FPS CORRECT?
13639  060656  020405                          CMP     R4,R5
13640  060660  00142*                          BEQ     XDONE
13641  060662  104000                          EMT                     ;
13642  060664  000000          XDAT00: .WORD   0
13643  060666  000000          XDAT01:         0
13644  060670  000000          XDAT02:         0
13645  060672  000000          XDAT03:         0
13646
13647  060674  010421          XPAT00: .WORD   010421
13648  060676  021042          XPAT01:         021042
13649  060700  031463          XPAT02:         031463
13650  060702  042104          XPAT03:         042104
13651
13652  060704  000000          XPAT10: .WORD   0
13653  060706  000000          XAPT11:         0
```

```
13654  060710  000000                  XPAT12:         0
13655  060712  000000                  XPAT13:         0
13656  060714  104210                  XPAT20: .WORD   104210
13657  060716  114631                  XPAT21:         114631
13658  060720  125252                  XPAT22:         125252
13659  060722  135673                  XPAT23:         135673
13660
13661  060724                          XDONE:
13662  060724  004767  037544                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
13663                                                                  ;SEE IF THE USER HAS EXPRESSED
13664                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
13665                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13666                                                                  ;THE USER TYPED CONTROL G?).
13667
13668                                  ;*********************************************************************************
13669                                  ;TEST 446       SUBD WITH AC=0 TEST
13670                                  ;*********************************************************************************
13671  060730                          TS446:
13672  060730  005037  061104                  CLR     @#YFLAG
13673  060734  012737  061124  061106          MOV     #YPAT00,@#YTMP1 ;P
13674  060742  012737  061134  061110          MOV     #YPAT10,@#YTMP2 ;N
13675  060750  012737  000210  061112          MOV     #210,@#YTMP3
13676  060756  012700  000200          Y1:     MOV     #200,R0
13677  060762  170100                          LDFPS   R0              ;SET DOUBLE MODE
13678  060764  012700  061144                  MOV     #YPAT20,R0      ;SET AC0=0
13679  060770  172410                          LDD     (R0),AC0
13680  060772  013700  061106                  MOV     @#YTMP1,R0
13681  060776  173010          Y2:     SUBD    (R0),AC0        ;TEST INSTRUCTION
13682  061000  170205                          STFPS   R5
13683  061002  170011                          SETD
13684  061004  012700  061114                  MOV     #YDAT00,R0      ;GET RESULT
13685  061010  174010                          STD     AC0,(R0)
13686  061012  012702  000004                  MOV     #4,R2
13687  061016  013701  061110                  MOV     @#YTMP2,R1      ;CHECK RESULT.
13688  061022  022021          Y3:     CMP     (R0)+,(R1)+
13689  061024  001401                  BEQ     1$
13690  061026  104000                  EMT                     ;
13691  061030  077204          1$:     SOB     R2,Y3
13692  061032  023705  061112                  CMP     @#YTMP3,R5      ;FPS CORRECT?
13693  061036  001401                  BEQ     Y4
13694  061040  104000                  EMT                     ;
13695  061042  005737  061104          Y4:     TST     @#YFLAG         ;FINISHED TEST?
13696  061046  001015                  BNE     Y5
13697  061050  012737  177777  061104          MOV     #-1,@#YFLAG
13698  061056  012737  061134  061106          MOV     #YPAT10,@#YTMP1
13699  061064  012737  061124  061110          MOV     #YPAT00,@#YTMP2
13700  061072  012737  000200  061112          MOV     #200,@#YTMP3
13701  061100  000726                  BR      Y1
13702  061102  000424          Y5:     BR      YDONE
13703
13704  061104  000000          YFLAG:  .WORD   0
13705  061106  000000          YTMP1:          0
13706  061110  000000          YTMP2:          0
13707  061112  000000          YTMP3:          0
13708
13709  061114  000000          YDAT00: .WORD   0
```

```
13710  061116  000000                  YDAT01:         0
13711  061120  000000                  YDAT02:         0
13712  061122  000000                  YDAT03:         0
13713
13714  061124  063146                  YPAT00:         063146
13715  061126  052525                  YPAT01:         052525
13716  061130  042104                  YPAT02:         042104
13717  061132  167356                  YPAT03:         167356
13718
13719  061134  163146                  YPAT10:         163146
13720  061136  052525                  YPAT11:         052525
13721  061140  042104                  YPAT12:         042104
13722  061142  167356                  YPAT13:         167356
13723
13724  061144  000000                  YPAT20:         0
13725  061146  000000                  YPAT21:         0
13726  061150  000000                  YPAT22:         0
13727  061152  000000                  YPAT23:         0
13728
13729  061154                          YDONE:
13730  061154  004767  037314                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
13731                                                                  ;SEE IF THE USER HAS EXPRESSED
13732                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
13733                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13734                                                                  ;THE USER TYPED CONTROL G?).
13735                                  ;*****************************************************************************
13736                                  ;TEST 447       ADDD WITH AC=0 TEST
13737                                  ;*****************************************************************************
13738  061160                          TS447:
13739  061160  005067  000134                  CLR     ZFLAG
13740  061164  012737  061336  061322          MOV     #ZPAT00,@#ZTMP1 ;P
13741  061172  012737  000200  061324          MOV     #200,@#ZTMP2
13742  061200  012700  000200          Z1:     MOV     #200,R0
13743  061204  170100                          LDFPS   R0              ;SET DOUBLE MODE
13744  061206  012700  061356                  MOV     #ZPAT20,R0      ;SET AC0=0
13745  061212  172410                          LDD     (R0),AC0
13746  061214  013700  061322                  MOV     @#ZTMP1,R0
13747  061220  172010          Z2:     ADDD    (R0),AC0        ;TEST INSTRUCTION
13748  061222  170205                          STFPS   R5
13749  061224  170011                          SETD
13750  061226  012700  061326                  MOV     #ZDAT00,R0      ;GET RESULT
13751  061232  174010                          STD     AC0,(R0)
13752  061234  012702  000004                  MOV     #4,R2
13753  061240  013701  061322                  MOV     @#ZTMP1,R1      ;RESULT CORRECT?
13754  061244  022021          Z3:     CMP     (R0)+,(R1)+
13755  061246  001401                          BEQ     Z4
13756  061250  104000                          EMT                     ;
13757  061252  077204          Z4:     SOB     R2,Z3
13758  061254  023705  061324                  CMP     @#ZTMP2,R5      ;FPS CORRECT?
13759  061260  001401                          BEQ     Z5
13760  061262  104000                          EMT                     ;
13761  061264  005737  061320          Z5:     TST     @#ZFLAG         ;FINISHED TEST?
13762  061270  001012                          BNE     Z6
13763  061272  012737  177777  061320          MOV     #-1,@#ZFLAG
13764  061300  012737  061346  061322          MOV     #ZPAT10,@#ZTMP1
13765  061306  012737  000210  061324          MOV     #210,@#ZTMP2
```

```
13766  061314  000731                  BR      Z1
13767  061316  000423          Z6:     BR      ZDONE
13768
13769  061320  000000          ZFLAG:  .WORD   0
13770  061322  000000          ZTMP1:          0
13771  061324  000000          ZTMP2:          0
13772
13773  061326  000000          ZDAT00: .WORD   0
13774  061330  000000          ZDAT01:         0
13775  061332  000000          ZDAT02:         0
13776  061334  000000          ZDAT03:         0
13777
13778  061336  031463          ZPAT00:         031463
13779  061340  010421          ZPAT01:         010421
13780  061342  146314          ZPAT02:         146314
13781  061344  156735          ZPAT03:         156735
13782
13783  061346  156735          ZPAT10:         156735
13784  061350  167356          ZPAT11:         167356
13785  061352  135673          ZPAT12:         135673
13786  061354  146314          ZPAT13:         146314
13787
13788  061356  000000          ZPAT20:         0
13789  061360  000000          ZPAT21:         0
13790  061362  000000          ZPAT22:         0
13791  061364  000000          ZPAT23:         0
13792
13793  061366                  ZDONE:
13794  061366  004767  037102          JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
13795                                                          ;SEE IF THE USER HAS EXPRESSED
13796                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
13797                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13798                                                          ;THE USER TYPED CONTROL G?).
13799
13800
13801                          ;*****************************************************************************
13802                          ;TEST 450       ADDF AND ADDD WITH E(AC)=E(FSRC) TEST AND (BUT FT) TEST
13803                          ;*****************************************************************************
13804  061372                  TS450:
13805  061372  012700  003240          MOV     #3240,R0
13806  061376  170100                  LDFPS   R0              ;SET FIU FIV FD AND FT
13807  061400  012700  061602          MOV     #AAPAT0,R0      ;FLOWS IN TRAP WILL
13808                                                          ;OCCUR
13809  061404  172410                  LDD     (R0),AC0        ;SET UP AC0
13810  061406  012700  061612          MOV     #AAPAT1,R0
13811  061412  172010          AA2:    ADDD    (R0),AC0        ;TEST INSTRUCTION
13812                                                          ;SHOULD TRUNCATE
13813  061414  012700  061572  AA3:    MOV     #AADAT0,R0
13814  061420  174010                  STD     AC0,(R0)        ;GET THE RESULT
13815  061422  012701  061622          MOV     #AAPAT2,R1
13816  061426  012702  000004          MOV     #4,R2
13817  061432  022021          AA4:    CMP     (R0)+,(R1)+     ;CORRECT?
13818  061434  001401                  BEQ     AA7
13819  061436  104000                  EMT                     ;
13820  061440  077204          AA7:    SOB     R2,AA4
13821
```

```
13822                                   ;NOW TEST DOUBLE FLOATING ROUND MODE.
13823                                   ;A 1 SHOULD BE ADDED TO THE LSB ON ROUNG MODE.
13824
13825  061442  012700  003200                 MOV     #3200,R0        ;SET FD FIV FIV. FT=0
13826  061446  170100                         LDFPS   R0
13827  061450  012700  061602                 MOV     #AAPAT0,R0
13828  061454  172410                         LDD     (R0),AC0        ;SET UP AC0 OPERAND
13829  061456  012700  061612                 MOV     #AAPAT1,R0
13830  061462  172010              AA11:      ADDD    (R0),AC0        ;TEST INSTRUCTION
13831                                                                  ;SHOULD ROUND
13832  061464  012700  061572     AA12:      MOV     #AADAT0,R0
13833  061470  174010                         STD     AC0,(R0)        ;GET THE RESULT
13834  061472  012701  061632                 MOV     #AAPAT3,R1
13835  061476  012702  000004                 MOV     #4,R2
13836  061502  022021              AA13:      CMP     (R0)+,(R1)+     ;CORRECT?
13837  061504  001401                         BEQ     AA20
13838  061506  104000                         EMT                     ;
13839  061510  077204              AA20:      SOB     R2,AA13
13840
13841                                   ;NOW TEST ADDF WITH FT=0, ROUND MODE
13842
13843  061512  012700  003200                 MOV     #3200,R0                ;FIV=1, FIV=1, FT=0
13844  061516  170100                         LDFPS   R0
13845  061520  012700  061602                 MOV     #AAPAT0,R0      ;LOAD AC0 OPERAND
13846  061524  172410                         LDD     (R0),AC0
13847  061526  170001                         SETF                    ;ENTER FLOATING MODE
13848  061530  012700  061652                 MOV     #AAPAT5,R0
13849  061534  172010              AA22:      ADDF    (R0),AC0        ;TEST INSTRUCTION
13850                                                                  ;SHOULD ROUND
13851  061536                      AA23:
13852  061536  170011                         SETD                    ;RESET TO DOUBLE
13853                                                                  ;MODE
13854  061540  012700  061572                 MOV     #AADAT0,R0      ;GET THE RESULT
13855  061544  174010                         STD     AC0,(R0)
13856  061546  012701  061662                 MOV     #AAPAT6,R1      ;CORRECT?
13857  061552  012702  000002                 MOV     #2,R2
13858  061556  022021              AA24:      CMP     (R0)+,(R1)+
13859  061560  001401                         BEQ     AA27
13860  061562  104000                         EMT                     ;
13861  061564  077204              AA27:      SOB     R2,AA24
13862  061566  000137  061672                 JMP     @#AADONE
13863  061572  000000              AADAT0:    0
13864  061574  000000                         0
13865  061576  000000                         0
13866  061600  000000                         0
13867  061602  000200              AAPAT0:    200
13868  061604  000000                         0
13869  061606  000000                         0
13870  061610  000000                         0
13871  061612  000200              AAPAT1:    200
13872  061614  000000                         0
13873  061616  000000                         0
13874  061620  000001                         1
13875  061622  000400              AAPAT2:    400
13876  061624  000000                         0
13877  061626  000000                         0
```

```
13878  061630  000000                          0
13879  061632  000400          AAPAT3:         400
13880  061634  000000                          0
13881  061636  000000                          0
13882  061640  000001                          1
13883  061642  000400          AAPAT4:         400
13884  061644  000000                          0
13885  061646  100000                          100000
13886  061650  000000                          0
13887  061652  000200          AAPAT5:         200
13888  061654  000001                          1
13889  061656  000000                          0
13890  061660  000000                          0
13891  061662  000400          AAPAT6:         400
13892  061664  000001                          1
13893  061666  000000                          0
13894  061670  000000                          0
13895  061672                  AADONE:
13896  061672  004767  036576          JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
13897                                                          ;SEE IF THE USER HAS EXPRESSED
13898                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
13899                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
13900                                                          ;THE USER TYPED CONTROL G?).
13901                  ;*****************************************************************************
13902                  ;TEST 451       ADDF AND ADDD WITH E(AC) LESS THAN E(FSRC) TEST
13903                  ;*****************************************************************************
13904  061676          TS451:
13905                  ;EXPONENT DIFFERENCE=57=71 (OCT) FD=1
13906  061676  012704  003200          MOV     #3200,R4        ;SET FIV,FIV, AND FD
13907  061702  170104                  LDFPS   R4
13908  061704  012700  062352          MOV     #CCP0,R0        ;SET AC0 OPERAND
13909  061710  172410                  LDD     (R0),AC0                ;AC0
13910  061712  012700  062372          MOV     #CCP2,R0
13911  061716  172010          CCX2:   ADDD    (R0),AC0        ;TEST INSTRUCTION
13912  061720  170205                  STFPS   R5              ;GET FPS
13913  061722  012700  062342          MOV     #CCDATO,R0      ;GET THE RESULT
13914  061726  174010                  STD     AC0,(R0)
13915  061730  012701  062372          MOV     #CCP2,R1        ;IS IT CORRECT
13916  061734  012702  000004          MOV     #4,R2
13917  061740  022021          CCX3:   CMP     (R0)+,(R1)+
13918  061742  001401                  BEQ     CCX6
13919  061744  104000                  EMT                     ;
13920  061746  077204          CCX6:   SOB     R2,CCX3
13921  061750  020405                  CMP     R4,R5           ;FPS CORRECT?
13922  061752  001401                  BEQ     CCX7
13923  061754  104000                  EMT                     ;
13924                  ;EXPONENT DIFFERENCE=56=70 (OCT) FD=1
13925  061756  012704  003200  CCX7:   MOV     #3200,R4        ;SET FIV,FIV, AND FD
13926  061762  170104                  LDFPS   R4
13927  061764  012700  062352          MOV     #CCP0,R0        ;SET AC0 OPERAND
13928  061770  172410                  LDD     (R0),AC0
13929  061772  012700  062362          MOV     #CCP1,R0        ;FSRC
13930  061776  172010          CCX8:   ADDD    (R0),AC0        ;TEST INSTRUCTION
13931  062000  170205                  STFPS   R5              ;GET FPS
13932  062002  012700  062342          MOV     #CCDATO,R0      ;GET THE RESULT
13933  062006  174010                  STD     AC0,(R0)
```

```
13934  062010  012701  062442          MOV     #CCP7,R1        ;IS IT CORRECT
13935  062014  012702  000004          MOV     #4,R2
13936  062020  022021          CCX9:   CMP     (R0)+,(R1)+
13937  062022  001401                  BEQ     CCX12
13938  062024  104000                  EMT                     ;
13939  062026  077204          CCX12:  SOB     R2,CCX9
13940  062030  020405                  CMP     R4,R5           ;FPS CORRECT?
13941  062032  001401                  BEQ     CCX13
13942  062034  104000                  EMT                     ;
13943                          ;EXPONENT DIFFERENCE=25=31 (OCT) FD=0
13944  062036  012700  062352  CCX13:  MOV     #CCP0,R0        ;SET UP AC0 OPERAND.
13945  062042  172410                  LDD     (R0),AC0
13946  062044  012704  003000          MOV     #3000,R4        ;SET FIV,FIV. CLEAR FD.
13947  062050  170104                  LDFPS   R4
13948  062052  012700  062432          MOV     #CCP6,R0        ;FSRC
13949  062056  172010          CCX14:  ADDF    (R0),AC0        ;TEST INSTRUCTION
13950  062060  170205                  STFPS   R5
13951  062062  170011                  SETD                    ;REENTER DOUBLE MOVE
13952  062064  012700  062342          MOV     #CCDAT0,R0      ;GET THE RESULT
13953  062070  174010                  STD     AC0,(R0)
13954  062072  012701  062432          MOV     #CCP6,R1        ;IS THE RESULT CORRECT?
13955  062076  012702  000002          MOV     #2,R2
13956  062102  022021          CCX15:  CMP     (R0)+,(R1)+
13957  062104  001401                  BEQ     CCX18
13958  062106  104000                  EMT                     ;
13959  062110  077204          CCX18:  SOB     R2,CCX15
13960  062112  020405                  CMP     R4,R5
13961  062114  001401                  BEQ     CCX19
13962  062116  104000                  EMT                     ;
13963                          ;EXPONENT DIFFERENCE=24=30 (OCT) FD=0
13964  062120  012700  062402  CCX19:  MOV     #CCP3,R0        ;SET UP AC0 OPERAND.
13965  062124  172410                  LDD     (R0),AC0
13966  062126  012704  003000          MOV     #3000,R4        ;SET FIV,FIV. CLEAR FD.
13967  062132  170104                  LDFPS   R4
13968  062134  012700  062422          MOV     #CCP5,R0        ;FSRC
13969  062140  172010          CCX20:  ADDF    (R0),AC0        ;TEST INSTRUCTION
13970  062142  170205                  STFPS   R5
13971  062144  170011                  SETD                    ;REENTER DOUBLE MOVE
13972  062146  012700  062342          MOV     #CCDAT0,R0      ;GET THE RESULT
13973  062152  174010                  STD     AC0,(R0)
13974  062154  012701  062452          MOV     #CCP10,R1       ;IS THE RESLT CORRECT?
13975  062160  012702  000002          MOV     #2,R2
13976  062164  022021          CCX21:  CMP     (R0)+,(R1)+
13977  062166  001401                  BEQ     CCX24
13978  062170  104000                  EMT                     ;
13979  062172  077204          CCX24:  SOB     R2,CCX21
13980  062174  020405                  CMP     R4,R5
13981  062176  001401                  BEQ     CCX25
13982  062200  104000                  EMT                     ;
13983                          ;EXPONENT DIFFERENCE=1 FD=1
13984  062202  012704  003200  CCX25:  MOV     #3200,R4        ;SET FIV,FIV, AND FD
13985  062206  170104                  LDFPS   R4
13986  062210  012700  062352          MOV     #CCP0,R0        ;SET AC0 OPERAND
13987  062214  172410                  LDD     (R0),AC0
13988  062216  012700  062402          MOV     #CCP3,R0        ;FSRC
13989  062222  172010          CCX26:  ADDD    (R0),AC0        ;TEST INSTRUCTION
```

```
13990  062224  170205                 STFPS   R5              ;GET FPS
13991  062226  012700  062342         MOV     #CCDATO,R0      ;GET THE RESULT
13992  062232  174010                 STD     AC0,(R0)
13993  062234  012701  062462         MOV     #CCP11,R1       ;IS IT CORRECT
13994  062240  012702  000004         MOV     #4,R2
13995  062244  022021           CCX27: CMP     (R0)+,(R1)+
13996  062246  001401                 BEQ     CCX30
13997  062250  104000                 EMT                     ;
13998  062252  077204           CCX30: SOB     R2,CCX27
13999  062254  020405                 CMP     R4,R5           ;FPS CORRECT?
14000  062256  001401                 BEQ     CCX31
14001  062260  104000                 EMT                     ;
14002                           ;EXPONENT DIFFERENCE=100=144 (OCT) FD=1
14003  062262  012704  003200   CCX31: MOV     #3200,R4        ;SET FIV,FIV, AND FD
14004  062266  170104                 LDFPS   R4
14005  062270  012700  062352         MOV     #CCP0,R0        ;SET AC0 OPERAND
14006  062274  172410                 LDD     (R0),AC0
14007  062276  012700  062412         MOV     #CCP4,R0        ;FSRC
14008  062302  172010           CCX32: ADDD    (R0),AC0        ;TEST INSTRUCTION
14009  062304  170205                 STFPS   R5              ;GET FPS
14010  062306  012700  062342         MOV     #CCDATO,R0      ;GET THE RESULT
14011  062312  174010                 STD     AC0,(R0)
14012  062314  012701  062412         MOV     #CCP4,R1        ;IS IT CORRECT
14013  062320  012702  000004         MOV     #4,R2
14014  062324  022021           CCX33: CMP     (R0)+,(R1)+
14015  062326  001401                 BEQ     CCX36
14016  062330  104000                 EMT                     ;
14017  062332  077204           CCX36: SOB     R2,CCX33
14018  062334  020405                 CMP     R4,R5           ;FPS CORRECT?
14019  062336  001461                 BEQ     CCXDONE
14020  062340  104000                 EMT                     ;
14021  062342  000000           CCDATO: 0
14022  062344  000000                   0
14023  062346  000000                   0
14024  062350  000000                   0
14025  062352  000200           CCP0:   200                     ;E(AC)=1
14026  062354  000000                   0
14027  062356  000000                   0
14028  062360  000000                   0
14029  062362  016200           CCP1:   16200                   ;E(FSRC)=E(AC)+56=57
14030  062364  000000                   0                       ;       =71(OCT)
14031  062366  000000                   0
14032  062370  000000                   0
14033  062372  016400           CCP2:   16400                   ;E(FSRC)=E(AC)+57=58
14034  062374  000000                   0                       ;       =72(OCT)
14035  062376  000000                   0
14036  062400  000000                   0
14037  062402  000400           CCP3:   400                     ;E(FSRC)=E(AC)+1=2
14038  062404  000000                   0
14039  062406  000000                   0
14040  062410  000000                   0
14041  062412  031200           CCP4:   31200                   ;E(FSRC)=E(AC)+100=101=145(OCT)
14042  062414  000000                   0
14043  062416  000000                   0
14044  062420  000000                   0
14045  062422  006200           CCP5:   6200                    ;E(FSRC)=E(AC)+24=25=31(OCT)
```

```
14046  062424  000000                  0
14047  062426  000000                  0
14048  062430  000000                  0
14049  062432  006400          CCP6:   6400                    ;E(FSRC)=E(AC)+25=26=32(OCT)
14050  062434  000000                  0
14051  062436  000000                  0
14052  062440  000000                  0
14053  062442  016200          CCP7:   16200                   ;CCP1 RES
14054  062444  000000                  0
14055  062446  000000                  0
14056  062450  000001                  1
14057  062452  006200          CCP10:  6200                    ;CCP5 RES
14058  062454  000001                  1
14059  062456  000000                  0
14060  062460  000000                  0
14061  062462  000500          CCP11:  500                     ;CCP3 RES
14062  062464  000000                  0
14063  062466  000000                  0
14064  062470  000000                  0
14065  062472  000200          CCP12:  200                     ;BAD CONSTANT
14066  062474  000000                  0                       ;RES CCP2,CCP4
14067  062476  000000                  0
14068  062500  000000                  0
14069
14070  062502                  CCXDONE:
14071  062502  004767  035766          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
14072                                                          ;SEE IF THE USER HAS EXPRESSED
14073                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
14074                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
14075                                                          ;THE USER TYPED CONTROL G?).
14076
14077                          ;*****************************************************************************
14078                          ;TEST 452       ADDF AND ADDD WITH E(AC) GREATER THAN E(FSRC) TEST
14079                          ;*****************************************************************************
14080  062506                  TS452:
14081                          ;EXPONENT DIFFERENCE=57=71 (OCT) FD=1
14082  062506  012704  003200          MOV     #3200,R4        ;SET FIV FIV, AND FD
14083  062512  170104                  LDFPS   R4
14084  062514  012700  063202          MOV     #BBPAT2,R0      ;SET AC0 OPERAND.
14085  062520  172410                  LDD     (R0),AC0
14086  062522  012700  063172          MOV     #BBPAT1,R0      ;FSRC
14087  062526  172010          BB2:    ADDD    (R0),AC0        ;TEST INSTRUCTION
14088  062530  170205                  STFPS   R5
14089  062532  012700  063152  BB3:    MOV     #BBDAT0,R0      ;GET THE RESULT
14090  062536  174010                  STD     AC0,(R0)
14091  062540  012701  063202          MOV     #BBPAT2,R1      ;RESULT CORRECT?
14092  062544  012702  000004          MOV     #4,R2
14093  062550  022021          BB4:    CMP     (R0)+,(R1)+
14094  062552  001401                  BEQ     BB5
14095  062554  104000                  EMT                     ;
14096  062556  077204          BB5:    SOB     R2,BB4
14097                                                          ;WAS FPS CORRECT?
14098  062560  020405                  CMP     R4,R5
14099  062562  001401                  BEQ     BB6
14100  062564  104000                  EMT                     ;
14101                          ;EXPONENT DIFFERENCE=56=70 (OCT) FD=1
```

```
14102  062566  012704  003200          BB6:    MOV     #3200,R4        ;SET FIV,FIV, AND FD
14103  062572  170104                          LDFPS   R4
14104  062574  012700  063222                  MOV     #BBPAT4,R0      ;SET AC0 OPERAND
14105  062600  172410                          LDD     (R0),AC0
14106  062602  012700  063172                  MOV     #BBPAT1,R0      ;FSRC
14107  062606  172010                  BB7:    ADDD    (R0),AC0        ;TEST INSTRUCTION
14108  062610  170205                          STFPS   R5              ;GET FPS
14109  062612  012700  063152                  MOV     #BBDAT0,R0      ;GET THE RESULT
14110  062616  174010                          STD     AC0,(R0)
14111  062620  012701  063262                  MOV     #BBP10,R1       ;IS IT CORRECT
14112  062624  012702  000004                  MOV     #4,R2
14113  062630  022021                  BB10:   CMP     (R0)+,(R1)+
14114  062632  001401                          BEQ     BB13
14115  062634  104000                          EMT                     ;
14116  062636  077204                  BB13:   SOB     R2,BB10
14117  062640  020405                          CMP     R4,R5           ;FPS CORRECT?
14118  062642  001401                          BEQ     BB14
14119  062644  104000                          EMT                     ;
14120                                  ;EXPONENT DIFFERENCE=25=31 (OCT) FD=0
14121  062646  012700  063162          BB14:   MOV     #BBPAT0,R0      ;SET UP AC0 OPERAND
14122  062652  172410                          LDD     (R0),AC0
14123  062654  012704  003000                  MOV     #3000,R4        ;SET FIV AND FIV
14124                                                                  ;CLEAR FD
14125  062660  170104                          LDFPS   R4
14126  062662  012700  063172                  MOV     #BBPAT1,R0      ;FSRC
14127  062666  172010                  BB15:   ADDF    (R0),AC0        ;TEST INSTRUCTION
14128  062670  170205                          STFPS   R5
14129  062672  170011                          SETD                    ;REENTED DOUBLE MODE.
14130  062674  012700  063152                  MOV     #BBDAT0,R0      ;GET THE RESULT
14131  062700  174010                          STD     AC0,(R0)
14132  062702  012701  063162                  MOV     #BBPAT0,R1      ;IS THE RESULT
14133  062706  012702  000002                  MOV     #2,R2           ;CORRECT?
14134  062712  022021                  BB16:   CMP     (R0)+,(R1)+
14135  062714  001401                          BEQ     BB17
14136  062716  104000                          EMT                     ;
14137  062720  077204                  BB17:   SOB     R2,BB16
14138  062722  020405                          CMP     R4,R5           ;IS FPS CORRECT?
14139  062724  001401                          BEQ     BB20
14140  062726  104000                          EMT                     ;
14141                                  ;EXPONENT DIFFERENCE=24=30 (OCT)
14142  062730  012700  063212          BB20:   MOV     #BBPAT3,R0      ;SET UP AC0 OPERAND.
14143  062734  172410                          LDD     (R0),AC0
14144  062736  012704  003000                  MOV     #3000,R4        ;SET FIU,FIV. CLEAR FD.
14145  062742  170104                          LDFPS   R4
14146  062744  012700  063172                  MOV     #BBPAT1,R0      ;FSRC
14147  062750  172010                  BB21:   ADDF    (R0),AC0        ;TEST INSTRUCTION
14148  062752  170205                          STFPS   R5
14149  062754  170011                          SETD                    ;REENTER DOUBLE MODE
14150  062756  012700  063152                  MOV     #BBDAT0,R0      ;GET THE RESULT
14151  062762  174010                          STD     AC0,(R0)
14152  062764  012701  063252                  MOV     #BBP7,R1        ;IS THE RESULT CORRECT?
14153  062770  012702  000002                  MOV     #2,R2
14154  062774  022021                  BB22:   CMP     (R0)+,(R1)+
14155  062776  001401                          BEQ     BB25
14156  063000  104000                          EMT                     ;
14157  063002  077204                  BB25:   SOB     R2,BB22
```

```
14158  063004  020405                        CMP     R4,R5
14159  063006  001401                        BEQ     BB26
14160  063010  104000                        EMT                     ;
14161                                  ;EXPONENT DIFFERENCE=1
14162  063012  012704  003200          BB26: MOV     #3200,R4
14163  063016  170104                        LDFPS   R4              ;SET UP AC0 OPERAND
14164  063020  012700  063232                MOV     #BBPAT5,R0
14165  063024  172410                        LDD     (R0),AC0
14166  063026  012700  063172                MOV     #BBPAT1,R0      ;FSRC
14167  063032  172010                  BB27: ADDD    (R0),AC0        ;TEST INSTRUCTION
14168  063034  170205                        STFPS   R5
14169  063036  012700  063152                MOV     #BBDAT0,R0      ;GET THE RESULT.
14170  063042  174010                        STD     AC0,(R0)
14171  063044  012701  063272                MOV     #BBP11,R1       ;IS IT CORRECT?
14172  063050  012702  000004                MOV     #4,R2
14173  063054  022021                  BB30: CMP     (R0)+,(R1)+
14174  063056  001401                        BEQ     BB31
14175  063060  104000                        EMT                     ;
14176  063062  077204                  BB31: SOB     R2,BB30
14177  063064  020405                        CMP     R4,R5           ;IS FPS CORRECT
14178  063066  001401                        BEQ     BB32
14179  063070  104000                        EMT                     ;
14180                                 ;EXPONENT DIFFERENCE=100=144 (OCT)
14181  063072  012704  003200          BB32: MOV     #3200,R4
14182  063076  170104                        LDFPS   R4              ;SET FIV,FIV AND FD
14183  063100  012700  063242                MOV     #BBPAT6,R0      ;SET UP AC0 OPERAND.
14184  063104  172410                        LDD     (R0),AC0
14185  063106  012700  063172                MOV     #BBPAT1,R0      ;FSRC
14186  063112  172010                  BB33: ADDD    (R0),AC0        ;TEST INSTRUCTION
14187  063114  170205                        STFPS   R5
14188  063116  012700  063152                MOV     #BBDAT0,R0      ;GET THE RESULT
14189  063122  174010                        STD     AC0,(R0)
14190  063124  012701  063242                MOV     #BBPAT6,R1      ;IS IT CORRECT
14191  063130  012702  000004                MOV     #4,R2
14192  063134  022021                  BB34: CMP     (R0)+,(R1)+
14193  063136  001401                        BEQ     BB35
14194  063140  104000                        EMT                     ;
14195  063142  077204                  BB35: SOB     R2,BB34
14196  063144  020405                        CMP     R4,R5           ;IS FPS CORRECT
14197  063146  001455                        BEQ     BBDONE
14198  063150  104000                        EMT                     ;
14199  063152  000000          BBDAT0: 0
14200  063154  000000                  0
14201  063156  000000                  0
14202  063160  000000                  0
14203  063162  006400          BBPAT0: 6400                    ;F(AC)=E(FSRC)+25=26
14204  063164  000000                  0                       ;       =32(OCT)
14205  063166  000000                  0
14206  063170  000000                  0
14207  063172  000200          BBPAT1: 200
14208  063174  000000                  0                       ;E(FSRC)=1
14209  063176  000000                  0
14210  063200  000000                  0
14211  063202  016400          BBPAT2: 16400
14212  063204  000000                  0                       ;E(AC)=E(FSRC)+57=58
14213  063206  000000                  0                       ;       =72(OCT)
```

```
14214  063210  000000                  0
14215  063212  006200          BBPAT3: 6200                    ;E(AC)=E(FSRC)+24=25
14216  063214  000000                  0                       ;                 =31(OCT)
14217  063216  000000                  0
14218  063220  000000                  0
14219  063222  016200          BBPAT4: 16200                   ;E(AC)=E(FSR6)+56=57
14220  063224  000000                  0                       ;                 =71(OCT)
14221  063226  000000                  0
14222  063230  000000                  0
14223  063232  000400          BBPAT5: 400                     ;E(AC)=E(FSRC)+1=2
14224  063234  000000                  0
14225  063236  000000                  0
14226  063240  000000                  0
14227  063242  031200          BBPAT6: 31200                   ;E(AC)=E(FSRC)+100=101
14228  063244  000000                  0                       ;                  =145(OCT)
14229  063246  000000                  0
14230  063250  000000                  0
14231  063252  006200          BBP7:   6200                    ;BBPAT3 RES
14232  063254  000001                  1
14233  063256  000000                  0
14234  063260  000000                  0
14235  063262  016200          BBP10:  16200                   ;BBPAT4 RES
14236  063264  000000                  0
14237  063266  000000                  0
14238  063270  000001                  1
14239  063272  000500          BBP11:  500                     ;BBPAT5 RES
14240  063274  000000                  0
14241  063276  000000                  0
14242  063300  000000                  0
14243  063302                  BBDONE:
14244  063302  004767  035166          JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
14245                                                          ;SEE IF THE USER HAS EXPRESSED
14246                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
14247                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
14248                                                          ;THE USER TYPED CONTROL G?).
14249                  ;*****************************************************************************
14250                  ;TEST 453       ADDD WITH NEGATVE OPRANDS TEST
14251                  ;*****************************************************************************
14252  063306          TS453:
14253                  ;BOTH OPERANDS NEGATIVE
14254  063306  012704  003200          MOV     #3200,R4        ;SET FIO, FIV, AND FD
14255  063312  170104                  LDFPS   R4
14256  063314  012700  064072          MOV     #DDP1,R0                ;SET AC0 OPERAND
14257  063320  172410                  LDD     (R0),AC0
14258  063322  012700  064072          MOV     #DDP1,R0                ;ESRC
14259  063326  172010          DD2:    ADDD    (R0),AC0                ;TEST INSTRUCTION
14260  063330  170205                  STFPS   R5                      ;GET FPS
14261  063332  012700  064052          MOV     #DDDAT0,R0              ;GET THE RESULT
14262  063336  174010                  STD     AC0,(R0)
14263  063340  012701  064172          MOV     #DDP9,R1                ;IS IT CORRECT
14264  063344  012702  000004          MOV     #4,R2
14265  063350  022021          DD3:    CMP     (R0)+,(R1)+
14266  063352  001401                  BEQ     DD6
14267  063354  104000                  EMT                     ;
14268  063356  077204          DD6:    SOB     R2,DD3
14269  063360  052704  000010          BIS     #10,R4
```

```
14270  063364  020405                CMP     R4,R5                   ;FPS CORRECT?
14271  063366  001401                BEQ     DD7
14272  063370  104000                EMT                             ;
14273                        ;AC POS FSRC NEG        AC=-FSRC
14274  063372  012704  003200  DD7:   MOV     #3200,R4                ;SET FIO, FIV, AND FD
14275  063376  170104                LDFPS   R4
14276  063400  012700  064102        MOV     #DDP2,R0                ;SET AC0 OPERAND
14277  063404  172410                LDD     (R0),AC0
14278  063406  012700  064072        MOV     #DDP1,R0                ;FSPC
14279  063412  172010        DD8:    ADDD    (R0),AC0                ;TEST INSTRUCTION
14280  063414  170205                STFPS   R5                      ;GET FPS
14281  063416  012700  064052        MOV     #DDDATO,R0              ;GET THE RESULT
14282  063422  174010                STD     AC0,(R0)
14283  063424  012701  064062        MOV     #DDP0,R1                ;IS IT CORRECT
14284  063430  012702  000004        MOV     #4,R2
14285  063434  022021        DD10:   CMP     (R0)+,(R1)+
14286  063436  001401                BEQ     DD11
14287  063440  104000                EMT                             ;
14288  063442  077204        DD11:   SOB     R2,DD10
14289  063444  052704  000004        BIS     #4,R4
14290  063450  020405                CMP     R4,R5                   ;FPS CORRECT?
14291  063452  001401                BEQ     DD12
14292  063454  104000                EMT                             ;
14293                        ;AC NEG FSRC POS                        AC=-FSRC
14294  063456  012704  003200  DD12:   MOV     #3200,R4                ;SET FIU, FIV, AND FD
14295  063462  170104                LDFPS   R4
14296  063464  012700  064072        MOV     #DDP1,R0                ;SET AC0 OPERAND
14297  063470  172410                LDD     (R0),AC0
14298  063472  012700  064102        MOV     #DDP2,R0                ;FSRC
14299  063476  172010        DD13:   ADDD    (R0),AC0                ;TEST INSTRUCTION
14300  063500  170205                STFPS   R5                      ;GET FPS
14301  063502  012700  064052        MOV     #DDDATO,R0              ;GET THE RESULT
14302  063506  174010                STD     AC0,(R0)
14303  063510  012701  064062        MOV     #DDP0,R1                ;IS IT CORRECT
14304  063514  012702  000004        MOV     #4,R2
14305  063520  022021        DD14:   CMP     (R0)+,(R1)+
14306  063522  001401                BEQ     DD15
14307  063524  104000                EMT                             ;
14308  063526  077204        DD15:   SOB     R2,DD14
14309  063530  052704  000004        BIS     #4,R4
14310  063534  020405                CMP     R4,R5                   ;EPS CORRECT?
14311  063536  001401                BEQ     DD16
14312  063540  104000                EMT                             ;
14313                        ;AC0 POC        FSRC    NEG     /AC/ > /FSRC/
14314  063542  012704  003200  DD16:   MOV     #3200,R4                ;SET FIV, FIV AND FD
14315  063546  170104                LDFPS   R4
14316  063550  012700  064112        MOV     #DDP3,R0                ;SET AC0 OPERAND
14317  063554  172410                LDD     (R0),AC0
14318  063556  012700  064142        MOV     #DDP6,R0                ;ESPC
14319  063562  172010        DD17:   ADDD    (R0),AC0                ;TEST INSTRUCTION
14320  063564  170205                STFPS   R5                      ;GET FPS
14321  063566  012700  064052        MOV     #DDDATO,R0              ;GET THE RESULT
14322  063572  174010                STD     AC0,(R0)
14323  063574  012701  064152        MOV     #DDP7,R1                ;IS IT CORRECT
14324  063600  012702  000004        MOV     #4,R2
14325  063604  022021        DD18:   CMP     (R0)+,(R1)+
```

```
14326  063606  001401                    BEQ     DD21
14327  063610  104000                    EMT                     ;
14328  063612  077204                DD21: SOB     R2,DD18
14329  063614  020405                    CMP     R4,R5                   ;EPS CORRECT?
14330  063616  001401                    BEQ     DD22
14331  063620  104000                    EMT                     ;
14332                              ;AC NEG FSRC    POS     /FSRC/ > /AC/
14333  063622  012704  003200        DD22: MOV     #3200,R4                ;SET FIO,FIV, AND FD
14334  063626  170104                    LDFPS   R4
14335  063630  012700  064142            MOV     #DDP6,R0                ;SET AC0 OPERAND
14336  063634  172410                    LDD     (R0),AC0
14337  063636  012700  064112            MOV     #DDP3,R0                ;FSPC
14338  063642  172010                DD23: ADDD    (R0),AC0                ;TEST INSTRUCTION
14339  063644  170205                    STFPS   R5                      ;GET FPS
14340  063646  012700  064052            MOV     #DDDAT0,R0              ;GET THE RESULT
14341  063652  174010                    STD     AC0,(R0)
14342  063654  012701  064152            MOV     #DDP7,R1                ;IS IT CORRECT?
14343  063660  012702  000004            MOV     #4,R2
14344  063664  022021                DD24: CMP     (R0)+,(R1)+
14345  063666  001401                    BEQ     DD27
14346  063670  104000                    EMT                     ;
14347  063672  077204                DD27: SOB     R2,DD24
14348  063674  020405                    CMP     R4,R5                   ;FPS CORRECT?
14349  063676  001401                    BEQ     DD30
14350  063700  104000                    EMT                     ;
14351                              ;AC0 POS        FSRC    NEG     /AC/</FRSRC/
14352  063702  012704  003200        DD30: MOV     #3200,R4                ;SET FIO,FIV,AND FD
14353  063706  170104                    LDFPS   R4
14354  063710  012700  064122            MOV     #DDP4,R0                ;SET AC0 OPERAND
14355  063714  172410                    LDD     (R0),AC0
14356  063716  012700  064132            MOV     #DDP5,R0                ;FSPC
14357  063722  172010                DD31: ADDD    (R0),AC0                ;TEST INSTRUCTION
14358  063724  170205                    STFPS   R5                      ;GET FPS
14359  063726  012700  064052            MOV     #DDDAT0,R0              ;GET THE RESULT
14360  063732  174010                    STD     AC0,(R0)
14361  063734  012701  064162            MOV     #DDP8,R1                ;IS IT CORRECT
14362  063740  012702  000004            MOV     #4,R2
14363  063744  022021                DD32: CMP     (R0)+,(R1)+
14364  063746  001401                    BEQ     DD35
14365  063750  104000                    EMT                     ;
14366  063752  077204                DD35: SOB     R2,DD32
14367  063754  052704  000010            BIS     #10,R4
14368  063760  020405                    CMP     R4,R5                   ;FPS CORRECT?
14369  063762  001401                    BEQ     DD36
14370  063764  104000                    EMT                     ;
14371                              ;AC0 NEG        FSRC    POS     /FSRC/</AC/
14372  063766  012704  003200        DD36: MOV     #3200,R4                ;SET FIO, FIV, AND FD
14373  063772  170104                    LDFPS   R4
14374  063774  012700  064132            MOV     #DDP5,R0                ;SET AC0 OPERAND
14375  064000  172410                    LDD     (R0),AC0
14376  064002  012700  064122            MOV     #DDP4,R0                ;FSPC
14377  064006  172010                DD37: ADDD    (R0),AC0                ;TEST INSTRUCTION
14378  064010  170205                    STFPS   R5                      ;GET FPS
14379  064012  012700  064052            MOV     #DDDAT0,R0              ;GET THE RESULT
14380  064016  174010                    STD     AC0,(R0)
14381  064020  012701  064162            MOV     #DDP8,R1                ;IS IT CORRECT
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 266
CJKDEB.P11    05-AUG-82 15:01           T453    ADDD WITH NEGATIVE OPRANDS TEST

 14382  064024  012702  000004                 MOV     #4,R2
 14383  064030  022021                 DD38:   CMP     (R0)+,(R1)+
 14384  064032  001401                         BEQ     DD41
 14385  064034  104000                         EMT                             ;
 14386  064036  077204                 DD41:   SOB     R2,DD38
 14387  064040  052704  000010                 BIS     #10,R4
 14388  064044  020405                         CMP     R4,R5                   ;FPS CORRECT?
 14389  064046  001455                         BEQ     DDDONE
 14390  064050  104000                         EMT                             ;
 14391  064052  000000                 DDDAT0: 0
 14392  064054  000000                         0
 14393  064056  000000                         0
 14394  064060  000000                         0
 14395  064062  000000                 DDP0:   0
 14396  064064  000000                         0
 14397  064066  000000                         0
 14398  064070  000000                         0
 14399  064072  100200                 DDP1:   100200                          ;-DDP2
 14400  064074  000000                         0
 14401  064076  000000                         0
 14402  064100  000000                         0
 14403  064102  000200                 DDP2:   200                             ;-DDP1
 14404  064104  000000                         0
 14405  064106  000000                         0
 14406  064110  000000                         0
 14407  064112  001100                 DDP3:   1100                            ;EXP=4
 14408  064114  000000                         0                               ;FRAC=...110...
 14409  064116  000000                         0
 14410  064120  000000                         0
 14411  064122  000600                 DDP4:   600                             ;EXP=3
 14412  064124  000000                         0                               ;FRAC=...100...
 14413  064126  000000                         0
 14414  064130  000000                         0
 14415  064132  101100                 DDP5:   101100                          ;-DDP3
 14416  064134  000000                         0
 14417  064136  000000                         0
 14418  064140  000000                         0
 14419  064142  100600                 DDP6:   100600                          ;-DDP4
 14420  064144  000000                         0
 14421  064146  000000                         0
 14422  064150  000000                         0
 14423  064152  001000                 DDP7:   1000                            ;DDP3+DDP6
 14424  064154  000000                         0
 14425  064156  000000                         0
 14426  064160  000000                         0
 14427  064162  101000                 DDP8:   101000                          ;DDP5+DDP4
 14428  064164  000000                         0
 14429  064166  000000                         0
 14430  064170  000000                         0
 14431  064172  100400                 DDP9:   100400                          ;DDP1+DDP1
 14432  064174  000000                         0
 14433  064176  000000                         0
 14434  064200  000000                         0
 14435  064202                          DDDONE:
 14436  064202  004767  034266                 JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
 14437                                                                  ;SEE IF THE USER HAS EXPRESSED
```

```
                                                ;THE DESIRE TO CHANGE THE SOFTWARE
                                                ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
                                                ;THE USER TYPED CONTROL G?).
                        ;*******************************************************************************
                        ;TEST 454       SUBD TEST
                        ;*******************************************************************************
064206                  TS454:
                        ;       USE POSITIVE OPERANDS
064206  012704  003200          MOV     #3200,R4                ;SET FIU, FIV, AND FD
064212  170104                  LDFPS   R4
064214  012700  064400          MOV     #EEP1,R0                ;SET AC0 OPERAND
064220  172410                  LDD     (R0),AC0
064222  012700  064400          MOV     #EEP1,R0                ;FSPC
064226  173010          EE2:    SUBD    (R0),AC0                ;TEST INSTRUCTION
064230  170205                  STFPS   R5                      ;GET FPS
064232  012700  064356          MOV     #EEDAT0,R0              ;GET THE RESULT
064236  174010                  STD     AC0,(R0)
064240  012701  064366          MOV     #EEP0,R1                ;IS IT CORRECT?
064244  012702  000004          MOV     #4,R2
064250  022021          EE3:    CMP     (R0)+,(R1)+
064252  001401                  BEQ     EE6
064254  104000                  EMT                     ;
064256  077204          EE6:    SOB     R2,EE3
064260  052704  000004          BIS     #4,R4
064264  020405                  CMP     R4,R5                   ;FPS CORRECT?
064266  001401                  BEQ     EE7
064270  104000                  EMT                     ;
                                ;USE NEGATIVE OPERANDS
064272  012704  003200  EE7:    MOV     #3200,R4                ;SET FIO, FIV, AND FD
064276  170104                  LDFPS   R4
064300  012700  064420          MOV     #EEP3,R0                ;SET AC0 OPERAND
064304  172410                  LDD     (R0),AC0
064306  012700  064420          MOV     #EEP3,R0                ;FSPC
064312  173010          EE8:    SUBD    (R0),AC0                ;TEST INSTRUCTION
064314  170205                  STFPS   R5                      ;GET FPS
064316  012700  064356          MOV     #EEDAT0,R0              ;GET THE RESULT
064322  174010                  STD     AC0,(R0)
064324  012701  064366          MOV     #EEP0,R1                ;IS IT CORRECT?
064330  012702  000004          MOV     #4,R2
064334  022021          EE9:    CMP     (R0)+,(R1)+
064336  001401                  BEQ     EE12
064340  104000                  EMT                     ;
064342  077204          EE12:   SOB     R2,EE9
064344  052704  000004          BIS     #4,R4
064350  020405                  CMP     R4,R5                   ;FPS CORRECT?
064352  001432                  BEQ     EEDONE
064354  104000                  EMT                     ;
064356  000000          EEDAT0: 0
064360  000000                  0
064362  000000                  0
064364  000000                  0
064366  000000          EEP0:   0
064370  000000                  0
064372  000000          00000
064374  000000                  0
064376  000000                  0
```

```
14494  064400  000200                  EEP1:   200
14495  064402  000000                          0
14496  064404  000000                          0
14497  064406  000000                          0
14498  064410  000400                  EEP2:   400
14499  064412  000000                          0
14500  064414  000000                          0
14501  064416  000000                          0
14502  064420  100200                  EEP3:   100200
14503  064422  000000                          0
14504  064424  000000                          0
14505  064426  000000                          0
14506  064430  100400                  EEP4:   100400
14507  064432  000000                          0
14508  064434  000000                          0
14509  064436  000000                          0
14510  064440                          EEDONE:
14511  064440  004767  034030                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
14512                                                                  ;SEE IF THE USER HAS EXPRESSED
14513                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
14514                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
14515                                                                  ;THE USER TYPED CONTROL G?).
14516                                  ;*****************************************************************************
14517                                  ;TEST 455       NORMALIZE ALGORITHM TEST
14518                                  ;*****************************************************************************
14519  064444                          TS455:
14520                                  ;USE DATA PATTERNS THAT REQUIRE ONLY ONE LEFT SHIFT TO NORMALIZE
14521  064444  012704  003200                  MOV     #3200,R4                ;SET FIU, FIV, AND FD
14522  064450  170104                          LDFPS   R4
14523  064452  012700  064634                  MOV     #FFP2,R0                ;SET AC0 OPERAND
14524  064456  172410                          LDD     (R0),AC0
14525  064460  012700  064644                  MOV     #FFP3,R0                ;FSPC
14526  064464  172010                  FF2:    ADDD    (R0),AC0                ;TEST INSTRUCTION
14527  064466  170205                          STFPS   R5                      ;GET FPS
14528  064470  012700  064604                  MOV     #FFDATO,R0              ;GET THE RESULT
14529  064474  174010                          STD     AC0,(R0)
14530  064476  012701  064654                  MOV     #FFP4, R1               ;IS IT CORRECT
14531  064502  012702  000004                  MOV     #4,R2
14532  064506  022021                  FF3:    CMP     (R0)+,(R1)+
14533  064510  001401                          BEQ     FF4
14534  064512  104000                          EMT                     ;
14535  064514  077204                  FF4:    SOB     R2,FF3
14536  064516  020405                          CMP     R4,R5                   ;FPS CORRECT?
14537  064520  001401                          BEQ     FF5
14538  064522  104000                          EMT                     ;
14539                                  ;USE DATA PATTERNS WHICH REQUIRE 56 LEFT SHIFTS TO NORMALIZE
14540                                  ;THE RESULT
14541  064524  012704  003200          FF5:    MOV     #3200,R4                ;SET FIU, FIV, AND FD
14542  064530  170104                          LDFPS   R4
14543  064532  012700  064614                  MOV     #FFP0,R0                ;SET AC0 OPERAND
14544  064536  172410                          LDD     (R0),AC0
14545  064540  012700  064624                  MOV     #FFP1,R0                ;FSRC
14546  064544  172010                  FF6:    ADDD    (R0),AC0                ;TEST INSTRUCTION
14547  064546  170205                          STFPS   R5                      ;GET FPS
14548  064550  012700  064604                  MOV     #FFDATO,R0              ;GET THE RESULT
14549  064554  174010                          STD     AC0,(R0)
```

```
14550  064556  012701  064654                  MOV     #FFP4,R1                ;IS IT CORRECT
14551  064562  012702  000004                  MOV     #4,R2
14552  064566  022021                  FF7:    CMP     (R0)+,(R1)+
14553  064570  001401                          BEQ     FF10
14554  064572  104000                          EMT                     ;
14555  064574  077204                  FF10:   SOB     R2,FF7
14556  064576  020405                          CMP     R4,R5                   ;FPS CORRECT?
14557  064600  001431                          BEQ     FFDONE
14558  064602  104000                          EMT                     ;
14559
14560
14561  064604  000000                  FFDATO: 0
14562  064606  000000                          0
14563  064610  000000                          0
14564  064612  000000                          0
14565
14566  064614  016000                  FFP0:   16000
14567  064616  000000                          0
14568  064620  000000                          0
14569  064622  000001                          1
14570  064624  116000                  FFP1:   116000
14571  064626  000000                          0
14572  064630  000000                          0
14573  064632  000000                          0
14574  064634  000500                  FFP2:   500
14575  064636  000000                          0
14576  064640  000000                          0
14577  064642  000000                          0
14578  064644  100400                  FFP3:   100400
14579  064646  000000                          0
14580  064650  000000                          0
14581  064652  000000                          0
14582  064654  000200                  FFP4:   200                             ;FFP4=FFP0+FFP1
14583  064656  000000                          0                               ;    =FFP3+FFP4
14584  064660  000000                          0
14585  064662  000000                          0
14586
14587  064664                          FFDONE:
14588  064664  004767  033604                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
14589                                                                  ;SEE IF THE USER HAS EXPRESSED
14590                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
14591                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
14592                                                                  ;THE USER TYPED CONTROL G?).
14593
14594
14595
14596                                  ;*****************************************************************
14597                                  ;*****************************************************************
14598                                  ;FLOATING POINT SECOND PART
14599                                  ;*****************************************************************
14600                                  ;*****************************************************************
14601
14602
14603                                  ;*************************************************************************************
14604                                  ;TEST 456       ROUND\TRUNK TEST
14605                                  ;*************************************************************************************
```

```
14606  064670                          TS456:
14607
14608                                          ;ROUND AND NORMALIZE TEST
14609
14610  064670  012704  003200                  MOV     #3200,R4                ;SET FIU, FIV, AND FD
14611  064674  170104                          LDFPS   R4
14612  064676  012700  065300                  MOV     #HHP0,R0                ;SET AC0 OPERAND
14613  064702  172410                          LDD     (R0),AC0
14614  064704  012700  065310                  MOV     #HHP1,R0                ;FSPC
14615  064710  172010                  HH2:    ADDD    (R0),AC0                ;TEST INSTRUCTION
14616  064712  170205                          STFPS   R5                      ;GET FPS
14617  064714  012700  065270                  MOV     #HHDAT0,R0              ;GET THE RESULT
14618  064720  174010                          STD     AC0,(R0)
14619  064722  012701  065320                  MOV     #HHP2,R1                ;IS IT CORRECT
14620  064726  012702  000004                  MOV     #4,R2
14621  064732  022021                  HH3:    CMP     (R0)+,(R1)+
14622  064734  001401                          BEQ     HH6
14623  064736  104000                          EMT                     ;
14624  064740  077204                  HH6:    SOB     R2,HH3
14625  064742  020405                          CMP     R4,R5           ;FPS CORRECT?
14626  064744  001401                          BEQ     HH7
14627  064746  104000                          EMT                     ;
14628
14629                                  ;THIS IS A TEST OF THE ABILITY
14630                                  ;OF NORMALIZE TO PRODUCE A ZERO EXP. AND
14631                                  ;OF THE R\T ALGORITHM TO PROPERLY SET THE FPS
14632
14633  064750  012704  043200          HH7:    MOV     #043200,R4              ;SET FIU,FIV,AND FD
14634                                                                          ;FID
14635  064754  170104                          LDFPS   R4
14636  064756  012700  065350                  MOV     #HHP5,R0                ;SET AC0 OPERAND
14637  064762  172410                          LDD     (R0),AC0
14638  064764  012700  065360                  MOV     #HHP6,R0                ;FSPC
14639  064770  172010                  HH8:    ADDD    (R0),AC0                ;TEST INSTRUCTION
14640  064772  170205                          STFPS   R5                      ;GET FPS
14641  064774  012700  065270                  MOV     #HHDAT0,R0              ;GET THE RESULT
14642  065000  174010                          STD     AC0,(R0)
14643  065002  012701  065340                  MOV     #HHP4,R1                ;IS IT CORRECT
14644  065006  012702  000004                  MOV     #4,R2
14645  065012  022021                  HH9:    CMP     (R0)+,(R1)+
14646  065014  001401                          BEQ     HH10
14647  065016  104000                          EMT                     ;
14648  065020  077204                  HH10:   SOB     R2,HH9
14649  065022  052704  100004                  BIS     #100004,R4
14650  065026  020405                          CMP     R4,R5
14651  065030  001401                          BEQ     HH11
14652  065032  104000                          EMT                     ;
14653
14654                                  ;THIS IS A TEST OF THE R\T ALGORITHM'S
14655                                  ;ABILITY TO SET BOTH N AND Z ON A - 0 RESULT
14656  065034  012704  043200          HH11:   MOV     #043200,R4              ;SET FIV, FIV, AND FD
14657
14658  065040  170104                          LDFPS   R4
14659  065042  012700  065400                  MOV     #HHP8,R0                ;SET AC0 OPERAND
14660  065046  172410                          LDD     (R0),AC0
14661  065050  012700  065410                  MOV     #HHP9,R0                ;FSPC
```

```
14662  065054  172010                HH12:   ADDD    (R0),AC0                ;TEST INSTRUCTION
14663  065056  170205                        STFPS   R5                      ;GET FPS
14664  065060  012700  065270              MOV     #HHDATO,R0              ;GET THE RESULT
14665  065064  174010                        STD     AC0,(R0)
14666  065066  012701  065370              MOV     #HHP7,R1                ;IS IT CORRECT
14667  065072  012702  000004              MOV     #4,R2
14668  065076  022021                HH13:   CMP     (R0)+,(R1)+
14669  065100  001401                        BEQ     HH16
14670  065102  104000                        EMT                     ;
14671  065104  077204                HH16:   SOB     R2,HH13
14672  065106  052704  100014              BIS     #100014,R4              ;FPS CORRECT?
14673  065112  020405                        CMP     R4,R5
14674  065114  001401                        BEQ     HH17
14675  065116  104000                        EMT                     ;
14676                                 ;TEST THAT CC ARE CLEARED BY R\T
14677  065120  012704  000200        HH17:   MOV     #00200,R4               ;SET FIV, FIV, AND FD
14678  065124  170104                        LDFPS   R4
14679  065126  012700  065400              MOV     #HHP8,R0                ;SET AC0 OPERAND
14680  065132  172410                        LDD     (R0),AC0
14681  065134  012700  065400              MOV     #HHP8,R0                ;FSPC
14682  065140  172010                HH18:   ADDD    (R0),AC0                ;TEST INSTRUCTION
14683  065142  170205                        STFPS   R5                      ;GET FPS
14684  065144  012700  065270              MOV     #HHDATO,R0              ;GET THE RESULT
14685  065150  174010                        STD     AC0,(R0)
14686  065152  012701  065420              MOV     #HHP10,R1               ;IS IT CORRECT
14687  065156  012702  000004              MOV     #4,R2
14688  065162  022021                HH19:   CMP     (R0)+,(R1)+
14689  065164  001401                        BEQ     HH20
14690  065166  104000                        EMT                     ;
14691  065170  077204                HH20:   SOB     R2,HH19
14692  065172  052704  000000              BIS     #00000,R4               ;FPS CORRECT?
14693  065176  020405                        CMP     R4,R5
14694  065200  001401                        BEQ     HH21
14695  065202  104000                        EMT                     ;
14696                                 ;TEST THAT N IS SET BY R\T
14697  065204  012704  003200        HH21:   MOV     #3200,R4                ;SET FIV, FIV, AND FD
14698  065210  170104                        LDFPS   R4
14699  065212  012700  065350              MOV     #HHP5,R0                ;SET AC0 OPERAND
14700  065216  172410                        LDD     (R0),AC0
14701  065220  012700  065350              MOV     #HHP5,R0                ;FSPC
14702  065224  172010                HH22:   ADDD    (R0),AC0                ;TEST INSTRUCTION
14703  065226  170205                        STFPS   R5                      ;GET FPS
14704  065230  012700  065270              MOV     #HHDATO,R0              ;GET THE RESULT
14705  065234  174010                        STD     AC0,(R0)
14706  065236  012701  065430              MOV     #HHP11,R1               ;IS IT CORRECT
14707  065242  012702  000004              MOV     #4,R2
14708  065246  022021                HH23:   CMP     (R0)+,(R1)+
14709  065250  001401                        BEQ     HH24
14710  065252  104000                        EMT                     ;
14711  065254  077204                HH24:   SOB     R2,HH23
14712  065256  052704  000010              BIS     #10,R4
14713  065262  020405                        CMP     R4,R5                   ;FPS CORRECT?
14714  065264  001465                        BEQ     HHDONE
14715  065266  104000                        EMT                     ;
14716  065270  000000                HHDATO: 0
14717  065272  000000                        0
```

```
14718  065274  000000                          0
14719  065276  000000                          0
14720  065300  000452          HHP0:   452
14721  065302  125252                  125252
14722  065304  125252                  125252
14723  065306  125253                  125253
14724  065310  000252          HHP1:   252
14725  065312  125252                  125252
14726  065314  125252                  125252
14727  065316  125252                  125252
14728  065320  000600          HHP2:   600                     ;HHP0 + HHP1 WITH
14729  065322  000000                  0                       ;PROPER NORMALIZATION
14730  065324  000000                  0
14731  065326  000000                  0
14732  065330  000400          HHP3:   400                     ;HHP0 + HHP1 WITH
14733  065332  000000                  0                       ;BAD NORMALIZATION
14734  065334  000000                  0
14735  065336  000000                  0
14736  065340  000000          HHP4:   0
14737  065342  000000                  0
14738  065344  000000                  0
14739  065346  000000                  0
14740  065350  100200          HHP5:   100200
14741  065352  000000                  0
14742  065354  000000                  0
14743  065356  000000                  0
14744  065360  000300          HHP6:   300
14745  065362  000000                  0
14746  065364  000000                  0
14747  065366  000000                  0
14748  065370  100000          HHP7:   100000                  ;HHP7 = HHP8 + HHP9
14749  065372  000000                  0                       ;      = HHP5 + HHP6
14750  065374  000000                  0
14751  065376  000000                  0
14752  065400  000200          HHP8:   200
14753  065402  000000                  0
14754  065404  000000                  0
14755  065406  000000                  0
14756  065410  100300          HHP9:   100300
14757  065412  000000                  0
14758  065414  000000                  0
14759  065416  000000                  0
14760  065420  000400          HHP10:  400                     ;HHP10 = HHP8 + HHP8
14761  065422  000000                  0
14762  065424  000000                  0
14763  065426  000000                  0
14764  065430  100400          HHP11:  100400                  ;HHP11 = HHP5 + HHP5
14765  065432  000000                  0
14766  065434  000000                  0
14767  065436  000000                  0
14768  065440                  HHDONE:
14769  065440  004767  033030          JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
14770                                                          ;SEE IF THE USER HAS EXPRESSED
14771                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
14772                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
14773                                                          ;THE USER TYPED CONTROL G?).
```

```
14774
14775
14776                                   ;*****************************************************************************
14777                                   ;TEST 457       OVER\UNDER TEST
14778                                   ;*****************************************************************************
14779  065444                           TS457:
14780
14781                                   ;TEST OVERFLOW CONDITION WITH TRAP DISABLER FIV=0
14782  065444  012704  000200                  MOV     #200,R4         ;CLEAR FIU, FIV, AND SET FD
14783  065450  170104                          LDFPS   R4
14784  065452  012737  065570  000244          MOV     #GGER0,@#FPVECT
14785  065460  012700  066372                  MOV     #GGP5,R0        ;SET AC0 OPERAND
14786  065464  172410                          LDD     (R0),AC0
14787  065466  012700  066372                  MOV     #GGP5,R0        ;FSRC
14788  065472  172010                  GG2:    ADDD    (R0),AC0        ;TEST INSTRUCTION
14789  065474  170205                          STFPS   R5              ;GET FPS
14790  065476  012700  066322                  MOV     #GGDAT0,R0      ;GET THE RESULT
14791  065502  174010                          STD     AC0,(R0)
14792  065504  012701  066402                  MOV     #GGP6,R1        ;IS IT CORRECT
14793  065510  012702  000004                  MOV     #4,R2
14794  065514  022021                  GG3:    CMP     (R0)+,(R1)+
14795  065516  001401                          BEQ     GG4
14796  065520  104000                          EMT                     ;
14797  065522  077204                  GG4:    SOB     R2,GG3
14798  065524  052704  000006                  BIS     #6,R4           ;FPS CORRECT?
14799  065530  020405                          CMP     R4,R5
14800  065532  001401                          BEQ     GG5
14801  065534  104000                          EMT                     ;
14802                                          ;TEST OVERFLOW WITH TRAPS ENABLED
14803                                          ;FIV = 1
14804  065536  012704  001200          GG5:    MOV     #1200,R4        ;CLEAR FIU, SET FIV, AND FD
14805  065542  170104                          LDFPS   R4
14806  065544  012737  065572  000244          MOV     #GG7,@#FPVECT
14807  065552  012700  066372                  MOV     #GGP5,R0        ;SET AC0 OPERAND
14808  065556  172410                          LDD     (R0),AC0
14809  065560  012700  066372                  MOV     #GGP5,R0        ;FSPC
14810  065564  172010                  GG6:    ADDD    (R0),AC0        ;TEST INSTRUCTION
14811  065566  170000                          CFCC                    ;NO OVERFLOW TRAP OCCURED
14812  065570                           GGER0:
14813  065570  104000                          EMT                     ;
14814  065572  012703  065566          GG7:    MOV     #GG6+2,R3
14815  065576  020316                          CMP     R3,(SP)         ;CHECK STACK DATA
14816  065600  001401                          BEQ     1$
14817  065602  104000                          EMT                     ;
14818  065604  022626                  1$:     CMP     (SP)+,(SP)+
14819  065606  170205                          STFPS   R5
14820  065610  012700  066322                  MOV     #GGDAT0,R0      ;GET THE RESULT
14821  065614  174010                          STD     AC0,(R0)
14822  065616  012701  066402                  MOV     #GGP6,R1        ;IS IT CORRECT
14823  065622  012702  000004                  MOV     #4,R2
14824  065626  022021                  GG8:    CMP     (R0)+,(R1)+
14825  065630  001401                          BEQ     GG9
14826  065632  104000                          EMT                     ;
14827  065634  077204                  GG9:    SOB     R2,GG8
14828  065636  052704  100006                  BIS     #100006,R4      ;EXACT ZERO RESULTED IF OVERFLOW
14829  065642  020405                          CMP     R4,R5           ;FPS CORRECT?, CHECK FER, FZ, FV
```

```
14830  065644  001401                        BEQ     1$
14831  065646  104000                        EMT                             ;
14832  065650  012704  000010          1$:   MOV     #10,R4
14833                                ;CHECK FEC
14834  065654  170305                        STST    R5
14835  065656  020405                        CMP     R4,R5
14836  065660  001401                        BEQ     GG10
14837  065662  104000                        EMT                             ;
14838                                ;CHECK UNDER FLOW CONDITION WITH
14839                                ;TRAPS DISABLED (FIU = 0)
14840  065664  012704  000200          GG10: MOV     #0200,R4          ;SET FIU, FIV, AND FD
14841  065670  170104                        LDFPS   R4
14842  065672  012737  065570  000244        MOV     #GGER0,@#FPVECT
14843  065700  012700  066342                MOV     #GGP2,R0          ;SET AC0 OPERAND
14844  065704  172410                        LDD     (R0),AC0          ;FSRC
14845  065706  012700  066352                MOV     #GGP3,R0
14846  065712  172010                  GG11: ADDD    (R0),AC0          ;TEST INSTRUCTION
14847  065714  170205                        STFPS   R5                ;GET FPS
14848  065716  012700  066322                MOV     #GGDAT0,R0        ;GET THE RESULT
14849  065722  174010                        STD     AC0,(R0)
14850  065724  012701  066402                MOV     #GGP6,R1          ;IS IT CORRECT
14851  065730  012702  000004                MOV     #4,R2
14852  065734  022021                  GG12: CMP     (R0)+,(R1)+
14853  065736  001401                        BEQ     GG13
14854  065740  104000                        EMT                             ;
14855  065742  077204                  GG13: SOB     R2,GG12
14856  065744  052704  000004                BIS     #4,R4             ;FPS CORRECT?
14857  065750  020405                        CMP     R4,R5
14858  065752  001401                        BEQ     GG14
14859  065754  104000                        EMT                             ;
14860                                ;CHECK UNDERFLOW CONDITION WITH
14861                                ;TRAP ENABLED (FIU = 1)
14862  065756  012704  002200          GG14: MOV     #2200,R4          ;SET FIU, FIV, AND FD
14863  065762  170104                        LDFPS   R4
14864  065764  012737  066010  000244        MOV     #GG16,@#FPVECT
14865  065772  012700  066342                MOV     #GGP2,R0          ;SET AC0 OPERAND
14866  065776  172410                        LDD     (R0),AC0          ;FSRC
14867  066000  012700  066352                MOV     #GGP3,R0
14868  066004  172010                  GG15: ADDD    (R0),AC0          ;TEST INSTRUCTION
14869  066006  170000                        CFCC
14870  066010  012703  066006          GG16: MOV     #GG15+2,R3
14871  066014  021603                        CMP     (SP),R3
14872  066016  001401                        BEQ     1$
14873  066020  104000                        EMT                             ;
14874  066022  022626                  1$:   CMP     (SP)+,(SP)+
14875  066024  170205                        STFPS   R5                ;GET FPS
14876  066026  012700  066322                MOV     #GGDAT0,R0        ;GET THE RESULT
14877  066032  174010                        STD     AC0,(R0)
14878  066034  012701  066412                MOV     #GGP7,R1          ;IS IT CORRECT
14879  066040  012702  000004                MOV     #4,R2
14880  066044  022021                  GG17: CMP     (R0)+,(R1)+
14881  066046  001401                        BEQ     GG18
14882  066050  104000                        EMT                             ;
14883  066052  077204                  GG18: SOB     R2,GG17
14884  066054  052704  100000                BIS     #100000,R4
14885  066060  020405                        CMP     R4,R5             ;FPS CORRECT?
```

```
14886  066062  001401                        BEQ     1$
14887  066064  104000                        EMT                     ;
14888  066066  012704  000012          1$:   MOV     #12,R4
14889                                ;CHECK FEC
14890  066072  170305                        STST    R5
14891  066074  020405                        CMP     R4,R5
14892  066076  001401                        BEQ     GG19
14893  066100  104000                        EMT                     ;
14894                                ;CHECK UNDERFLOW CONDITION WITH TRAPS
14895                                ;DISABLED (FIU = 0)
14896  066102  012704  000200          GG19: MOV     #0200,R4          ;SET FIU, FIV, AND FD
14897  066106  170104                        LDFPS   R4
14898  066110  012737  066226  000244        MOV     #GGER14,@#FPVECT
14899  066116  012700  066342                MOV     #GGP2,R0          ;SET AC0 OPERAND
14900  066122  172410                        LDD     (R0),AC0
14901  066124  012700  066422                MOV     #GGP8,R0          ;FSPC
14902  066130  172010                  GG20: ADDD    (R0),AC0          ;TEST INSTRUCTION
14903  066132  170205                        STFPS   R5                ;GET FPS
14904  066134  012700  066322                MOV     #GGDATO,R0        ;GET THE RESULT
14905  066140  174010                        STD     AC0,(R0)
14906  066142  012701  066402                MOV     #GGP6,R1          ;IS IT CORRECT
14907  066146  012702  000004                MOV     #4,R2
14908  066152  022021                  GG21: CMP     (R0)+,(R1)+
14909  066154  001401                        BEQ     GG22
14910  066156  104000                        EMT                     ;
14911  066160  077204                  GG22: SOB     R2,GG21
14912  066162  052704  000004                BIS     #4,R4             ;FPS CORRECT?
14913  066166  020405                        CMP     R4,R5
14914  066170  001401                        BEQ     GG23
14915  066172  104000                        EMT                     ;
14916                                        ;CHECK UNDERFLOW CONDITION WITH TRAP
14917                                        ;ENABLED (FIU = 1)
14918  066174  012704  002200          GG23: MOV     #2200,R4          ;SET FIU, FIV, AND FD
14919  066200  170104                        LDFPS   R4
14920  066202  012737  066230  000244        MOV     #GG25,@#FPVECT
14921  066210  012700  066342                MOV     #GGP2,R0          ;SET AC0 OPERAND
14922  066214  172410                        LDD     (R0),AC0
14923  066216  012700  066422                MOV     #GGP8,R0          ;FSRC
14924  066222  172010                  GG24: ADDD    (R0),AC0          ;TEST INSTRUCTION
14925  066224  170000                        CFCC
14926  066226                          GGER14:
14927  066226  104000                        EMT                     ;
14928  066230  012703  066224          GG25: MOV     #GG24+2,R3
14929  066234  020316                        CMP     R3,(SP)
14930  066236  001401                        BEQ     1$
14931  066240  104000                        EMT                     ;
14932  066242  022626                  1$:   CMP     (SP)+,(SP)+
14933  066244  170205                        STFPS   R5                ;GET FPS
14934  066246  012700  066322                MOV     #GGDATO,R0        ;GET THE RESULT
14935  066252  174010                        STD     AC0,(R0)
14936  066254  012701  066432                MOV     #GGP9,R1          ;IS IT CORRECT
14937  066260  012702  000004                MOV     #4,R2
14938  066264  022021                  GG26: CMP     (R0)+,(R1)+
14939  066266  001401                        BEQ     GG27
14940  066270  104000                        EMT                     ;
14941  066272  077204                  GG27: SOB     R2,GG26
```

```
14942  066274  052704  100004          BIS     #100004,R4
14943  066300  020405                  CMP     R4,R5           ;FPS CORRECT?
14944  066302  001401                  BEQ     1$
14945  066304  104000                  EMT                     ;
14946  066306  012704  000012  1$:     MOV     #12,R4
14947                                  ;CHECK FEC
14948  066312  170305                  STST    R5
14949  066314  020405                  CMP     R4,R5
14950  066316  001451                  BEQ     GGDONE
14951  066320  104000                  EMT                     ;
14952  066322  000000          GGDATO: 0
14953  066324  000000                  0
14954  066326  000000                  0
14955  066330  000000                  0
14956
14957  066332  000300          GGP1:   300
14958  066334  000000                  0
14959  066336  000000                  0
14960  066340  000000                  0
14961  066342  100200          GGP2:   100200
14962  066344  000000                  0
14963  066346  000000                  0
14964  066350  000000                  0
14965  066352  000200          GGP3:   200
14966  066354  000000                  0
14967  066356  000000                  0
14968  066360  000001                  1
14969  066362  010200          GGP4:   10200
14970  066364  000000                  0
14971  066366  000000                  0
14972  066370  000000                  0
14973  066372  077600          GGP5:   77600                   ;OVER FLOW = GGP5 + GGP5
14974  066374  000000                  0
14975  066376  000000                  0
14976  066400  000000                  0
14977  066402  000000          GGP6:   0                       ;OVERFLOW RESULT
14978  066404  000000                  0                       ;UNDERFLOW RESULT
14979  066406  000000                  0                       ;GGP6 = GGP4 + GGP5
14980  066410  000000                  0                       ;      = GGP3 + GGP2 (FIU = 0)
14981                                                          ;      = GGP3 + GGP1
14982  066412  062400          GGP7:   62400                   ;GGP7 = GGP3 + GGP2 (FIU = 1)
14983  066414  000000                  0
14984  066416  000000                  0
14985  066420  000000                  0
14986  066422  000340          GGP8:   340
14987  066424  000000                  0
14988  066426  000000                  0
14989  066430  000000                  0
14990  066432  000100          GGP9:   100
14991  066434  000000                  0
14992  066436  000000                  0
14993  066440  000000                  0
14994  066442          GGDONE:
14995  066442  004767  032026          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
14996                                                          ;SEE IF THE USER HAS EXPRESSED
14997                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
```

```
14998                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
14999                                                   ;THE USER TYPED CONTROL G?).
15000
15001
15002                                   ;*****************************************************************************
15003                                   ;TEST 460       LDCFD AND LDCDF TEST
15004                                   ;*****************************************************************************
15005  066446                           TS460:
15006                                   ;TEST FOR CORRECT AUTO INCREMENT CONSTANT.
15007  066446  012704  000200                   MOV     #200,R4         ;SET LONG INTEGER MODE
15008  066452  170104                           LDFPS   R4
15009  066454  012700  067204                   MOV     #HXP1,R0
15010  066460  172410                           LDD     (R0),AC0
15011  066462  012700  067214                   MOV     #HXP2,R0
15012  066466  177420                   HX2:    LDCFD   (R0)+,AC0
15013  066470  020027  067220                   CMP     R0,#HXP2+4      ;IS R0 CORRECT
15014  066474  001401                           BEQ     HX3
15015  066476  104000                           EMT                     ;
15016  066500                           HX3:
15017  066500  170205                           STFPS   R5              ;GET FPS
15018  066502  012700  067174                   MOV     #HXDAT0,R0
15019  066506  174010                           STD     AC0,(R0)        ;GET AC0
15020  066510  012701  067264                   MOV     #HXP7,R1        ;SEE IF RESULT IS
15021  066514  012702  000004                   MOV     #4,R2           ;CORRECT
15022  066520  022120                   HX4:    CMP     (R1)+,(R0)+
15023  066522  001401                           BEQ     HX7
15024  066524  104000                           EMT                     ;
15025  066526  077204                   HX7:    SOB     R2,HX4
15026  066530  012704  000200                   MOV     #200,R4         ;FPS CORRECT?
15027  066534  020405                           CMP     R4,R5
15028  066536  001401                           BEQ     HX8
15029  066540  104000                           EMT                     ;
15030                                   ;NOW    TEST    LDCDF
15031  066542  012704  000200           HX8:    MOV #200,R4
15032  066546  170104                           LDFPS R4
15033
15034  066550  012700  067204                   MOV     #HXP1,R0
15035  066554  172410                           LDD     (R0),AC0
15036
15037  066556  012700  067214                   MOV     #HXP2,R0
15038  066562  170001                           SETF
15039  066564  177420                   HX9:    LDCDF   (R0)+,AC0       ;TEST INSTRUCTION
15040  066566  020027  067224                   CMP     R0,#HXP2+10     ;WAS A GOOD
15041  066572  001401                           BEQ     HX10
15042  066574  104000                           EMT                     ;
15043
15044  066576                           HX10:
15045  066576  170205                           STFPS   R5
15046  066600  012700  067174                   MOV     #HXDAT0,R0
15047  066604  170011                           SETD
15048  066606  174010                           STD     AC0,(R0)        ;GET RESULT
15049  066610  012701  067274                   MOV     #HXP8,R1
15050  066614  012702  000004                   MOV     #4,R2
15051  066620  022120                   HX11:   CMP     (R1)+,(R0)+     ;IS IT CORRECT?
15052  066622  001401                           BEQ     HX14
15053  066624  104000                           EMT                     ;
```

```
15054  066626  077204                  HX14:   SOB     R2,HX11
15055
15056  066630  012704  000000                  MOV     #0,R4           ;FPS CORRECT?
15057  066634  020405                          CMP     R4,R5
15058  066636  001401                          BEQ     HX15
15059  066640  104000                          EMT                     ;
15060                                  ;TEST GR7 IMMEDIATE MODE CONSTANT
15061  066642  012704  000200          HX15:   MOV     #200,R4
15062  066646  170104                          LDFPS   R4              ;SET FD
15063  066650  012737  066700  000004          MOV     #HXER9,@#ERRVECT
15064  066656  005001                          CLR     R1
15065  066660  177427  043243          HX16:   LDCFD   #5201,AC0
15066  066664  005201                  HX165:  INC     R1
15067  066666  005201                          INC     R1
15068  066670  005201                          INC     R1
15069  066672  020127  000003                  CMP     R1,#3           ;SEE IF PC WAS
15070  066676  001401                          BEQ     HX17
15071  066700                          HXER9:
15072  066700  104000                          EMT                     ;
15073  066702  012704  000200          HX17:   MOV     #200,R4
15074  066706  170104                          LDFPS   R4
15075  066710  012700  067254                  MOV     #HXP6,R0
15076  066714  172410                          LDD     (R0),AC0
15077  066716  012700  067214                  MOV     #HXP2,R0
15078  066722  177410                  HX18:   LDCFD   (R0),AC0
15079
15080  066724  012700  067174                  MOV     #HXDAT0,R0
15081  066730  174010                          STD     AC0,(R0)        ;GET RESULT.
15082  066732  012701  067264                  MOV     #HXP7,R1
15083  066736  012702  000004                  MOV     #4,R2
15084  066742  022021                  HX19:   CMP     (R0)+,(R1)+     ;IS RESULT CORRECT?
15085  066744  001401                          BEQ     HX20
15086  066746  104000                          EMT                     ;
15087  066750  077204                  HX20:   SOB     R2,HX19
15088
15089                                  ;TEST LDCFD WITH NEGATIVE OPERAND
15090  066752  012704  000200                  MOV     #200,R4
15091  066756  170104                          LDFPS   R4
15092  066760  012700  067254                  MOV     #HXP6,R0
15093  066764  172410                          LDD     (R0),AC0
15094  066766  012700  067234                  MOV     #HXP4,R0
15095  066772  177410                  HX22:   LDCFD   (R0),AC0
15096
15097  066774  012700  067174                  MOV     #HXDAT0,R0
15098  067000  174010                          STD     AC0,(R0)        ;GET RESULT
15099
15100  067002  012701  067244                  MOV     #HXP5,R1
15101  067006  012702  000004                  MOV     #4,R2
15102  067012  022120                  HX23:   CMP     (R1)+,(R0)+
15103  067014  001401                          BEQ     HX26
15104  067016  104000                          EMT                     ;
15105  067020  077204                  HX26:   SOB     R2,HX23
15106
15107                                  ;TEST   LDCFD   0
15108
15109  067022  012704  000200                  MOV     #200,R4
```

```
15110  067026  170104                    LDFPS   R4
15111
15112  067030  012700  067204            MOV     #HXP1,R0
15113  067034  172410                    LDD     (R0),AC0
15114  067036  172010                    ADDD    (R0),AC0
15115
15116  067040  012700  067204            MOV     #HXP1,R0
15117  067044  177410            HX28:   LDCFD   (R0),AC0
15118
15119  067046  170205                    STFPS   R5
15120
15121  067050  012700  067174            MOV     #HXDATO,R0
15122  067054  174010                    STD     AC0,(R0)        ;GET RESULT
15123
15124  067056  012701  067204            MOV     #HXP1,R1
15125  067062  012702  000004            MOV     #4,R2
15126  067066  022120            HX29:   CMP     (R1)+,(R0)+     ;IS IT 0?
15127  067070  001401                    BEQ     HX30
15128  067072  104000                    EMT                     ;
15129  067074  077204            HX30:   SOB     R2,HX29
15130
15131  067076  012704  000204            MOV     #204,R4         ;FPS CORRECT
15132  067102  020405                    CMP     R4,R5
15133  067104  001401                    BEQ     HX31
15134  067106  104000                    EMT                     ;
15135                             ;TEST   LDCFD   0
15136  067110  012704  000200    HX31:   MOV     #200,R4
15137  067114  170104                    LDFPS   R4
15138  067116  012700  067254            MOV     #HXP6,R0
15139  067122  172410                    LDD     (R0),AC0
15140  067124  012700  067204            MOV     #HXP1,R0
15141  067130  177410            HX32:   LDCFD   (R0),AC0
15142  067132  170205                    STFPS   R5
15143  067134  012700  067174            MOV     #HXDATO,R0
15144  067140  174010                    STD     AC0,(R0)        ;GET RESULT
15145  067142  012701  067204            MOV     #HXP1,R1
15146  067146  012702  000004            MOV     #4,R2
15147  067152  022120            HX33:   CMP     (R1)+,(R0)+     ;IS IT ZERO?
15148  067154  001401                    BEQ     HX34
15149  067156  104000                    EMT                     ;
15150  067160  077204            HX34:   SOB     R2,HX33
15151
15152  067162  012704  000204            MOV     #204,R4         ;FPS CORRECT?
15153  067166  020405                    CMP     R4,R5
15154  067170  001445                    BEQ     HXDONE
15155  067172  104000                    EMT                     ;
15156
15157  067174  000000            HXDATO: 0
15158  067176  000000                    0
15159  067200  000000                    0
15160  067202  000000                    0
15161
15162  067204  000000            HXP1:   0
15163  067206  000000                    0
15164  067210  000000                    0
15165  067212  000000                    0
```

```
15166
15167  067214  000577                  HXP2:   577
15168  067216  177776                          177776
15169  067220  177777                          177777
15170  067222  177776                          177776
15171  067224  005201                  HXP3:   5201
15172  067226  000000                          0
15173  067230  000000                          0
15174  067232  000000                          0
15175  067234  100577                  HXP4:   100577
15176  067236  177776                          177776
15177  067240  177777                          177777
15178  067242  177776                          177776
15179  067244  100577                  HXP5:   100577
15180  067246  177776                          177776
15181  067250  000000                          0
15182  067252  000000                          0
15183  067254  000252                  HXP6:   252
15184  067256  125252                          125252
15185  067260  125252                          125252
15186  067262  125252                          125252
15187
15188  067264  000577                  HXP7:   577
15189  067266  177776                          177776
15190  067270  000000                          0
15191  067272  000000                          0
15192  067274  000577                  HXP8:   577
15193  067276  177777                          177777
15194  067300  000000                          0
15195  067302  000000                          0
15196
15197  067304                          HXDONE:
15198  067304  004767  031164                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
15199                                                                  ;SEE IF THE USER HAS EXPRESSED
15200                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
15201                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
15202                                                                  ;THE USER TYPED CONTROL G?).
15203
15204
15205
15206
15207                                   ;*************************************************************************
15208                                   ;TEST 461       CMPD TEST
15209                                   ;*************************************************************************
15210  067310                          TS461:
15211
15212                                   ;TEST THE CMPD INSTRUCTION WITH (FSRC=AC=0)
15213  067310  004737  070004          AAA1:   JSR     PC,@#CMPSUB
15214  067314  000000  000000  000000  1$:     .WORD   0,0,0,0                 ;AC0
15215  067322  000000
15216  067324  000000  000000  000000  2$:     .WORD   0,0,0,0                 ;FSRC
15217  067332  000000
15218  067334  000200                  3$:     200                             ;FPS BEFORE EXECUTION
15219  067336  000204                          204                             ;FPS AFTER EXECUTION
15220
15221
```

```
15222                                   ;TEST CMPD WITH (AC=0) AND FSRC POSITIVE.
15223  067340  004737  070004           AAA2:   JSR     PC,@#CMPSUB
15224  067344  000000  000000  000000   1$:     .WORD   0,0,0,0                 ;AC
15225  067352  000000
15226  067354  025252                   2$:     25252                           ;FSRC
15227  067356  052525                           52525
15228  067360  125252                           125252
15229  067362  052525                           52525
15230  067364  000200                   3$:     200                             ;FPS BEFORE EXECUTION
15231  067366  000200                           200                             ;FPS AFTER EXECUTION
15232
15233                                   ;TEST CMPD WITH (AC=0) AND FSRC NEGATIVE
15234  067370  004737  070004           AAA3:   JSR     PC,@#CMPSUB
15235  067374  000000  000000  000000   1$:     .WORD   0,0,0,0                 ;AC
15236  067402  000000
15237  067404  125252                   2$:     125252                          ;FSRC
15238  067406  125252                           125252
15239  067410  052525                           52525
15240  067412  125252                           125252
15241  067414  000200                   3$:     200                             ;FPS BEFORE EXECUTION
15242  067416  000210                           210                             ;FPS AFTER EXECUTION
15243
15244                                   ;TEST CMPD WITH (FSRC=0) AND AC POSITIVE
15245  067420  004737  070004           AAA4:   JSR     PC,@#CMPSUB
15246  067424  025252                   1$:     25252                           ;AC
15247  067426  052525                           52525
15248  067430  125252                           125252
15249  067432  052525                           52525
15250  067434  000000  000000  000000   2$:     .WORD   0,0,0,0                 ;FSRC
15251  067442  000000
15252  067444  000200                   3$:     200                             ;FPS BEFORE EXECUTION
15253  067446  000210                           210                             ;FPS AFTER EXECUTION
15254
15255
15256                                   ;TEST CMPD WITH (FSRC=0) AND AC NEGATIVE
15257  067450  004737  070004           AAA5:   JSR     PC,@#CMPSUB
15258  067454  125252                   1$:     125252                          ;AC
15259  067456  125252                           125252
15260  067460  052525                           52525
15261  067462  125252                           125252
15262  067464  000000  000000  000000   2$:      WORD   0,0,0,0                 ;FSRC
15263  067472  000000
15264  067474  000200                   3$:     200                             ;FPS BEFORE EXECUTION
15265  067476  000200                           200                             ;FPS AFTER EXECUTION
15266
15267                                   ;TEST CMPD WITH AC POSITIVE AND FSRC NEGATIVE
15268  067500  004737  070004           AAA6:   JSR     PC,@#CMPSUB
15269  067504  052525                   1$:     52525                           ;AC
15270  067506  125252                           125252
15271  067510  052525                           52525
15272  067512  125252                           125252
15273  067514  125252                   2$:     125252                          ;;FSRC
15274  067516  052525                           52525
15275  067520  125252                           125252
15276  067522  052525                           52525
15277  067524  000200                   3$:     200                             ;FPS BEFORE EXECUTION
```

```
15278  067526  000210                  210                             ;FPS AFTER EXECUTION
15279
15280
15281                                  ;TEST CMPD WITH AC NEGATIVE AND FSRC POSITIVE
15282  067530  004737  070004          AAA7:   JSR     PC,@#CMPSUB
15283  067534  125252                  1$:     125252                  ;AC
15284  067536  052525                          52525
15285  067540  125252                          125252
15286  067542  052525                          52525
15287  067544  052525                  2$:     52525                   ;FSRC
15288  067546  125252                          125252
15289  067550  052525                          52525
15290  067552  125252                          125252
15291  067554  000200                  3$:     200                     ;FPS BEFORE EXECUTION
15292  067556  000200                          200                     ;FPS AFTER EXECUTION
15293
15294                                  ;TEST CMPD WITH AC POSITIVE AND FSRC POSITIVE
15295                                  ;AND EAC LESS THAN EFSRC.
15296  067560  004737  070004          AAA8:   JSR     PC,@#CMPSUB
15297  067564  012345                  1$:     12345                   ;AC
15298  067566  067654                          67654
15299  067570  032101                          32101
15300  067572  023456                          23456
15301  067574  023456                  2$:     23456                   ;FSRC
15302  067576  076543                          76543
15303  067600  021012                          21012
15304  067602  034567                          34567
15305  067604  000200                  3$:     200                     ;FPS BEFORE EXECUTION
15306  067606  000200                          200                     ;FPS AFTER EXECUTION
15307
15308
15309                                  ;TEST CMPD WITH AC POSITIVE, FSRC POSITIVE AND EAC GREATER THAN EFSRC
15310  067610  004737  070004          AAA9:   JSR     PC,@#CMPSUB
15311  067614  045676                  1$:     45676                   ;AC
15312  067616  054321                          54321
15313  067620  012345                          12345
15314  067622  067654                          67654
15315  067624  034567                  2$:     34567                   ;FSRC
15316  067626  065432                          65432
15317  067630  101234                          101234
15318  067632  056765                          56765
15319  067634  000200                  3$:     200                     ;FPS BEFORE EXECUTION
15320  067636  000210                          210                     ;FPS AFTER EXECUTION
15321
15322                                  ;TEST CMPD WITH AC POSITIVE, FSRC POSITIVE AND AC ECUAL TO FSRC
15323  067640  004737  070004          AAA10:  JSR     PC,@#CMPSUB
15324  067644  012345                  1$:     12345                   ;AC
15325  067646  067012                          67012
15326  067650  034567                          34567
15327  067652  012345                          012345
15328  067654  012345                  2$:     12345                   ;FSRC
15329  067656  067012                          67012
15330  067660  034567                          34567
15331  067662  012345                          012345
15332  067664  000200                  3$:     200                     ;FPS BEFORE EXECUTION
15333  067666  000204                          204                     ;FPS AFTER EXECUTION
```

```
15334
15335                                   ;TEST CMPD WITH AC POSITIVE, FSRC POSITIVE, EAC EQUAL TO EFSRC,
15336                                   ;AND FSRC GREATER THAN AC.
15337  067670  004737  070004          AAA11:  JSR     PC,@#CMPSUB
15338  067674  012345                  1$:     12345                           ;AC
15339  067676  067012                          67012
15340  067700  034567                          34567
15341  067702  012345                          012345
15342  067704  012345                  2$:     12345                           ;FSRC
15343  067706  070123                          70123
15344  067710  045670                          45670
15345  067712  123456                          123456
15346  067714  000200                  3$:     200                             ;FPS BEFORE EXECUTION
15347  067716  000200                          200                             ;FPS AFTER EXECUTION
15348
15349                                   ;TEST CMPD WITH AC POSITIVE, FSRC POSITIVE, EAC EQUAL TO EFSRC,
15350                                   ;AND AC GREATER THAN FSRC.
15351  067720  004737  070004          AAA12:  JSR     PC,@#CMPSUB
15352  067724  054321                  1$:     54321                           ;AC
15353  067726  076543                          76543
15354  067730  021076                          21076
15355  067732  054321                          54321
15356  067734  054321                  2$:     54321                           ;FSRC
15357  067736  065432                          65432
15358  067740  107654                          107654
15359  067742  032107                          32107
15360  067744  000200                  3$:     200                             ;FPS BEFORE EXECUTION
15361  067746  000210                          210                             ;FPS AFTER EXECUTION
15362
15363                                   ;TEST CMPD WITH AC NEGATIVE, FSRC NEGATIVE, EAC EQUAL TO EFSRC,
15364                                   ;AND AC GREATER THAN FSRC
15365  067750  004737  070004          AAA13:  JSR     PC,@#CMPSUB
15366  067754  112345                  1$:     112345                          ;AC
15367  067756  043210                          43210
15368  067760  076543                          76543
15369  067762  021076                          21076
15370  067764  112345                  2$:     112345                          ;FSRC
15371  067766  054321                          54321
15372  067770  007654                          07654
15373  067772  032107                          32107
15374  067774  000200                  3$:     200                             ;FPS BEFORE EXECUTION
15375  067776  000210                          210                             ;FPS AFTER EXECUTION
15376
15377
15378  070000  000137  070110                  JMP     @#AAADONE               ;FINISHED CMPD TEST.
15379
15380
15381                                   ;THIS SUBROUTINE, CMPSUB, IS CALLED TO SET UP, EXECUTE
15382                                   ;AND CHECK THE RESULTS OF A CMPD INSTRUCTION.
15383                                   ;IT IS CALLED THUS:
15384                                   ;
15385                                   ;               JSR     PC,@#CMPSUB
15386                                   ;       ACARG:  .WORD   X,X,X,X                 ;AC OPERAND
15387                                   ;       FSRCARG:.WORD   X,X,X,X                 ;FSRC OPERAND
15388                                   ;       FPSB:   .WORD   X                       ;FPS BEFORE EXECUTION
15389                                   ;       FPSA:   .WORD   X                       ;FPS AFTER EXECUTION
```

```
15390                                   ;       FPSE:   .WORD   X                       ;ERROR FPS
15391                                   ;       ERR:    ERROR   X                       ;FPS ERROR
15392                                   ;       CONT:                                   ;RETURN ADDRESS
15393                                   ;
15394                                   ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC OPERAND). THEN
15395                                   ;FPSB IS LOADED INTO THE FPS. THE INSTRUCTION, CMPD, IS EXECUTED.
15396                                   ;AFTER THE EXECUTION THE FPS IS CHECKED AGAINST FPSA. IF IT IS A MATCH
15397                                   ;THEN THERE WAS NO ERROR AND CONTROL IS RETURNED TO CONT. IF
15398                                   ;THE FPS IS INCORRECT IT IS COMPARED WITH FPSE IN AN ATTEMPT TO ANALYSE
15399                                   ;THE FAILURE. IF THE FPS IS THE SAME AS FPSE THEN CONTROL IS
15400                                   ;RETURNED TO THE ERROR CALL AT LOCATION ERR. IF THE FPS WAS
15401                                   ;NOT CORRECT BUT DIDN'T MATCH FPSE A GENERAL ERROR IS REPORTED
15402                                   ;AND CONTROL IS PASSED TO CONT.
15403
15404  070004  012601                  CMPSUB: MOV     (SP)+,R1                ;PICK UP A POINTER TO THE
15405                                                                          ;ARGUMENTS.
15406  070006  016100  000020                  MOV     20(R1),R0               ;GET THE FPS BEFORE EXECUTION.
15407  070012  170100                          LDFPS   R0                      ;LOAD IT INTO THE FPS.
15408
15409  070014  010100                          MOV     R1,R0                   ;GET ADDRESS OF AC OPERAND.
15410  070016  172410                          LDD     (R0),AC0                ;LOAD AC0 OPERAND
15411
15412  070020  010100                          MOV     R1,R0                   ;COMPUTE FSRC OPERAND
15413  070022  062700  000010                  ADD     #10,R0                  ;ADDRESS
15414
15415  070026  000240                          NOP                             ;FOR SCOPING.
15416  070030  173410                  1$:     CMPD    (R0),AC0                ;EXECUTE THE TEST INSTRUCTION.
15417
15418  070032  170205                          STFPS   R5                      ;SAVE FPS AFTER INSTRUCTION.
15419
15420  070034  016104  000022                  MOV     22(R1),R4               ;GET EXPECTED FPS.
15421  070040  020405                          CMP     R4,R5                   ;WAS FPS CORRECT?
15422  070042  020405                          CMP     R4,R5                   ;WAS FPS CORRECT?
15423  070044  001401                          BEQ     3$
15424  070046  104000                          EMT                     ;
15425  070050  012700  070100          3$:     MOV     #CMPTMP,R0              ;IF FPS WAS CORRECT MAKE SURE
15426  070054  174010                          STD     AC0,(R0)                ;AC0 WAS NOT AFFECTED BY CMPD.
15427  070056  010102                          MOV     R1,R2
15428  070060  012703  000004                  MOV     #4,R3
15429  070064  022220                  4$:     CMP     (R2)+,(R0)+
15430  070066  001401                          BEQ     5$
15431  070070  104000                          EMT                     ;
15432  070072  077304                  5$:     SOB     R3,4$
15433
15434  070074  000161  000024                  JMP     24(R1)                  ;RETURN
15435
15436  070100  000000  000000  000000  CMPTMP: .WORD   0,0,0,0
15437  070106  000000
15438
15439
15440
15441  070110                          AAADONE:
15442  070110  004767  030360                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
15443                                                                  ;SEE IF THE USER HAS EXPRESSED
15444                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
15445                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
```

```
15446                                                   ;THE USER TYPED CONTROL G?).
15447
15448
15449
15450
15451                           ;*****************************************************************************
15452                           ;TEST 462       DIVD WITH (FSRC=0) AND (BUT FD) TEST
15453                           ;*****************************************************************************
15454  070114                   TS462:
15455
15456  070114  012704  040200  BBB0:   MOV     #40200,R4       ;SET UP FPS
15457                                                           ;WITH INTERRUPTS
15458                                                           ;DISABLED.
15459  070120  170104                  LDFPS   R4
15460  070122  012737  070160  000244  MOV     #BBBER1,@#FPVECT;SET UP FOR ANY FP INTERRUPTS.
15461  070130  012700  070344          MOV     #BBBP1,R0       ;SET UP AC0 = 0
15462  070134  172410                  LDD     (R0),AC0
15463  070136  012701  070344          MOV     #BBBP1,R1       ;FSRC = 0
15464
15465  070142  174411          BBB1:   DIVD    (R1),AC0        ;TEST INSTRUCTION
15466
15467  070144  170205                  STFPS   R5              ;GET FPS
15468  070146  170303                  STST    R3              ;GET FEC
15469
15470  070150  012704  140204          MOV     #140204,R4      ;EXPECTED FPS.
15471  070154  020405                  CMP     R4,R5           ;IS FPS CORRECT.
15472  070156  001401                  BEQ     BBB7
15473  070160                  BBBER1:
15474  070160  104000                  EMT                     ;
15475  070162  012702  000004  BBB7:   MOV     #4,R2           ;EXPECTED FEC.
15476  070166  020203                  CMP     R2,R3           ;IS FEC CORRECT?
15477  070170  001401                  BEQ     BBB2
15478  070172  104000                  EMT                     ;
15479
15480                           ;TEST DIVD WITH (FSRC=0) AND TRAPS DISABLED.
15481  070174  012704  040200  BBB2:   MOV     #40200,R4       ;LOAD FPS WITH TRAPS DISABLED.
15482  070200  170104                  LDFPS   R4
15483
15484  070202  012700  070354          MOV     #BBBP2,R0       ;SET UP AC0 OPERAND (NON ZERO).
15485  070206  172410                  LDD     (R0),AC0
15486  070210  012700  070344          MOV     #BBBP1,R0       ;FSRC=0
15487  070214  174410          BBB3:   DIVD    (R0),AC0
15488
15489  070216  170205                  STFPS   R5              ;GET FPS.
15490  070220  170303                  STST    R3              ;GET FEC.
15491
15492  070222  012704  140200          MOV     #140200,R4              ;EXPECTED FPS.
15493  070226  020405                  CMP     R4,R5           ;IS FPS CORRECT?
15494  070230  001401                  BEQ     1$
15495  070232  104000                  EMT                     ;
15496  070234  012702  000004  1$:     MOV     #4,R2           ;EXPECTED FEC.
15497  070240  020203                  CMP     R2,R3           ;WAS FEC CORRECT?
15498  070242  001401                  BEQ     BBB4
15499  070244  104000                  EMT                     ;
15500
15501                           ;TEST DIVD WITH FSRC=0) AND TRAPS ENABLED.
```

```
15502  070246  012704  000200          BBB4:   MOV     #200,R4         ;SET UP FPS. TRAP ENABLED.
15503  070252  170104                          LDFPS   R4
15504
15505  070254  012700  070354                  MOV     #BBBP2,R0       ;SET UP AC0 OPERAND (NON ZERO).
15506  070260  172410                          LDD     (R0),AC0
15507
15508  070262  012737  070302  000244          MOV     #BBB6,@#FPVECT  ;SET UP FOR THE EXPECTED INTERRUPT.
15509  070270  012700  070344                  MOV     #BBBP1,R0       ;FSRC=0
15510
15511  070274  174410                  BBB5:   DIVD    (R0),AC0        ;TEST INSTRUCTION (SHOULD RESULT IN TRAP).
15512  070276  170000                          CFCC
15513  070300  104000                          EMT                     ;
15514  070302  022716  070276          BBB6:   CMP     #BBB5+2,(SP)    ;TRAP TO HERE WHEN THE DIVISION BY 0
15515                                                                  ;OCCURS. FIRST SEE IF THE ADDRESS OF
15516                                                                  ;THE TRAP IS 2+THE ADDRESS OF THE TEST
15517                                                                  ;DIVD INSTRUCTION.
15518  070306  001401                          BEQ     1$
15519  070310  104000                          EMT                     ;
15520  070312  170205                  1$:     STFPS   R5              ;GET FPS.
15521  070314  170303                          STST    R3              ;GET FEC.
15522  070316  022626                          CMP     (SP)+,(SP)+     ;RESET THE STACK.
15523
15524  070320  012704  100200                  MOV     #100200,R4      ;EXPECTED FPS.
15525  070324  020405                          CMP     R4,R5           ;IS FPS CORRECT?
15526  070326  001401                          BEQ     2$
15527  070330  104000                          EMT                     ;
15528  070332  012702  000004          2$:     MOV     #4,R2           ;EXPECTED FEC.
15529  070336  020203                          CMP     R2,R3           ;IS FEC CORRECT?
15530  070340  001411                          BEQ     BBBDONE
15531  070342  104000                          EMT                     ;
15532
15533  070344  000000  000000  000000  BBBP1:  .WORD   0,0,0,0
15534  070352  000000
15535  070354  012345  054321  023456  BBBP2:  .WORD   12345,54321,23456,76543
15536  070362  076543
15537
15538
15539
15540  070364                          BBBDONE:
15541  070364  004767  030104                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
15542                                                                  ;SEE IF THE USER HAS EXPRESSED
15543                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
15544                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
15545                                                                  ;THE USER TYPED CONTROL G?).
15546
15547
15548
15549                                  ;*****************************************************************************
15550                                  ;TEST 463       DIVF TEST
15551                                  ;*****************************************************************************
15552  070370                          TS463:
15553
15554                                  ;CHECK DIVF WITH (AC=0).
15555  070370  004767  000404          CCC1:   JSR     PC,DIVFSUB
15556  070374  000000  000000          1$:     .WORD   0,0             ;AC
15557  070400  012345  067012          2$:     .WORD   12345,67012     ;FSRC
```

```
15558  070404  000000  000000          3$:     .WORD   0,0             ;RES
15559  070410  000000                  4$:     0                       ;FPS BEFORE EXECUTION
15560  070412  000004                          4                       ;FPS AFTER EXECUTION
15561
15562                                  ;TEST DIVF WITH AC POSITIVE, FSRC POSITIVE AND IN ROUND MODE.
15563  070414  004737  071000          CCC2:   JSR     PC,@#DIVFSUB
15564  070420  065652  125252          1$:     .WORD   65652,125252    ;AC
15565  070424  065600  000000          2$:     .WORD   65600,0         ;FSRC
15566  070430  040252  125252          3$:     .WORD   40252,125252    ;RES
15567  070434  003000                  4$:     3000                    ;FPS BEFORE EXECUTION.
15568  070436  003000                          3000                    ;FPS AFTER EXECUTION.
15569
15570                                  ;TEST DIVF WITH AC POSITIVE, FSRC POSITIVE.
15571  070440  004767  000334          CCC3:   JSR     PC,DIVFSUB
15572  070444  076400  000000          1$:     .WORD   76400,0         ;AC
15573  070450  076400  000000          2$:     .WORD   76400,0         ;FSRC
15574  070454  040200  000000          3$:     .WORD   40200,0         ;RES
15575  070460  001000                  4$:     1000                    ;FPS BEFORE EXECUTION.
15576  070462  001000                          1000                    ;FPS AFTER EXECUTION.
15577                                  ;TEST DIVF WITH BOTH OPERANDS POSITIVE.
15578  070464  004737  071000          CCC4:   JSR     PC,@#DIVFSUB
15579  070470  056777  177777          1$:     .WORD   56777,177777    ;AC
15580  070474  054200  000000          2$:     .WORD   54200,0         ;FSRC
15581  070500  042777  177777          3$:     .WORD   42777,177777    ;RES
15582  070504  000000                  4$:     0                       ;FPS BEFORE EXECUTION.
15583  070506  000000                          0                       ;FPS AFTER EXECUTION.
15584
15585                                  ;TEST THE DIVF INSTRUCTION:
15586  07051u  0u  '37  071000          CCC5:   JSR     PC,@#DIVFSUB
15587  070514  012377  177777          1$:     .WORD   12377,177777    ;AC
15588  070520  012300  000000          2$:     .WORD   12300,0         ;FSRC
15589  070524  040252  125252          3$:     .WORD   40252,125252    ;RES
15590  070530  000000                  4$:     0                       ;FPS BEFORE EXECUTION.
15591  070532  000000                          0                       ;FPS AFTER EXECUTION.
15592
15593                                  ;TEST DIVIDE ALGORITHM. TEST ROUND CONSTANT.
15594  070534  004737  071000          CCC6:   JSR     PC,@#DIVFSUB
15595  070540  064600  000001          1$:     .WORD   64600,1         ;AC
15596  070544  066600  000000          2$:     .WORD   66600,0         ;FSRC
15597  070550  036200  000001          3$:     .WORD   36200,1         ;RES
15598  070554  000000                  4$:     0                       ;FPS BEFORE EXECUTION.
15599  070556  000000                          0                       ;FPS AFTER EXECUTION.
15600
15601                                  ;TEST DIVF.
15602  070560  004737  071000          CCC7:   JSR     PC,@#DIVFSUB
15603  070564  034577  177776          1$:     .WORD   34577,177776    ;AC
15604  070570  023400  000000          2$:     .WORD   23400,0         ;FSRC
15605  070574  051377  177776          3$:     .WORD   51377,177776    ;RES
15606  070600  000017                  4$:     17                      ;FPS BEFORE EXECUTION.
15607  070602  000000                          0                       ;FPS AFTER EXECUTION.
15608
15609
15610                                  ;DIVF TEST.
15611  070604  004737  071000          CCC8:   JSR     PC,@#DIVFSUB
15612  070610  067652  125252          1$:     .WORD   67652,125252    ;AC
15613  070614  056500  000000          2$:     .WORD   56500,0         ;FSRC
```

```
15614  070620  051343  107070          3$:     .WORD   51343,107070    ;RES
15615  070624  000000                  4$:     0                       ;FPS BEFORE EXECUTION.
15616  070626  000000                          0                       ;FPS AFTER EXECUTION.
15617
15618                                  ;DIVF WITH AC NEGATIVE, FSRC NEGATIVE.
15619  070630  004737  071000          CCC9:   JSR     PC,@#DIVFSUB
15620  070634  140400  000000          1$:     .WORD   140400,0        ;AC
15621  070640  140500  000000          2$:     .WORD   140500,0        ;FSRC
15622  070644  040052  125253          3$:     .WORD   040052,125253   ;RES
15623  070650  000000                  4$:     0                       ;FPS BEFORE EXECUTION.
15624  070652  000000                          0                       ;FPS AFTER EXECUTION.
15625
15626                                  ;DIVF WITH AC NEGATIVE AND FSRC POSITIVE.
15627  070654  004737  071000          CCC10:  JSR     PC,@#DIVFSUB
15628  070660  160077  000000          1$:     .WORD   160077,0        ;AC
15629  070664  040277  000000          2$:     .WORD   40277,0         ;FSRC
15630  070670  160000  000000          3$:     .WORD   160000,0        ;RES
15631  070674  000007                  4$:     7                       ;FPS BEFORE EXECUTION.
15632  070676  000010                          10                      ;FPS AFTER EXECUTION.
15633
15634                                  ;DIVF WITH AC POSITIVE AND FSRC NEGATIVE.
15635  070700  004737  071000          CCC11:  JSR     PC,@#DIVFSUB
15636  070704  040400  000000          1$:     .WORD   40400,0         ;AC
15637  070710  140500  000000          2$:     .WORD   140500,0        ;FSRC
15638  070714  140052  125253          3$:     .WORD   140052,125253   ;RES
15639  070720  000017                  4$:     17                      ;FPS BEFORE EXECUTION.
15640  070722  000010                          10                      ;FPS AFTER EXECUTION.
15641
15642
15643                                  ;TEST DIVF BOTH OPERANDS POSITIVE AND TRUNCATE MODE.
15644  070724  004737  071000          CCC12:  JSR     PC,@#DIVFSUB
15645  070730  060100  000001          1$:     .WORD   60100,1         ;AC
15646  070734  040300  000000          2$:     .WORD   40300,0         ;FSRC
15647  070740  060000  000000          3$:     .WORD   60000,0         ;RES
15648  070744  000052                  4$:     52                      ;FPS BEFORE EXECUTION.
15649  070746  000040                          40                      ;FPS AFTER EXECUTION.
15650
15651                                  ;DIVF WITH POSITIVE OPERANDS AND ROUND MODE.
15652  070750  004767  000024          CCC13:  JSR     PC,DIVFSUB
15653  070754  060100  000001          1$:     .WORD   60100,1         ;AC
15654  070760  040300  000000          2$:     .WORD   40300,0         ;FSRC
15655  070764  060000  000001          3$:     .WORD   60000,1         ;RES
15656  070770  000005                  4$:     5                       ;FPS BEFORE EXECUTION.
15657  070772  000000                          0                       ;FPS AFTER EXECUTION.
15658
15659  070774  000137  071116                  JMP     @#CCCDONE       ;GO TO NEXT TEST.
15660
15661                                  ;THIS SUBROUTINE, DIVFSUB, IS CALLED TO SET UP, EXECUTE
15662                                  ;AND CHECK THE RESULT OF A DIVF INSTRUCTION. IT IS CALLED THUS:
15663                                  ;
15664                                  ;               JSR     PC,@#DIVFSUB
15665                                  ;       ACARG:  .WORD   X,X             ;AC OPERAND
15666                                  ;       FSRCARG:.WORD   X,X             ;FSRC OPERAND
15667                                  ;       RES:    .WORD   X,X             ;EXPECTED RESULT
15668                                  ;       FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
15669                                  ;       FPSA:   .WORD   X               ;FPS AFTER EXECUTION
```

```
15670                                   ;       ERRES:  .WORD   X,X                     ;ERROR RESULT
15671                                   ;       ERR:    ERROR   X                       ;RESULT ERROR
15672                                   ;       CONT:                                   ;RETURN ADDRESS
15673                                   ;
15674                                   ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC OPERAND). THEN
15675                                   ;FPSB IS LOADED INTO THE FPS. THE INSTRUCTION, DIVF IS EXECUTED.
15676                                   ;AFTER THE EXECUTION THE RESULT IS CHECKED AGAINST THE
15677                                   ;EXPECTED CORRECT RESULT, RES. IF IT IS CORRECT THEN THE FPS
15678                                   ;IS CHECKED WITH THE EXPECTED CORRECT FPS, FPSA. IF THE FPS WAS
15679                                   ;INCORRECT THEN IT IS REPORTED. IF THE RESULT WAS INCORRECT IT
15680                                   ;IS COMPARED WITH ERRES IN AN ATTEMPT TO ANALYSE THE ERROR. IF
15681                                   ;THE INCORRECT RESULT MATCHED ERRES THEN CONTROL IS PASSED TO
15682                                   ;THE ERROR CALL AT ERR. IF THE INCORRECT RESULT DID NOT MATCH ERRES
15683                                   ;THEN THE FAILURE IS REPORTED IN DIVFSUB AND CONTROL IS PASSED TO
15684                                   ;CONT. IF NO ERRORS ARE DETECTED THEN DIVFSUB RETURNS CONTROL
15685                                   ;TO CONT.
15686
15687  071000  012601                   DIVFSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
15688  071002  012700  000200                   MOV     #200,R0         ;SET FD MODE.
15689  071006  170100                   LDFPS   R0
15690  071010  010100                   MOV     R1,R0           ;LOAD THE AC OPERAND.
15691  071012  172410                   LDD     (R0),AC0
15692  071014  016100  000014                   MOV     14(R1),R0       ;LOAD THE FPS
15693  071020  170100                   LDFPS   R0
15694  071022  010100                   MOV     R1,R0
15695  071024  062700  000004                   ADD     #4,R0           ;ESTABLISH A POINTER TO FSRC.
15696
15697  071030  174410                   1$:     DIVF    (R0),AC0        ;TEST INSTRUCTION.
15698
15699  071032  170204                   STFPS   R4              ;GET THE FPS.
15700  071034  012700  000200                   MOV     #200,R0         ;SET FD MODE
15701  071040  170100                   LDFPS   R0
15702
15703  071042  012700  071106                   MOV     #DIVFT,R0       ;GET THE RESULT OF THE DIVF.
15704  071046  174010                   STD     AC0,(R0)
15705  071050  021061  000010                   CMP     (R0),10(R1)     ;IS THE RESULT CORRECT?
15706  071054  001401                   BEQ     2$
15707  071056  104000                   EMT                     ;
15708  071060  026061  000002  000012 2$:      CMP     2(R0),12(R1)
15709  071066  001401                   BEQ     3$
15710  071070  104000                   EMT                     ;
15711  071072  026104  000016           3$:     CMP     16(R1),R4       ;IS FPS CORRECT?
15712  071076  001401                   BEQ     4$
15713  071100  104000                   EMT                     ;
15714  071102  000161  000020           4$:     JMP     20(R1)          ;IF NO ERRORS OCCURRED RETURN.
15715
15716  071106  000000  000000  000000 DIVFT:  .WORD   0,0,0,0
15717  071114  000000
15718
15719  071116                           CCCDONE:
15720  071116  004767  027352                   JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
15721                                                                   ;SEE IF THE USER HAS EXPRESSED
15722                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
15723                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
15724                                                                   ;THE USER TYPED CONTROL G?).
15725
```

```
15726
15727
15728                                   ;*****************************************************************************
15729                                   ;TEST 464       DIVD TEST
15730                                   ;*****************************************************************************
15731  071122                           TS464:
15732
15733                                   ;DIVD TEST WITH POSITIVE OPERANDS AND IN ROUND MODE.
15734  071122  004737  071466           DDD1:   JSR     PC,@#DIVDSUB
15735  071126  034277  000000  000000  1$:     .WORD   34277,0,0,0     ;AC
15736  071134  000000
15737  071136  040277  000000  000000  2$:     .WORD   40277,0,0,0     ;FSRC
15738  071144  000000
15739  071146  034200  000000  000000  3$:     .WORD   34200,0,0,0     ;RES
15740  071154  000000
15741  071156  000200                   4$:     200                     ;FPS BEFORE EXECUTION.
15742  071160  000200                           200                     ;FPS AFTER EXECUTION.
15743
15744                                   ;DIVD WITH AC NEGATIVE AND FSRC POSITIVE IN TRUNCATE MODE.
15745  071162  004737  071466           DDD2:   JSR     PC,@#DIVDSUB
15746  071166  134277  000000  000000  1$:     .WORD   134277,0,0,0    ;AC
15747  071174  000000
15748  071176  040277  000000  000000  2$:     .WORD   40277,0,0,0     ;FSRC
15749  071204  000000
15750  071206  134200  000000  000000  3$:     .WORD   134200,0,0,0    ;RES
15751  071214  000000
15752  071216  000207                   4$:     207                     ;FPS BEFORE EXECUTION.
15753  071220  000210                           210                     ;FPS AFTER EXECUTION.
15754
15755                                   ;DIVD TEST WITH OPERANDS BOTH NEGATIVE AND IN TRUNCATE MODE.
15756  071222  004767  000240           DDD3:   JSR     PC,DIVDSUB
15757  071226  134300  000000  000000  1$:     .WORD   134300,0,0,1    ;AC
15758  071234  000001
15759  071236  140300  000000  000000  2$:     .WORD   140300,0,0,0    ;FSRC
15760  071244  000000
15761  071246  034200  000000  000000  3$:     .WORD   34200,0,0,0     ;RES
15762  071254  000000
15763  071256  000250                   4$:     250                     ;FPS BEFORE EXECUTION.
15764  071260  000240                           240                     ;FPS AFTER EXECUTION.
15765
15766                                   ;DIVD WITH AC POSITIVE AND FSRC NEGATIVE IN ROUND MODE.
15767  071262  004737  071466           DDD4:   JSR     PC,@#DIVDSUB
15768  071266  034300  000000  000000  1$:     .WORD   34300,0,0,1     ;AC
15769  071274  000001
15770  071276  140300  000000  000000  2$:     .WORD   140300,0,0,0    ;FSRC
15771  071304  000000
15772  071306  134200  000000  000000  3$:     .WORD   134200,0,0,1    ;RES
15773  071314  000001
15774  071316  000207                   4$:     207                     ;FPS BEFORE EXECUTION.
15775  071320  000210                           210                     ;FPS AFTER EXECUTION.
15776
15777                                   ;DIVD TEST.
15778  071322  004737  071466           DDD5:   JSR     PC,@#DIVDSUB
15779  071326  100400  000000  000000  1$:     .WORD   100400,0,0,0    ;AC
15780  071334  000000
15781  071336  000500  000000  000000  2$:     .WORD   500,0,0,0       ;FSRC
```

```
15782  071344  000000
15783  071346  140052  125252          3$:     .WORD   140052,125252   ;RES
15784  071352  125252  125252                  .WORD   125252,125252
15785  071356  007647                  4$:     7647                    ;FPS BEFORE EXECUTION.
15786  071360  007650                          7650                    ;FPS AFTER EXECUTION.
15787
15788
15789                                  ;DIVD TEST WITH AC POSITIVE AND FSRC NEGATIVE IN ROUND MODE.
15790  071362  004737  071466          DDD6:   JSR     PC,@#DIVDSUB
15791  071366  000400  000000  000000  1$:     .WORD   400,0,0,0       ;AC
15792  071374  000000
15793  071376  100500  000000  000000  2$:     .WORD   100500,0,0,0    ;FSRC
15794  071404  000000
15795  071406  140052  125252          3$:     .WORD   140052,125252   ;RES
15796  071412  125252  125253                  .WORD   125252,125253
15797  071416  007707                  4$:     7707                    ;FPS BEFORE EXECUTION.
15798  071420  007710                          7710                    ;FPS AFTER EXECUTION.
15799
15800                                  ;DIVD TEST.
15801  071422  004737  071466          DDD7:   JSR     PC,@#DIVDSUB
15802  071426  170360  170360          1$:     .WORD   170360,170360   ;AC
15803  071432  170360  170360                  .WORD   170360,170360
15804  071436  170360  170360          2$:     .WORD   170360,170360   ;FSRC
15805  071442  170360  170360                  .WORD   170360,170360
15806  071446  040200  000000  000000  3$:     .WORD   40200,0,0,0     ;RES
15807  071454  000000
15808  071456  007717                  4$:     7717                    ;FPS BEFORE EXECUTION.
15809  071460  007700                          7700                    ;FPS AFTER EXECUTION.
15810
15811  071462  000137  071610                  JMP     @#DDDDONE       ;GO TO NEXT TEST.
15812
15813
15814                                  ;THIS SUBROUTINE, DIVDSUB, IS CALLED TO SET UP, EXECUTE
15815                                  ;AND CHECK THE RESULT OF A DIVD INSTRUCTION. IT IS CALLED THUS:
15816                                  ;
15817                                  ;               JSR     PC,@#DIVDSUB
15818                                  ;       ACARG:  .WORD   X,X,X,X         ;AC OPERAND
15819                                  ;       FSRCARG:.WORD   X,X,X,X         ;FSRC OPERAND
15820                                  ;       RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
15821                                  ;       FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
15822                                  ;       FPSA:   .WORD   X               ;FPS AFTER EXECUTION
15823                                  ;       ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
15824                                  ;       ERR:    ERROR   X               ;RESULT ERROR
15825                                  ;       CONT:                           ;RETURN ADDRESS
15826                                  ;
15827                                  ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC OPERAND). THEN
15828                                  ;FPSB IS LOADED INTO THE FPS. THE INSTRUCTION, DIVD IS EXECUTED.
15829                                  ;AFTER THE EXECUTION THE RESULT IS CHECKED AGAINST THE
15830                                  ;EXPECTED CORRECT RESULT, RES. IF IT IS CORRECT THEN THE FPS
15831                                  ;IS CHECKED WITH THE EXPECTED CORRECT FPS, FPSA. IF THE FPS WAS
15832                                  ;INCORRECT THEN IT IS REPORTED. IF THE RESULT WAS INCORRECT IT
15833                                  ;IS COMPARED WITH ERRES IN AN ATTEMPT TO ANALYSE THE ERROR. IF
15834                                  ;THE INCORRECT RESULT MATCHED ERRES THEN CONTROL IS PASSED TO
15835                                  ;THE ERROR CALL AT ERR. IF THE INCORRECT RESULT DID NOT MATCH ERRES
15836                                  ;THEN THE FAILURE IS REPORTED IN DIVDSUB AND CONTROL IS PASSED TO
15837                                  ;CONT. IF NO ERRORS ARE DETECTED THEN DIVDSUB RETURNS CONTROL
```

```
15838                                   ;TO CONT.
15839
15840  071466  012601                   DIVDSUB:    MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
15841  071470  012700  000200                       MOV     #200,R0         ;SET FD MODE.
15842  071474  170100                               LDFPS   R0
15843
15844  071476  010100                               MOV     R1,R0           ;SET UP THE AC0 OPERAND.
15845  071500  172410                               LDD     (R0),AC0
15846  071502  016100  000030                       MOV     30(R1),R0       ;LOAD THE FPS.
15847  071506  170100                               LDFPS   R0
15848
15849  071510  010100                               MOV     R1,R0           ;ESTABLISH A POINTER TO FSRC.
15850  071512  062700  000010                       ADD     #10,R0
15851
15852  071516  174410                   1$:         DIVD    (R0),AC0        ;EXECUTE THE TEST INSTRUCTION.
15853  071520  170204                               STFPS   R4              ;GET THE FPS.
15854  071522  012700  000200                       MOV     #200,R0         ;SET FD MODE.
15855  071526  170100                               LDFPS   R0
15856  071530  012700  071600                       MOV     #DIVDT,R0       ;GET THE RESULT.
15857  071534  174010                               STD     AC0,(R0)
15858  071536  010102                               MOV     R1,R2           ;CHECK THE RESULT.
15859  071540  062702  000020                       ADD     #20,R2
15860  071544  012703  071600                       MOV     #DIVDT,R3
15861  071550  012705  000004                       MOV     #4,R5
15862  071554  022223                   2$:         CMP     (R2)+,(R3)+
15863  071556  001401                               BEQ     3$
15864  071560  104000                               EMT                     ;
15865  071562  077504                   3$:         SOB     R5,2$
15866
15867  071564  026104  000032                       CMP     32(R1),R4       ;IS FPS CORRECT?
15868  071570  001401                               BEQ     4$
15869  071572  104000                               EMT                     ;
15870  071574  000161  000034           4$:         JMP     34(R1)          ;RETURN.
15871  071600  000000  000000  000000   DIVDT:      .WORD   0,0,0,0
15872  071606  000000
15873
15874  071610                           DDDDONE:
15875  071610  004767  026660                       JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
15876                                                                       ;SEE IF THE USER HAS EXPRESSED
15877                                                                       ;THE DESIRE TO CHANGE THE SOFTWARE
15878                                                                       ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
15879                                                                       ;THE USER TYPED CONTROL G?).
15880
15881
15882
15883                                   ;*******************************************************************************
15884                                   ;TEST 465       MULF TEST
15885                                   ;*******************************************************************************
15886  071614                           TS465:
15887
15888                                   ;MULF WITH (FSRC=AC=0)
15889  071614  004737  072224           EEE1:   JSR     PC,@#MULFSUB
15890  071620  000000  000000           1$:     .WORD   0,0             ;AC
15891  071624  000000  000000           2$:     .WORD   0,0             ;FSRC
15892  071630  000000  000000           3$:     .WORD   0,0             ;RES
15893  071634  007517                   4$:     7517                    ;FPS BEFORE EXECUTION.
```

```
15894  071636  007504                          7504                    ;FPS AFTER EXECUTION.
15895
15896                                  ;MULF WITH (FSRC=0).
15897  071640  004737  072224          EEE2:   JSR     PC,@#MULFSUB
15898  071644  071625  034435          1$:     .WORD   71625,34435     ;AC
15899  071650  000000  000000          2$:     .WORD   0,0             ;FSRC
15900  071654  000000  000000          3$:     .WORD   0,0             ;RES
15901  071660  000013                  4$:     13                      ;FPS BEFORE EXECUTION.
15902  071662  000004                          4                       ;FPS AFTER EXECUTION.
15903
15904                                  ;MULF WITH (AC=0)
15905  071664  004737  072224          EEE3:   JSR     PC,@#MULFSUB
15906  071670  000000  000000          1$:     .WORD   0,0             ;AC
15907  071674  071625  153443          2$:     .WORD   071625,153443   ;FSRC
15908  071700  000000  000000          3$:     .WORD   0,0             ;RES
15909  071704  007500                  4$:     7500                    ;FPS BEFORE EXECUTION.
15910  071706  007504                          7504                    ;FPS AFTER EXECUTION.
15911
15912                                  ;MULF WITH AC POSITIVE AND FSRC POSITIVE IN ROUND MODE.
15913  071710  004737  072224          EEE4:   JSR     PC,@#MULFSUB
15914  071714  040200  000000          1$:     .WORD   40200,0         ;AC
15915  071720  040177  177777          2$:     .WORD   40177,-1        ;FSRC
15916  071724  040177  177777          3$:     .WORD   40177,-1        ;RES
15917  071730  000017                  4$:     17                      ;FPS BEFORE EXECUTION.
15918  071732  000000                          0                       ;FPS AFTER EXECUTION.
15919
15920                                  ;MULF WITH AC POSITIVE AND FSRC POSITIVE IN TRUNCATE MODE.
15921  071734  004767  000264          EEE5:   JSR     PC,MULFSUB
15922  071740  040177  177777          1$:     .WORD   40177,-1        ;AC
15923  071744  040200  000000          2$:     .WORD   40200,0         ;FSRC
15924  071750  040177  177777          3$:     .WORD   40177,-1        ;RES
15925  071754  000040                  4$:     40                      ;FPS BEFORE EXECUTION.
15926  071756  000040                          40                      ;FPS AFTER EXECUTION.
15927
15928                                  ;MULF WITH BOTH OPERANDS POSITIVE NORMALIZE TEST.
15929  071760  004737  072224          EEE6:   JSR     PC,@#MULFSUB
15930  071764  040100  000000          1$:     .WORD   40100,0         ;AC
15931  071770  040100  000000          2$:     .WORD   40100,0         ;FSRC
15932  071774  040020  000000          3$:     .WORD   40020,0         ;RES
15933  072000  000012                  4$:     12                      ;FPS BEFORE EXECUTION.
15934  072002  000000                          0                       ;FPS AFTER EXECUTION.
15935
15936                                  ;MULF WITH BOTH OPERANDS POSITIVE IN ROUND MODE.
15937  072004  004737  072224          EEE7:   JSR     PC,@#MULFSUB
15938  072010  017500  000000          1$:     .WORD   17500,0         ;AC
15939  072014  023652  125252          2$:     .WORD   23652,125252    ;FSRC
15940  072020  003177  177777          3$:     .WORD   3177,-1         ;RES
15941  072024  007417                  4$:     7417                    ;FPS BEFORE EXECUTION.
15942  072026  007400                          7400                    ;FPS AFTER EXECUTION.
15943
15944                                  ;MULF WITH AC POSITIVE AND FSRC NEGATIVE IN ROUND MODE.
15945  072030  004737  072224          EEE8:   JSR     PC,@#MULFSUB
15946  072034  040342  000000          1$:     .WORD   40342,0         ;AC
15947  072040  176542  000000          2$:     .WORD   176542,0        ;FSRC
15948  072044  176707  102000          3$:     .WORD   176707,102000   ;RES
15949  072050  000007                  4$:     7                       ;FPS BEFORE EXECUTION.
```

```
15950  072052  000010                        10                      ;FPS AFTER EXECUTION.
15951
15952                                  ;MULF WITH AC NEGATIVE AND FSRC POSITIVE IN ROUND MODE.
15953  072054  004737  072224          EEE9:   JSR     PC,@#MULFSUB
15954  072060  140200  000000          1$:     .WORD   140200,0        ;AC
15955  072064  007417  007417          2$:     .WORD   7417,7417       ;FSRC
15956  072070  107417  007417          3$:     .WORD   107417,7417     ;RES
15957  072074  000000                  4$:     0                       ;FPS BEFORE EXECUTION.
15958  072076  000010                          10                      ;FPS AFTER EXECUTION.
15959
15960                                  ;MULF WITH BOTH OPERANDS NEGATIVE IN ROUND MODE.
15961  072100  004737  072224          EEE10:  JSR     PC,@#MULFSUB
15962  072104  144600  000000          1$:     .WORD   144600,0        ;AC
15963  072110  154000  000000          2$:     .WORD   154000,0        ;FSRC
15964  072114  060400  000000          3$:     .WORD   60400,0         ;RES
15965  072120  000017                  4$:     17                      ;FPS BEFORE EXECUTION.
15966  072122  000000                          0                       ;FPS AFTER EXECUTION.
15967
15968                                  ;MULF BOTH OPERANDS NEGATIVE IN ROUND MODE.
15969  072124  004737  072224          EEE11:  JSR     PC,@#MULFSUB
15970  072130  140300  000000          1$:     .WORD   140300,0        ;AC
15971  072134  160000  000001          2$:     .WORD   160000,1        ;FSRC
15972  072140  060100  000002          3$:     .WORD   60100,2         ;RES
15973  072144  000010                  4$:     10                      ;FPS BEFORE EXECUTION.
15974  072146  000000                          0                       ;FPS AFTER EXECUTION.
15975
15976                                  ;MULF WITH AC POSITIVE AND FSRC NEGATIVE IN TRUNCATE MODE.
15977  072150  004737  072224          EEE12:  JSR     PC,@#MULFSUB
15978  072154  060000  000001          1$:     .WORD   60000,1         ;AC
15979  072160  140300  000000          2$:     .WORD   140300,0        ;FSRC
15980  072164  160100  000001          3$:     .WORD   160100,1        ;RES
15981  072170  007547                  4$:     7547                    ;FPS BEFORE EXECUTION.
15982  072172  007550                          7550                    ;FPS AFTER EXECUTION.
15983
15984                                  ;MULF WITH AC POSITIVE AND FSRC POSITIVE IN ROUND MODE.
15985  072174  004737  072224          EEE13:  JSR     PC,@#MULFSUB
15986  072200  040277  000000          1$:     .WORD   40277,0         ;AC
15987  072204  060000  000001          2$:     .WORD   60000,1         ;FSRC
15988  072210  060077  000001          3$:     .WORD   60077,1         ;RES
15989  072214  000014                  4$:     14                      ;FPS BEFORE EXECUTION.
15990  072216  000000                          0                       ;FPS AFTER EXECUTION.
15991
15992  072220  000167  000116                  JMP     EEEDONE         ;GO TO THE NEXT TEST.
15993
15994                                  ;THIS SUBROUTINE, MULFSUB, IS CALLED TO SET UP, EXECUTE
15995                                  ;AND CHECK THE RESULT OF A MULF INSTRUCTION. IT IS CALLED THUS:
15996                                  ;
15997                                  ;               JSR     PC,@#MULFSUB
15998                                  ;       ACARG:  .WORD   X,X                     ;AC OPERAND
15999                                  ;       FSRCARG:.WORD   X,X                     ;FSRC OPERAND
16000                                  ;       RES:    .WORD   X,X                     ;EXPECTED RESULT
16001                                  ;       FPSB:   .WORD   X                       ;FPS BEFORE EXECUTION
16002                                  ;       FPSA:   .WORD   X                       ;FPS AFTER EXECUTION
16003                                  ;       ERRES:  .WORD   X,X                     ;ERROR RESULT
16004                                  ;       ERR:    ERROR   X                       ;RESULT ERROR
16005                                  ;       CONT:                                   ;RETURN ADDRESS
```

```
16006                                   ;
16007                                   ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC OPERAND). THEN
16008                                   ;FPSB IS LOADED INTO THE FPS. THE INSTRUCTION, MULF IS EXECUTED.
16009                                   ;AFTER THE EXECUTION THE RESULT IS CHECKED AGAINST THE
16010                                   ;EXPECTED CORRECT RESULT, RES. IF IT IS CORRECT THEN THE FPS
16011                                   ;IS CHECKED WITH THE EXPECTED CORRECT FPS, FPSA. IF THE FPS WAS
16012                                   ;INCORRECT THEN IT IS REPORTED. IF THE RESULT WAS INCORRECT IT
16013                                   ;IS COMPARED WITH ERRES IN AN ATTEMPT TO ANALYSE THE ERROR. IF
16014                                   ;THE INCORRECT RESULT MATCHED ERRES THEN CONTROL IS PASSED TO
16015                                   ;THE ERROR CALL AT ERR. IF THE INCORRECT RESULT DID NOT MATCH ERRES
16016                                   ;THEN THE FAILURE IS REPORTED IN MULFSUB AND CONTROL IS PASSED TO
16017                                   ;CONT. IF NO ERRORS ARE DETECTED THEN MULFSUB RETURNS CONTROL
16018                                   ;TO CONT.
16019
16020  072224  012601                  MULFSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
16021  072226  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16022  072232  170100                  LDFPS   R0
16023  072234  010100                  MOV     R1,R0           ;LOAD THE AC OPERAND
16024  072236  172410                  LDD     (R0),AC0
16025  072240  016100  000014                  MOV     14(R1),R0       ;LOAD THE FPS
16026  072244  170100                  LDFPS   R0
16027  072246  010100                  MOV     R1,R0
16028  072250  062700  000004                  ADD     #4,R0           ;ESTABLISH A POINTER TO FSRC.
16029
16030  072254  171010                  1$:     MULF    (R0),AC0        ;TEST INSTRUCTION.
16031
16032  072256  170204                  STFPS   R4              ;GET THE FPS.
16033  072260  012700  000200                  MOV     #200,R0         ;SET FD MODE
16034  072264  170100                  LDFPS   R0
16035
16036  072266  012700  072332                  MOV     #MULFT,R0       ;GET THE RESULT OF THE MULF.
16037  072272  174010                  STD     AC0,(R0)
16038  072274  021061  000010                  CMP     (R0),10(R1)     ;IS THE RESULT CORRECT?
16039  072300  001401                  BEQ     2$
16040  072302  104000                  EMT                     ;
16041  072304  026061  000002  000012  2$:     CMP     2(R0),12(R1)
16042  072312  001401                  BEQ     3$
16043  072314  104000                  EMT                     ;
16044  072316  026104  000016          3$:     CMP     16(R1),R4       ;IS FPS CORRECT?
16045  072322  001401                  BEQ     4$
16046  072324  104000                  EMT                     ;
16047  072326  000161  000020          4$:     JMP     20(R1)          ;IF NO ERRORS OCCURRED RETURN.
16048
16049  072332  000000  000000  000000  MULFT:  .WORD   0,0,0,0
16050  072340  000000
16051
16052  072342                          EEEDONE:
16053  072342  004767  026126                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
16054                                                                  ;SEE IF THE USER HAS EXPRESSED
16055                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
16056                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
16057                                                                  ;THE USER TYPED CONTROL G?).
16058
16059
16060
16061                                   ;*****************************************************************************
```

```
16062                                   ;TEST 466       MULD TEST
16063                                   ;*****************************************************************************
16064  072346                           TS466:
16065
16066                                   ;MULD TEST WITH AC POSITIVE AND FSRC POSITIVE.
16067  072346  004737  072552          FFF1:   JSR     PC,@#MULDSUB
16068  072352  040200  000000  000000  1$:     .WORD   40200,0,0,0     ;AC
16069  072360  000000
16070  072362  023777  177777  177777  2$:     .WORD   23777,-1,-1,-1  ;FSRC
16071  072370  177777
16072  072372  023777  177777  177777  3$:     .WORD   23777,-1,-1,-1  ;RES
16073  072400  177777
16074  072402  000217                  4$:     217                     ;FPS BEFORE EXECUTION.
16075  072404  000200                          200                     ;FPS AFTER ECECUTION.
16076
16077                                   ;MULD TEST WITH BOTH OPERANDS POSITIVE TRUNCATION TEST.
16078  072406  004767  000140          FFF2:   JSR     PC,MULDSUB
16079  072412  065400  000000  000000  1$:     .WORD   65400,0,0,1     ;AC
16080  072420  000001
16081  072422  037577  177777  177777  2$:     .WORD   37577,-1,-1,-2  ;FSRC
16082  072430  177776
16083  072432  064777  177777  177777  3$:     .WORD   64777,-1,-1,-1  ;RES
16084  072440  177777
16085  072442  000247                  4$:     247                     ;FPS BEFORE EXECUTION.
16086  072444  000240                          240                     ;FPS AFTER EXECUTION.
16087
16088                                   ;MULD TEST WITH BOTH OPERANDS NEGATIVE IN ROUND MODE.
16089  072446  004737  072552          FFF3:   JSR     PC,@#MULDSUB
16090  072452  137577  177777  177777  1$:     .WORD   137577,-1,-1,-2 ;AC
16091  072460  177776
16092  072462  165400  000000  000000  2$:     .WORD   165400,0,0,1    ;FSRC
16093  072470  000001
16094  072472  065000  000000  000000  3$:     .WORD   65000,0,0,0     ;RES
16095  072500  000000
16096  072502  007717                  4$:     7717                    ;FPS BEFORE EXECUTION.
16097  072504  007700                          7700                    ;FPS AFTER EXECUTION.
16098
16099                                   ;MULD   TEST WITH AC POSITIVE AND FSRC NEGATIVE IN ROUND MODE.
16100  072506  004737  072552          FFF4:   JSR     PC,@#MULDSUB
16101  072512  017500  000000  000000  1$:     .WORD   17500,0,0,0     ;AC
16102  072520  000000
16103  072522  123652  125252          2$:     .WORD   123652,125252   ;FSRC
16104  072526  125252  125252                  .WORD   125252,125252
16105  072532  103177  177777  177777  3$:     .WORD   103177,-1,-1,-1 ;RES
16106  072540  177777
16107  072542  000200                  4$:     200                     ;FPS BEFORE EXECUTION.
16108  072544  000210                          210                     ;FPS AFTER EXECUTION.
16109
16110  072546  000167  000122                  JMP     FFFDONE
16111
16112                                   ;THIS SUBROUTINE, MULDSUB, IS CALLED TO SET UP, EXECUTE
16113                                   ;AND CHECK THE RESULT OF A MULD INSTRUCTION. IT IS CALLED THUS:;
16114                                   ;               JSR     PC,@#MULDSUB
16115                                   ;       ACARG:  .WORD   X,X,X,X                 ;AC OPERAND
16116                                   ;       FSRCARG:.WORD   X,X,X,X                 ;FSRC OPERAND
16117                                   ;       RES:    .WORD   X,X,X,X                 ;EXPECTED RESULT
```

```
16118                                   ;       FPSB:   .WORD   X                       ;FPS BEFORE EXECUTION
16119                                   ;       FPSA:   .WORD   X                       ;FPS AFTER EXECUTION
16120                                   ;       ERRES:  .WORD   X,X,X,X                 ;ERROR RESULT
16121                                   ;       ERR:    ERROR   X                       ;RESULT ERROR
16122                                   ;       CONT:                                   ;RETURN ADDRESS
16123                                   ;
16124                                   ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC OPERAND). THEN
16125                                   ;FPSB IS LOADED INTO THE FPS. THE INSTRUCTION, MULD IS EXECUTED.
16126                                   ;AFTER THE EXECUTION THE RESULT IS CHECKED AGAINST THE
16127                                   ;EXPECTED CORRECT RESULT, RES. IF IT IS CORRECT THEN THE FPS
16128                                   ;IS CHECKED WITH THE EXPECTED CORRECT FPS, FPSA. IF THE FPS WAS
16129                                   ;INCORRECT THEN IT IS REPORTED. IF THE RESULT WAS INCORRECT IT
16130                                   ;IS COMPARED WITH ERRES IN AN ATTEMPT TO ANALYSE THE ERROR. IF
16131                                   ;THE INCORRECT RESULT MATCHED ERRES THEN CONTROL IS PASSED TO
16132                                   ;THE ERROR CALL AT ERR. IF THE INCORRECT RESULT DID NOT MATCH ERRES
16133                                   ;THEN THE FAILURE IS REPORTED IN MULDSUB AND CONTROL IS PASSED TO
16134                                   ;CONT. IF NO ERRORS ARE DETECTED THEN MULDSUB RETURNS CONTROL
16135                                   ;TO CONT.
16136
16137  072552  012601                  MULDSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
16138  072554  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16139  072560  170100                  LDFPS   R0
16140
16141  072562  010100                  MOV     R1,R0           ;SET UP THE AC0 OPERAND.
16142  072564  172410                  LDD     (R0),AC0
16143  072566  016100  000030          MOV     30(R1),R0       ;LOAD THE FPS.
16144  072572  170100                  LDFPS   R0
16145
16146  072574  010100                  MOV     R1,R0           ;ESTABLISH A POINTER TO FSRC.
16147  072576  062700  000010          ADD     #10,R0
16148
16149  072602  171010                  1$:     MULD    (R0),AC0        ;EXECUTE THE TEST INSTRUCTION.
16150
16151  072604  170204                  STFPS   R4              ;GET THE FPS.
16152  072606  012700  000200          MOV     #200,R0         ;SET FD MODE.
16153  072612  170100                  LDFPS   R0
16154
16155  072614  012700  072664          MOV     #MULDT,R0       ;GET THE RESULT.
16156  072620  174010                  STD     AC0,(R0)
16157  072622  010102                  MOV     R1,R2           ;CHECK THE RESULT.
16158  072624  062702  000020          ADD     #20,R2
16159  072630  012703  072664          MOV     #MULDT,R3
16160  072634  012705  000004          MOV     #4,R5
16161  072640  022223                  2$:     CMP     (R2)+,(R3)+
16162  072642  001401                  BEQ     3$
16163  072644  104000                  EMT                     ;
16164  072646  077504                  3$:     SOB     R5,2$                   ;
16165
16166  072650  026104  000032          CMP     32(R1),R4       ;IS FPS CORRECT?
16167  072654  001401                  BEQ     4$
16168  072656  104000                  EMT                     ;
16169  072660  000161  000034          4$:     JMP     34(R1)          ;RETURN.
16170
16171  072664  000000  000000  000000  MULDT:  .WORD   0,0,0,0
16172  072672  000000
16173  072674                          FFFDONE:
```

```
16174  072674  004767  025574                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
16175                                                                   ;SEE IF THE USER HAS EXPRESSED
16176                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
16177                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
16178                                                                   ;THE USER TYPED CONTROL G?).
16179
16180
16181
16182                                   ;*************************************************************************
16183                                   ;TEST 467       UNDER\OVER FLOW, USING MULF WITH TRAPS DISABLED, TEST
16184                                   ;*************************************************************************
16185  072700                           TS467:
16186
16187                                   ;UNDERFLOW, WITH EXPONENT OF RESULT = -129
16188  072700  004737  073044           1111:   JSR     PC,@#OVUNFNT
16189  072704  020200  000000           1$:     .WORD   20200,0         ;AC
16190  072710  020000  000000           2$:     .WORD   20000,0         ;FSRC
16191  072714  000000  000000           3$:     .WORD   0,0             ;RES
16192  072720  000000                   5$:     0                       ;FPS BEFORE EXECUTION.
16193  072722  000004                           4                       ;FPS AFTER EXECUTION.
16194  072724  000012                   6$:     12                      ;FEC
16195  072726  177777                           -1                      ;FLAG
16196
16197                                   ;UNDERFLOW, WITH EXPONENT OF RESULT = -193
16198  072730  004737  073044           1112:   JSR     PC,@#OVUNFNT
16199  072734  010200  000000           1$:     .WORD   10200,0         ;AC
16200  072740  010000  000000           2$:     .WORD   10000,0         ;FSRC
16201  072744  000000  000000           3$:     .WORD   0,0             ;RES
16202  072750  005013                   5$:     5013                    ;FPS BEFORE EXECUTION.
16203  072752  005004                           5004                    ;FPS AFTER EXECUTION.
16204  072754  000012                   6$:     12                      ;FEC
16205  072756  177777                           -1                      ;FLAG
16206                                   ;OVERFLOW, EXPONENT OF RESULT = 128
16207  072760  004737  073044           1113:   JSR     PC,@#OVUNFNT
16208  072764  060200  000000           1$:     .WORD   60200,0         ;AC
16209  072770  060000  000000           2$:     .WORD   60000,0         ;FSRC
16210  072774  000000  000000           3$:     .WORD   0,0             ;RES
16211  073000  000000                   5$:     0                       ;FPS BEFORE EXECUTION.
16212  073002  000006                           6                       ;FPS AFTER EXECUTION.
16213  073004  000010                   6$:     10                      ;FEC
16214  073006  000000                           0                       ;FLAG
16215                                   ;OVERFLOW, EXPONENT OF RESULT = 130
16216  073010  004737  073044           1114:   JSR     PC,@#OVUNFNT
16217  073014  060200  000000           1$:     .WORD   60200,0         ;AC
16218  073020  060200  000000           2$:     .WORD   60200,0         ;FSRC
16219  073024  000000  000000           3$:     .WORD   0,0             ;RES
16220  073030  006011                   5$:     6011                    ;FPS BEFORE EXECUTION.
16221  073032  006006                           6006                    ;FPS AFTER EXECUTION.
16222  073034  000010                   6$:     10                      ;FEC
16223  073036  000000                           0                       ;FLAG
16224  073040  000167  000132           8$:     JMP     1111DONE        ;GO TO NEXT TEST.
16225
16226
16227
16228                                   ;THIS SUBROUTINE, OVUNFNT, IS USED TO SET UP THE OPERANDS, EXECUTE
16229                                   ;THE MULF INSTRUCTION AND CHECK THE RESULTS OF AN INSTRUCTION WITH
```

```
16230                                   ;OPERANDS WHICH SHOULD RESULT IN EITHER OVERFLOW OR UNDERFLOW. A CALL
16231                                   ;TO IT IS MADE THUS:
16232                                   ;
16233                                   ;               ACARG:  .WORD   X,X             ;AC OPERAND
16234                                   ;               FSRCARG:.WORD   X,X             ;FSRC OPERAND
16235                                   ;               RES:    .WORD   X,X             ;EXPECTED RESULT
16236                                   ;               ERRES:  .WORD   X,X             ;ERROR RESULT
16237                                   ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
16238                                   ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
16239                                   ;               FEC:    .WORD   X               ;EXPECTED FEC
16240                                   ;               FLAG:   .WORD   X               ;0/-1,OVER/UNDER FLOW FLAG
16241                                   ;               ERR1:   ERROR   X               ;TRAP ERROR.
16242                                   ;               BR      CONT
16243                                   ;               ERR2:   ERROR   X               ;DATA, RESULT ERROR
16244                                   ;               CONT:                           ;RETURN ADDRESS
16245                                   ;
16246                                   ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
16247                                   ;THE MULF INSTRUCTION IS EXECUTED. IF NO TRAP OCCURS THEN THE
16248                                   ;RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
16249                                   ;COMPARED WITH FPSA IF THIS TOO IS CORRECT OVUNFNT RETURNS CONTROL
16250                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD OVUNFNT
16251                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
16252                                   ;MULF IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
16253                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
16254                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN OVUNFNT
16255                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR2. OTHERWISE THE
16256                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND OVUNFNT WILL
16257                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
16258                                   ;IF A TRAP OCCURS (IT SHOULD NOT) THEN OVUNFNT WILL READ THE FEC.
16259                                   ;SHOULD THE FEC MATCH THE ANTICIPATED FEC OVUNFNT WILL
16260                                   ;STORE ALL DATA AND TRANSFER CONTROL TO THE ERROR CALL AT ERR1. IF THE
16261                                   ;FEC IS NOT THE SAME AS THE ANTICIPATED FEC OVUNFNT WILL REPORT
16262                                   ;THE ERROR AND RETURN TO CONT. NOTE THAT OVUNFNT USES THE FLAG
16263                                   ;TO TELL WHETHER OR NOT THESE PARTICULAR OPERANDS WILL RESULT IN
16264                                   ;UNDERFLOW (FLAG=-1) OR OVERFLOW (FLAG=0).
16265
16266  073044  012601                   OVUNFNT:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
16267  073046  012700  000200                   MOV     #200,R0         ;SET FD MODE.
16268  073052  170100                   LDFPS   R0
16269
16270  073054  010100                   MOV     R1,R0           ;LOAD AC0. OPERAND.
16271  073056  172410                   LDD     (R0),AC0
16272  073060  016100  000014           MOV     14(R1),R0       ;LOAD THE FPS
16273  073064  170100                   LDFPS   R0
16274  073066  012737  073146  000244   MOV     #25$,@#FPVECT   ;SET UP THE FP TRAP VECTOR IN CASE
16275                                   ;OF ERROR.
16276  073074  010100                   MOV     R1,R0           ;COMPUTE THE ADDRESS OF FSRC.
16277  073076  062700  000004           ADD     #4,R0
16278
16279  073102  171010                   1$:     MULF    (R0),AC0        ;TEST INSTRUCTION.
16280
16281  073104  170204                   2$:     STFPS   R4              ;GET FPS.
16282  073106  170305                   STST    R5              ;GET FEC.
16283  073110  012700  000200           MOV     #200,R0         ;SET FD MODE.
16284  073114  170100                   LDFPS   R0
16285  073116  012700  073166           MOV     #OVFNTT,R0      ;GET THE RESULT.
```

```
16286  073122  174010                          STD     AC0,(R0)
16287  073124  012700  073166                  MOV     #OVFNTT,R0      ;CHECK THE RESULT.
16288  073130  010102                          MOV     R1,R2
16289  073132  062702  000010                  ADD     #10,R2
16290  073136  012703  000002                  MOV     #2,R3
16291  073142  022022                  3$:     CMP     (R0)+,(R2)+
16292  073144  001401                          BEQ     5$
16293  073146                          25$:
16294  073146  104000                          EMT                     ;
16295  073150  077304                  5$:     SOB     R3,3$
16296
16297  073152  026104  000016                  CMP     16(R1),R4       ;WAS FPS CORRECT?
16298  073156  001401                          BEQ     4$
16299  073160  104000                          EMT                     ;
16300  073162  000161  000024          4$:     JMP     24(R1)          ;RETURN, TEST COMPLETED.
16301
16302  073166  000000  000000  000000  OVFNTT: .WORD   0,0,0,0
16303  073174  000000
16304
16305  073176                          IIIDONE:
16306  073176  004767  025272                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
16307                                                                  ;SEE IF THE USER HAS EXPRESSED
16308                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
16309                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
16310                                                                  ;THE USER TYPED CONTROL G?).
16311
16312
16313
16314
16315                                  ;*****************************************************************************
16316                                  ;TEST 470       UNDER\OVER FLOW, USING MULD WITH TRAP DISABLED, TEST
16317                                  ;*****************************************************************************
16318  073202                          TS470:
16319
16320                                  ;UNDERFLOW, EXPONENT OF RESULT=-129
16321  073202  004737  073426          JJJ1:   JSR     PC,@#OVUNDNT
16322  073206  020200  000000          1$:     .WORD   20200,0         ;AC
16323  073212  127272  000000                  .WORD   127272,0
16324  073216  020000  000000  000000  2$:     .WORD   20000,0,0,0     ;FSRC
16325  073224  000000
16326  073226  000000  000000  000000  3$:     .WORD   0,0,0,0         ;RES
16327  073234  000000
16328  073236  000200                  5$:     200                     ;FPS BEFORE EXECUTION.
16329  073240  000204                          204                     ;FPS AFTER EXECUTION.
16330  073242  000012                  6$:     12                      ;FEC
16331  073244  177777                          -1                      ;FLAG
16332
16333                                  ;UNDERFLOW, EXPONENT OF RESULT = -193
16334  073246  004737  073426          JJJ2:   JSR     PC,@#OVUNDNT
16335  073252  010200  000000          1$:     .WORD   10200,0         ;AC
16336  073256  123456  000000                  .WORD   123456,0
16337  073262  010000  000000  000000  2$:     .WORD   10000,0,0,0     ;FSRC
16338  073270  000000
16339  073272  000000  000000  000000  3$:     .WORD   0,0,0,0         ;RES
16340  073300  000000
16341  073302  005213                  5$:     5213                    ;FPS BEFORE EXECUTION.
```

```
16342  073304  005204                          5204                    ;FPS AFTER EXECUTION.
16343  073306  000012                  6$:     12                      ;FEC
16344  073310  177777                          -1                      ;FLAG
16345
16346                                  ;OVERFLOW, EXPONENT OF RESULT = 128
16347  073312  004737  073426          JJJ3:   JSR     PC,@#OVUNDNT
16348  073316  060200  000000          1$:     .WORD   60200,0         ;AC
16349  073322  065432  000000                  .WORD   65432,0
16350  073326  060000  000000  000000  2$:     .WORD   60000,0,0,0     ;FSRC
16351  073334  000000
16352  073336  000000  000000  000000  3$:     .WORD   0,0,0,0         ;RES
16353  073344  000000
16354  073346  000200                  5$:     200                     ;FPS BEFORE EXECUTION.
16355  073350  000206                          206                     ;FPS AFTER EXECUTION.
16356  073352  000010                  6$:     10                      ;FEC
16357  073354  000000                          0                       ;FLAG
16358
16359                                  ;OVERFLOW, EXPONENT OF RESULT = 130
16360  073356  004737  073426          JJJ4:   JSR     PC,@#OVUNDNT
16361  073362  060200  000000          1$:     .WORD   60200,0         ;AC
16362  073366  125252  000000                  .WORD   125252,0
16363  073372  060200  000000  000000  2$:     .WORD   60200,0,0,0     ;FSRC
16364  073400  000000
16365  073402  000000  000000  000000  3$:     .WORD   0,0,0,0         ;RES
16366  073410  000000
16367  073412  006211                  5$:     6211                    ;FPS BEFORE EXECUTION.
16368  073414  006206                          6206                    ;FPS AFTER EXECUTION.
16369  073416  000010                  6$:     10                      ;FEC
16370  073420  000000                          0                       ;FLAG
16371  073422  000137  073560          8$:     JMP     @#JJJDONE       ;GO TO NEXT TEST
16372
16373                                  ;THIS SUBROUTINE, OVUNDNT, IS USED TO SET UP THE OPERANDS, EXECUTE
16374                                  ;THE MULD INSTRUCTION AND CHECK THE RESULTS OF AN INSTRUCTION WITH
16375                                  ;OPERANDS WHICH SHOULD RESULT IN EITHER OVERFLOW OR UNDERFLOW. A CALL
16376                                  ;TO IT IS MADE THUS:
16377                                  ;
16378                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
16379                                  ;               FSRCARG:.WORD   X,X,X,X         ;FSRC OPERAND
16380                                  ;               RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
16381                                  ;               ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
16382                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
16383                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
16384                                  ;               FEC:    .WORD   X               ;EXPECTED FEC
16385                                  ;               FLAG:   .WORD   X               ;0/-1,OVER/UNDER FLOW FLAG
16386                                  ;               ERR1:   ERROR   X               ;TRAP ERROR.
16387                                  ;               BR      CONT
16388                                  ;               ERR2:   ERROR   X               ;DATA, RESULT ERROR
16389                                  ;               CONT:                           ;RETURN ADDRESS
16390                                  ;
16391                                  ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
16392                                  ;THE MULD INSTRUCTION IS EXECUTED. IF NO TRAP OCCURS THEN THE
16393                                  ;RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
16394                                  ;COMPARED WITH FPSA IF THIS TOO IS CORRECT OVUNDNT RETURNS CONTROL
16395                                  ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD OVUNDNT
16396                                  ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
16397                                  ;MULD IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
```

```
16398                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
16399                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN OVUNDNT
16400                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR2. OTHERWISE THE
16401                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND OVUNDNT WILL
16402                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
16403                                   ;IF A TRAP OCCURS (IT SHOULD NOT) THEN OVUNDNT WILL READ THE FEC.
16404                                   ;SHOULD THE FEC MATCH THE ANTICIPATED FEC OVUNDNT WILL
16405                                   ;STORE ALL DATA AND TRANSFER CONTROL TO THE ERROR CALL AT ERR1. IF THE
16406                                   ;FEC IS NOT THE SAME AS THE ANTICIPATED FEC OVUNDNT WILL REPORT
16407                                   ;THE ERROR AND RETURN TO CONT. NOTE THAT OVUNDNT USES THE FLAG
16408                                   ;TO TELL WHETHER OR NOT THESE PARTICULAR OPERANDS WILL RESULT IN
16409                                   ;UNDERFLOW (FLAG=-1) OR OVERFLOW (FLAG=0).
16410
16411  073426  012601                  OVUNDNT:    MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
16412  073430  012700  000200                      MOV     #200,R0         ;SET FD MODE.
16413  073434  170100                              LDFPS   R0
16414
16415  073436  010100                              MOV     R1,R0           ;LOAD AC0, OPERAND.
16416  073440  172410                              LDD     (R0),AC0
16417  073442  016100  000030                      MOV     30(R1),R0       ;LOAD THE FPS.
16418  073446  170100                              LDFPS   R0
16419  073450  012737  073530  000244              MOV     #25$,@#FPVECT   ;SET UP THE FP TRAP VECTOR IN CASE
16420                                                                       ;OF ERROR.
16421  073456  010100                              MOV     R1,R0           ;COMPUTE THE ADDRESS OF FSRC.
16422  073460  062700  000010                      ADD     #10,R0
16423
16424  073464  171010                  1$:         MULD    (R0),AC0        ;TEST INSTRUCTION.
16425
16426  073466  170204                  2$:         STFPS   R4              ;GET FPS.
16427  073470  170305                              STST    R5              ;GET FEC.
16428  073472  012700  000200                      MOV     #200,R0         ;SET FD MODE.
16429  073476  170100                              LDFPS   R0
16430  073500  012700  073550                      MOV     #OVDNTT,R0      ;GET THE RESULT.
16431  073504  174010                              STD     AC0,(R0)
16432  073506  012700  073550                      MOV     #OVDNTT,R0      ;CHECK THE RESULT.
16433  073512  010102                              MOV     R1,R2
16434  073514  062702  000020                      ADD     #20,R2
16435  073520  012703  000004                      MOV     #4,R3
16436  073524  022022                  3$:         CMP     (R0)+,(R2)+
16437  073526  001401                              BEQ     5$
16438  073530                          25$:
16439  073530  104000                              EMT                     ;
16440  073532  077304                  5$:         SOB     R3,3$
16441
16442  073534  026104  000032                      CMP     32(R1),R4       ;WAS FPS CORRECT?
16443  073540  001401                              BEQ     4$
16444  073542  104000                              EMT                     ;
16445  073544  000161  000040          4$:         JMP     40(R1)          ;RETURN, TEST COMPLETED.
16446
16447  073550  000000  000000  000000  OVDNTT:     .WORD   0,0,0,0
16448  073556  000000
16449
16450  073560                          JJJDONE:
16451  073560  004767  024710                      JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
16452                                                                       ;SEE IF THE USER HAS EXPRESSED
16453                                                                       ;THE DESIRE TO CHANGE THE SOFTWARE
```

```
16454                                                   ;VIRTUAL CONSOLE SWITCH REGISTER 'HAS
16455                                                   ;THE USER TYPED CONTROL G?).
16456
16457
16458
16459
16460                                   ;*****************************************************************************
16461                                   ;TEST 471       UNDER\OVER FLOW, USING MULF WITH TRAPS ENABLED, TEST
16462                                   ;*****************************************************************************
16463  073564                           TS471:
16464
16465                                   ;UNDERFLOW, EXPONENT OF RESULT = -129
16466  073564  004737  073730           KKK1:   JSR     PC,@#OVUNFT
16467  073570  020123  045676           1$:     .WORD   20123,45676     ;AC
16468  073574  020200  000000           2$:     .WORD   20200,0         ;FSRC
16469  073600  000123  045676           3$:     .WORD   123,45676       ;RES
16470  073604  002000                   5$:     2000                    ;FPS BEFORE EXECUTION.
16471  073606  102004                           102004                  ;FPS AFTER EXECUTION
16472  073610  000012                   6$:     12                      ;FEC
16473  073612  177777                           -1                      ;FLAG
16474
16475                                   ;UNDERFLOW, EXPONENT OF THE RESULT = -193
16476  073614  004737  073730           KKK3:   JSR     PC,@#OVUNFT
16477  073620  010127  127272           1$:     .WORD   10127,127272    ;AC
16478  073624  010200  000000           2$:     .WORD   10200,0         ;FSRC
16479  073630  060127  127272           3$:     .WORD   60127,127272    ;RES
16480  073634  007017                   5$:     7017                    ;FPS BEFORE EXECUTION.
16481  073636  107000                           107000                  ;FPS AFTER EXECUTION.
16482  073640  000012                   6$:     12                      ;FEC
16483  073642  177777                           -1
16484
16485                                   ;OVERFLOW, EXPONENT OF THE RESULT = 128
16486  073644  004737  073730           KKK4:   JSR     PC,@#OVUNFT
16487  073650  060252  125252           1$:     .WORD   60252,125252    ;AC
16488  073654  060000  000000           2$:     .WORD   60000,0         ;FSRC
16489  073660  000052  125252           3$:     .WORD   000052,125252   ;RES
16490  073664  001000                   5$:     1000                    ;FPS BEFORE EXECUTION.
16491  073666  101006                           101006                  ;FPS AFTER EXECUTION.
16492  073670  000010                   6$:     10                      ;FEC
16493  073672  000000                           0                       ;FLAG
16494
16495                                   ;OVERFLOW, EXPONENT OF RESULT = 130
16496  073674  004737  073730           KKK5:   JSR     PC,@#OVUNFT
16497  073700  060345  067654           1$:     .WORD   60345,67654     ;AC
16498  073704  060200  000000           2$:     .WORD   60200,0         ;FSRC
16499  073710  000345  067654           3$:     .WORD   345,67654       ;RES
16500  073714  007015                   5$:     7015                    ;FPS BEFORE EXECUTION.
16501  073716  107002                           107002                  ;FPS AFTER EXECUTION.
16502  073720  000010                   6$:     10                      ;FEC
16503  073722  000000                           0                       ;FLAG
16504  073724  000167  000162           8$:     JMP     KKKDONE
16505
16506                                   ;THIS SUBROUTINE, OVUNFT, IS USED TO SET UP THE OPERANDS, EXECUTE
16507                                   ;THE MULF INSTRUCTION AND CHECK THE RESULTS OF AN INSTRUCTION WITH
16508                                   ;OPERANDS WHICH SHOULD RESULT IN EITHER OVERFLOW OR UNDERFLOW. A CALL
16509                                   ;TO IT IS MADE THUS:
```

```
16510                                   ;
16511                                   ;               ACARG:  .WORD   X,X             ;AC OPERAND
16512                                   ;               FSRCARG:.WORD   X,X             ;FSRC OPERAND
16513                                   ;               RES:    .WORD   X,X             ;EXPECTED RESULT
16514                                   ;               ERRES:  .WORD   X,X             ;ERROR RESULT
16515                                   ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
16516                                   ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
16517                                   ;               FEC:    .WORD   X               ;EXPECTED FEC
16518                                   ;               FLAG:   .WORD   X               ;0/-1,OVER/UNDER FLOW FLAG
16519                                   ;               ERR1:   ERROR   X               ;TRAP ERROR.
16520                                   ;               BR      CONT
16521                                   ;               ERR2:   ERROR   X               ;DATA, RESULT ERROR
16522                                   ;               CONT:                           ;RETURN ADDRESS
16523                                   ;
16524                                   ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
16525                                   ;THE MULF INSTRUCTION IS EXECUTED. IF THE TRAP OCCURS THEN THE
16526                                   ;RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
16527                                   ;COMPARED WITH FPSA IF THIS TOO IS CORRECT OVUNFT RETURNS CONTROL
16528                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD OVUNFT
16529                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. THE FEC IS TREATED
16530                                   ;IN THE SAME WAY. IF THE RESULT OF THE
16531                                   ;MULF IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
16532                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
16533                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN OVUNFT
16534                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR2. OTHERWISE THE
16535                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND OVUNFT WILL
16536                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
16537                                   ;IF NO TRAP OCCURS CONTROL IS PASSED TO ERR1.
16538                                   ;NOTE THAT OVUNFNT USES THE FLAG
16539                                   ;TO TELL WHETHER OR NOT THESE PARTICULAR OPERANDS WILL RESULT IN
16540                                   ;UNDERFLOW (FLAG=-1) OR OVERFLOW (FLAG=0).
16541
16542  073730  012601                  OVUNFT: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
16543  073732  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16544  073736  170100                          LDFPS   R0
16545  073740  010100                          MOV     R1,R0           ;LOAD AC0, OPERAND.
16546  073742  172410                          LDD     (R0),AC0
16547  073744  016100  000014                  MOV     14(R1),R0       ;LOAD THE FPS.
16548  073750  170100                          LDFPS   R0
16549  073752  012737  073774  000244          MOV     #50$,@#FPVECT   ;SET UP THE FP TRAP VECTOR IN CASE
16550                                                                  ;OF ERROR.
16551  073760  010100                          MOV     R1,R0           ;COMPUTE THE ADDRESS OF FSRC.
16552  073762  062700  000004                  ADD     #4,R0
16553
16554  073766  171010                  1$:     MULF    (R0),AC0        ;TEST INSTRUCTION. SHOULD CAUSE TRAP.
16555  073770  170000                  2$:     CFCC
16556  073772  104000                          EMT                     ;
16557  073774  011602                  50$:    MOV     (SP),R2         ;TRAP TO HERE AND SEE IF THE PC OF THE
16558  073776  020227  073770                  CMP     R2,#2$          ;TRAP WAS THAT OF THE MULF INSTRUCTION.
16559  074002  001401                          BEQ     51$
16560  074004  104000                          EMT                     ;
16561  074006  022626                  51$:    CMP     (SP)+,(SP)+     ;RESET THE STACK
16562  074010  170204                          STFPS   R4              ;GET FPS.
16563  074012  170305                          STST    R5              ;GET FEC.
16564  074014  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16565  074020  170100                          LDFPS   R0
```

```
16566  074022  012700  074102            MOV     #OVFTT,R0       ;GET THE RESULT.
16567  074026  174010                    STD     AC0,(R0)
16568  074030  012700  074102            MOV     #OVFTT,R0       ;CHECK THE RESULT.
16569  074034  010102                    MOV     R1,R2
16570  074036  062702  000010            ADD     #10,R2
16571  074042  012703  000002            MOV     #2,R3
16572  074046  022022            3$:     CMP     (R0)+,(R2)+
16573  074050  001401                    BEQ     5$
16574  074052  104000                    EMT                     ;
16575  074054  077304            5$:     SOB     R3,3$
16576
16577  074056  026104  000016            CMP     16(R1),R4       ;WAS FPS CORRECT?
16578  074062  001401                    BEQ     6$
16579  074064  104000                    EMT                     ;
16580  074066  026105  000020    6$:     CMP     20(R1),R5       ;IS FEC CORRECT?
16581  074072  001401                    BEQ     4$
16582  074074  104000                    EMT                     ;
16583  074076  000161  000024    4$:     JMP     24(R1)          ;RETURN, TEST COMPLETED.
16584
16585  074102  000000  000000  000000 OVFTT:  .WORD   0,0,0,0
16586  074110  000000
16587
16588  074112                    KKKDONE:
16589  074112  004767  024356            JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
16590                                                            ;SEE IF THE USER HAS EXPRESSED
16591                                                            ;THE DESIRE TO CHANGE THE SOFTWARE
16592                                                            ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
16593                                                            ;THE USER TYPED CONTROL G?).
16594
16595
16596
16597
16598                              ;*****************************************************************************
16599                              ;TEST 472       UNDER\OVER FLOW, USING MULD WITH TRAPS ENABLED, TEST
16600                              ;*****************************************************************************
16601  074116                    TS472:
16602
16603                              ;UNDERFLOW, EXPONENT OF RESULT = -129
16604  074116  004737  074342    LLL1:   JSR     PC,@#OVUNDT
16605  074122  020052  125252    1$:     .WORD   20052,125252    ;AC
16606  074126  125252  125252            .WORD   125252,125252
16607  074132  020300  000000  000000 2$:  .WORD   20300,0,0,0    ;FSRC
16608  074140  000000
16609  074142  000177  177777  177777 3$:  .WORD   177,-1,-1,-1   ;RES
16610  074150  177777
16611  074152  002200            5$:     2200                    ;FPS BEFORE EXECUTION.
16612  074154  102204                    102204                  ;FPS AFTER EXECUTION.
16613  074156  000012            6$:     12                      ;FEC
16614  074160  177777                    -1                      ;FLAG
16615
16616                              ;UNDERFLOW, EXPONENT OF THE RESULT = -193
16617  074162  004737  074342    LLL2:   JSR     PC,@#OVUNDT
16618  074166  010327  127272    1$:     .WORD   10327,127272    ;AC
16619  074172  036363  045454            .WORD   36363,45454
16620  074176  010000  000000  000000 2$:  .WORD   10000,0,0,0    ;FSRC
16621  074204  000000
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 306
CJKDEB.P11    05-AUG-82 15:01           T472    UNDER\OVER FLOW, USING MULD WITH TRAPS ENABLED, TEST

 16622  074206  060127  127272          3$:     .WORD   60127,127272     ;RES
 16623  074212  036363  045454                  .WORD   36363,45454
 16624  074216  007217                  5$:     7217                    ;FPS BEFORE EXECUTION.
 16625  074220  107200                          107200                  ;FPS AFTER EXECUTION.
 16626  074222  000012                  6$:     12                      ;FEC
 16627  074224  177777                          -1                      ;FLAG
 16628
 16629                                  ;OVERFLOW, EXPONENT OF THE RESULT = 128
 16630  074226  004737  074342          LLL3:   JSR     PC,a#OVUNDT
 16631  074232  060252  125252          1$:     .WORD   60252,125252    ;AC
 16632  074236  125252  125252                  .WORD   125252,125252   ;FSRC
 16633  074242  160100  000000  000000  2$:     .WORD   160100,0,0,0    ;FSRC
 16634  074250  000000
 16635  074252  100177  177777  177777  3$:     .WORD   100177,-1,-1,-1 ;RES
 16636  074260  177777
 16637  074262  001200                  5$:     1200                    ;FPS BEFORE EXECUTION.
 16638  074264  101216                          101216                  ;FPS AFTER EXECUTION.
 16639  074266  000010                  6$:     10                      ;FEC
 16640  074270  000000                          0                       ;FLAG
 16641
 16642                                  ;OVERFLOW, EXPONENT OF THE RESULT = 130
 16643  074272  004737  074342          LLL4:   JSR     PC,a#OVUNDT
 16644  074276  060345  067654          1$:     .WORD   60345,67654     ;AC
 16645  074302  056765  045676                  .WORD   56765,45676
 16646  074306  060200  000000  000000  2$:     .WORD   60200,0,0,0     ;FSRC
 16647  074314  000000
 16648  074316  000345  067654          3$:     .WORD   345,67654       ;RES
 16649  074322  056765  045676                  .WORD   56765,45676
 16650  074326  007215                  5$:     7215                    ;FPS BEFORE EXECUTION.
 16651  074330  107202                          107202                  ;FPS AFTER EXECUTION.
 16652  074332  000010                  6$:     10                      ;FEC
 16653  074334  000000                          0                       ;FLAG
 16654  074336  000137  074524          8$:     JMP     a#LLLDONE
 16655
 16656                                  ;THIS SUBROUTINE, OVUNDT, IS USED TO SET UP THE OPERANDS, EXECUTE
 16657                                  ;THE MULD INSTRUCTION AND CHECK THE RESULTS OF AN INSTRUCTION WITH
 16658                                  ;OPERANDS WHICH SHOULD RESULT IN EITHER OVERFLOW OR UNDERFLOW. A CALL
 16659                                  ;TO IT IS MADE THUS:
 16660                                  ;
 16661                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
 16662                                  ;               FSRCARG:.WORD   X,X,X,X         ;FSRC OPERAND
 16663                                  ;               RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
 16664                                  ;               ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
 16665                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
 16666                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
 16667                                  ;               FEC:    .WORD   X               ;EXPECTED FEC
 16668                                  ;               FLAG:   .WORD   X               ;0/-1,OVER/UNDER FLOW FLAG
 16669                                  ;               ERR1:   ERROR   X               ;TRAP ERROR.
 16670                                  ;               BR      CONT
 16671                                  ;               ERR2:   ERROR   X               ;DATA, RESULT ERROR
 16672                                  ;               CONT:                           ;RETURN ADDRESS
 16673                                  ;
 16674                                  ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR), THEN
 16675                                  ;THE MULD INSTRUCTION IS EXECUTED. IF THE TRAP OCCURS THEN THE
 16676                                  ;RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
 16677                                  ;COMPARED WITH FPSA IF THIS TOO IS CORRECT OVUNDT RETURNS CONTROL
```

```
16678                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD OVUNDT
16679                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. THE FEC IS TREATED
16680                                   ;IN THE SAME WAY. IF THE RESULT OF THE
16681                                   ;MULF IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
16682                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
16683                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN OVUNDT
16684                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR2. OTHERWISE THE
16685                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND OVUNDT WILL
16686                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
16687                                   ;IF NO TRAP OCCURS CONTROL IS PASSED TO ERR1.
16688                                   ;NOTE THAT OVUNDNT USES THE FLAG
16689                                   ;TO TELL WHETHER OR NOT THESE PARTICULAR OPERANDS WILL RESULT IN
16690                                   ;UNDERFLOW (FLAG=-1) OR OVERFLOW (FLAG=0).
16691
16692  074342  012601                  OVUNDT: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
16693  074344  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16694  074350  170100                          LDFPS   R0
16695
16696  074352  010100                          MOV     R1,R0           ;LOAD AC0, OPERAND.
16697  074354  172410                          LDD     (R0),AC0
16698  074356  016100  000030                  MOV     30(R1),R0       ;LOAD THE FPS.
16699  074362  170100                          LDFPS   R0
16700  074364  012737  074406  000244          MOV     #50$,@#FPVECT   ;SET UP THE FP TRAP VECTOR IN CASE
16701                                                                  ;OF ERROR.
16702  074372  010100                          MOV     R1,R0           ;COMPUTE THE ADDRESS OF FSRC.
16703  074374  062700  000010                  ADD     #10,R0
16704
16705  074400  171010                  1$:     MULD    (R0),AC0        ;TEST INSTRUCTION. SHOULD CAUSE TRAP.
16706  074402  170000                  2$:     CFCC
16707  074404  104000                          EMT                     ;
16708  074406  011602                  50$:    MOV     (SP),R2         ;TRAP TO HERE AND SEE IF THE PC OF THE
16709  074410  020227  074402                  CMP     R2,#2$          ;TRAP WAS THAT OF THE MULF INSTRUCTION.
16710  074414  001401                          BEQ     51$             ;BRANCH IF YES.
16711  074416  104000                          EMT                     ;
16712  074420  022626                  51$:    CMP     (SP)+,(SP)+     ;RESET THE STACK
16713  074422  170204                          STFPS   R4              ;GET FPS.
16714  074424  170305                          STST    R5              ;GET FEC.
16715  074426  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16716  074432  170100                          LDFPS   R0
16717  074434  012700  074514                  MOV     #OVDTT,R0       ;GET THE RESULT.
16718  074440  174010                          STD     AC0,(R0)
16719  074442  012700  074514                  MOV     #OVDTT,R0       ;CHECK THE RESULT.
16720  074446  010102                          MOV     R1,R2
16721  074450  062702  000020                  ADD     #20,R2
16722  074454  012703  000004                  MOV     #4,R3
16723  074460  022022                  3$:     CMP     (R0)+,(R2)+
16724  074462  001401                          BEQ     5$
16725  074464  104000                          EMT                     ;
16726  074466  077304                  5$:     SOB     R3,3$
16727  074470  026104  000032                  CMP     32(R1),R4       ;WAS FPS CORRECT?
16728  074474  001401                          BEQ     6$
16729  074476  104000                          EMT                     ;
16730  074500  026105  000034          6$:     CMP     34(R1),R5       ;IS FEC CORRECT?
16731  074504  001401                          BEQ     4$
16732  074506  104000                          EMT                     ;
16733  074510  000161  000040          4$:     JMP     40(R1)          ;RETURN, TEST COMPLETED.
```

```
16734
16735  074514  000000  000000  000000  OVDTT:  .WORD   0,0,0,0
16736  074522  000000
16737
16738  074524                          LLLDONE:
16739  074524  004767  023744                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
16740                                                                  ;SEE IF THE USER HAS EXPRESSED
16741                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
16742                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
16743                                                                  ;THE USER TYPED CONTROL G?).
16744
16745
16746
16747
16748
16749                                  ;*************************************************************************************
16750                                  ;TEST 473       MODF TEST
16751                                  ;*************************************************************************************
16752  074530                          TS473:
16753
16754                                  ;MODF WITH (FSRC=AC=0)
16755  074530  004737  075254          GGG1:   JSR     PC,@#MODFSUB
16756  074534  000000  000000          1$:     .WORD   0,0             ;AC
16757  074540  000000  000000          2$:     .WORD   0,0             ;FSRC
16758  074544  000000  000000          3$:     .WORD   0,0             ;FRACTIONAL RES.
16759  074550  000000  000000          4$:     .WORD   0,0             ;INTEGER RES.
;16760  074554  000013                  7$:     13                      ;FPS BEFORE EXECUTION.
16761  074556  000004                          4                       ;FPS AFTER EXECUTION.
16762
16763                                  ;MODF TEST, WITH (FSRC=0)
16764  074560  004737  075254          GGG2:   JSR     PC,@#MODFSUB
16765  074564  123456  076543          1$:     .WORD   123456,76543    ;AC
16766  074570  000000  000000          2$:     .WORD   0,0             ;FSRC
16767  074574  000000  000000          3$:     .WORD   0,0             ;FRACTIONAL RES.
16768  074600  000000  000000          4$:     .WORD   0,0             ;INTEGER RESULT.
16769  074604  000000                  7$:     0                       ;FPS BEFORE EXECUTION.
16770  074606  000004                          4                       ;FPS AFTER EXECUTION.
16771
16772                                  ;MODF TEST WITH (AC=0)
16773  074610  004737  075254          GGG3:   JSR     PC,@#MODFSUB
16774  074614  000000  000000          1$:     .WORD   0,0             ;AC
16775  074620  076543  021234          2$:     .WORD   76543,21234     ;FSRC
16776  074624  000000  000000          3$:     .WORD   0,0             ;FRACTIONAL RES.
16777  074630  000000  000000          4$:     .WORD   0,0             ;INTEGER RES.
16778  074634  000003                  7$:     3                       ;FPS BEFORE EXECUTION.
16779  074636  000004                          4                       ;FPS AFTER EXECUTION.
16780
16781                                  ;MODF TEST WITH EXPONENT OF THE RESULT = 25
16782  074640  004737  075254          GGG4:   JSR     PC,@#MODFSUB
16783  074644  046252  125252          1$:     .WORD   46252,125252    ;AC
16784  074650  040300  000000          2$:     .WORD   40300,0         ;FSRC
16785  074654  000000  000000          3$:     .WORD   0,0             ;FRACTIONAL RES.
16786  074660  046377  177777          4$:     .WORD   46377,-1        ;INTEGER RES.
16787  074664  000013                  7$:     13                      ;FPS BEFORE EXECUTION.
16788  074666  000004                          4                       ;FPS AFTER EXECUTION.
16789
```

```
16790
16791  074670  004737  075254          ;MODF TEST WITH EXPONENT OF THE RESULT = 127
16792  074674  077652  125252  GGG5:   JSR     PC,@#MODFSUB
16793  074700  040300  000000  1$:     .WORD   77652,125252    ;AC
16794  074704  000000  000000  2$:     .WORD   40300,0         ;FSRC
16795  074710  077777  177777  3$:     .WORD   0,0             ;FRACTIONAL RES.
16796  074714  000000          4$:     .WORD   77777,-1        ;INTEGER RES.
16797  074716  000004          7$:     0                       ;FPS BEFORE EXECUTION.
16798                                  4                       ;FPS AFTER EXECUTION.
16799
16800  074720  004737  075254          ;MODF TEST WITH EXPONENT OF RESULT = 25
16801  074724  046200  000001  GGG6:   JSR     PC,@#MODFSUB
16802  074730  040340  000000  1$:     .WORD   46200,1         ;AC
16803  074734  000000  000000  2$:     .WORD   40340,0         ;FSRC
16804  074740  046340  000001  3$:     .WORD   0,0             ;FRACTIONAL RES.
16805  074744  000013          4$:     .WORD   46340,1         ;INTEGER RES.
16806  074746  000004          7$:     13                      ;FPS BEFORE EXECUTION.
16807                                  4                       ;FPS AFTER EXECUTION.
16808
16809  074750  004737  075254          ;MODF   TEST WITH EXPONENT OF THE RESULT = 24
16810  074754  046000  000001  GGG7:   JSR     PC,@#MODFSUB
16811  074760  040340  000000  1$:     .WORD   46000,1         ;AC
16812  074764  040100  000000  2$:     .WORD   40340,0         ;FSRC
16813  074770  046140  000001  3$:     .WORD   40100,0         ;FRACTIONAL RES.
16814  074774  000000          4$:     .WORD   46140,1         ;INTEGER RESULT.
16815  074776  000000          7$:     0                       ;FPS BEFORE EXECUTION.
16816                                  0                       ;FPS AFTER EXECUTION.
16817
16818  075000  004737  075254          ;MODF TEST WITH EXPONENT OF THE RESULT = 10
16819  075004  042577  177777  GGG8:   JSR     PC,@#MODFSUB
16820  075010  040200  000000  1$:     .WORD   42577,-1        ;AC
16821  075014  040177  176000  2$:     .WORD   40200,0         ;FSRC
16822  075020  042577  140000  3$:     .WORD   40177,176000    ;FRACTIONAL RES.
16823  075024  000000          4$:     .WORD   42577,140000    ;INTEGER RES.
16824  075026  000000          7$:     0                       ;FPS BEFORE EXECUTION.
16825                                  0                       ;FPS AFTER EXECUTION.
16826
16827  075030  004737  075254          ;MODF TEST WITH THE EXPONENT OF THE RESULT = 10
16828  075034  042577  140001  GGG9:   JSR     PC,@#MODFSUB
16829  075040  040200  000000  1$:     .WORD   42577,140001    ;AC
16830  075044  034600  000000  2$:     .WORD   40200,0         ;FSRC
16831  075050  042577  140000  3$:     .WORD   34600,0         ;FRACTIONAL RES.
16832  075054  000000          4$:     .WORD   42577,140000    ;INTEGER RES.
16833  075056  000000          7$:     0                       ;FPS BEFORE EXECUTION.
16834                                  0                       ;FPS AFTER EXECUTION.
16835
16836  075060  004737  075254          ;MODF TEST WITH EXPONENT OF THE RESULT = 9
16837  075064  042377  100000  GGG10:  JSR     PC,@#MODFSUB
16838  075070  040200  000000  1$:     .WORD   42377,100000    ;AC
16839  075074  000000  000000  2$:     .WORD   40200,0         ;FSRC
16840  075100  042377  100000  3$:     .WORD   0,0             ;FRACTIONAL RES.
16841  075104  000013          4$:     .WORD   42377,100000    ;INTEGER RES.
16842  075106  000004          7$:     13                      ;FPS BEFORE EXECUTION.
16843                                  4                       ;FPS AFTER EXECUTION.
16844
16845  075110  004737  075254          ;MODF TEST WITH EXPONENT OF THE RESULT = 0
                                GGG11:  JSR     PC,@#MODFSUB
```

```
16846  075114  040177  177777          1$:     .WORD   40177,-1        ;AC
16847  075120  040200  000000          2$:     .WORD   40200,0         ;FSRC
16848  075124  040177  177777          3$:     .WORD   40177,-1        ;FRACTIONAL RES.
16849  075130  000000  000000          4$:     .WORD   0,0             ;INTEGER RES.
16850  075134  000017                  7$:     17                      ;FPS BEFORE EXECUTION.
16851  075136  000000                          0                       ;FPS AFTER EXECUTION.
16852
16853                                  ;MODF TEST WITH EXPONENT OF THE RESULT = -15
16854  075140  004737  075254          GGG12:  JSR     PC,@#MODFSUB
16855  075144  034377  177777          1$:     .WORD   34377,-1        ;AC
16856  075150  040200  000000          2$:     .WORD   40200,0         ;FSRC
16857  075154  034377  177777          3$:     .WORD   34377,-1        ;FRACTIONAL RES.
16858  075160  000000  000000          4$:     .WORD   0,0             ;INTEGER RES.
16859  075164  000000                  7$:     0                       ;FPS BEFORE EXECUTION.
16860  075166  000000                          0                       ;FPS AFTER EXECUTION.
16861
16862                                  ;MODF TEST WITH EXPONENT OF RESULT = -64, IN ROUND MODE
16863  075170  004737  075254          GGG13:  JSR     PC,@#MODFSUB
16864  075174  020000  000001          1$:     .WORD   20000,1         ;AC
16865  075200  040300  000000          2$:     .WORD   40300,0         ;FSRC
16866  075204  020100  000002          3$:     .WORD   20100,2         ;FRACTIONAL RES.
16867  075210  000000  000000          4$:     .WORD   0,0             ;INTEGER RES.
16868  075214  000000                  7$:     0                       ;FPS BEFORE EXECUTION.
16869  075216  000000                          0                       ;FPS AFTER EXECUTION.
16870
16871                                  ;MODF TEST WITH EXPONENT OF RESULT = 11
16872  075220  004737  075254          GGG14:  JSR     PC,@#MODFSUB
16873  075224  142777  170000          1$:     .WORD   142777,170000   ;AC
16874  075230  040200  000000          2$:     .WORD   40200,0         ;FSRC
16875  075234  140000  000000          3$:     .WORD   140000,0        ;FRACTIONAL RES.
16876  075240  142777  160000          4$:     .WORD   142777,160000   ;INTEGER RES.
16877  075244  000007                  7$:     7                       ;FPS BEFORE EXECUTION.
16878  075246  000010                          10                      ;FPS AFTER EXECUTION.
16879  075250  000167  000204          9$:     JMP     GGGDONE         ;GO TO NEXT TEST.
16880
16881
16882                                  ;THIS SUBROUTINE, MODFSUB, IS CALLED TO SETUP THE
16883                                  ;OPERANDS, EXECUTE THE MODF INSTRUCTION AND CHECK THE RESULTS.
16884                                  ;IT IS CALLED THUS:
16885                                  ;
16886                                  ;               ACARG:  .WORD   X,X             ;AC OPERAND
16887                                  ;               FSRCARG:.WORD   X,X             ;FSRC OPERAND
16888                                  ;               FRES:   .WORD   X,X             ;FRACTIONAL RESULT
16889                                  ;               INTRES: .WORD   X,X             ;INTEGER RESULT
16890                                  ;               ERFRES: .WORD   X,X             ;ERROR FRACTION RESULT
16891                                  ;               ERINTRES:.WORD  X,X             ;ERROR INTEGER RESULT
16892                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
16893                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
16894                                  ;               ERR1:   ERROR   X               ;FRACTION ERROR
16895                                  ;                       BR      CONT
16896                                  ;               ERR2:   ERROR   X               ;INTEGER ERROR
16897                                  ;               CONT:                           ;RETURN ADDRESS
16898                                  ;
16899                                  ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC ARGUMENT). THE MODF
16900                                  ;INSTRUCTION IS EXECUTED. THEN THE RESULTS ARE RETRIEVED.
16901                                  ;THE FRACTION PART OF THE RESULT IS COMPARED WITH FRES. IF THIS IS CORRECT
```

```
16902                                   ;THEN THE INTEGER PART IS COMPARED WITH INTRES. IF BOTH OF THESE ARE CORRECT
16903                                   ;THEN THE FPS IS COMPARED WITH FPSA. AFTER EXECUTION IF NO ERRORS OCCURRED
16904                                   ;THEN MODFSUB WILL RETURN TO CONT. IF THE FPS WAS INCORRECT
16905                                   ;IT IS REPORTED HERE. IF THE FRACTION IS INCORRECT IT IS COMPARED WITH
16906                                   ;THE ANTICIPATED BAD FRACTION, ERFRES. IF THIS DOESN'T MATCH
16907                                   ;THE TRUE RESULT THEN THE ERROR IS REPORTED HERE. IF THE ANTICIPATED
16908                                   ;FAILURE MATCHES THE TRUE RESULT THEN  MODFSUB PASSES CONTROL TO THE
16909                                   ;ERROR CALL AT ERR1. LIKEWISE IF THE INTEGER PART OF THE RESULT IS
16910                                   ;NOT CORRECT THEN IT IS COMPARED WITH THE ANTICIPATED INTEGER
16911                                   ;FAILURE. IF THIS DOEN'T MATCH THEN THE ERROR IS REPORTED HERE.
16912                                   ;IF A MATCH IS MADE HOWEVER, MODFSUB WILL RETURN CONTROL TO THE ERROR
16913                                   ;CALL AT ERR2.
16914
16915  075254  012601                  MODFSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS
16916  075256  012700  000200                  MOV     #200,R0         ;SET FD MODE.
16917  075262  170100                  LDFPS   R0
16918  075264  010100                  MOV     R1,R0           ;SET UP AC0
16919  075266  172410                  LDD     (R0),AC0
16920  075270  012700  075450          MOV     #MODP1,R0       ;PUT A BACKROUND PATTERN INTO AC1.
16921  075274  172510                  LDD     (R0),AC1
16922  075276  016100  000020          MOV     20(R1),R0       ;SET UP THE FFS.
16923  075302  170100                  LDFPS   R0
16924  075304  010100                  MOV     R1,R0           ;COMPUTE THE ADDRESS OF THE FSRC.
16925  075306  062700  000004          ADD     #4,R0
16926
16927  075312  171410                  1$:     MODF    (R0),AC0        ;EXECUTE THE TEST INSTRUCTION.
16928
16929  075314  170204                  STFPS   R4              ;GET THE FPS.
16930  075316  012700  000200          MOV     #200,R0         ;SET FD MODE.
16931  075322  170100                  LDFPS   R0
16932  075324  012700  075430          MOV     #MODFT0,R0      ;GET THE FRACTIONAL RESULT.
16933  075330  174010                  STD     AC0,(R0)
16934  075332  012700  075440          MOV     #MODFT1,R0      ;GET THE INTEGER RESULT.
16935  075336  174110                  STD     AC1,(R0)
16936  075340  012702  075430          MOV     #MODFT0,R2      ;CHECK THE FRACTIONAL RESULT.
16937  075344  026112  000010          CMP     10(R1),(R2)
16938  075350  001401                  BEQ     2$
16939  075352  104000                  EMT                     ;
16940  075354  026162  000012  000002  2$:     CMP     12(R1),2(R2)
16941  075362  001401                  BEQ     3$
16942  075364  104000                  EMT                     ;
16943  075366  012702  075440          3$:     MOV     #MODFT1,R2      ;CHECK THE INTEGER RESULT.
16944  075372  026112  000014          CMP     14(R1),(R2)
16945  075376  001401                  BEQ     4$
16946  075400  104000                  EMT                     ;
16947  075402  026162  000016  000002  4$:     CMP     16(R1),2(R2)
16948  075410  001401                  BEQ     5$
16949  075412  104000                  EMT                     ;
16950  075414  026104  000022          5$:     CMP     22(R1),R4       ;CHECK THE FPS.
16951  075420  001401                  BEQ     9$
16952  075422  104000                  EMT                     ;
16953  075424  000161  000024          9$:     JMP     24(R1)          ;RETURN.
16954
16955  075430  000000  000000  000000  MODFT0: .WORD   0,0,0,0
16956  075436  000000
16957
```

```
16958  075440  000000  000000  000000  MODFT1: .WORD   0,0,0,0
16959  075446  000000
16960
16961  075450  177777  177777  177777  MODP1:  .WORD   -1,-1,-1,-1
16962  075456  177777
16963
16964  075460                          GGGDONE:
16965  075460  004767  023010                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
16966                                                                  ;SEE IF THE USER HAS EXPRESSED
16967                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
16968                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
16969                                                                  ;THE USER TYPED CONTROL G?).
16970
16971
16972
16973
16974                                  ;*****************************************************************************
16975                                  ;TEST 474       MODD TEST
16976                                  ;*****************************************************************************
16977  075464                          TS474:
16978
16979                                  ;MODD WITH (FSRC=AC=0)
16980  075464  004737  076500          HHH1:   JSR     PC,@#MODDSUB
16981  075470  000000  000000  000000  1$:     .WORD   0,0,0,0         ;AC
16982  075476  000000
16983  075500  000000  000000  000000  2$:     .WORD   0,0,0,0         ;FSRC
16984  075506  000000
16985  075510  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
16986  075516  000000
16987  075520  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
16988  075526  000000
16989  075530  000200                  7$:     200                     ;FPS BEFORE EXECUTION.
16990  075532  000204                          204                     ;FPS AFTER EXECUTION.
16991
16992                                  ;MODD TEST WITH FSRC=0
16993  075534  004737  076500          HHH2:   JSR     PC,@#MODDSUB
16994  075540  012345  067012          1$:     .WORD   012345,67012    ;AC
16995  075544  034567  012345                  .WORD   34567,012345
16996  075550  000000  000000  000000  2$:     .WORD   0,0,0,0         ;FSRC
16997  075556  000000
16998  075560  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
16999  075566  000000
17000  075570  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
17001  075576  000000
17002  075600  000213                  7$:     213                     ;FPS BEFORE EXECUTION.
17003  075602  000204                          204                     ;FPS AFTER EXECUTION.
17004
17005                                  ;MODD TEST WITH (AC=0)
17006  075604  004737  076500          HHH3:   JSR     PC,@#MODDSUB
17007  075610  000000  000000  000000  1$:     .WORD   0,0,0,0         ;AC
17008  075616  000000
17009  075620  072727  127272          2$:     .WORD   72727,127272    ;FSRC
17010  075624  072727  127272                  .WORD   72727,127272
17011  075630  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17012  075636  000000
17013  075640  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
```

```
17014  075646  C00000
17015  075650  000213                  7$:     213                     ;FPS BEFORE EXECUTION.
17016  075652  000204                          204                     ;FPS AFTER EXECUTION.
17017
17018                                  ;MODD TEST WITH EXPONENT OF THE RESULT = 57
17019  075654  004737  076500          HHH4:   JSR     PC,a#MODDSUB
17020  075660  056252  125252          1$:     .WORD   56252,125252    ;AC
17021  075664  125252  125250                  .WORD   125252,125250
17022  075670  040300  000000  000000  2$:     .WORD   40300,0,0,0     ;FSRC
17023  075676  000000
17024  075700  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17025  075706  000000
17026  075710  056377  177777  177777  4$:     .WORD   56377,-1,-1,-4  ;INTEGER RES.
17027  075716  177774
17028  075720  000213                  7$:     213                     ;FPS BEFORE EXECUTION.
17029  075722  000204                          204                     ;FPS AFTER EXECUTION.
17030
17031                                  ;MODD TEST WITH EXPONENT OF THE RESULT = 79
17032  075724  004737  076500          HHH5:   JSR     PC,a#MODDSUB
17033  075730  140240  000000  000000  1$:     .WORD   140240,0,0,0    ;AC
17034  075736  000000
17035  075740  063714  146314          2$:     .WORD   63714,146314    ;FSRC
17036  075744  133572  167737                  .WORD   133572,167737
17037  075750  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17038  075756  000000
17039  075760  163777  177777          4$:     .WORD   163777,-1       ;INTEGER RES.
17040  075764  162531  125726                  .WORD   162531,125726
17041  075770  000210                  7$:     210                     ;FPS BEFORE EXECUTION.
17042  075772  000204                          204                     ;FPS AFTER EXECUTION.
17043
17044                                  ;MODD TEST WITH EXPONENT OF THE RESULT = 57
17045  075774  004737  076500          HHH6:   JSR     PC,a#MODDSUB
17046  076000  056200  000000  000000  1$:     .WORD   56200,0,0,1     ;AC
17047  076006  000001
17048  076010  040340  000000  000000  2$:     .WORD   40340,0,0,0     ;FSRC
17049  076016  000000
17050  076020  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17051  076026  000000
17052  076030  056340  000000  000000  4$:     .WORD   56340,0,0,1     ;INTEGER RES.
17053  076036  000001
17054  076040  000213                  7$:     213                     ;FPS BEFORE EXECUTION.
17055  076042  000204                          204                     ;FPS AFTER EXECUTION.
17056
17057                                  ;MODD TEST WITH EXPONENT OF THE RESULT = 56
17058  076044  004737  076500          HHH7:   JSR     PC,a#MODDSUB
17059  076050  056000  000000  000000  1$:     .WORD   56000,0,0,1     ;AC
17060  076056  000001
17061  076060  040340  000000  000000  2$:     .WORD   40340,0,0,0     ;FSRC
17062  076066  000000
17063  076070  040100  000000  000000  3$:     .WORD   40100,0,0,0     ;FRACTIONAL RES.
17064  076076  000000
17065  076100  056140  000000  000000  4$:     .WORD   56140,0,0,1     ;INTEGER RES.
17066  076106  000001
17067  076110  000213                  7$:     213                     ;FPS BEFORE EXECUTION.
17068  076112  000200                          200                     ;FPS AFTER EXECUTION.
17069
```

```
17070                                   ;MODD TEST WITH EXPONENT OF THE RESULT = 36
17071  076114  004737  076500           HHH8:   JSR     PC,@#MODDSUB
17072  076120  051177  177777  177777   1$:     .WORD   51177,-1,-1,-1  ;AC
17073  076126  177777
17074  076130  040200  000000  000000   2$:     .WORD   40200,0,0,0     ;FSRC
17075  076136  000000
17076  076140  040177  177760  000000   3$:     .WORD   40177,-20,0,0   ;FRACTIONAL RES.
17077  076146  000000
17078  076150  051177  177777  177760   4$:     .WORD   51177,-1,-20,0  ;INTEGER RES.
17079  076156  000000
17080  076160  000217                   7$:     217                     ;FPS BEFORE EXECUTION.
17081  076162  000200                           200                     ;FPS AFTER EXECUTION.
17082
17083                                   ;MODD TEST WITH EXPONENT OF THE RESULT = 30
17084  076164  004737  076500           HHH9:   JSR     PC,@#MODDSUB
17085  076170  040200  000000  000000   1$:     .WORD   40200,0,0,0     ;AC
17086  076176  000000
17087  076200  047577  177777           2$:     .WORD   47577,-1        ;FSRC
17088  076204  176000  000001                   .WORD   176000,1
17089  076210  031600  000000  000000   3$:     .WORD   31600,0,0,0     ;FRACTIONAL RES.
17090  076216  000000
17091  076220  047577  177777           4$:     .WORD   47577,-1        ;INTEGER RES.
17092  076224  176000  000000                   .WORD   176000,0
17093  076230  000200                   7$:     200                     ;FPS BEFORE EXECUTION.
17094  076232  000200                           200                     ;FPS AFTER EXECUTION.
17095
17096                                   ;MODD TEST WITH EXPONENT OF THE RESULT = 31
17097  076234  004737  076500           HHH10:  JSR     PC,@#MODDSUB
17098  076240  047777  177777           1$:     .WORD   47777,-1        ;AC
17099  076244  177000  000000                   .WORD   177000,0
17100  076250  040200  000000  000000   2$:     .WORD   40200,0,0,0     ;FSRC
17101  076256  000000
17102  076260  000000  000000  000000   3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17103  076266  000000
17104  076270  047777  177777           4$:     .WORD   47777,-1        ;INTEGER RES.
17105  076274  177000  000000                   .WORD   177000,0
17106  076300  000213                   7$:     213                     ;FPS BEFORE EXECUTION.
17107  076302  000204                           204                     ;FPS AFTER EXECUTION.
17108
17109                                   ;MODD TEST WITH EXPONENT OF THE RESULT = 0
17110  076304  004737  076500           HHH11:  JSR     PC,@#MODDSUB
17111  076310  040200  000000  000000   1$:     .WORD   40200,0,0,0     ;AC
17112  076316  000000
17113  076320  040177  072727           2$:     .WORD   40177,72727     ;FSRC
17114  076324  127272  072727                   .WORD   127272,72727
17115  076330  040177  072727           3$:     .WORD   40177,72727     ;FRACTIONAL RES.
17116  076334  127272  072727                   .WORD   127272,72727
17117  076340  000000  000000  000000   4$:     .WORD   0,0,0,0         ;INTEGER RES.
17118  076346  000000
17119  076350  000200                   7$:     200                     ;FPS BEFORE EXECUTION.
17120  076352  000200                           200                     ;FPS AFTER EXECUTION.
17121
17122                                   ;MODD TEST WITH EXPONENT OF THE RESULT = -115
17123  076354  004737  076500           HHH12:  JSR     PC,@#MODDSUB
17124  076360  003377  177777           1$:     .WORD   3377,-1         ;AC
17125  076364  177777  052525                   .WORD   -1,52525
```

```
17126  076370  040200  000000  000000  2$:     .WORD   40200,0,0,0     ;FSRC
17127  076376  000000
17128  076400  003377  177777          3$:     .WORD   3377,-1         ;FRACTIONAL RES.
17129  076404  177777  052525                  .WORD   -1,52525
17130  076410  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
17131  076416  000000
17132  076420  000200                  7$:     200                     ;FPS BEFORE EXECUTION.
17133  076422  000200                          200                     ;FPS AFTER EXECUTION.
17134
17135                                  ;MODD TEST WITH EXPONENT OF THE RESULT = -63, IN ROUND MODE.
17136  076424  004737  076500          HHH13:  JSR     PC,@#MODDSUB
17137  076430  040300  000000  000000  1$:     .WORD   40300,0,0,0     ;AC
17138  076436  000000
17139  076440  020200  000000  000000  2$:     .WORD   20200,0,0,1     ;FSRC
17140  076446  000001
17141  076450  020300  000000  000000  3$:     .WORD   20300,0,0,2     ;FRACTIONAL RES.
17142  076456  000002
17143  076460  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
17144  076466  000000
17145  076470  000200                  7$:     200                     ;FPS BEFORE EXECUTION.
17146  076472  000200                          200                     ;FPS AFTER EXECUTION.
17147  076474  000137  076674          9$:     JMP     @#HHHDONE       ;GO TO THE NEXT TEST.
17148
17149                                  ;THIS SUBROUTINE, MODDSUB, IS CALLED TO SETUP THE
17150                                  ;OPERANDS, EXECUTE THE MODD INSTRUCTION AND CHECK THE RESULTS.
17151                                  ;IT IS CALLED THUS:
17152                                  ;
17153                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
17154                                  ;               FSRCARG:.WORD   X,X,X,X         ;FSRC OPERAND
17155                                  ;               FRES:   .WORD   X,X,X,X         ;FRACTIONAL RESULT
17156                                  ;               INTRES: .WORD   X,X,X,X         ;INTEGER RESULT
17157                                  ;               ERFRES: .WORD   X,X,X,X         ;ERROR FRACTION RESULT
17158                                  ;               ERINTRES:.WORD  X,X,X,X         ;ERROR INTEGER RESULT
17159                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
17160                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
17161                                  ;               ERR1:   ERROR   X               ;FRACTION ERROR
17162                                  ;                       BR      CONT
17163                                  ;               ERR2:   ERROR   X               ;INTEGER ERROR
17164                                  ;               CONT:                           ;RETURN ADDRESS
17165                                  ;
17166                                  ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC ARGUMENT). THE MODD
17167                                  ;INSTRUCTION IS EXECUTED. THEN THE RESULTS ARE RETRIEVED.
17168                                  ;THE FRACTION PART OF THE RESULT IS COMPARED WITH FRES. IF THIS IS CORRECT
17169                                  ;THEN THE INTEGER PART IS COMPARED WITH INTRES. IF BOTH OF THESE ARE CORRECT
17170                                  ;THEN THE FPS IS COMPARED WITH FPSA. AFTER EXECUTION IF NO ERRORS OCCURRED
17171                                  ;THEN MODDSUB WILL RETURN TO CONT. IF THE FPS WAS INCORRECT
17172                                  ;IT IS REPORTED HERE. IF THE FRACTION IS INCORRECT IT IS COMPARED WITH
17173                                  ;THE ANTICIPATED BAD FRACTION, ERFRES. IF THIS DOESN'T MATCH
17174                                  ;THE TRUE RESULT THEN THE ERROR IS REPORTED HERE. IF THE ANTICIPATED
17175                                  ;FAILURE MATCHES THE TRUE RESULT THEN  MODDSUB PASSES CONTROL TO THE
17176                                  ;ERROR CALL AT ERR1. LIKEWISE IF THE INTEGER PART OF THE RESULT IS
17177                                  ;NOT CORRECT THEN IT IS COMPARED WITH THE ANTICIPATED INTEGER
17178                                  ;FAILURE. IF THIS DOEN'T MATCH THEN THE ERROR IS REPORTED HERE.
17179                                  ;IF A MATCH IS MADE HOWEVER, MODDSUB WILL RETURN CONTROL TO THE ERROR
17180                                  ;CALL AT ERR2.
17181
```

```
17182  076500  012601                MODDSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS
17183  076502  012700  000200                        MOV     #200,R0         ;SET FD MODE.
17184  076506  170100                                LDFPS   R0
17185  076510  010100                                MOV     R1,R0           ;SET UP AC0
17186  076512  172410                                LDD     (R0),AC0
17187  076514  012700  075450                        MOV     #MODP1,R0       ;PUT A BACKROUND PATTERN INTO AC1.
17188  076520  172510                                LDD     (R0),AC1
17189  076522  016100  000040                        MOV     40(R1),R0       ;SET UP THE FPS.
17190  076526  170100                                LDFPS   R0
17191  076530  010100                                MOV     R1,R0           ;COMPUTE THE ADDRESS OF THE FSRC.
17192  076532  062700  000010                        ADD     #10,R0
17193
17194  076536  171410                1$:             MODD    (R0),AC0        ;EXECUTE THE TEST INSTRUCTION.
17195
17196  076540  170204                                STFPS   R4              ;GET THE FPS.
17197  076542  012700  000200                        MOV     #200,R0         ;SET FD MODE.
17198  076546  170100                                LDFPS   R0
17199  076550  012700  076654                        MOV     #MODDT0,R0      ;GET THE FRACTIONAL PESULT.
17200  076554  174010                                STD     AC0,(R0)
17201  076556  012700  076664                        MOV     #MODDT1,R0      ;GET THE INTEGER RESULT.
17202  076562  174110                                STD     AC1,(R0)
17203  076564  012702  076654                        MOV     #MODDT0,R2      ;CHECK THE FRACTIONAL RESULT.
17204  076570  010103                                MOV     R1,R3
17205  076572  062703  000020                        ADD     #20,R3
17206  076576  012705  000004                        MOV     #4,R5
17207  076602  022223                2$:             CMP     (R2)+,(R3)+
17208  076604  001401                                BEQ     4$
17209  076606  104000                                EMT                     ;
17210  076610  077504                4$:             SOB     R5,2$
17211  076612  012702  076664                        MOV     #MODDT1,R2      ;CHECK THE INTEGER RESULT.
17212  076616  010103                                MOV     R1,R3
17213  076620  062703  000030                        ADD     #30,R3
17214  076624  012705  000004                        MOV     #4,R5
17215  076630  022223                3$:             CMP     (R2)+,(R3)+
17216  076632  001401                                BEQ     5$
17217  076634  104000                                EMT                     ;
17218  076636  077504                5$:             SOB     R5,3$
17219  076640  026104  000042                        CMP     42(R1),R4       ;CHECK THE FPS.
17220  076644  001401                                BEQ     9$
17221  076646  104000                                EMT                     ;
17222  076650  000161  000044        9$:             JMP     44(R1)          ;RETURN.
17223
17224  076654  000000  000000  000000  MODDT0: .WORD   0,0,0,0
17225  076662  000000
17226
17227  076664  000000  000000  000000  MODDT1: .WORD   0,0,0,0
17228  076672  000000
17229
17230  076674                        HHHDONE:
17231  076674  004767  021574                        JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
17232                                                                        ;SEE IF THE USER HAS EXPRESSED
17233                                                                        ;THE DESIRE TO CHANGE THE SOFTWARE
17234                                                                        ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17235                                                                        ;THE USER TYPED CONTROL G?).
17236
17237
```

```
17238
17239
17240                   ;*****************************************************************************
17241                   ;TEST 475       UNDER\OVER FLOW, USING MODF WITH TRAPS DISABLED, TEST
17242                   ;*****************************************************************************
17243  076700           TS475:
17244
17245                   ;UNDERFLOW TEST, WITH EXPONENT OF THE RESULT = -129, FIU = 1, FID = 1
17246  076700  004767  000214  MMM1:   JSR     PC,MODFOV
17247  076704  020123  045676  1$:     .WORD   20123,45676     ;AC
17248  076710  020200  000000  2$:     .WORD   20200,0         ;FSRC
17249  076714  000123  045676  3$:     .WORD   123,45676       ;FRACTIONAL RES.
17250  076720  000000  000000  4$:     .WORD   0,0             ;INTEGER RES.
17251  076724  042000          7$:     42000                   ;FPS BEFORE EXECUTION.
17252  076726  142004                  142004                  ;FPS AFTER EXECUTION.
17253  076730  000012                  12                      ;FEC
17254  076732  104000                  EMT                     ;
17255
17256                   ;UNDERFLOW EXP OF RESULT = -193, FIU = 0, FID = 1
17257  076734  004737  077120  MMM2:   JSR     PC,@#MODFOV
17258  076740  010200  000000  1$:     .WORD   10200,0         ;AC
17259  076744  010000  000000  2$:     .WORD   10000,0         ;FSRC
17260  076750  000000  000000  3$:     .WORD   0,0             ;FRACTIONAL RES.
17261  076754  000000  000000  4$:     .WORD   0,0             ;INTEGER RES.
17262  076760  005013          7$:     5013                    ;FPS BEFORE EXECUTION.
17263  076762  005004                  5004                    ;FPS AFTER EXECUTION.
17264  076764  000012                  12                      ;FEC
17265  076766  000240                  NOP
17266
17267                   ;OVERFLOW TEST WITH EXPONENT OF THE RESULT = 128, FIV = 1, FID = 1
17268  076770  004737  077120  MMM3:   JSR     PC,@#MODFOV
17269  076774  060052  125252  1$:     .WORD   60052,125252    ;AC
17270  077000  060200  000000  2$:     .WORD   60200,0         ;FSRC
17271  077004  000000  000000  3$:     .WORD   0,0             ;FRACTIONAL RES.
17272  077010  000052  125252  4$:     .WORD   52,125252       ;INTEGER RES.
17273  077014  041000          7$:     41000                   ;FPS BEFORE EXECUTION.
17274  077016  141006                  141006                  ;FPS AFTER EXECUTION.
17275  077020  000010                  10                      ;FEC
17276  077022                  8$:
17277  077022  104000                  EMT                     ;
17278
17279  077024  004737  077120  MMM4:   JSR     PC,@#MODFOV
17280  077030  060345  067654  1$:     .WORD   60345,67654     ;AC
17281  077034  060200  000000  2$:     .WORD   60200,0         ;FSRC
17282  077040  000000  000000  3$:     .WORD   0,0             ;FRACTIONAL RES.
17283  077044  000000  000000  4$:     .WORD   0,0             ;INTEGER RES.
17284  077050  006011          7$:     6011                    ;FPS BEFORE EXECUTION.
17285  077052  006006                  6006                    ;FPS AFTER EXECUTION.
17286  077054  000010                  10                      ;FEC
17287  077056  000240          8$:     NOP
17288                   ;OVERFLOW TEST WITH EXPONENT OF THE RESULT = 128, RESULT NEGATIVE
17289                   ;AND FIV = 1, FID = 1
17290  077060  004737  077120  MMM5:   JSR     PC,@#MODFOV
17291  077064  160252  125252  1$:     .WORD   160252,125252   ;AC
17292  077070  060000  000000  2$:     .WORD   60000,0         ;FSRC
17293  077074  000000  000000  3$:     .WORD   0,0             ;FRACTIONAL RES.
```

```
17294  077100  100052  125252          4$:     .WORD   100052,125252   ;INTEGER RES.
17295  077104  041000                  7$:     41000                   ;FPS BEFORE EXECUTION.
17296  077106  141006                          141006                  ;FPS AFTER EXECUTION.
17297  077110  000010                          10                      ;FEC
17298  077112                          8$:
17299  077112  104000                          EMT                     ;
17300  077114  000137  077334          9$:     JMP     @#MMMDONE       ;GO TO THE NEXT TEST.
17301
17302                                  ;THIS SUBROUTINE, MODFOV, IS CALLED TO SETUP THE
17303                                  ;OPERANDS, EXECUTE THE MODF INSTRUCTION AND CHECK THE RESULTS.
17304                                  ;IT IS CALLED THUS:
17305                                  ;
17306                                  ;               ACARG:  .WORD   X,X             ;AC OPERAND
17307                                  ;               FSRCARG:.WORD   X,X             ;FSRC OPERAND
17308                                  ;               FRES:   .WORD   X,X             ;FRACTIONAL RESULT
17309                                  ;               INTRES: .WORD   X,X             ;INTEGER RESULT
17310                                  ;               ERFRES: .WORD   X,X             ;ERROR FRACTION RESULT
17311                                  ;               ERINTRES:.WORD  X,X             ;ERROR INTEGER RESULT
17312                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
17313                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
17314                                  ;               FEC:    .WORD   X               ;FEC
17315                                  ;               ERR1:   ERROR   X               ;FEC ERROR
17316                                  ;                       BR      CONT
17317                                  ;               ERR2:   ERROR   X                INTEGER ERROR
17318                                  ;               CONT:                           ...ETURN ADDRESS
17319                                  ;
17320                                  ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC ARGUMENT). THE MODF
17321                                  ;INSTRUCTION IS EXECUTED. THEN THE RESULTS ARE RETRIEVED.
17322                                  ;THE FRACTION PART OF THE RESULT IS COMPARED WITH FRES. IF THIS IS CORRECT
17323                                  ;THEN THE INTEGER PART IS COMPARED WITH INTRES. IF BOTH OF THESE ARE CORRECT
17324                                  ;THEN THE FPS IS COMPARED WITH FPSA. AFTER EXECUTION IF NO ERRORS OCCURRED
17325                                  ;THEN MODFOV WILL RETURN TO CONT. IF THE FPS WAS INCORRECT
17326                                  ;IT IS REPORTED HERE. IF THE FRACTION IS INCORRECT IT IS COMPARED WITH
17327                                  ;THE ANTICIPATED BAD FRACTION, ERFRES. IF THIS DOESN'T MATCH
17328                                  ;THE TRUE RESULT THEN THE ERROR IS REPORTED HERE. IF THE ANTICIPATED
17329                                  ;FAILURE MATCHES THE TRUE RESULT THEN  MODFOV PASSES CONTROL TO THE
17330                                  ;ERROR CALL AT ERR1. LIKEWISE IF THE INTEGER PART OF THE RESULT IS
17331                                  ;NOT CORRECT THEN IT IS COMPARED WITH THE ANTICIPATED INTEGER
17332                                  ;FAILURE. IF THIS DOEN'T MATCH THEN THE ERROR IS REPORTED HERE.
17333                                  ;IF A MATCH IS MADE HOWEVER, MODFOV WILL RETURN CONTROL TO THE ERROR
17334                                  ;CALL AT ERR2.
17335
17336  077120  012601                  MODFOV: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS
17337  077122  012700  000200                  MOV     #200,R0         ;SET FD MODE.
17338  077126  170100                          LDFPS   R0
17339  077130  010100                          MOV     R1,R0           ;SET UP AC0
17340  077132  172410                          LDD     (R0),AC0
17341  077134  012700  075450                  MOV     #MODP1,R0       ;PUT A BACKROUND PATTERN INTO AC1.
17342  077140  172510                          LDD     (R0),AC1
17343  077142  016100  000020                  MOV     20(R1),R0       ;SET UP THE FPS.
17344  077146  170100                          LDFPS   R0
17345  077150  010100                          MOV     R1,R0           ;COMPUTE THE ADDRESS OF THE FSRC.
17346  077152  062700  000004                  ADD     #4,R0
17347
17348  077156  171410                  1$:     MODF    (R0),AC0        ;EXECUTE THE TEST INSTRUCTION.
17349
```

```
17350  077160  170204                          STFPS   R4              ;GET THE FPS.
17351  077162  170305                          STST    R5              ;GET FEC.
17352  077164  012700  000200                  MOV     #200,R0         ;SET FD MODE.
17353  077170  170100                          LDFPS   R0
17354  077172  012700  077314                  MOV     #MODFD0,R0      ;GET THE FRACTIONAL RESULT.
17355  077176  174010                          STD     AC0,(R0)
17356  077200  012700  077324                  MOV     #MODFD1,R0      ;GET THE INTEGER RESULT.
17357  077204  174110                          STD     AC1,(R0)
17358  077206  012702  077314                  MOV     #MODFD0,R2      ;CHECK THE FRACTIONAL RESULT.
17359  077212  026112  000010                  CMP     10(R1),(R2)
17360  077216  001401                          BEQ     2$
17361  077220  104000                          EMT                     ;
17362  077222  026162  000012  000002  2$:     CMP     12(R1),2(R2)
17363  077230  001401                          BEQ     3$
17364  077232  104000                          EMT                     ;
17365  077234  012702  077324          3$:     MOV     #MODFD1,R2      ;CHECK THE INTEGER RESULT.
17366  077240  026112  000014                  CMP     14(R1),(R2)
17367  077244  001401                          BEQ     4$
17368  077246  104000                          EMT                     ;
17369  077250  026162  000016  000002  4$:     CMP     16(R1),2(R2)
17370  077256  001401                          BEQ     5$
17371  077260  104000                          EMT                     ;
17372  077262  026104  000022          5$:     CMP     22(R1),R4       ;CHECK THE FPS.
17373  077266  001401                          BEQ     6$
17374  077270  104000                          EMT                     ;
17375  077272  026105  000024          6$:     CMP     24(R1),R5       ;CHECK THE FEC.
17376  077276  001002                          BNE     25$             ;BRANCH IF INCORRECT.
17377
17378  077300  000161  000030          9$:     JMP     30(R1)          ;RETURN.
17379                                  ;REPORT FEC ERROR.
17380  077304  010102                  25$:    MOV     R1,R2
17381  077306  062702  000026                  ADD     #26,R2
17382  077312  000112                          JMP     (R2)
17383
17384  077314  000000  000000  000000  MODFD0: .WORD   0,0,0,0
17385  077322  000000
17386
17387  077324  000000  000000  000000  MODFD1: .WORD   0,0,0,0
17388  077332  000000
17389
17390  077334                          MMMDONE:
17391  077334  004767  021134                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
17392                                                                  ;SEE IF THE USER HAS EXPRESSED
17393                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
17394                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17395                                                                  ;THE USER TYPED CONTROL G?).
17396
17397
17398
17399
17400                                  ;*****************************************************************************
17401                                  ;TEST 476       UNDER\OVER FLOW, USING MODD WITH TRAPS DISABLED, TEST
17402                                  ;*****************************************************************************
17403  077340                          TS476:
17404
17405                                  ;UNDERFLOW TEST WITH EXPONENT OF THE RESULT = -129, FIU = 1, FID = 1
```

```
17406  077340  004737  077624          NNN1:   JSR     PC,@#MODDOV
17407  077344  020252  125252          1$:     .WORD   20252,125252    ;AC
17408  077350  125252  125252                  .WORD   125252,125252
17409  077354  020100  000000  000000  2$:     .WORD   20100,0,0,0     ;FSRC
17410  077362  000000
17411  077364  000177  177777  177777  3$:     .WORD   177,-1,-1,-1    ;FRACTIONAL RES.
17412  077372  177777
17413  077374  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
17414  077402  000000
17415  077404  042200                  7$:     42200                   ;FPS BEFORE EXECUTION.
17416  077406  142204                          142204                  ;FPS AFTER EXECUTION.
17417  077410  000012                          12                      ;FEC
17418  077412                          8$:
17419  077412  104000                          EMT                     ;
17420                                   ;UNDERFLOW TEST WITH EXPONENT OF THE RESULT = -193, FIU = 0, FID = 1
17421  077414  004737  077624          NNN2:   JSR     PC,@#MODDOV
17422  077420  010000  000000          1$:     .WORD   10000,0         ;AC
17423  077424  123456  000000                  .WORD   123456,0
17424  077430  010200  000000  000000  2$:     .WORD   10200,0,0,0     ;FSRC
17425  077436  000000
17426  077440  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17427  077446  000000
17428  077450  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
17429  077456  000000
17430  077460  005213                  7$.     5213                    ;FPS BEFORE EXECUTION.
17431  077462  005204                          5204                    ;FPS AFTER EXECUTION.
17432  077464  000012                          12
17433  077466  000240                  8$:     NOP
17434                                   ;OVERFLOW TEST WITH EXPONENT OF THE RESULT = 128, FIV = 1, FID   1
17435  077470  004737  077624          NNN3:   JSR     PC,@#MODDOV
17436  077474  060252  125252          1$:     .WORD   60252,125252    ;AC
17437  077500  125252  125252                  .WORD   125252,125252
17438  077504  060100  000000  000000  2$:     .WORD   60100,0,0,0     ;FSRC
17439  077512  000000
17440  077514  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17441  077522  000000
17442  077524  000177  177777  177777  4$:     .WORD   177,-1,-1,-1    ;;NTEGER RES.
17443  077532  177777
17444  077534  041200                  7$:     41200                   ;FPS BEFORE EXECUTION.
17445  077536  141206                          141206                  ;FPS AFTER EXECUTION.
17446  077540  000010                          10                      ;FEC
17447  077542                          8$:
17448  077542  104000                          EMT                     ;
17449                                   ;OVERFLOW TEST WITH EXPONENT OF THE RESULT = 130, FIV = 0, FID = 1
17450  077544  004737  077624          NNN4:   JSR     PC,@#MODDOV
17451  077550  060200  000000          1$:     .WORD   60200,0         ;AC
17452  077554  125252  000000                  .WORD   125252,0
17453  077560  060200  000000  000000  2$:     .WORD   60200,0,0,0     ;FSRC
17454  077566  000000
17455  077570  000000  000000  000000  3$:     .WORD   0,0,0,0         ;FRACTIONAL RES.
17456  077576  000000
17457  077600  000000  000000  000000  4$:     .WORD   0,0,0,0         ;INTEGER RES.
17458  077606  000000
17459  077610  006211                  7$:     6211                    ;FPS BEFORE EXECUTION.
17460  077612  006206                          6206                    ;FPS AFTER EXECUTION.
17461  077614  000010                          10                      ;FEC
```

```
17462  077616  000240                  8$:     NOP
17463  077620  000137  100040          9$:     JMP     @#NNNDONE       ;GO TO NEXT TEST.
17464
17465                                  ;THIS SUBROUTINE, MODDOV, IS CALLED TO SETUP THE
17466                                  ;OPERANDS, EXECUTE THE MODD INSTRUCTION AND CHECK THE RESULTS.
17467                                  ;IT IS CALLED THUS:
17468                                  ;
17469                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
17470                                  ;               FSRCARG:.WORD   X,X,X,X         ;FSRC OPERAND
17471                                  ;               FRES:   .WORD   X,X,X,X         ;FRACTIONAL RESULT
17472                                  ;               INTRES: .WORD   X,X,X,X         ;INTEGER RESULT
17473                                  ;               ERFRES: .WORD   X,X,X,X         ;ERROR FRACTION RESULT
17474                                  ;               ERINTRES:.WORD  X,X,X,X         ;ERROR INTEGER RESULT
17475                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
17476                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
17477                                  ;               ERR1:   ERROR   X               ;FRACTION ERROR
17478                                  ;                       BR      CONT
17479                                  ;               ERR2:   ERROR   X               ;INTFGER ERROR
17480                                  ;               CONT:                           ;RETURN ADDRESS
17481                                  ;
17482                                  ;THE OPERANDS ARE SET UP (USING AC0 FOR THE AC ARGUMENT). THE MODD
17483                                  ;INSTRUCTION IS EXECUTED. THEN THE RESULTS ARE RETRIEVED.
17484                                  ;THE FRACTION PART OF THE RESULT IS COMPARED WITH FRES. IF THIS IS CORRECT
17485                                  ;THEN THE INTEGER PART IS COMPARED WITH INTRES. IF BOTH OF THESE ARE CORRECT
17486                                  ;THEN THE FPS IS COMPARED WITH FPSA. AFTER EXECUTION IF NO ERRORS OCCURRED
17487                                  ;THEN MODDOV WILL RETURN TO CONT. IF THE FPS WAS INCORRECT
17488                                  ;IT IS REPORTED HERE. IF THE FRACTION IS INCORRECT IT IS COMPARED WITH
17489                                  ;THE ANTICIPATED BAD FRACTION, ERFRES. IF THIS DOESN'T MATCH
17490                                  ;THE TRUE RESULT THEN THE ERROR IS REPORTED HERE. IF THE ANTICIPATED
17491                                  ;FAILURE MATCHES THE TRUE RESULT THEN  MODDOV PASSES CONTROL TO THE
17492                                  ;ERROR CALL AT ERR1. LIKEWISE IF THE INTEGER PART OF THE RESULT IS
17493                                  ;NOT CORRECT THEN IT IS COMPARED WITH THE ANTICIPATED INTEGER
17494                                  ;FAILURE. IF THIS DOEN'T MATCH THEN THE ERROR IS REPORTED HERE.
17495                                  ;IF A MATCH IS MADE HOWEVER, MODDOV WILL RETURN CONTROL TO THE ERROR
17496                                  ;CALL AT ERR2.
17497
17498  077624  012601                  MODDOV: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS
17499  077626  012700  000200                  MOV     #200,R0         ;SET FD MODE.
17500  077632  170100                          LDFPS   R0
17501  077634  010100                          MOV     R1,R0           ;SET UP AC0
17502  077636  172410                          LDD     (R0),AC0
17503  077640  012700  075450                  MOV     #MODP1,R0       ;PUT A BACKROUND PATTERN INTO AC1.
17504  077644  172510                          LDD     (R0),AC1
17505  077646  016100  000040                  MOV     40(R1),R0       ;SET UP THE FPS.
17506  077652  170100                          LDFPS   R0
17507  077654  010100                          MOV     R1,R0           ;COMPUTE THE ADDRESS OF THE FSRC.
17508  077656  062700  000010                  ADD     #10,R0
17509
17510  077662  171410                  1$:     MODD    (R0),AC0        ;EXECUTE THE TEST INSTRUCTION.
17511
17512  077664  170305                          STST    R5              ;GET THE FPS.
17513  077666  170204                          STFPS   R4              ;GET THE FPS.
17514  077670  012700  000200                  MOV     #200,R0         ;SET FD MODE.
17515  077674  170100                          LDFPS   R0
17516  077676  012700  100020                  MOV     #MODDDO,R0      ;GET THE FRACTIONAL RESULT.
17517  077702  174010                          STD     AC0,(R0)
```

```
17518  077704  012700  100030          MOV     #MODDD1,R0      ;GET THE INTEGER RESULT.
17519  077710  174110                  STD     AC1,(R0)
17520  077712  012702  100020          MOV     #MODDD0,R2      ;CHECK THE FRACTIONAL RESULT.
17521  077716  010103                  MOV     R1,R3
17522  077720  062703  000020          ADD     #20,R3
17523  077724  012700  000004          MOV     #4,R0
17524  077730  022223          2$:     CMP     (R2)+,(R3)+
17525  077732  001401                  BEQ     4$
17526  077734  104000                  EMT                     ;
17527  077736  077004          4$:     SOB     R0,2$
17528  077740  012702  100030          MOV     #MODDD1,R2      ;CHECK THE INTEGER RESULT
17529  077744  010103                  MOV     R1,R3
17530  077746  062703  000030          ADD     #30,R3
17531  077752  012700  000004          MOV     #4,R0
17532  077756  022223          3$:     CMP     (R2)+,(R3)+
17533  077760  001401                  BEQ     5$
17534  077762  104000                  EMT                     ;
17535  077764  077004          5$:     SOB     R0,3$
17536  077766  026104  000042          CMP     42(R1),R4       ;CHECK THE FPS.
17537  077772  001401                  BEQ     6$
17538  077774  104000                  EMT                     ;
17539  077776  026105  000044  6$:     CMP     44(R1),R5       ;CHECK THE FEC.
17540  100002  001002                  BNE     25$
17541
17542  100004  000161  000050  9$:     JMP     50(R1)          ;RETURN.
17543                          ;REPORT FEC ERROR.
17544  100010  010102          25$:    MOV     R1,R2
17545  100012  062702  000046          ADD     #46,R2
17546  100016  000112                  JMP     (R2)
17547
17548  100020  000000  000000  000000 MODDD0: .WORD   0,0,0,0
17549  100026  000000
17550
17551  100030  000000  000000  000000 MODDD1: .WORD   0,0,0,0
17552  100036  000000
17553
17554  100040                          NNNDONE:
17555  100040  004767  020430          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
17556                                                          ;SEE IF THE USER HAS EXPRESSED
17557                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
17558                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17559                                                          ;THE USER TYPED CONTROL G?).
17560
17561
17562                          ;*****************************************************************************
17563                          ;TEST 477       MORE MICROCODES COVERAGE
17564                          ;*****************************************************************************
17565  100044                  TS477:
17566  100044  012737  100060  000244 XT1:     MOV     #XT1A,@#244
17567  100052  170227  000000          STFPS   #0
17568  100056  000401                  BR      XT2
17569  100060                  XT1A:
17570  100060  104000                  EMT                     ;
17571
17572  100062  012700  177777  XT2:     MOV     #-1,R0
17573  100066  170127  000000          LDFPS   #0
```

```
17574  100072  170200                        STFPS   R0
17575  100074  005700                        TST     R0
17576  100076  001401                        BEQ     XT2A
17577  100100  104000                        EMT                             ;
17578  100102  012700  100636        XT2A:   MOV     #XPAT0,R0
17579  100106  172440                        LDF     -(R0),AC0
17580  100110  022700  100632                CMP     #XPAT0-4,R0
17581  100114  001401                        BEQ     XT2B
17582  100116  104000                        EMT                             ;
17583  100120  170200                XT2B:   STFPS   R0
17584  100122  022700  000004                CMP     #4,R0                   ;CHECK IF FZ IS SET?
17585  100126  001401                        BEQ     XT3
17586  100130  104000                        EMT                             ;
17587  100132  170127  000000        XT3:    LDFPS   #0
17588  100136  012700  100636                MOV     #XPAT0,R0
17589  100142  174040                        STF     AC0,-(R0)
17590  100144  022700  100632                CMP     #XPAT0-4,R0
17591  100150  001401                        BEQ     XT3A
17592  100152  104000                        EMT                             ;
17593  100154  170200                XT3A:   STFPS   R0
17594  100156  005700                        TST     R0
17595  100160  001401                        BEQ     XT4
17596  100162  104000                        EMT                             ;
17597
17598  100164  170127  000000        XT4:    LDFPS   #0
17599  100170  012737  100214  000244        MOV     #XT4A,@#244
17600  100176  170127  004000                LDFPS   #04000                  ;INTRPT ON UNDEFINED VARIABLE
17601  100202  172437  100636                LDF     @#XPAT0,AC0
17602  100206  174437  100666                DIVF    @#XPAT3,AC0             ;GET UNDEFINED VARIABLE. _0
17603  100212  104000                        EMT                             ;
17604  100214  170200                XT4A:   STFPS   R0
17605  100216  022700  104004                CMP     #104004,R0              ;CHECK: FER,FIUV,FZ ARE SET?
17606  100222  001401                        BEQ     XT4B
17607  100224  104000                        EMT                             ;
17608  100226  012700  100626        XT4B:   MOV     #XBUF,R0
17609  100232  174010                        STF     AC0,(R0)
17610  100234  005737  100626                TST     @#XBUF
17611  100240  001401                        BEQ     XT5
17612  100242  104000                        EMT                             ;
17613
17614  100244  012737  100264  000244  XT5:    MOV     #XT5A,@#244
17615  100252  170127  004000                LDFPS   #04000                  ;INTRPT ON UNDEFINED VARIBALE
17616  100256  177437  100666                LDCDF   @#XPAT3,AC0             ;GET UNDEFINED VARIABLE. _0
17617  100262  104000                        EMT                             ;
17618  100264  170200                XT5A:   STFPS   R0
17619  100266  022700  104014                CMP     #104014,R0              ;CHECK: FER,FIUV,FN,FZ ARE SET?
17620  100272  001401                        BEQ     XT5B
17621  100274  104000                        EMT                             ;
17622  100276  012700  100626        XT5B:   MOV     #XBUF,R0
17623  100302  174010                        STF     AC0,(R0)
17624  100304  005737  100626                TST     @#XBUF
17625  100310  001401                        BEQ     XT6
17626  100312  104000                        EMT                             ;
17627
17628  100314  012737  100340  000244  XT6:    MOV     #XT6A,@#244
17629  100322  170127  004000                LDFPS   #04000                  ;INTRPT ON UNDEFINED VARIBALE
```

```
17630  100326  172437  100636          LDF     @#XPAT0,AC0
17631  100332  172037  100666          ADDF    @#XPAT3,AC0
17632  100336  104000                  EMT                     ;
17633  100340  170200          XT6A:   STFPS   R0
17634  100342  022700  104004          CMP     #104004,R0      ;CHECK: FER,FIUV,FZ ARE SET?
17635  100346  001401                  BEQ     XT6B
17636  100350  104000                  EMT                     ;
17637  100352  012700  100626  XT6B:   MOV     #XBUF,R0
17638  100356  174010                  STF     AC0,(R0)
17639  100360  005737  100626          TST     @#XBUF
17640  100364  001401                  BEQ     XT7
17641  100366  104000                  EMT                     ;
17642
17643  100370  170127  000000  XT7:    LDFPS   #0
17644  100374  172437  100676          LDF     @#XPAT4,AC0
17645  100400  175437  100726          STCFI   AC0,@#XPAT0
17646  100404  022737  000002  100726  CMP     #2,@#XPAT0      ;CHECK DATA
17647  100412  001401                  BEQ     XT8
17648  100414  104000                  EMT                     ;
17649
17650  100416  170127  000100  XT8:    LDFPS   #100            ;SET FL
17651  100422  172437  100676          LDF     @#XPAT4,AC0
17652  100426  175467  000274          STCFI   AC0,XPAT0
17653  100432  022737  000002  100730  CMP     #2,@#XPAT0+2
17654  100440  001401                  BEQ     XT9
17655  100442  104000                  EMT                     ;
17656
17657                          ;START OF FPP2
17658  100444  170127  000000  XT9:    LDFPS   #0
17659  100450  172437  100636          LDF     @#XPAT0,AC0
17660  100454  172037  100676          ADDF    @#XPAT4,AC0
17661  100460  170200                  STFPS   R0
17662  100462  005700                  TST     R0
17663  100464  001401                  BEQ     XT10
17664  100466  104000                  EMT                     ;
17665
17666  100470  170127  000000  XT10:   LDFPS   #0
17667  100474  172437  100676          LDF     @#XPAT4,AC0
17668  100500  173037  100676          SUBF    @#XPAT4,AC0
17669  100504  170200                  STFPS   R0
17670  100506  022700  000004          CMP     #4,R0
17671  100512  001401                  BEQ     XT11
17672  100514  104000                  EMT                     ;
17673
17674  100516  170127  000000  XT11:   LDFPS   #0
17675  100522  172437  100676          LDF     @#XPAT4,AC0
17676  100526  173437  100676          CMPF    @#XPAT4,AC0
17677  100532  170200                  STFPS   R0
17678  100534  022700  000004          CMP     #4,R0           ;CHECK IF FZ IS SET?
17679  100540  001401                  BEQ     XT12
17680  100542  104000                  EMT                     ;
17681
17682  100544  170127  000000  XT12:   LDFPS   #0
17683  100550  172437  100676          LDF     @#XPAT4,AC0
17684  100554  174437  100656          DIVF    @#XPAT2,AC0
17685  100560  012700  100626          MOV     #XBUF,R0
```

```
17686  100564  174010                          STF     AC0,(R0)
17687  100566  022737  040176  100626          CMP     #040176,@#XBUF  ;CHECK DATA
17688  100574  001401                          BEQ     XT13
17689  100576  104000                          EMT                     ;
17690
17691  100600  170127  000000          XT13:   LDFPS   #0
17692  100604  172437  100706                  LDF     @#XPAT5,AC0
17693  100610  174437  100716                  DIVF    @#XPAT6,AC0
17694  100614  170200                          STFPS   R0
17695  100616  022700  000004                  CMP     #4,R0
17696  100622  001445                          BEQ     XTDONE
17697  100624  104000                          EMT                     ;
17698
17699
17700  100626  000000  000000  000000  XBUF:   .WORD   0,0,0,0
17701  100634  000000
17702  100636  000000  000000  000000  XPAT0:  .WORD   0,0,0,0
17703  100644  000000
17704  100646  000001  000001  000001  XPAT1:  .WORD   1,1,1,1
17705  100654  000001
17706  100656  040401  000000  000000  XPAT2:  .WORD   40401,0,0,0
17707  100664  000000
17708  100666  100000  000000  000000  XPAT3:  .WORD   100000,0,0,0
17709  100674  000000
17710  100676  040400  000000  000000  XPAT4:  .WORD   040400,0,0,0
17711  100704  000000
17712  100706  000207  000000  000000  XPAT5:  .WORD   207,0,0,0
17713  100714  000000
17714  100716  077007  000000  000000  XPAT6:  .WORD   77007,0,0,0
17715  100724  000000
17716  100726  000000  000000  000000  XPAT0:  .WORD   0,0,0,0
17717  100734  000000
17718
17719  100736                          XTDONE:
17720  100736  004767  017532                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
17721                                                                  ;SEE IF THE USER HAS EXPRESSED
17722                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
17723                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17724                                                                  ;THE USER TYPED CONTROL G?).
17725
17726
17727
17728
17729                                  ;*****************************************************************************
17730                                  ;TEST 500       STF WITH ILLEGAL ACCUMULATOR TEST
17731                                  ;*****************************************************************************
17732  100742                          TS500:
17733
17734  100742  005000                          CLR     R0              ;SET THE FPS.
17735  100744  170100                          LDFPS   R0
17736
17737  100746  012737  100766  000244          MOV     #000T,@#FPVECT  ;SET UP FOR FP TRAPS.
17738  100754  012737  100762  037366          MOV     #1$,@#$TMP2
17739
17740  100762  174007                  1$:     STF     AC0,AC7         ;THIS TEST INSTRUCTION SHOULD
17741                                                                  ;CAUSE A TRAP.
```

```
17742
17743                                   ;REPORT FAILURE OF USE OF ILLEGAL ACCUMULATOR 7 TO CAUSE AN FPP TRAP.
17744  100764                           0002:
17745  100764  104000                           EMT                     ;INSTRUCTION DID NOT TRAP
17746
17747                                   ;TRAP TO 000T, HERE, WHEN THE EXPECTED ERROR OCCURS.
17748  100766  011600                   000T:   MOV     (SP),R0         ;MAKE SURE THE ERROR OCCURRED
17749  100770  022700  100764                   CMP     #0002,R0        ;AT THE CORRECT ADDRESS.
17750  100774  001420                           BEQ     TS501
17751  100776  104000                           EMT                     ;FLOATING POINT TRAP DID NOT OPERATE RIGHT
17752
17753  101000  170204                   0003:   STFPS   R4              ;GET FPS.
17754  101002  170305                           STST    R5              ;GET FEC.
17755  101004  012702  100000                   MOV     #100000,R2      ;EXPECTED FPS
17756  101010  012703  000002                   MOV     #2,R3           ;EXPECTED FEC
17757  101014  022626                           CMP     (SP)+,(SP)+     ;RESET THE STACK.
17758
17759  101016  020204                           CMP     R2,R4           ;WAS FPS CORRECT?
17760  101020  001401                           BEQ     0004
17761  101022  104000                           EMT                     ;FPS INCORRECTLY SET AFTER USE OF ILLEGAL ACC
17762  101024  020305                   0004:   CMP     R3,R5           ;WAS THE FEC CORRECT?
17763  101026  001401                           BEQ     000DONE
17764  101030  104000                           EMT                     ;INCORRECT FEC AFTER USE OF ILLEGAL ACC
17765
17766  101032                           000DONE:
17767  101032  004767  017436                   JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
17768                                                                   ;SEE IF THE USER HAS EXPRESSED
17769                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
17770                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17771                                                                   ;THE USER TYPED CONTROL G?).
17772
17773
17774
17775
17776                                   ;*****************************************************************************
17777                                   ;TEST 501       FDST MODE 1, FLOATING MODE, TEST
17778                                   ;*****************************************************************************
17779  101036                           TS501:
17780
17781
17782  101036  012700  177777                   MOV     #-1,R0          ;SET UP A BACKROUND PATTERN IN THE
17783  101042  012701  101152                   MOV     #PPPBF0,R1      ;INPUT BUFFER.
17784  101046  012702  000014                   MOV     #14,R2
17785  101052  010021                   PPP2:   MOV     R0,(R1)+
17786  101054  077202                           SOB     R2,PPP2
17787
17788  101056  012700  000200                   MOV     #200,R0         ;SET FD MODE.
17789  101062  170100                           LDFPS   R0
17790  101064  012700  101202                   MOV     #PPPTP1,R0      ;PUT TEST DATA INTO AC0.
17791  101070  172410                           LDD     (R0),AC0
17792
17793  101072  012700  101166                   MOV     #PPPBF1,R0      ;FDST ADDRESS.
17794  101076  005002                           CLR     R2              ;CLEAR THE FPS.
17795  101100  170102                           LDFPS   R2
17796
17797  101102  174010                   PPP3:   STF     AC0,(R0)        ;TEST INSTRUCTION.
```

```
17798
17799  101104  022700  101166              CMP     #PPPBF1,R0      ;WAS R0 MODIFIED DURING EXFCUTION?
17800  101110  001401                      BEQ     PPP4
17801  101112  104000                      EMT                     ;R0 MODIFIED
17802
17803  101114  012700  101166      PPP4:   MOV     #PPPBF1,R0      ;CHECK THE DATA IN THE OUTPUT BUFFER.
17804  101120  012701  101202              MOV     #PPPTP1,R1
17805  101124  022021                      CMP     (R0)+,(R1)+
17806  101126  001031                      BNE     PPP10           ;BRANCH IF INCORRECT.
17807  101130  022011                      CMP     (R0)+,(R1)
17808  101132  001027                      BNE     PPP10           ;BRANCH IF INCORRECT.
17809  101134  022720  177777              CMP     #-1,(R0)+       ;WAS FLOATING MODE USED?
17810  101140  001024                      BNE     PPP10           ;BRANCH IF NOT.
17811  101142  022710  177777              CMP     #-1,(R0)
17812  101146  001021                      BNE     PPP10
17813  101150  000421                      BR      PPPDONE ;GO TO NEXT TEST.
17814
17815  101152  177777  177777  177777  PPPBF0: .WORD   -1,-1,-1,-1,-1,-1
17816  101160  177777  177777  177777
17817
17818  101166  177777  177777  177777  PPPBF1: .WORD   -1,-1,-1,-1,-1,-1
17819  101174  177777  177777  177777
17820
17821  101202  123456  023456          PPPTP1: .WORD   123456,23456
17822  101206  034567  045671                  .WORD   34567,45671
17823
17824  101212                          PPP10:
17825  101212  104000                      EMT                     ;
17826  101214                          PPPDONE:
17827  101214  004767  017254              JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
17828                                                              ;SEE IF THE USER HAS EXPRESSED
17829                                                              ;THE DESIRE TO CHANGE THE SOFTWARE
17830                                                              ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17831                                                              ;THE USER TYPED CONTROL G?).
17832
17833
17834
17835
17836                                   ;*****************************************************************************
17837                                   ;TEST 502       FDST MODE 2 TEST
17838                                   ;*****************************************************************************
17839  101220                           TS502:
17840
17841                                   ;FIRST TEST STF.
17842
17843  101220  012700  177777              MOV     #-1,R0  ;SET UP THE OUTPUT BUFFER.
17844  101224  012701  101334              MOV     #QQQBF0,R1
17845  101230  012702  000014              MOV     #14,R2
17846  101234  010021          QQQ2:       MOV     R0,(R1)+
17847  101236  077202                      SOB     R2,QQQ2
17848
17849  101240  012700  000200              MOV     #200,R0         ;SET FD MODE.
17850  101244  170100                      LDFPS   R0
17851  101246  012700  101364              MOV     #QQQTP1,R0      ;SETUP AC0.
17852  101252  172410                      LDD     (R0),AC0
17853
```

```
17854  101254  012700  101350              MOV     #QQQBF1,R0      ;FDST ADDRESS.
17855  101260  005002                      CLR     R2
17856  101262  170102                      LDFPS   R2              ;SET FPS.
17857  101264  174020              QQQ3:   STF     AC0,(R0)+       ;TEST INSTRUCTION.
17858
17859  101266  022700  101354              CMP     #QQQBF1+4,R0    ;WAS R0 INCREMENTED BY 4 PROPERLY?
17860
17861  101272  001401                      BEQ     QQQ4
17862  101274  104000                      EMT                     ;REPORT R0 INCORRECT AFTER FDST MODE 2
17863  101276  012700  101350      QQQ4:   MOV     #QQQBF1,R0      ;WAS THE OUTPUT DATA CORRECT?
17864  101302  012701  101364              MOV     #QQQTP1,R1
17865  101306  022021                      CMP     (R0)+,(R1)+
17866  101310  001031                      BNE     QQQ10           ;BRANCH IF INCORRECT.
17867  101312  022021                      CMP     (R0)+,(R1)+
17868  101314  001027                      BNE     QQQ10           ;BRANCH IF INCORRECT.
17869  101316  022027  177777              CMP     (R0)+,#-1       ;SEE IF ANY OTHER DATA BUFFER WORDS WERE MODIFIED.
17870  101322  001024                      BNE     QQQ10           ;BRANCH IF INCORRECT.
17871  101324  022027  177777              CMP     (R0)+,#-1
17872  101330  001021                      BNE     QQQ10           ;BRANCH IF INCORRECT.
17873  101332  000421                      BR      QQQ20
17874  101334  177777  177777  177777 QQQBF0: .WORD  -1,-1,-1,-1,-1,-1
17875  101342  177777  177777  177777
17876  101350  177777  177777  177777 QQQBF1: .WORD  -1,-1,-1,-1,-1,-1
17877  101356  177777  177777  177777
17878  101364  076543              QQQTP1: 76543
17879  101366  065432                      65432
17880  101370  054321                      54321
17881  101372  043210                      43210
17882                              ;REPORT OUTPUT DATA INCORRECT:
17883  101374                      QQQ10:
17884  101374  104000                      EMT                     ;
17885
17886                              ;NOW TEST STD MODE 2.
17887
17888  101376  012700  101334      QQQ20:  MOV     #QQQBF0,R0      ;SET UP DEFAULT INPUT DATA BUFFER.
17889  101402  010001                      MOV     R0,R1
17890  101404  012702  000014              MOV     #14,R2
17891  101410  010021              QQQ22:  MOV     R0,(R1)+
17892  101412  077202                      SOB     R2,QQQ22
17893  101414  012700  000200              MOV     #200,R0         ;ENTER FLOATING DOUBLE MODE.
17894  101420  170100                      LDFPS   R0
17895  101422  012700  101364              MOV     #QQQTP1,R0      ;LOAD AC0.
17896  101426  172410                      LDD     (R0),AC0
17897  101430  012700  101350              MOV     #QQQBF1,R0      ;SET DESTINATION ADDRESS.
17898  101434  012737  101442  037366      MOV     #QQQ23,@#$TMP2
17899  101442  174020              QQQ23:  STD     AC0,(R0)+       ;TEST INSTRUCTION.
17900  101444  022700  101360              CMP     #QQQBF1+10,R0   ;WAS R0 INCREMENTED BY 10 CORRECTLY?
17901  101450  001401                      BEQ     QQQ24
17902  101452  104000                      EMT                     ;REPORT R0 INCORRECTLY INCREMENTED
17903  101454  012700  101350      QQQ24:  MOV     #QQQBF1,R0      ;DID THE DATA REACH THE OUTPUT BUFFER CORRECTLY?
17904  101460  012701  101364              MOV     #QQQTP1,R1
17905  101464  012702  000004              MOV     #4,R2
17906  101470  022021              1$:     CMP     (R0)+,(R1)+
17907  101472  001002                      BNE     QQQ25           ;BRANCH IF INCORRECT.
17908  101474  077203                      SOB     R2,1$
17909  101476  000401                      BR      QQQDONE
```

```
17910                                   ;REPORT DATA INCORRECT.
17911  101500                           QQQ25:
17912  101500  104000                           EMT                     ;
17913  101502                           QQQDONE:
17914  101502  004767  016766                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
17915                                                                   ;SEE IF THE USER HAS EXPRESSED
17916                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
17917                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17918                                                                   ;THE USER TYPED CONTROL G?).
17919
17920                                   ;*****************************************************************************
17921                                   ;TEST 503       FDST MODE 2, WITH GR7, TEST
17922                                   ;*****************************************************************************
17923  101506                           TS503:
17924
17925  101506  012700  101556                   MOV     #RRR3,R0        ;SET UP THE DATA BUFFER FOLLOWING THE TEST INSTRUCTION.
17926  101512  012701  101624                   MOV     #RRRTP1,R1
17927  101516  012702  000004                   MOV     #4,R2
17928  101522  012021                   1$:     MOV     (R0)+,(R1)+
17929  101524  077202                           SOB     R2,1$
17930  101526  012700  000200                   MOV     #200,R0         ;ENTER FLOATING DOUBLE MODE.
17931  101532  170100                           LDFPS   R0
17932  101534  012700  101634                   MOV     #RRRTP2,R0      ;SET UP AC0.
17933  101540  172410                           LDD     (R0),AC0
17934  101542  012737  101622  000004           MOV     #RRR10,@#ERRVECT ;SET UP FOR AN ODD ADDRESS.
17935  101550  005001                           CLR     R1
17936  101552  005004                           CLR     R4
17937                                   ;THIS IS THE TEST INSTRUCTION. IT SHOULD MODIFY THE FIRST LOCATION
17938                                   ;AFTER IT TO BE AN INCREMENT R4, INC R4, INSTRUCTION INSTEAD
17939                                   ;OF AN INCREMENT R1 INSTRUCTION. THE INCREMENT R4 SHOULD NOT BE
17940                                   ;EXECUTED SINCE THE PC SHOULD BE INCREMENTED BY TWO DURING IMMEDIATE
17941                                   ;MODE ADDRESSING. THUS AFTER THE EXECUTION OF THE NEXT 5 INSTRUCTIONS
17942                                   ;R1 SHOULD CONTAIN 3 AND R4 SHOULD CONTAIN 0.
17943  101554  174027                   RRR2:   STD     AC0,(R7)+       ;TEST INSTRUCTION.
17944  101556  005201                   RRR3:   INC     R1              ;THE STD INSTRUCTION SHOULD CHANGE THIS TO INC R4.
17945  101560  005201                           INC     R1
17946  101562  005201                           INC     R1
17947  101564  005201                           INC     R1
17948  101566  012700  101644                   MOV     #RRREXP,R0      ;SEE IF THE DATA WAS OUTPUT CORRECTLY.
17949  101572  012702  101556                   MOV     #RRR3,R2
17950  101576  012703  000004                   MOV     #4,R3
17951  101602  022022                   RRR4:   CMP     (R0)+,(R2)+
17952  101604  001006                           BNE     RRR10           ;BRANCH IF INCORRECT.
17953  101606  077303                           SOB     R3,RRR4
17954  101610  005704                           TST     R4              ;MAKE SURE R4 IS 0.
17955  101612  001003                           BNE     RRR10           ;BRANCH IF R4 IS INCORRECT.
17956  101614  022701  000003                   CMP     #3,R1           ;SEE IF R1 IS CORRECT.
17957  101620  001415                           BEQ     RRRDONE
17958  101622                           RRR10:
17959  101622  104000                           EMT                     ;
17960                                   ;THESE ARE TEST DATA PATTERNS USED TO SET UP THE OUTPUT BUFFER AT RRR3.
17961  101624  005201                   RRRTP1: INC     R1
17962  101626  005201                           INC     R1
17963  101630  005201                           INC     R1
17964  101632  005201                           INC     R1
17965                                   ;THIS IS THE DATA PUT IN AC0 BEFORE EXECUTION OF THE STD.
```

```
17966  101634  005204                  RRRTP2: INC     R4
17967  101636  005204                          INC     R4
17968  101640  005204                          INC     R4
17969  101642  005204                          INC     R4
17970                                  ;THIS IS THE EXPECTED DATA AT RRR3 AFTER EXECUTION OF THE STD.
17971  101644  005204                  RRREXP: INC     R4
17972  101646  005201                          INC     R1
17973  101650  005201                          INC     R1
17974  101652  005201                          INC     R1
17975  101654                          RRRDONE:
17976  101654  004767  016614                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
17977                                                                  ;SEE IF THE USER HAS EXPRESSED
17978                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
17979                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
17980                                                                  ;THE USER TYPED CONTROL G?).
17981
17982                                  ;*****************************************************************************
17983                                  ;TEST 504       FDST MODE 4 TEST
17984                                  ;*****************************************************************************
17985  101660                          TS504:
17986
17987  101660  012700  177777                  MOV     #-1,R0          ;SET UP THE OUTPUT BUFFER.
17988  101664  012701  102006                  MOV     #SSSBF0,R1
17989  101670  012702  000010                  MOV     #10,R2
17990  101674  010021                  1$:     MOV     R0,(R1)+
17991  101676  077202                          SOB     R2,1$
17992  101700  012700  000200                  MOV     #200,R0         ;ENTER FLOATING DOUBLE MODE.
17993  101704  170100                          LDFPS   R0
17994  101706  012700  102026                  MOV     #SSSTP1,R0      ;SET UP AC0.
17995  101712  172410                          LDD     (R0),AC0
17996  101714  012737  102036  000004          MOV     #SSS10,@#ERRVECT ;SET UP FOR A TRAP TO 4.
17997  101722  012700  102016                  MOV     #SSSA1,R0       ;SET UP THE DESTINATION ADDRESS.
17998
17999  101726  174040                  SSS2:   STD     AC0,-(R0)       ;TEST INSTRUCTION.
18000  101730  005201                          INC     R1
18001  101732  020027  102006                  CMP     R0,#SSSBF0      ;SEE IF R0 WAS DECREMENTED PROPERLY.
18002  101736  001037                          BNE     SSS10           ;BRANCH IF R0 IS INCORRECT.
18003  101740  012700  102006                  MOV     #SSSBF0,R0      ;WAS THE OUTPUT DATA CORRECT?
18004  101744  012701  102026                  MOV     #SSSTP1,R1
18005  101750  012702  000004                  MOV     #4,R2
18006  101754  022021                  1$:     CMP     (R0)+,(R1)+
18007  101756  001027                          BNE     SSS10           ;BRANCH IF INCORRECT.
18008  101760  077203                          SOB     R2,1$
18009  101762  012700  177777                  MOV     #-1,R0          ;IS THE REST OF THE OUTPUT BUFFER CORRECT, -1?
18010  101766  012701  102016                  MOV     #SSSA1,R1
18011  101772  012702  000004                  MOV     #4,R2
18012  101776  020021                  2$:     CMP     R0,(R1)+
18013  102000  001016                          BNE     SSS10           ;BRANCH IF INCORRECT.
18014  102002  077203                          SOB     R2,2$
18015  102004  000415                          BR      SSSDONE
18016
18017                                  ;THIS IS THE OUTPUT DATA BUFFER.
18018  102006  177777                  SSSBF0: -1
18019  102010  177777                          -1
18020  102012  177777                          -1
18021  102014  177777                          -1
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 331
CJKDEB.P11    05-AUG-82 15:01           T504    FDST MODE 4 TEST

 18022  102016  177777                  SSSA1:  -1
 18023  102020  177777                          -1
 18024  102022  177777                          -1
 18025  102024  177777                          -1
 18026
 18027                                  ;THIS IS THE TEST DATA LOADED INTO AC0:
 18028  102026  147250                  SSSTP1: 147250
 18029  102030  036147                          36147
 18030  102032  025036                          25036
 18031  102034  147250                          147250
 18032
 18033  102036                          SSS10:
 18034  102036  104000                          EMT                     ;
 18035  102040                          SSSDONE:
 18036  102040  004767  016430                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
 18037                                                                  ;SEE IF THE USER HAS EXPRESSED
 18038                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
 18039                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
 18040                                                                  ;THE USER TYPED CONTROL G?).
 18041
 18042                                  ;*****************************************************************************
 18043                                  ;TEST 505       FDST MODE 3 TEST
 18044                                  ;*****************************************************************************
 18045  102044                          TS505:
 18046
 18047  102044  012701  102154                  MOV     #TTTBF0,R1      ;SET UP THE OUTPUT DATA BUFFER.
 18048  102050  012700  177777                  MOV     #-1,R0
 18049  102054  012702  000013                  MOV     #13,R2
 18050  102060  010021                  1$:     MOV     R0,(R1)+
 18051  102062  077202                          SOB     R2,1$
 18052  102064  012737  102154  102170          MOV     #TTTBF0,@#TTTA2
 18053  102072  012700  000200                  MOV     #200,R0         ;ENTER DOUBLE FLOATING MODE.
 18054  102076  170100                          LDFPS   R0
 18055  102100  012700  102172                  MOV     #TTTTP1,R0      ;SET UP AC0.
 18056  102104  172410                          LDD     (R0),AC0
 18057  102106  012737  102202  000004          MOV     #TTT10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
 18058  102114  012700  102170                  MOV     #TTTA2,R0       ;SET UP THE DESTINATION ADDRESS.
 18059
 18060  102120  174030                  TTT2:   STD     AC0,@(R0)+      ;TEST INSTRUCTION.
 18061
 18062  102122  020027  102172                  CMP     R0,#TTTA2+2     ;SEE IF R0 WAS INCREMENTED CORRECTLY.
 18063  102126  001025                          BNE     TTT10           ;BRANCH IF INCORRECT.
 18064  102130  012701  102154                  MOV     #TTTBF0,R1      ;CHECK THE OUTPUT DATA BUFFER.
 18065  102134  012702  102172                  MOV     #TTTTP1,R2
 18066  102140  012703  000004                  MOV     #4,R3
 18067  102144  022122                  TTT3:   CMP     (R1)+,(R2)+
 18068  102146  001015                          BNE     TTT10           ;BRANCH IF NOT CORRECT.
 18069  102150  077303                          SOB     R3,TTT3
 18070  102152  000414                          BR      TTTDONE
 18071
 18072                                  ;THIS IS THHE OUTPUT DATA BUFFER:
 18073  102154  177777                  TTTBF0: -1
 18074  102156  177777                          -1
 18075  102160  177777                          -1
 18076  102162  177777                          -1
 18077  102164  177777                          -1
```

```
18078  102166  177777                  TTTA1:  -1
18079  102170  102154                  TTTA2:  TTTBF0
18080  102172  101213                  TTTTP1: 101213
18081  102174  141516                          141516
18082  102176  071727                          71727
18083  102200  037475                          37475
18084
18085  102202                          TTT10:
18086  102202  104000                          EMT                     ;
18087
18088  102204                          TTTDONE:
18089  102204  004767  016264                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18090                                                                  ;SEE IF THE USER HAS EXPRESSED
18091                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18092                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18093                                                                  ;THE USER TYPED CONTROL G?).
18094
18095                                  ;*************************************************************************
18096                                  ;TEST 506       FDST MODE 5 TEST
18097                                  ;*************************************************************************
18098  102210                          TS506:
18099
18100  102210  012701  102320                  MOV     #UUUBF0,R1      ;SET UP THE OUTPUT DATA BUFFER.
18101  102214  012700  177777                  MOV     #-1,R0
18102  102220  012702  000013                  MOV     #13,R2
18103  102224  010021                  1$:     MOV     R0,(R1)+
18104  102226  077202                          SOB     R2,1$
18105  102230  012737  102320  102332          MOV     #UUUBF0,@#UUUA1
18106  102236  012700  000200                  MOV     #200,R0         ;ENTER DOUBLE FLOATING MODE.
18107  102242  170100                          LDFPS   R0
18108  102244  012700  102336                  MOV     #UUUTP1,R0      ;SET UP AC0.
18109  102250  172410                          LDD     (R0),AC0
18110  102252  012737  102346  000004          MOV     #UUU10,@#ERRVECT ;GET READY FOR ANY TRAPS TO 4.
18111  102260  012700  102334                  MOV     #UUUA2,R0       ;SET UP THE DESTINATION ADDRESS.
18112  102264  174050                  UUU2:   STD     AC0,@-(R0)      ;TEST INSTRUCTION.
18113  102266  020027  102332                  CMP     R0,#UUUA2-2     ;WAS R0 DECRIMENTED PROPERLY?
18114  102272  001025                          BNE     UUU10           ;BRANCH IF R0 IS INCORRECT.
18115  102274  012701  102320                  MOV     #UUUBF0,R1      ;WAS THE DATA OUTPUT CORRECTLY?
18116  102300  012702  102336                  MOV     #UUUTP1,R2
18117  102304  012703  000004                  MOV     #4,R3
18118  102310  022122                  UUU3:   CMP     (R1)+,(R2)+
18119  102312  001015                          BNE     UUU10           ;BRANCH IF DATA IS INCORRECT.
18120  102314  077303                          SOB     R3,UUU3
18121  102316  000414                          BR      UUUDONE
18122
18123                                  ;THIS IS THE OUTPUT DATA BUFFER
18124  102320  177777                  UUUBF0: -1
18125  102322  177777                          -1
18126  102324  177777                          -1
18127  102326  177777                          -1
18128  102330  177777                          -1
18129  102332  102320                  UUUA1:  UUUBF0
18130  102334  177777                  UUUA2:  -1
18131  102336  020212                  UUUTP1: 20212
18132  102340  023242                          23242
18133  102342  026273                          26273
```

```
18134  102344  031323                  031323
18135
18136  102346                  UUU10:
18137  102346  104000                  EMT                     ;
18138  102350                  UUUDONE:
18139  102350  004767  016120          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18140                                                          ;SEE IF THE USER HAS EXPRESSED
18141                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
18142                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18143                                                          ;THE USER TYPED CONTROL G?).
18144
18145                          ;*************************************************************************
18146                          ;TEST 507       FDST MODE 6, INDEX MODE, TEST
18147                          ;*************************************************************************
18148  102354                  TS507:
18149
18150  102354  012700  000200          MOV     #200,R0         ;ENTER DOUBLE FLOATING MODE.
18151  102360  170100                  LDFPS   R0
18152  102362  012701  102464          MOV     #VVVBF0,R1      ;SET UP THE OUT PUT DATA BUFFER.
18153  102366  012700  177777          MOV     #-1,R0
18154  102372  012702  000004          MOV     #4,R2
18155  102376  010021          1$:     MOV     R0,(R1)+
18156  102400  077202                  SOB     R2,1$
18157  102402  012737  102504  000004  MOV     #VVV10,@#ERRVECT ;SET UP VECTOR 4 INCASE OF ERROR.
18158  102410  012700  102474          MOV     #VVVTP1,R0      ;SET UP AC0.
18159  102414  172410                  LDD     (R0),AC0
18160  102416  012700  074563          MOV     #VVVBF0-5701,R0 ;SET UP THE DESTINATION ADDRESS.
18161  102422  012701  000001          MOV     #1,R1
18162  102426  174060  005701  VVV2:   STD     AC0,5701(R0)    ;TEST INSTRUCTION.
18163
18164  102432  020027  074563          CMP     R0,#VVVBF0-5701 ;SEE IF R0 WAS MODIFIED.
18165  102436  001022                  BNE     VVV10           ;BRANCH IF INCORRECT.
18166  102440  012702  102464          MOV     #VVVBF0,R2      ;WAS THE OUTPUT DATA CORRECT.
18167  102444  012703  102474          MOV     #VVVTP1,R3
18168  102450  012704  000004          MOV     #4,R4
18169  102454  022223          1$:     CMP     (R2)+,(R3)+
18170  102456  001012                  BNE     VVV10           ;BRANCH IF INCORRECT DATA.
18171  102460  077403                  SOB     R4,1$
18172  102462  000411                  BR      VVVDONE
18173  102464  177777          VVVBF0: -1
18174  102466  177777                  -1
18175  102470  177777                  -1
18176  102472  177777                  -1
18177  102474  030313          VVVTP1: 30313
18178  102476  023334                  23334
18179  102500  035363                  35363
18180  102502  074041                  74041
18181
18182  102504                  VVV10:
18183  102504  104000                  EMT                     ;
18184  102506                  VVVDONE:
18185  102506  004767  015762          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18186                                                          ;SEE IF THE USER HAS EXPRESSED
18187                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
18188                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18189                                                          ;THE USER TYPED CONTROL G?).
```

```
18190
18191                                   ;*****************************************************************************
18192                                   ;TEST 510       FDST MODE 7, INDEX DEFERRED MODE, TEST
18193                                   ;*****************************************************************************
18194  102512                           TS510:
18195
18196  102512  012700  000200                   MOV     #200,R0         ;ENTER DOUBLE FLOATING MODE.
18197  102516  170100                           LDFPS   R0
18198  102520  012701  102630                   MOV     #WWWBF0,R1      ;SET UP THE OUTPUT DATA BUFFER.
18199  102524  012700  177777                   MOV     #-1,R0
18200  102530  012702  000004                   MOV     #4,R2
18201  102534  010021                   1$:     MOV     R0,(R1)+
18202  102536  077202                           SOB     R2,1$
18203  102540  012737  102660  000004           MOV     #WWW10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
18204  102546  012700  102640                   MOV     #WWWTP1,R0      ;SET UP AC0.
18205  102552  172410                           LDD     (R0),AC0
18206  102554  012700  074747                   MOV     #WWWBF1-5701,R0 ;SET UP THE DESTINATION ADDRESS.
18207  102560  012701  000001                   MOV     #1,R1
18208  102564  012737  102630  102650           MOV     #WWWBF0,@#WWWBF1
18209  102572  174070  005701           WWW2:   STD     AC0,@5701(R0)   ;TEST INSTRUCTION.
18210
18211  102576  020027  074747                   CMP     R0,#WWWBF1-5701 ;IS R0 CORRECT?
18212  102602  001026                           BNE     WWW10           ;BRANCH IF INCORRECT.
18213  102604  012702  102630                   MOV     #WWWBF0,R2      ;WAS THE DATA OUTPUT CORRECTLY?
18214  102610  012703  102640                   MOV     #WWWTP1,R3
18215  102614  012704  000004                   MOV     #4,R4
18216  102620  022223                   1$:     CMP     (R2)+,(R3)+
18217  102622  001016                           BNE     WWW10           ;BRANCH IF DATA IS INCORRECT.
18218  102624  077403                           SOB     R4,1$
18219  102626  000415                           BR      WWWDONE
18220  102630  177777                   WWWBF0: -1
18221  102632  177777                           -1
18222  102634  177777                           -1
18223  102636  177777                           -1
18224  102640  041424                   WWWTP1: 41424
18225  102642  034445                           34445
18226  102644  046475                           46475
18227  102646  051525                           051525
18228  102650  177777                   WWWBF1: -1
18229  102652  177777                           -1
18230  102654  177777                           -1
18231  102656  177777                           -1
18232
18233  102660                           WWW10:
18234  102660  104000                           EMT                     ;
18235  102662                           WWWDONE:
18236  102662  004767  015606                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18237                                                                   ;SEE IF THE USER HAS EXPRESSED
18238                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
18239                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18240                                                                   ;THE USER TYPED CONTROL G?).
18241
18242                                   ;*****************************************************************************
18243                                   ;TEST 511       STCFD TEST
18244                                   ;*****************************************************************************
18245  102666                           TS511:
```

```
18246
18247                                   ;AC=0
18248  102666  004767  000262          XXX1:   JSR     PC,STCFDS
18249  102672  000000                  1$:     0               ;AC
18250  102674  000000                          0
18251  102676  000000                          0
18252  102700  000000                          0
18253  102702  000000                  2$:     0               ;RES
18254  102704  000000                          0
18255  102706  000000                          0
18256  102710  000000                          0
18257  102712  000000                  3$:     0               ;ERROR RES.
18258  102714  000000                          0
18259  102716  177777                          -1
18260  102720  177777                          -1
18261  102722  047000                  4$:     47000           ;FPS BEFORE EXECUTION.
18262  102724  047004                          47004           ;FPS AFTER EXECUTION.
18263  102726  177777                          -1              ;FEC
18264  102730  147004                          147004          ;ERROR FPS.
18265
18266
18267  102732  004767  000216          XXX2:   JSR     PC,STCFDS
18268  102736  017203                  1$:     17203           ;AC
18269  102740  142536                          142536
18270  102742  047506                          47506
18271  102744  172031                          172031
18272  102746  017203                  2$:     17203           ;RES
18273  102750  142536                          142536
18274  102752  000000                          0
18275  102754  000000                          0
18276  102756  017203                  3$:     17203           ;ERROR RES.
18277  102760  142536                          142536
18278  102762  047506                          47506
18279  102764  172031                          172031
18280  102766  040000                  4$:     40000           ;FPS BEFORE EXECUTION.
18281  102770  040000                          40000           ;FPS AFTER EXECUTION.
18282  102772  177777                          -1              ;FEC
18283  102774  177777                          -1              ;ERROR FPS.
18284
18285
18286  102776  004767  000152          XXX3:   JSR     PC,STCFDS
18287  103002  050717                  1$:     50717           ;AC
18288  103004  027374                          27374
18289  103006  075767                          75767
18290  103010  077071                          77071
18291  103012  050717                  2$:     50717           ;RES
18292  103014  027374                          27374
18293  103016  000000                          0
18294  103020  000000                          0
18295  103022  000000                  3$:     0               ;ERROR RES.
18296  103024  000000                          0
18297  103026  000C00                          0
18298  103030  000000                          0
18299  103032  047000                  4$:     47000           ;FPS BEFORE EXECUTION.
18300  103034  047000                          47000           ;FPS AFTER EXECUTION.
18301  103036  177777                          -1              ;FEC
```

```
18302  103040  174002                  174002          ;ERROR FPS.
18303
18304
18305  103042  004767  000106  XXX4:   JSR     PC,STCFDS
18306  103046  020212          1$:     20212           ;AC
18307  103050  032425                  32425
18308  103052  026272                  26272
18309  103054  002123                  02123
18310  103056  020212          2$:     20212           ;RES
18311  103060  032425                  32425
18312  103062  000000                  0
18313  103064  000000                  0
18314  103066  020212          3$:     20212           ;ERROR RES.
18315  103070  032425                  32425
18316  103072  100000                  100000
18317  103074  000000                  0
18318  103076  040000          4$:     40000           ;FPS BEFORE EXECUTION.
18319  103100  040000                  40000           ;FPS AFTER EXECUTION.
18320  103102  177777                  -1              ;FEC
18321  103104  177777                  -1              ;ERROR FPS.
18322
18323
18324  103106  004767  000042  XXX5:   JSR     PC,STCFDS
18325  103112  121314          1$:     121314          ;AC
18326  103114  151617                  151617
18327  103116  101112                  101112
18328  103120  131415                  131415
18329  103122  121314          2$:     121314          ;RES
18330  103124  151617                  151617
18331  103126  000000                  0
18332  103130  000000                  0
18333  103132  021314          3$:     21314           ;ERROR RES.
18334  103134  151617                  151617
18335  103136  000000                  0
18336  103140  000000                  0
18337  103142  040000          4$:     40000           ;FPS BEFORE EXECUTION.
18338  103144  040010                  40010           ;FPS AFTER EXECUTION.
18339  103146  177777                  -1              ;FEC
18340  103150  177777                  -1              ;ERROR FPS.
18341  103152  000460          6$:     BR      XXXDONE
18342
18343                          ;
18344
18345
18346                          ;THIS SUBROUTINE, STCFDS, IS USED TO SET UP THE OPERANDS, EXECUTE
18347                          ;THE STCFD INSTRUCTION AND CHECK THE RESULTS. A CALL
18348                          ;TO IT IS MADE THUS:
18349                          ;
18350                          ;               JSR     PC,@#STCFDS
18351                          ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
18352                          ;               RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
18353                          ;               ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
18354                          ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
18355                          ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
18356                          ;               FEC:    .WORD   X               ;EXPECTED FEC
18357                          ;               ERFPS:  .WORD   X               ;ERROR FPS.
```

```
18358                                   ;               ERR1:   ERROR   X               ;DATA ERROR.
18359                                   ;                       BR      CONT
18360                                   ;               ERR2:   ERROR   X               ;FPS ERROR.
18361                                   ;               CONT:                           ;RETURN ADDRESS
18362                                   ;
18363                                   ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
18364                                   ;THE STCFD INSTRUCTION IS EXECUTED.
18365                                   ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
18366                                   ;COMPARED WITH FPSA IF THIS TOO IS CORRECT STCFDS RETURNS CONTROL
18367                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD STCFDS
18368                                   ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN STCFDS WILL RETURN
18369                                   ;TO THE ERROR CALL AT ERR2, OTHERWISE STCFDS ITSELF
18370                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
18371                                   ;STCFD IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
18372                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
18373                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN STCFDS
18374                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
18375                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND STCFDS WILL
18376                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
18377
18378  103154  012601                   STCFDS: MOV     (SP)+,R1                ;PICK UP THE POINTER TO THE OPERANDS.
18379  103156  012700  000200                   MOV     #200,R0         ;ENTER DOUBLE FLOATING MODE.
18380  103162  170100                           LDFPS   R0
18381  103164  010100                           MOV     R1,R0           ;LOAD AC0.
18382  103166  172410                           LDD     (R0),AC0
18383  103170  012700  177777                   MOV     #-1,R0          ;FILL THE OUTPUT BUFFER WITH -1'S.
18384  103174  012702  103304                   MOV     #STCFT,R2
18385  103200  012703  000004                   MOV     #4,R3
18386  103204  010022                   1$:     MOV     R0,(R2)+
18387  103206  077302                           SOB     R3,1$
18388  103210  016100  000030                   MOV     30(R1),R0       ;LOAD THE FPS.
18389  103214  170100                           LDFPS   R0
18390  103216  012700  103304                   MOV     #STCFT,R0       ;SET UP THE DESTINATION ADDRESS.
18391  103222  176010                   2$:     STCFD   AC0,(R0)        ;TEST INSTRUCTION.
18392
18393  103224  170204                           STFPS   R4              ;GET THE FPS.
18394  103226  170305                           STST    R5              ;GET THE FEC.
18395  103230  010102                           MOV     R1,R2           ;CHECK THE RESULT.
18396  103232  062702  000010                   ADD     #10,R2
18397  103236  012703  103304                   MOV     #STCFT,R3
18398  103242  012700  000004                   MOV     #4,R0
18399  103246  022223                   3$:     CMP     (R2)+,(R3)+
18400  103250  001014                           BNE     10$             ;BRANCH IF INCORRECT.
18401  103252  077003                           SOB     R0,3$
18402
18403  103254  016102  000032                   MOV     32(R1),R2
18404  103260  020204                           CMP     R2,R4           ;IS THE FPS CORRECT?
18405  103262  001007                           BNE     10$             ;BRANCH IF FPS INCORRECT.
18406  103264  005702                           TST     R2              ;IF EXPECTED FPS IS NEGATIVE, THEN
18407  103266  100003                           BPL     4$              ;GO AHEAD AND CHECK THE FEC.
18408  103270  026105  000036                   CMP     36(R1),R5
18409  103274  001002                           BNE     10$             ;BRANCH IF FEC IS INCORRECT.
18410  103276  000161  000040           4$:     JMP     40(R1)          ;RETURN.
18411  103302                           10$:
18412  103302  104000                           EMT                     ;
18413  103304  177777  177777  177777 STCFT:  -1,-1,-1,-1
```

```
18414  103312  177777
18415  103314                  XXXDONE:
18416  103314  004767  015154          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18417                                                          ;SEE IF THE USER HAS EXPRESSED
18418                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
18419                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18420                                                          ;THE USER TYPED CONTROL G?).
18421
18422                          ;*****************************************************************************
18423                          ;TEST 512       STCDF TEST
18424                          ;*****************************************************************************
18425  103320                  TS512:
18426
18427                          ;AC=0
18428  103320  004767  000262  YYY1:   JSR     PC,STCDFS
18429  103324  000000          1$:     0                       ;AC
18430  103326  000000                  0
18431  103330  000000                  0
18432  103332  000000                  0
18433  103334  000000          2$:     0                       ;RES
18434  103336  000000                  0
18435  103340  177777                  -1
18436  103342  177777                  -1
18437  103344  000000          3$:     0                       ;ERROR RES.
18438  103346  000000                  0
18439  103350  000000                  0
18440  103352  000000                  0
18441  103354  047200          4$:     47200                   ;FPS BEFORE EXECUTION.
18442  103356  047204                  47204                   ;FPS AFTER EXECUTION.
18443  103360  177777                  -1                      ;FEC
18444  103362  177777                  -1                      ;ERROR FPS.
18445
18446
18447  103364  004767  000216  YYY2:   JSR     PC,STCDFS
18448  103370  067574          1$:     67574                   ;AC0
18449  103372  073727                  73727
18450  103374  170777                  170777
18451  103376  067574                  67574
18452  103400  067574          2$:     67574                   ;RES
18453  103402  073730                  73730
18454  103404  177777                  -1
18455  103406  177777                  -1
18456  103410  067574          3$:     67574                   ;ERROR RES.
18457  103412  073727                  73727
18458  103414  177777                  -1
18459  103416  177777                  -1
18460  103420  040200          4$:     40200                   ;FPS BEFORE EXECUTION.
18461  103422  040200                  40200                   ;FPS AFTER EXECUTION.
18462  103424  177777                  -1                      ;FEC
18463  103426  177777                  -1                      ;ERROR FPS.
18464
18465
18466  103430  004767  000152  YYY3:   JSR     PC,STCDFS
18467  103434  077777          1$:     77777                   ;AC0
18468  103436  177777                  -1
18469  103440  100000                  100000
```

```
18470  103442  000000                  0
18471  103444  000000          2$:     0                       ;RES
18472  103446  000000                  0
18473  103450  177777                  -1
18474  103452  177777                  -1
18475  103454  077777          3$:     77777                   ;ERROR RES.
18476  103456  177777                  -1
18477  103460  177777                  -1
18478  103462  177777                  -1
18479  103464  040200          4$:     40200                   ;FPS BEFORE EXECUTION.
18480  103466  040206                  40206                   ;FPS AFTER EXECUTION.
18481  103470  177777                  -1                      ;FEC
18482  103472  040204                  40204                   ;ERROR FPS.
18483
18484
18485  103474  004767  000106  YYY4:   JSR     PC,STCDFS
18486  103500  077777          1$:     77777                   ;AC0
18487  103502  177777                  -1
18488  103504  100000                  100000
18489  103506  000000                  0
18490  103510  000000          2$:     0                       ;RES
18491  103512  000000                  0
18492  103514  177777                  -1
18493  103516  177777                  -1
18494  103520  077777          3$:     77777                   ;ERROR RES.
18495  103522  177777                  -1
18496  103524  177777                  -1
18497  103526  177777                  -1
18498  103530  040200          4$:     40200                   ;FPS BEFORE EXECUTION.
18499  103532  040206                  40206                   ;FPS AFTER EXECUTION.
18500  103534  177777                  -1                      ;FEC
18501  103536  140206                  140206                  ;ERROR FPS.
18502
18503
18504  103540  004767  000042  YYY5:   JSR     PC,STCDFS
18505  103544  177777          1$:     177777                  ;AC0
18506  103546  177777                  -1
18507  103550  100000                  100000
18508  103552  000000                  0
18509  103554  100000          2$:     100000                  ;RES
18510  103556  000000                  0
18511  103560  177777                  -1
18512  103562  177777                  -1
18513  103564  000000          3$:     0                       ;ERROR RES.
18514  103566  000000                  0
18515  103570  177777                  -1
18516  103572  177777                  -1
18517  103574  047200          4$:     47200                   ;FPS BEFORE EXECUTION.
18518  103576  147216                  147216                  ;FPS AFTER EXECUTION.
18519  103600  000010                  10                      ;FEC
18520  103602  047206                  47206                   ;ERROR FPS.
18521  103604  000460          6$:     BR      YYYDONE
18522                          ;THIS SUBROUTINE, STCDFS, IS USED TO SET UP THE OPERANDS, EXECUTE
18523                          ;THE STCDF INSTRUCTION AND CHECK THE RESULTS. A CALL
18524                          ;TO IT IS MADE THUS:
18525                          ;
```

```
18526                                   ;               JSR     PC,@#STCFDS
18527                                   ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
18528                                   ;               RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
18529                                   ;               ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
18530                                   ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
18531                                   ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
18532                                   ;               FEC:    .WORD   X               ;EXPECTED FEC
18533                                   ;               ERFPS:  .WORD   X               ;ERROR FPS.
18534                                   ;               ERR1:   ERROR   X               ;DATA ERROR.
18535                                   ;                       BR      CONT
18536                                   ;               ERR2:   ERROR   X               ;FPS ERROR.
18537                                   ;               CONT:                           ;RETURN ADDRESS
18538                                   ;
18539                                   ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
18540                                   ;THE STCFD INSTRUCTION IS EXECUTED.
18541                                   ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
18542                                   ;COMPARED WITH FPSA IF THIS TOO IS CORRECT STCFDS RETURNS CONTROL
18543                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD STCFDS
18544                                   ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN STCFDS WILL RETURN
18545                                   ;TO THE ERROR CALL AT ERR2, OTHERWISE STCFDS ITSELF
18546                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
18547                                   ;STCFD IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
18548                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
18549                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN STCFDS
18550                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
18551                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIFATED AND STCFDS WILL
18552                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
18553
18554  103606  012601                  STCDFS: MOV     (SP)+,R1        ;PICK UP THE POINTER TO THE OPERANDS.
18555  103610  012700  000200                  MOV     #200,R0         ;ENTER DOUBLE FLOATING MODE.
18556  103614  170100                          LDFPS   R0
18557  103616  010100                          MOV     R1,R0           ;LOAD AC0.
18558  103620  172410                          LDD     (R0),AC0
18559  103622  012700  177777                  MOV     #-1,R0          ;FILL THE OUTPUT BUFFER WITH -1'S.
18560  103626  012702  103736                  MOV     #STCDT,R2
18561  103632  012703  000004                  MOV     #4,R3
18562  103636  010022                  1$:     MOV     R0,(R2)+
18563  103640  077302                          SOB     R3,1$
18564  103642  016100  000030                  MOV     30(R1),R0       ;LOAD THE FPS.
18565  103646  170100                          LDFPS   R0
18566  103650  012700  103736                  MOV     #STCDT,R0       ;SET UP THE DESTINATION ADDRESS.
18567  103654  176010                  2$:     STCDF   AC0,(R0)        ;TEST INSTRUCTION.
18568
18569  103656  170204                          STFPS   R4              ;GET THE FPS.
18570  103660  170305                          STST    R5              ;GET THE FEC.
18571  103662  010102                          MOV     R1,R2           ;CHECK THE RESULT.
18572  103664  062702  000010                  ADD     #10,R2
18573  103670  012703  103736                  MOV     #STCDT,R3
18574  103674  012700  000004                  MOV     #4,R0
18575  103700  022223                  3$:     CMP     (R2)+,(R3)+
18576  103702  001014                          BNE     10$             ;BRANCH IF INCORRECT.
18577  103704  077003                          SOB     R0,3$
18578
18579  103706  016102  000032                  MOV     32(R1),R2
18580  103712  020204                          CMP     R2,R4           ;IS THE FPS CORRECT?
18581  103714  001007                          BNE     10$             ;BRANCH IF FPS INCORRECT.
```

```
18582  103716  005702                          TST     R2              ;IF EXPECTED FPS IS NEGATIVE, THEN
18583  103720  100003                          BPL     4$              ;GO AHEAD AND CHECK THE FEC.
18584  103722  026105  000034                  CMP     34(R1),R5
18585  103726  001002                          BNE     10$             ;BRANCH IF FEC IS INCORRECT.
18586  103730  000161  000040          4$:     JMP     40(R1)          ;RETURN.
18587  103734                          10$:
18588  103734  104000                          EMT                     ;
18589  103736  177777  177777  177777  STCDT:  -1,-1,-1,-1
18590  103744  177777
18591  103746                          YYYDONE:
18592  103746  004767  014522                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18593                                                                  ;SEE IF THE USER HAS EXPRESSED
18594                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18595                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18596                                                                  ;THE USER TYPED CONTROL G?).
18597                                  ;*****************************************************************************
18598                                  ;TEST 513       STCFD WITH ILLEGAL ACCUMULATOR TEST
18599                                  ;*****************************************************************************
18600  103752                          TS513:
18601
18602  103752  012700  040000                  MOV     #40000,R0       ;DISSABLE INTERRUPTS.
18603  103756  170100                          LDFPS   R0
18604  103760  176006                  ZZZ2:   STCFD   AC0,AC6         ;THIS TEST INSTRUCTION SHOULD CAUSE AN ERROR.
18605
18606  103762  170204                          STFPS   R4              ;GET FPS.
18607  103764  170305                          STST    R5              ;GET FEC.
18608  103766  020427  140000                  CMP     R4,#140000      ;IS FPS CORRECT?
18609  103772  001004                          BNE     ZZZ10           ;BRANCH IF INCORRECT FPS.
18610  103774  022705  000002                  CMP     #2,R5           ;IS FEC CORRECT?
18611  104000  001001                          BNE     ZZZ10           ;BRANCH IF INCORRECT.
18612  104002  000401                          BR      ZZZDONE
18613
18614  104004                          ZZZ10:
18615  104004  104000                          EMT                     ;
18616
18617  104006                          ZZZDONE:
18618  104006  004767  014462                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18619                                                                  ;SEE IF THE USER HAS EXPRESSED
18620                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18621                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18622                                                                  ;THE USER TYPED CONTROL G?).
18623
18624                                  ;*****************************************************************************
18625                                  ;TEST 514       CLRD TEST
18626                                  ;*****************************************************************************
18627  104012                          TS514:
18628  104012  012700  104116                  MOV     #AABTP1,R0      ;SET UP OUTPUT BUFFER
18629  104016  012701  104106                  MOV     #AABBF0,R1
18630  104022  012702  000004                  MOV     #4,R2
18631  104026  012021                  1$:     MOV     (R0)+,(R1)+
18632  104030  077202                          SOB     R2,1$
18633  104032  012700  104106                  MOV     #AABBF0,R0      ;SET UP DESTINATION OPERAND ADDRESS.
18634  104036  012701  000213                  MOV     #213,R1         ;SET UP FPS.
18635  104042  170101                          LDFPS   R1
18636  104044  170410                  2$:     CLRD    (R0)            ;TEST INSTRUCTION.
18637
```

```
18638  104046  170205                  STFPS   R5              ;GET FPS.
18639  104050  012702  000004          MOV     #4,R2           ;SEE IF RESULT CLEAR, 0.
18640  104054  012701  104106          MOV     #AABBF0,R1
18641  104060  005721                  3$:     TST     (R1)+
18642  104062  001010                  BNE     AAB2            ;BRANCH IF RESULT INCORRECT, NOT 0.
18643  104064  077203                  SOB     R2,3$
18644  104066  022705  000204          CMP     #204,R5         ;SEE IF FPS IS CORRECT.
18645  104072  001004                  BNE     AAB2            ;BRANCH IF INCORRECT.
18646  104074  020027  104106          CMP     R0,#AABBF0      ;SEE IF R0 IS CORRECT.
18647  104100  001001                  BNE     AAB2            ;BRANCH IF R0 IS INCORRECT.
18648  104102  000411                  BR      AABDONE
18649
18650
18651  104104                  AAB2:
18652  104104  104000                  EMT                     ;
18653
18654                          ;THIS IS THE TEST DATA BUFFER, OUTPUT DATA BUFFER.
18655  104106  073475          AABBF0: 73475
18656  104110  067707                  67707
18657  104112  127347                  127347
18658  104114  056770                  56770
18659                          ;THIS IS THE DATA USED TO SET UP THE OUTPUT BUFFER.
18660  104116  073475          AABTP1: 73475
18661  104120  067707                  67707
18662  104122  127347                  127347
18663  104124  056770                  56770
18664  104126                  AABDONE:
18665  104126  004767  014342          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18666                                                          ;SEE IF THE USER HAS EXPRESSED
18667                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
18668                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18669                                                          ;THE USER TYPED CONTROL G?).
18670
18671                          ;*****************************************************************************
18672                          ;TEST 515       CLRD WITH ILLEGAL ACCUMULATOR TEST
18673                          ;*****************************************************************************
18674  104132                  TS515:
18675  104132  012700  040200          MOV     #40200,R0       ;SET UP THE FPS, NO INTERRUPTS AND FD=1.
18676  104136  170100                  LDFPS   R0
18677  104140  170407          CCB2:   CLRD    AC7             ;TEST INSTRUCTION.
18678
18679  104142  170204                  STFPS   R4              ;GET FPS.
18680  104144  170305                  STST    R5              ;GET FEC.
18681  104146  020427  140200          CMP     R4,#140200              ;IS THE FPS CORRECT?
18682  104152  001004                  BNE     CCB10           ;BRANCH IF FPS IS INCORRECT.
18683  104154  022705  000002          CMP     #2,R5           ;IS THE FEC CORRECT?
18684  104160  001001                  BNE     CCB10           ;BRANCH IF FEC IS INCORRECT.
18685  104162  000401                  BR      CCBDONE
18686
18687  104164                  CCB10:
18688  104164  104000                  EMT                     ;
18689  104166                  CCBDONE:
18690  104166  004767  014302          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18691                                                          ;SEE IF THE USER HAS EXPRESSED
18692                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
18693                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
```

```
                                                                        ;THE USER TYPED CONTROL G?).

                                        ;*****************************************************************************
                                        ;TEST 516        NEGF, ABSF AND TSTF SOURCE MODE 0 WITH ILLEGAL AC7, TEST
                                        ;*****************************************************************************
104172                                  TS516:

104172  012700  040200                          MOV     #40200,R0                       ;SET UP THE FPS, FID=1 AND FD=1.
104176  170100                                  LDFPS   R0
104200  170707                          VVB2:   NEGD    AC7                     ;TEST INSTRUCTION.

104202  170204                                  STFPS   R4                      ;GET FPS.
104204  170305                                  STST    R5                      ;GET FEC.

104206  022704  140200                          CMP     #140200,R4                      ;IS FPS CORRECT?
104212  001004                                  BNE     VVB10                   ;BRANCH IF FPS IS INCORRECT.
104214  022705  000002                          CMP     #2,R5                   ;IS FEC CORRECT?
104220  001001                                  BNE     VVB10                   ;BRANCH IF FEC IS INCORRECT.
104222  000401                                  BR      VVBDONE
104224                                  VVB10:
104224  104000                                  EMT                             ;

104226                                  VVBDONE:
104226  004767  014242                          JSR     PC,.RSET                ;GO INITIALIZE THE FPS AND STACK; AND
                                                                                ;SEE IF THE USER HAS EXPRESSED
                                                                                ;THE DESIRE TO CHANGE THE SOFTWARE
                                                                                ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
                                                                                ;THE USER TYPED CONTROL G?).

                                        ;*****************************************************************************
                                        ;TEST 517        NEGF, ABSF AND TSTF SOURCE MODE 0 TEST
                                        ;*****************************************************************************
104232                                  TS517:

104232  012700  000200                          MOV     #200,R0                 ;SET FD MODE.
104236  170100                                  LDFPS   R0
104240  012700  104332                          MOV     #DDBTP1,R0              ;SET UP AC0.
104244  172410                                  LDD     (R0),AC0                        ;SET AC0 = 0
104246  005000                                  CLR     R0                      ;CLEAR THE FPS.
104250  170100                                  LDFPS   R0
104252  012700  104342                          MOV     #DDBTP2,R0                      ;LOAD AC0 TO BE A FLOATING 0.
104256  172410                                  LDF     (R0),AC0                ;SET AC0=ZERO
                                                                                ;FLOAT
104260  012700  000201                          MOV     #201,R0                 ;SET FD MODE.
104264  170100                                  LDFPS   R0
104266  170700                          DDB2:   NEGD    AC0                     ;TEST INSTRUCTION

104270  170205                                  STFPS   R5                      ;GET FPS.
104272  012700  000200                          MOV     #200,R0                 ;SET FD MODE.
104276  170100                                  LDFPS   R0
104300  012700  104352                          MOV     #DDBBF0,R0              ;GET THE RESULT OUT OF AC0.
104304  174010                                  STD     AC0,(R0)
                                                                                ;SEE IF THE RESULT IS CORRECT.
104306  012701  000004                          MOV     #4,R1
104312  005720                          1$:     TST     (R0)+
104314  001005                                  BNE     DDB5                    ;BRANCH IF THE RESULT IS INCORRECT.
```

```
18750  104316  077103                          SOB     R1,1$
18751  104320  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
18752  104324  001001                          BNE     DDB5            ;BRANCH IF THE FPS IS INCORRECT.
18753  104326  000415                          BR      DDBDONE
18754  104330                          DDB5:
18755  104330  104000                          EMT                     ;
18756
18757                                  ;THESE ARE TEST DATA TABLES AND AN OUTPUT BUFFER.
18758  104332  101112                  DDBTP1: 101112
18759  104334  131415                          131415
18760  104336  161710                          161710
18761  104340  111213                          111213
18762  104342  000000                  DDBTP2: 0
18763  104344  000000                          0
18764  104346  000000                          0
18765  104350  000000                          0
18766
18767  104352  177777                  DDBBF0: -1
18768  104354  177777                          -1
18769  104356  177777                          -1
18770  104360  177777                          -1
18771
18772  104362                          DDBDONE:
18773  104362  004767  014106                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
18774                                                                  ;SEE IF THE USER HAS EXPRESSED
18775                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18776                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18777                                                                  ;THE USER TYPED CONTROL G?).
18778
18779                                  ;*****************************************************************************
18780                                  ;TEST 520       NEGF, ABSF AND TSTF SOURCE MODE 1 TEST
18781                                  ;*****************************************************************************
18782  104366                          TS520:
18783
18784  104366  012700  104466                  MOV     #EEBTP1,R0      ;SET UP THE DATA BUFFER.
18785  104372  012701  104506                  MOV     #EEBBF1,R1
18786  104376  012702  000004                  MOV     #4,R2
18787  104402  012021                  1$:     MOV     (R0)+,(R1)+
18788  104404  077202                          SOB     R2,1$
18789  104406  012700  000200                  MOV     #200,R0         ;SET FD MODE.
18790  104412  170100                          LDFPS   R0
18791  104414  012700  104506                  MOV     #EEBBF1,R0      ;SET UP THE OPERAND ADDRESS.
18792  104420  012737  104516  000004          MOV     #EEB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF ERROR.
18793  104426  170710                  EEB2:   NEGD    (R0)            ;TEST INSTRUCTION.
18794
18795  104430  170205                          STFPS   R5              ;GET FPS.
18796  104432  012701  104506                  MOV     #EEBBF1,R1      ;SEE IF RESULT IS CORRECT.
18797  104436  012702  000004                  MOV     #4,R2
18798  104442  005721                  1$:     TST     (R1)+
18799  104444  001024                          BNE     EEB10           ;BRANCH IF NOT CORRECT.
18800  104446  077203                          SOB     R2,1$
18801
18802  104450  020027  104506                  CMP     R0,#EEBBF1      ;IS R0 CORRECT?
18803  104454  001020                          BNE     EEB10                   ;BRANCH IF NOT CORRECT.
18804  104456  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
18805  104462  001015                          BNE     EEB10           ;BRANCH IF NOT CORRECT.
```

```
18806  104464  000415                  BR      EEBDONE
18807
18808                                  ;THESE ARE TEST DATA TABLES AND A BUFFER.
18809  104466  000177                  EEBTP1: 177
18810  104470  167574                          167574
18811  104472  137271                          137271
18812  104474  107675                          107675
18813  104476  177777                  EEBBF0: -1
18814  104500  177777                          -1
18815  104502  177777                          -1
18816  104504  177777                          -1
18817  104506  177777                  EEBBF1: -1
18818  104510  177777                          -1
18819  104512  177777                          -1
18820  104514  177777                          -1
18821  104516                          EEB10:
18822  104516  104000                          EMT                     ;
18823  104520                          EEBDONE:
18824  104520  004767  013750                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
18825                                                                  ;SEE IF THE USER HAS EXPRESSED
18826                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18827                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18828                                                                  ;THE USER TYPED CONTROL G?).
18829
18830                                  ;*****************************************************************************
18831                                  ;TEST 521       NEGF, ABSF AND TSTF SOURCE MODE 2 TEST
18832                                  ;*****************************************************************************
18833  104524                          TS521:
18834
18835  104524  012700  104624                  MOV     #FFBTP1,R0              ;SET UP THE DATA BUFFER.
18836  104530  012701  104634                  MOV     #FFBBF1,R1
18837  104534  012702  000004                  MOV     #4,R2
18838  104540  012021                  1$:     MOV     (R0)+,(R1)+
18839  104542  077202                          SOB     R2,1$
18840  104544  012700  000200                  MOV     #200,R0         ;SET FD.
18841  104550  170100                          LDFPS   R0
18842  104552  012700  104634                  MOV     #FFBBF1,R0      ;SET UP THE OPERAND ADDRESS.
18843  104556  012737  104644  000004          MOV     #FFB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
18844
18845  104564  170620                  FFB2:   ABSD    (R0)+           ;TEST INSTRUCTION.
18846
18847  104566  170205                          STFPS   R5              ;GET FPS.
18848  104570  012701  104634                  MOV     #FFBBF1,R1              ;CHECK RESULT.
18849  104574  012702  000004                  MOV     #4,R2
18850  104600  005721                  1$:     TST     (R1)+
18851  104602  001020                          BNE     FFB10           ;BRANCH IF INCORRECT.
18852  104604  077203                          SOB     R2,1$
18853
18854  104606  020027  104644                  CMP     R0,#FFBBF1+10   ;IS R0 CORRECT?
18855  104612  001014                          BNE     FFB10           ;BRANCH IF INCORRECT.
18856  104614  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
18857  104620  001011                          BNE     FFB10           ;BRANCH IF INCORRECT.
18858  104622  000411                          BR      FFBDONE
18859
18860                                  ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
18861  104624  000177                  FFBTP1: 177
```

```
18862  104626  167574                          167574
18863  104630  137271                          137271
18864  104632  107675                          107675
18865  104634  177777                  FFBBF1: -1
18866  104636  177777                          -1
18867  104640  177777                          -1
18868  104642  177777                          -1
18869  104644                          FFB10:
18870  104644  104000                          EMT                     ;
18871  104646                          FFBDONE:
18872  104646  004767  013622                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
18873                                                                  ;SEE IF THE USER HAS EXPRESSED
18874                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18875                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18876                                                                  ;THE USER TYPED CONTROL G?).
18877                                  ;*****************************************************************************
18878                                  ;TEST 522       NEGF, ABSF AND TSTF SOURCE MODE 4 TEST
18879                                  ;*****************************************  ******************************************
18880  104652                          TS522:
18881
18882  104652  012700  104752                  MOV     #GGBTP1,R0              ;SET UP THE DATA BUFFER.
18883  104656  012701  104762                  MOV     #GGBBF0,R1
18884  104662  012702  000004                  MOV     #4,R2
18885  104666  012021                  1$:     MOV     (R0)+,(R1)+
18886  104670  077202                          SOB     R2,1$
18887  104672  012700  000200                  MOV     #200,R0         ;SET FD.
18888  104676  170100                          LDFPS   R0
18889  104700  012700  104772                  MOV     #GGBBF1,R0      ;SET UP THE OPERAND ADDRESS.
18890  104704  012737  105002  000004          MOV     #GGB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
18891
18892  104712  170640                  GGB2:   ABSD    -(R0)           ;TEST INSTRUCTION.
18893
18894  104714  170205                          STFPS   R5              ;GET FPS.
18895  104716  012701  104762                  MOV     #GGBBF0,R1              ;CHECK RESULT.
18896  104722  012702  000004                  MOV     #4,R2
18897  104726  005721                  1$:     TST     (R1)+
18898  104730  001024                          BNE     GGB10           ;BRANCH IF INCORRECT.
18899  104732  077203                          SOB     R2,1$
18900
18901  104734  020027  104762                  CMP     R0,#GGBBF0      ;IS R0 CORRECT?
18902  104740  001020                          BNE     GGB10           ;BRANCH IF INCORRECT.
18903  104742  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
18904  104746  001015                          BNE     GGB10           ;BRANCH IF INCORRECT.
18905  104750  000415                          BR      GGBDONE
18906
18907                                  ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
18908  104752  000177                  GGBTP1: 177
18909  104754  117273                          117273
18910  104756  147576                          147576
18911  104760  177071                          177071
18912  104762  177777                  GGBBF0: -1
18913  104764  177777                          -1
18914  104766  177777                          -1
18915  104770  177777                          -1
18916  104772  177777                  GGBBF1: -1
18917  104774  177777                          -1
```

```
18918  104776  177777                          -1
18919  105000  177777                          -1
18920  105002                          GGB10:
18921  105002  104000                          EMT                     ;
18922  105004                          GGBDONE:
18923  105004  004767  013464                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
18924                                                                  ;SEE IF THE USER HAS EXPRESSED
18925                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
18926                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18927                                                                  ;THE USER TYPED CONTROL G?).
18928                          ;*****************************************************************************
18929                          ;TEST 523       NEGF, ABSF AND TSTF SOURCE MODE 3 TEST
18930                          ;*****************************************************************************
18931  105010                  TS523:
18932
18933  105010  012700  105110                  MOV     #HHBTP1,R0              ;SET UP THE DATA BUFFER.
18934  105014  012701  105130                  MOV     #HHBBF0,R1
18935  105020  012702  000010                  MOV     #10,R2
18936  105024  012021                  1$:     MOV     (R0)+,(R1)+
18937  105026  077202                          SOB     R2,1$
18938  105030  012700  000200                  MOV     #200,R0         ;SET FD.
18939  105034  170100                          LDFPS   R0
18940  105036  012700  105140                  MOV     #HHBBF1,R0      ;SET UP THE OPERAND ADDRESS.
18941  105042  012737  105150  000004          MOV     #HHB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
18942
18943  105050  170630                  HHB2:   ABSD    @(R0)+          ;TEST INSTRUCTION.
18944
18945  105052  170205                          STFPS   R5              ;GET FPS.
18946  105054  012701  105130                  MOV     #HHBBF0,R1              ;CHECK RESULT.
18947  105060  012702  000004                  MOV     #4,R2
18948  105064  005721                  1$:     TST     (R1)+
18949  105066  001030                          BNE     HHB10           ;BRANCH IF INCORRECT.
18950  105070  077203                          SOB     R2,1$
18951  105072  020027  105142                  CMP     R0,#HHBBF1+2    ;IS R0 CORRECT?
18952  105076  001024                          BNE     HHB10           ;BRANCH IF INCORRECT.
18953  105100  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
18954  105104  001021                          BNE     HHB10           ;BRANCH IF INCORRECT.
18955  105106  000421                          BR      HHBDONE
18956
18957                          ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
18958  105110  000177                  HHBTP1: 177
18959  105112  147576                          147576
18960  105114  177071                          177071
18961  105116  107576  105130  177777          107576,HHBBF0,-1,-1,-1
18962  105124  177777  177777
18963  105130  177777                  HHBBF0: -1
18964  105132  177777                          -1
18965  105134  177777                          -1
18966  105136  177777                          -1
18967  105140  177777                  HHBBF1: -1
18968  105142  177777                          -1
18969  105144  177777                          -1
18970  105146  177777                          -1
18971  105150                          HHB10:
18972  105150  104000                          EMT                     ;
18973  105152                          HHBDONE:
```

```
18974  105152  004767  013316                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
18975                                                                   ;SEE IF THE USER HAS EXPRESSED
18976                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
18977                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
18978                                                                   ;THE USER TYPED CONTROL G?).
18979                                  ;*************************************************************************
18980                                  ;TEST 524       NEGF, ABSF AND TSTF SOURCE MODE 5 TEST
18981                                  ;*************************************************************************
18982  105156                          TS524:
18983
18984  105156  012700  105256                  MOV     #IIBTP1,R0              ;SET UP THE DATA BUFFER.
18985  105162  012701  105276                  MOV     #IIBBF0,R1
18986  105166  012702  000010                  MOV     #10,R2
18987  105172  012021                  1$:     MOV     (R0)+,(R1)+
18988  105174  077202                          SOB     R2,1$
18989  105176  012700  000200                  MOV     #200,R0         ;SET FD.
18990  105202  170100                          LDFPS   R0
18991  105204  012700  105310                  MOV     #IIBBF1+2,R0    ;SET UP THE OPERAND ADDRESS.
18992  105210  012737  105316  000004          MOV     #IIB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
18993
18994  105216  170750                  IIB2:   NEGD    @-(R0)          ;TEST INSTRUCTION.
18995
18996  105220  170205                          STFPS   R5              ;GET FPS.
18997  105222  012701  105276                  MOV     #IIBBF0,R1              ;CHECK RESULT.
18998  105226  012702  000004                  MOV     #4,R2
18999  105232  005721                  1$:     TST     (R1)+
19000  105234  001030                          BNE     IIB10           ;BRANCH IF INCORRECT.
19001  105236  077203                          SOB     R2,1$
19002  105240  020027  105306                  CMP     R0,#IIBBF1      ;IS R0 CORRECT?
19003  105244  001024                          BNE     IIB10           ;BRANCH IF INCORRECT.
19004  105246  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
19005  105252  001021                          BNE     IIB10           ;BRANCH IF INCORRECT.
19006  105254  000421                          BR      IIBDONE
19007
19008                                  ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
19009  105256  000176                  IIBTP1: 176
19010  105260  177074                          177074
19011  105262  127374                          127374
19012  105264  157677  105276  177777          157677,IIBBF0,-1,-1,-1
19013  105272  177777  177777
19014  105276  177777                  IIBBF0: -1
19015  105300  177777                          -1
19016  105302  177777                          -1
19017  105304  177777                          -1
19018  105306  177777                  IIBBF1: -1
19019  105310  177777                          -1
19020  105312  177777                          -1
19021  105314  177777                          -1
19022
19023  105316                          IIB10:
19024  105316  104000                          EMT                     ;
19025  105320                          IIBDONE:
19026  105320  004767  013150                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19027                                                                   ;SEE IF THE USER HAS EXPRESSED
19028                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
19029                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
```

```
19030                                                   ;THE USER TYPED CONTROL G?).
19031                                   ;*****************************************************************************
19032                                   ;TEST 525       NEGF, ABSF AND TSTF SOURCE MODE 6 TEST
19033                                   ;*****************************************************************************
19034  105324                           TS525:
19035
19036  105324  012700  105426                   MOV     #JJBTP1,R0              ;SET UP THE DATA BUFFER.
19037  105330  012701  105440                   MOV     #JJBBF0,R1
19038  105334  012702  000004                   MOV     #4,R2
19039  105340  012021                   1$:     MOV     (R0)+,(R1)+
19040  105342  077202                           SOB     R2,1$
19041  105344  012700  000200                   MOV     #200,R0         ;SET FD.
19042  105350  170100                           LDFPS   R0
19043  105352  012700  105431                   MOV     #JJBBF0-7,R0    ;SET UP THE OPERAND ADDRESS.
19044  105356  012737  105450  000004           MOV     #JJB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
19045
19046  105364  170660  000007           JJB2:   ABSD    7(R0)           ;TEST INSTRUCTION.
19047
19048  105370  170205                           STFPS   R5              ;GET FPS.
19049  105372  012701  105440                   MOV     #JJBBF0,R1              ;CHECK RESULT.
19050  105376  012702  000004                   MOV     #4,R2
19051  105402  005721                   1$:     TST     (R1)+
19052  105404  001021                           BNE     JJB10           ;BRANCH IF INCORRECT.
19053  105406  077203                           SOB     R2,1$
19054  105410  020027  105431                   CMP     R0,#JJBBF0-7    ;IS R0 CORRECT?
19055  105414  001015                           BNE     JJB10           ;BRANCH IF INCORRECT.
19056  105416  022705  000204                   CMP     #204,R5         ;IS THE FPS CORRECT?
19057  105422  001012                           BNE     JJB10           ;BRANCH IF INCORRECT.
19058  105424  000412                           BR      JJBDONE
19059
19060                                   ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
19061  105426  000177                   JJBTP1: 177
19062  105430  161524                           161524
19063  105432  131273                           131273
19064  105434  107174  000000                   107174,
19065  105440  177777                   JJBBF0: -1
19066  105442  177777                           -1
19067  105444  177777                           -1
19068  105446  177777                           -1
19069  105450                           JJB10:
19070  105450  104000                           EMT                     ;
19071  105452                           JJBDONE:
19072  105452  004767  013016                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19073                                                                   ;SEE IF THE USER HAS EXPRESSED
19074                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
19075                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19076                                                                   ;THE USER TYPED CONTROL G?).
19077                                   ;*****************************************************************************
19078                                   ;TEST 526       NEGF, ABSF AND TSTF SOURCE MODE 7 TEST
19079                                   ;*****************************************************************************
19080  105456                           TS526:
19081
19082  105456  012700  105560                   MOV     #KKBTP1,R0              ;SET UP THE DATA BUFFER.
19083  105462  012701  105600                   MOV     #KKBBF0,R1
19084  105466  012702  000010                   MOV     #10,R2
19085  105472  012021                   1$:     MOV     (R0)+,(R1)+
```

```
19086  105474  077202                          SOB     R2,1$
19087  105476  012700  000200                  MOV     #200,R0         ;SET FD.
19088  105502  170100                          LDFPS   R0
19089  105504  012700  105601                  MOV     #KKBBF1-7,R0    ;SET UP THE OPERAND ADDRESS.
19090  105510  012737  105620  000004          MOV     #KKB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
19091
19092  105516  170770  000007          KKB2:   NEGD    @7(R0)          ;TEST INSTRUCTION.
19093
19094  105522  170205                          STFPS   R5              ;GET FPS.
19095  105524  012701  105600                  MOV     #KKBBF0,R1              ;CHECK RESULT.
19096  105530  012702  000004                  MOV     #4,R2
19097  105534  005721                  1$:     TST     (R1)+
19098  105536  001030                          BNE     KKB10           ;BRANCH IF INCORRECT.
19099  105540  077203                          SOB     R2,1$
19100  105542  020027  105601                  CMP     R0,#KKBBF1-7    ;IS R0 CORRECT?
19101  105546  001024                          BNE     KKB10           ;BRANCH IF INCORRECT.
19102  105550  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
19103  105554  001021                          BNE     KKB10           ;BRANCH IF INCORRECT
19104  105556  000421                          BR      KKBDONE
19105
19106                                  ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
19107  105560  000177                  KKBTP1: 177
19108  105562  167574                          167574
19109  105564  137271                          137271
19110  105566  107675  105600  177777          107675,KKBBF0,-1,-1,-1
19111  105574  177777  177777
19112  105600  177777                  KKBBF0: -1
19113  105602  177777                          -1
19114  105604  177777                          -1
19115  105606  177777                          -1
19116  105610  177777                  KKBBF1: -1
19117  105612  177777                          -1
19118  105614  177777                          -1
19119  105616  177777                          -1
19120  105620                          KKB10:
19121  105620  104000                          EMT                     ;
19122  105622                          KKBDONE:
19123  105622  004767  012646                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19124                                                                  ;SEE IF THE USER HAS EXPRESSED
19125                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19126                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19127                                                                  ;THE USER TYPED CONTROL G?).
19128                          ;*****************************************************************************
19129                          ;TEST 527       NEGF, ABSF AND TSTF SOURCE MODE 6, GR7, TEST
19130                          ;*****************************************************************************
19131  105626                  TS527:
19132  105626  012700  105716                  MOV     #LLBTP1,R0              ;SET UP THE DATA BUFFER.
19133  105632  012701  105726                  MOV     #LLBBF0,R1
19134  105636  012702  000004                  MOV     #4,R2
19135  105642  012021                  1$:     MOV     (R0)+,(R1)+
19136  105644  077202                          SOB     R2,1$
19137  105646  012700  000200                  MOV     #200,R0         ;SET FD.
19138  105652  170100                          LDFPS   R0
19139  105654  012737  105736  000004          MOV     #LLB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
19140
19141  105662  170767  000040          LLB2:   NEGD    LLBBF0          ;TEST INSTRUCTION.
```

```
19142
19143  105666  170205                          STFPS   R5              ;GET FPS.
19144  105670  012701  105726                  MOV     #LLBBF0,R1              ;CHECK RESULT.
19145  105674  012702  000004                  MOV     #4,R2
19146  105700  005721                  1$:     TST     (R1)+
19147  105702  001015                          BNE     LLB10           ;BRANCH IF INCORRECT.
19148  105704  077203                          SOB     R2,1$
19149  105706  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
19150  105712  001011                          BNE     LLB10           ;BRANCH IF INCORRECT.
19151  105714  000411                          BR      LLBDONE
19152
19153                                  ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
19154  105716  000127                  LLBTP1: 127
19155  105720  137475                          137475
19156  105722  147372                          147372
19157  105724  117057                          117057
19158  105726  177777                  LLBBF0: -1
19159  105730  177777                          -1
19160  105732  177777                          -1
19161  105734  177777                          -1
19162
19163  105736                          LLB10:
19164  105736  104000                          EMT                     ;
19165  105740                          LLBDONE:
19166  105740  004767  012530                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
19167                                                                  ;SEE IF THE USER HAS EXPRESSED
19168                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19169                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19170                                                                  ;THE USER TYPED CONTROL G?).
19171                                  ;*****************************************************************************
19172                                  ;TEST 530       NEGF, ABSF AND TSTF SOURCE MODE 7, GR7, TEST
19173                                  ;*****************************************************************************
19174  105744                          TS530:
19175
19176  105744  012700  106034                  MOV     #MMBTP1,R0              ;SET UP THE DATA BUFFER.
19177  105750  012701  106054                  MOV     #MMBBF0,R1
19178  105754  012702  000010                  MOV     #10,R2
19179  105760  012021                  1$:     MOV     (R0)+,(R1)+
19180  105762  077202                          SOB     R2,1$
19181  105764  012700  000200                  MOV     #200,R0         ;SET FD.
19182  105770  170100                          LDFPS   R0
19183  105772  012737  106074  000004          MOV     #MMB10,@#ERRVECT ;SET UP VECTOR 4 IN CASE OF AN ERROR.
19184
19185  106000  170677  000060          MMB2:   ABSD    @MMBBF1         ;TEST INSTRUCTION.
19186
19187  106004  170205                          STFPS   R5              ;GET FPS.
19188  106006  012701  106054                  MOV     #MMBBF0,R1              ;CHECK RESULT.
19189  106012  012702  000004                  MOV     #4,R2
19190  106016  005721                  1$:     TST     (R1)+
19191  106020  001025                          BNE     MMB10           ;BRANCH IF INCORRECT.
19192  106022  077203                          SOB     R2,1$
19193  106024  022705  000204                  CMP     #204,R5         ;IS THE FPS CORRECT?
19194  106030  001021                          BNE     MMB10           ;BRANCH IF INCORRECT.
19195  106032  000421                          BR      MMBDONE
19196
19197                                  ;THESE ARE TEST DATA TABLES AND DATA BUFFER.
```

```
19198  106034  000137                  MMBTP1: 137
19199  106036  045607                          045607
19200  106040  101230                          101230
19201  106042  045607  106054  177777          45607,MMBBF0,-1,-1,-1
19202  106050  177777  177777
19203  106054  177777                  MMBBF0: -1
19204  106056  177777                          -1
19205  106060  177777                          -1
19206  106062  177777                          -1
19207  106064  177777                  MMBBF1: -1
19208  106066  177777                          -1
19209  106070  177777                          -1
19210  106072  177777                          -1
19211
19212  106074                          MMB10:
19213  106074  104000                          EMT                     ;
19214  106076                          MMBDONE:
19215  106076  004767  012372                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19216                                                                  ;SEE IF THE USER HAS EXPRESSED
19217                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19218                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19219                                                                  ;THE USER TYPED CONTROL G?).
19220                                  ;*****************************************************************************
19221                                  ;TEST 531       SPECIAL DEST, MODE 0, TEST
19222                                  ;*****************************************************************************
19223  106102                          TS531:
19224
19225  106102  012700  000200                  MOV     #200,R0         ;SET FD.
19226  106106  170100                          LDFPS   R0
19227  106110  012700  106170                  MOV     #NNBTP1,R0              ;SET UP AC0.
19228  106114  172410                          LDD     (R0),AC0
19229  106116  170700                  NNB2:   NEGD    AC0             ;TEST INSTRUCTION.
19230
19231  106120  170205                          STFPS   R5              ;GET FPS.
19232  106122  012700  000200                  MOV     #200,R0         ;SET FD.
19233  106126  170100                          LDFPS   R0
19234  106130  012700  106210                  MOV     #NNBBF0,R0              ;GET THE RESU" T.
19235  106134  174010                          STD     AC0,(R0)
19236  106136  012700  106210                  MOV     #NNBBF0,R0              ;IS THE RESULT CORRECT?
19237  106142  012701  106200                  MOV     #NNBTP2,R1
19238  106146  012702  000004                  MOV     #4,R2
19239  106152  022021                  1$:     CMP     (R0)+,(R1)+
19240  106154  001021                          BNE     NNB10           ;BRANCH IF INCORRECT.
19241  106156  077203                          SOB     R2,1$
19242  106160  022705  000210                  CMP     #210,R5         ;IS THE FPS CORRECT?
19243  106164  001015                          BNE     NNB10           ;BRANCH IF INCORRECT.
19244  106166  000415                          BR      NNBDONE
19245
19246                                  ;THESE ARE DATA TABLES AND A DATA BUFFER.
19247  106170  013572                  NNBTP1: 013572
19248  106172  046013                          46013
19249  106174  057246                          57246
19250  106176  013570                          013570
19251  106200  113572                  NNBTP2: 113572
19252  106202  046013                          46013
19253  106204  057246                          57246
```

```
19254  106206  013570                  013570
19255  106210  000000          NNBBF0: 0
19256  106212  000000                  0
19257  106214  000000                  0
19258  106216  000000                  0
19259
19260  106220                  NNB10:
19261  106220  104000                  EMT                     ;
19262  106222                  NNBDONE:
19263  106222  004767  012246          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19264                                                          ;SEE IF THE USER HAS EXPRESSED
19265                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
19266                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19267                                                          ;THE USER TYPED CONTROL G?).
19268                          ;*****************************************************************************
19269                          ;TEST 532       SPECIAL DEST, MODE 1, TEST
19270                          ;*****************************************************************************
19271  106226                  TS532:
19272
19273  106226  012701  106330          MOV     #00BTP1,R1      ;SET UP THE DATA BUFFER.
19274  106232  012700  106340          MOV     #00BTP2,R0
19275  106236  012702  000004          MOV     #4,R2
19276  106242  012021          1$:     MOV     (R0)+,(R1)+
19277  106244  077202                  SOB     R2,1$
19278  106246  012700  106330          MOV     #00BTP1,R0
19279  106252  042710  100000          BIC     #100000,(R0)    ;MAKE OPERAND POSITIVE.
19280  106256  012701  000200          MOV     #200,R1         ;SET FD.
19281  106262  170101                  LDFPS   R1
19282
19283  106264  170710          00B2:   NEGD    (R0)            ;TEST INSTRUCTION.
19284  106266  170205                  STFPS   R5              ;GET FPS.
19285  106270  012701  106330          MOV     #00BTP1,R1              ;IS THE RESULT CORRECT.
19286  106274  012702  106340          MOV     #00BTP2,R2
19287  106300  012703  000004          MOV     #4,R3
19288  106304  022122          1$:     CMP     (R1)+,(R2)+
19289  106306  001020                  BNE     00B10           ;BRANCH IF INCORRECT.
19290  106310  077303                  SOB     R3,1$
19291  106312  022700  106330          CMP     #00BTP1,R0      ;IS R0 CORRECT.
19292  106316  001014                  BNE     00B10           ;BRANCH IF INCORRECT.
19293  106320  022705  000210          CMP     #210,R5         ;IS THE FPS CORRECT?
19294  106324  001011                  BNE     00B10           ;BRANCH IF INCORRECT.
19295  106326  000411                  BR      00BDONE
19296
19297                          ;THESE ARE DATA TABLES AND A DATA BUFFER.
19298  106330  023245          00BTP1: 023245
19299  106332  026720                  26720
19300  106334  122324                  122324
19301  106336  052672                  52672
19302  106340  123245          00BTP2: 123245
19303  106342  026720                  26720
19304  106344  122324                  122324
19305  106346  052672                  52672
19306
19307  106350                  00B10:
19308  106350  104000                  EMT                     ;
19309  106352                  00BDONE:
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 354
CJKDEB.P11    05-AUG-82 15:01           T532    SPECIAL DEST, MODE 1, TEST

 19310  106352  004767  012116                 JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
 19311                                                                  ;SEE IF THE USER HAS EXPRESSED
 19312                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
 19313                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
 19314                                                                  ;THE USER TYPED CONTROL G?).
 19315                                 ;*********************************************************************
 19316                                 ;TEST 533       SPECIAL DEST, MODE 2, TEST
 19317                                 ;*********************************************************************
 19318  106356                         TS533:
 19319
 19320  106356  012701  106460                 MOV     #PPBTP1,R1      ;SET UP THE DATA BUFFER.
 19321  106362  012700  106470                 MOV     #PPBTP2,R0
 19322  106366  012702  000004                 MOV     #4,R2
 19323  106372  012021                 1$:     MOV     (R0)+,(R1)+
 19324  106374  077202                         SOB     R2,1$
 19325  106376  012700  106460                 MOV     #PPBTP1,R0
 19326  106402  042710  100000                 BIC     #100000,(R0)    ;MAKE OPERAND POSITIVE.
 19327  106406  012701  000200                 MOV     #200,R1         ;SET FD.
 19328  106412  170101                         LDFPS   R1
 19329
 19330  106414  170720                 PPB2:   NEGD    (R0)+           ;TEST INSTRUCTION.
 19331
 19332  106416  170205                         STFPS   R5              ;GET FPS.
 19333  106420  012701  106460                 MOV     #PPBTP1,R1              ;IS THE RESULT CORRECT.
 19334  106424  012702  106470                 MOV     #PPBTP2,R2
 19335  106430  012703  000004                 MOV     #4,R3
 19336  106434  022122                 1$:     CMP     (R1)+,(R2)+
 19337  106436  001020                         BNE     PPB10           ;BRANCH IF INCORRECT.
 19338  106440  077303                         SOB     R3,1$
 19339  106442  022700  106470                 CMP     #PPBTP1+10,R0   ;IS R0 CORRECT.
 19340  106446  001014                         BNE     PPB10           ;BRANCH IF INCORRECT.
 19341  106450  022705  000210                 CMP     #210,R5         ;IS THE FPS CORRECT?
 19342  106454  001011                         BNE     PPB10           ;BRANCH IF INCORRECT.
 19343  106456  000411                         BR      PPBDONE
 19344
 19345                                 ;THESE ARE DATA TABLES AND A DATA BUFFER.
 19346  106460  023245                 PPBTP1: 023245
 19347  106462  026720                         26720
 19348  106464  122324                         122324
 19349  106466  052672                         52672
 19350  106470  123245                 PPBTP2: 123245
 19351  106472  026720                         26720
 19352  106474  122324                         122324
 19353  106476  052672                         52672
 19354
 19355  106500                         PPB10:
 19356  106500  104000                         EMT                     ;
 19357  106502                         PPBDONE:
 19358  106502  004767  011766                 JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
 19359                                                                  ;SEE IF THE USER HAS EXPRESSED
 19360                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
 19361                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
 19362                                                                  ;THE USER TYPED CONTROL G?).
 19363                                 ;*********************************************************************
 19364                                 ;TEST 534       SPECIAL DEST, MODE 4, TEST
 19365                                 ;*********************************************************************
```

```
19366  106506                                  TS534:
19367  106506  012701  106612                          MOV     #QQBTP1,R1      ;SET UP THE DATA BUFFER.
19368  106512  012700  106632                          MOV     #QQBTP2,R0
19369  106516  012702  000004                          MOV     #4,R2
19370  106522  012021                          1$:     MOV     (R0)+,(R1)+
19371  106524  077202                                  SOB     R2,1$
19372  106526  012700  106622                          MOV     #QQBTP1+10,R0
19373  106532  042760  100000  177770                  BIC     #100000,-10(R0) ;MAKE OPERAND POSITIVE.
19374  106540  012701  000200                          MOV     #200,R1         ;SET FD.
19375  106544  170101                                  LDFPS   R1
19376
19377  106546  170740                          QQB2:   NEGD    -(R0)           ;TEST INSTRUCTION.
19378
19379  106550  170205                                  STFPS   R5              ;GET FPS.
19380  106552  012701  106612                          MOV     #QQBTP1,R1              ;IS THE RESULT CORRECT.
19381  106556  012702  106632                          MOV     #QQBTP2,R2
19382  106562  012703  000004                          MOV     #4,R3
19383  106566  022122                          1$:     CMP     (R1)+,(R2)+
19384  106570  001024                                  BNE     QQB10           ;BRANCH IF INCORRECT.
19385  106572  077303                                  SOB     R3,1$
19386  106574  022700  106612                          CMP     #QQBTP1,R0      ;IS R0 CORRECT.
19387  106600  001020                                  BNE     QQB10           ;BRANCH IF INCORRECT.
19388  106602  022705  000210                          CMP     #210,R5         ;IS THE FPS CORRECT?
19389  106606  001015                                  BNE     QQB10           ;BRANCH IF INCORRECT.
19390  106610  000415                                  BR      QQBDONE
19391
19392                                          ;THESE ARE DATA TABLES AND A DATA BUFFER.
19393  106612  023245                          QQBTP1: 023245
19394  106614  026720                                  26720
19395  106616  122324                                  122324
19396  106620  052672                                  52672
19397  106622  177777  177777  177777                  .WORD   -1,-1,-1,-1
19398  106630  177777
19399  106632  123245                          QQBTP2: 123245
19400  106634  026720                                  26720
19401  106636  122324                                  122324
19402  106640  052672                                  52672
19403
19404  106642                                  QQB10:
19405  106642  104000                                  EMT                     ;
19406  106644                                  QQBDONE:
19407  106644  004767  011624                          JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19408                                                                          ;SEE IF THE USER HAS EXPRESSED
19409                                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
19410                                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19411                                                                          ;THE USER TYPED CONTROL G?).
19412
19413                                          ;*****************************************************************************
19414                                          ;TEST 535       SPECIAL DEST, MODE 3, TEST
19415                                          ;*****************************************************************************
19416  106650                                  TS535:
19417
19418  106650  012701  106760                          MOV     #RRBTP1,R1      ;SET UP THE DATA BUFFER.
19419  106654  012700  106770                          MOV     #RRBTP2,R0
19420  106660  012702  000004                          MOV     #4,R2
19421  106664  012021                          1$:     MOV     (R0)+,(R1)+
```

```
19422  106666  077202                        SOB     R2,1$
19423  106670  012700  107000                MOV     #RRBTP3,R0
19424  106674  012710  106760                MOV     #RRBTP1,(R0)
19425  106700  042737  100000  106760        BIC     #100000,@#RRBTP1        ;MAKE THE OPERAND POSITIVE.
19426  106706  012701  000200                MOV     #200,R1         ;SET FD.
19427  106712  170101                        LDFPS   R1
19428
19429  106714  170730                RRB2:   NEGD    @(R0)+          ;TEST INSTRUCTION.
19430
19431  106716  170205                        STFPS   R5              ;GET FPS.
19432  106720  012701  106760                MOV     #RRBTP1,R1              ;IS THE RESULT CORRECT.
19433  106724  012702  106770                MOV     #RRBTP2,R2
19434  106730  012703  000004                MOV     #4,R3
19435  106734  022122                1$:     CMP     (R1)+,(R2)+
19436  106736  001021                        BNE     RRB10           ;BRANCH IF INCORRECT.
19437  106740  077303                        SOB     R3,1$
19438  106742  022700  107002                CMP     #RRBTP3+2,R0    ;IS R0 CORRECT.
19439  106746  001015                        BNE     RRB10           ;BRANCH IF INCORRECT
19440  106750  022705  000210                CMP     #210,R5         ;IS THE FPS CORRECT?
19441  106754  001012                        BNE     RRB10           ;BRANCH IF INCORRECT.
19442  106756  000412                        BR      RRBDONE
19443
19444                                  ;THESE ARE DATA TABLES AND A DATA BUFFER.
19445  106760  023245                RRBTP1: 023245
19446  106762  026720                        26720
19447  106764  122324                        122324
19448  106766  052672                        52672
19449  106770  123245                RRBTP2: 123245
19450  106772  026720                        26720
19451  106774  123324                        123324
19452  106776  052672                        52672
19453  107000  106760                RRBTP3: RRBTP1
19454
19455  107002                          RRB10:
19456  107002  104000                        EMT                     ;
19457  107004                          RRBDONE:
19458  107004  004767  011464                JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
19459                                                                  ;SEE IF THE USER HAS EXPRESSED
19460                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19461                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19462                                                                  ;THE USER TYPED CONTROL G?).
19463
19464                                  ;*****************************************************************************
19465                                  ;TEST 536       SPECIAL DEST, MODE 5, TEST
19466                                  ;*****************************************************************************
19467  107010                          TS536:
19468  107010  012701  107122                MOV     #SSBTP1,R1      ;SET UP THE DATA BUFFER.
19469  107014  012700  107132                MOV     #SSBTP2,R0
19470  107020  012702  000004                MOV     #4,R2
19471  107024  012021                1$:     MOV     (R0)+,(R1)+
19472  107026  077202                        SOB     R2,1$
19473  107030  012700  107144                MOV     #SSBTP3+2,R0
19474  107034  012760  107122  177776        MOV     #SSBTP1,-2(R0)
19475  107042  042737  100000  107122        BIC     #100000,@#SSBTP1        ;MAKE THE OPERAND POSITIVE.
19476  107050  012701  000200                MOV     #200,R1         ;SET FD.
19477  107054  170101                        LDFPS   R1
```

```
19478
19479  107056  170750                  SSB2:   NEGD    @-(R0)          ;TEST INSTRUCTION.
19480
19481  107060  170205                          STFPS   R5              ;GET FPS.
19482  107062  012701  107122                  MOV     #SSBTP1,R1              ;IS THE RESULT CORRECT.
19483  107066  012702  107132                  MOV     #SSBTP2,R2
19484  107072  012703  000004                  MOV     #4,R3
19485  107076  022122                  1$:     CMP     (R1)+,(R2)+
19486  107100  001021                          BNE     SSB10           ;BRANCH IF INCORRECT.
19487  107102  077303                          SOB     R3,1$
19488  107104  022700  107142                  CMP     #SSBTP3,R0      ;IS R0 CORRECT.
19489  107110  001015                          BNE     SSB10           ;BRANCH IF INCORRECT.
19490  107112  022705  000210                  CMP     #210,R5         ;IS THE FPS CORRECT?
19491  107116  001012                          BNE     SSB10           ;BRANCH IF INCORRECT.
19492  107120  000412                          BR      SSBDONE
19493
19494                                  ;THESE ARE DATA TABLES AND A DATA BUFFER.
19495  107122  023245                  SSBTP1: 023245
19496  107124  026720                          26720
19497  107126  122324                          122324
19498  107130  052672                          52672
19499  107132  123245                  SSBTP2: 123245
19500  107134  026270                          26270
19501  107136  122324                          122324
19502  107140  052672                          52672
19503  107142  107122                  SSBTP3: SSBTP1
19504
19505  107144                          SSB10:
19506  107144  104000                          EMT                     ;
19507  107146                          SSBDONE:
19508  107146  004767  011322                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19509                                                                  ;SEE IF THE USER HAS EXPRESSED
19510                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19511                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19512                                                                  ;THE USER TYPED CONTROL G?).
19513                                  ;*****************************************************************************
19514                                  ;TEST 537       SPECIAL DEST, FLOATING MODE 2, TEST
19515                                  ;*****************************************************************************
19516  107152                          TS537:
19517  107152  012701  107254                  MOV     #TTBTP1,R1      ;SET UP THE DATA BUFFER.
19518  107156  012700  107264                  MOV     #TTBTP2,R0
19519  107162  012702  000004                  MOV     #4,R2
19520  107166  012021                  1$:     MOV     (R0)+,(R1)+
19521  107170  077202                          SOB     R2,1$
19522  107172  012700  107254                  MOV     #TTBTP1,R0
19523  107176  042710  100000                  BIC     #100000,(R0)    ;MAKE OPERAND POSITIVE.
19524  107202  012701  000000                  MOV     #000,R1         ;SET FD.
19525  107206  170101                          LDFPS   R1
19526
19527  107210  170720                  TTB2:   NEGF    (R0)+           ;TEST INSTRUCTION.
19528
19529  107212  170205                          STFPS   R5              ;GET FPS.
19530  107214  012701  107254                  MOV     #TTBTP1,R1              ;IS THE RESULT CORRECT.
19531  107220  012702  107264                  MOV     #TTBTP2,R2
19532  107224  012703  000004                  MOV     #4,R3
19533  107230  022122                  1$:     CMP     (R1)+,(R2)+
```

```
19534  107232  001020                          BNE     TTB10           ;BRANCH IF INCORRECT.
19535  107234  077303                          SOB     R3,1$
19536  107236  022700  107260                  CMP     #TTBTP1+4,R0    ;IS R0 CORRECT.
19537  107242  001014                          BNE     TTB10           ;BRANCH IF INCORRECT.
19538  107244  022705  000010                  CMP     #010,R5         ;IS THE FPS CORRECT?
19539  107250  001011                          BNE     TTB10           ;BRANCH IF INCORRECT.
19540  107252  000411                          BR      TTBDONE
19541
19542                                  ;THESE ARE DATA TABLES AND A DATA BUFFER.
19543  107254  023245                  TTBTP1: 023245
19544  107256  026720                          26720
19545  107260  122324                          122324
19546  107262  052672                          52672
19547  107264  123245                  TTBTP2: 123245
19548  107266  026720                          26720
19549  107270  122324                          122324
19550  107272  052672                          52672
19551
19552  107274                          TTB10:
19553  107274  104000                          EMT                     ;
19554  107276                          TTBDONE:
19555  107276  004767  011172                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19556                                                                  ;SEE IF THE USER HAS EXPRESSED
19557                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19558                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19559                                                                  ;THE USER TYPED CONTROL G?).
19560                                  ;*****************************************************************************
19561                                  ;TEST 540       SPECIAL DEST, MODE2, GR7 (IMMEDIATE), TEST
19562                                  ;*****************************************************************************
19563  107302                          TS540:
19564  107302  012700  107420                  MOV     #UUBTP2,R0
19565  107306  012701  107346                  MOV     #UUBTP1,R1      ;SET UP THE DATA BUFFER.
19566  107312  012702  000004                  MOV     #4,R2
19567  107316  012021                  1$:     MOV     (R0)+,(R1)+
19568  107320  077202                          SOB     R2,1$
19569  107322  012700  107346                  MOV     #UUBTP1,R0
19570  107326  042737  100000  107346          BIC     #100000,@#UUBTP1        ;MAKE THE OPERAND POSITIVE.
19571  107334  012701  000200                  MOV     #200,R1         ;SET FD.
19572  107340  170101                          LDFPS   R1
19573  107342  005001                          CLR     R1
19574
19575  107344  170727                  UUB2:   NEGD    (R7)+           ;TEST INSTRUCTION.
19576  107346  005201  005201  005201  UUBTP1: 5201,5201,5201,5201
19577  107354  005201
19578                                  ;NOTE THAT AFTER EXECUTING THIS INSTRUCTION R1 SHOULD CONTAIN 3.
19579  107356  170205                          STFPS   R5              ;GET FPS.
19580  107360  012703  107346                  MOV     #UUBTP1,R3      ;IS THE RESULT CORRECT.
19581  107364  012702  107420                  MOV     #UUBTP2,R2
19582  107370  012704  000004                  MOV     #4,R4
19583  107374  022322                  1$:     CMP     (R3)+,(R2)+
19584  107376  001014                          BNE     UUB10           ;BRANCH IF INCORRECT.
19585  107400  077403                          SOB     R4,1$
19586  107402  022701  000003                  CMP     #3,R1           ;WAS R1 INCREMENTED CORRECTLY.
19587  107406  001010                          BNE     UUB10           ;BRANCH IF INCORRECT.
19588  107410  022705  000210                  CMP     #210,R5         ;IS THE FPS CORRECT?
19589  107414  001005                          BNE     UUB10           ;BRANCH IF INCORRECT.
```

```
19590  107416  000405                  BR      UUBDONE
19591
19592                                  ;THESE ARE DATA TABLE.
19593  107420  105201                  UUBTP2: 105201
19594  107422  005201                          5201
19595  107424  005201                          5201
19596  107426  005201                          5201
19597
19598  107430                          UUB10:
19599  107430  104000                  EMT                     ;
19600  107432                          UUBDONE:
19601  107432  004767  011036          JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
19602                                                          ;SEE IF THE USER HAS EXPRESSED
19603                                                          ;THE DESIRE TO CHANGE THE SOFTWARE
19604                                                          ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19605                                                          ;THE USER TYPED CONTROL G?).
19606                                  ;*****************************************************************************
19607                                  ;TEST 541       SPECIAL DEST, MODE 6, TEST
19608                                  ;*****************************************************************************
19609  107436                          TS541:
19610  107436  012701  107552          MOV     #XXBTP1,R1      ;SET UP THE DATA BUFFER.
19611  107442  012700  107562          MOV     #XXBTP2,R0
19612  107446  012702  000004          MOV     #4,R2
19613  107452  012021                  1$:     MOV     (R0)+,(R1)+
19614  107454  077202                  SOB     R2,1$
19615  107456  012700  102351          MOV     #XXBTP1-5201,R0
19616  107462  042737  100000  107552  BIC     #100000,@#XXBTP1;MAKE OPERAND POSITIVE.
19617  107470  012701  000200          MOV     #200,R1         ;SET FD.
19618  107474  170101                  LDFPS   R1
19619
19620  107476  005001                  CLR     R1
19621  107500  170760  005201          XXB2:   NEGD    5201(R0)                ;TEST INSTRUCTION.
19622
19623  107504  170205                  STFPS   R5              ;GET FPS.
19624  107506  005701                  TST     R1
19625  107510  001030                  BNE     XXB10           ;WAS THE PC CORRECT AFTER EXECUTION?
19626  107512  012701  107552          MOV     #XXBTP1,R1              ;IS THE RESULT CORRECT.
19627  107516  012702  107562          MOV     #XXBTP2,R2
19628  107522  012703  000004          MOV     #4,R3
19629  107526  022122                  1$:     CMP     (R1)+,(R2)+
19630  107530  001020                  BNE     XXB10           ;BRANCH IF INCORRECT.
19631  107532  077303                  SOB     R3,1$
19632  107534  022700  102351          CMP     #XXBTP1-5201,R0 ;IS R0 CORRECT.
19633  107540  001014                  BNE     XXB10           ;BRANCH IF INCORRECT.
19634  107542  022705  000210          CMP     #210,R5         ;IS THE FPS CORRECT?
19635  107546  001011                  BNE     XXB10           ;BRANCH IF INCORRECT.
19636  107550  000411                  BR      XXBDONE
19637
19638                                  ;THESE ARE DATA TABLES AND A DATA BUFFER.
19639  107552  023245                  XXBTP1: 023245
19640  107554  026720                          26720
19641  107556  122324                          122324
19642  107560  052672                          52672
19643  107562  123245                  XXBTP2: 123245
19644  107564  026720                          26720
19645  107566  122324                          122324
```

```
19646  107570  052672                          52672
19647
19648
19649  107572                          XXB10:
19650  107572  104000                          EMT                     ;
19651  107574                          XXBDONE:
19652  107574  004767  010674                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
19653                                                                  ;SEE IF THE USER HAS EXPRESSED
19654                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19655                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19656                                                                  ;THE USER TYPED CONTROL G?).
19657
19658                                  ;*****************************************************************************
19659                                  ;TEST 542       SPECIAL DEST, MODE 7, TEST
19660                                  ;*****************************************************************************
19661  107600                          TS542:
19662
19663  107600  012701  107722                  MOV     #YYBTP1,R1      ;SET UP THE DATA BUFFER.
19664  107604  012700  107732                  MOV     #YYBTP2,R0
19665  107610  012702  000004                  MOV     #4,R2
19666  107614  012021                  1$:     MOV     (R0)+,(R1)+
19667  107616  077202                          SOB     R2,1$
19668  107620  012700  102541                  MOV     #YYBTP3-5201,R0
19669  107624  012760  107722  005201          MOV     #YYBTP1,5201(R0)
19670  107632  042737  100000  107722          BIC     #100000,@#YYBTP1        ;MAKE THE OPERAND POSITIVE.
19671  107640  012701  000200                  MOV     #200,R1         ;SET FD.
19672  107644  170101                          LDFPS   R1
19673
19674  107646  005001                          CLR     R1
19675  107650  170770  005201          YYB2:   NEGD    @5201(R0)               ;TEST INSTRUCTION.
19676
19677  107654  170205                          STFPS   R5              ;GET FPS.
19678  107656  005701                          TST     R1              ;WAS THE PC CORRECT AFTER EXECUTION?
19679  107660  001031                          BNE     YYB10
19680  107662  012701  107722                  MOV     #YYBTP1,R1              ;IS THE RESULT CORRECT.
19681  107666  012702  107732                  MOV     #YYBTP2,R2
19682  107672  012703  000004                  MOV     #4,R3
19683  107676  022122                  1$:     CMP     (R1)+,(R2)+
19684  107700  001021                          BNE     YYB10           ;BRANCH IF INCORRECT.
19685  107702  077303                          SOB     R3,1$
19686  107704  022700  102541                  CMP     #YYBTP3-5201,R0 ;IS R0 CORRECT.
19687  107710  001015                          BNE     YYB10           ;BRANCH IF INCORRECT.
19688  107712  022705  000210                  CMP     #210,R5         ;IS THE FPS CORRECT?
19689  107716  001012                          BNE     YYB10           ;BRANCH IF INCORRECT.
19690  107720  000412                          BR      YYBDONE
19691
19692                                  ;THESE ARE DATA TABLES AND A DATA BUFFER.
19693  107722  023245                  YYBTP1: 023245
19694  107724  026720                          26720
19695  107726  122324                          122324
19696  107730  052672                          52672
19697  107732  123245                  YYBTP2: 123245
19698  107734  026720                          26720
19699  107736  123324                          123324
19700  107740  052672                          52672
19701  107742  107722                  YYBTP3: YYBTP1
```

```
19702  107744                          YYB10:
19703  107744  104000                          EMT                             ;
19704
19705  107746                          YYBDONE:
19706  107746  004767  010522                  JSR     PC,.RSET                ;GO INITIALIZE THE FPS AND STACK; AND
19707                                                                           ;SEE IF THE USER HAS EXPRESSED
19708                                                                           ;THE DESIRE TO CHANGE THE SOFTWARE
19709                                                                           ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19710                                                                           ;THE USER TYPED CONTROL G?).
19711                                  ;*****************************************************************************
19712                                  ;TEST 543       NEGD, ABSD AND TSTD TEST
19713                                  ;*****************************************************************************
19714  107752                          TS543:
19715                                  ;TEST NEGD WITH POS NONZERO OPERAND
19716  107752  004767  000526          WWB1:   JSR     PC,NATSUB
19717  107756  000000                  1$:     0                               ;FLAG=NEGD.
19718  107760  016341                  2$:     16341                           ;OPERAND.
19719  107762  055772                          55772
19720  107764  021133                          21133
19721  107766  055447                          55447
19722  107770  116341                  3$:     116341                          ;RESULT.
19723  107772  055772                          55772
19724  107774  021133                          21133
19725  107776  055447                          55447
19726  110000  016341                  4$:     16341                           ;ERROR RES.
19727  110002  055772                          55772
19728  110004  021133                          21133
19729  110006  055447                          55447
19730  110010  000207                  5$:     207                             ;FPS BEFORE EXECUTION.
19731  110012  000210                          210                             ;FPS AFTER EXECUTION.
19732  110014  000200                          200                             ;ERROR FPS.
19733  110016  177777                          -1                              ;FEC
19734                                  ;TEST NEGD WITH NEG OPERAND.
19735  110020  004767  000460          WWB2:   JSR     PC,NATSUB
19736  110024  000000                  1$:     0                               ;FLAG=NEGD.
19737  110026  152525                  2$:     152525                          ;OPERAND.
19738  110030  053545                          53545
19739  110032  055565                          55565
19740  110034  057505                          57505
19741  110036  052525                  3$:     52525                           ;RESULT.
19742  110040  053545                          53545
19743  110042  055565                          55565
19744  110044  057505                          57505
19745  110046  152525                  4$:     152525                          ;ERROR RES.
19746  110050  053545                          53545
19747  110052  055565                          55565
19748  110054  057505                          57505
19749  110056  000217                  5$:     217                             ;FPS BEFORE EXECUTION.
19750  110060  000200                          200                             ;FPS AFTER EXECUTION.
19751  110062  000210                          210                             ;ERROR FPS.
19752  110064  177777                          -1                              ;FEC
19753                                  ;TEST ABSD WITH POSITIVE OPERAND
19754  110066  004767  000412          WWB3:   JSR     PC,NATSUB
19755  110072  000001                  1$:     1                               ;FLAG=ABSD.
19756  110074  060705                  2$:     60705                           ;OPERAND.
19757  110076  124735                          124735
```

```
 19758  110100  060124                          60124
 19759  110102  073560                          73560
 19760  110104  060705                3$:       60705                    ;RESULT.
 19761  110106  124735                          124735
 19762  110110  060124                          60124
 19763  110112  073560                          73560
 19764  110114  160705                4$:       160705                   ;ERROR RES.
 19765  110116  124735                          124735
 19766  110120  060124                          60124
 19767  110122  073560                          73560
 19768  110124  000217                5$:       217                      ;FPS BEFORE EXECUTION.
 19769  110126  000200                          200                      ;FPS AFTER EXECUTION.
 19770  110130  000210                          210                      ;ERROR FPS.
 19771  110132  177777                          -1                       ;EITHER BUT OP1B
 19772                                ;TEST ABSD WITH NEG. OPERAND
 19773  110134  004767  000344        WWB4:     JSR       PC,NATSUB
 19774  110140  000001                1$:       1                        ;FLAG=ABSD.
 19775  110142  154345                2$:       154345                   ;OPERAND.
 19776  110144  076567                          76567
 19777  110146  032123                          32123
 19778  110150  043234                          43234
 19779  110152  054345                3$:       54345                    ;RESULT.
 19780  110154  076567                          76567
 19781  110156  032123                          32123
 19782  110160  043234                          43234
 19783  110162  154345                4$:       154345                   ;ERROR RES.
 19784  110164  076567                          76567
 19785  110166  032123                          32123
 19786  110170  043234                          43234
 19787  110172  000217                5$:       217                      ;FPS BEFORE EXECUTION.
 19788  110174  000200                          200                      ;FPS AFTER EXECUTION.
 19789  110176  177777                          -1                       ;ERROR FPS.
 19790  110200  177777                          -1
 19791                                ;TEST WITH POSITIVE OP
 19792  110202  004767  000276        WWB5:     JSR       PC,NATSUB
 19793  110206  000002                1$:       2                        ;FLAG=TSTD.
 19794  110210  012321                2$:       12321                    ;OPERAND.
 19795  110212  045654                          45654
 19796  110214  070107                          70107
 19797  110216  034543                          34543
 19798  110220  012321                3$:       12321                    ;RESULT.
 19799  110222  045654                          45654
 19800  110224  070107                          70107
 19801  110226  034543                          34543
 19802  110230  112321                4$:       112321                   ;ERROR RES.
 19803  110232  045654                          45654
 19804  110234  070107                          70107
 19805  110236  034543                          34543
 19806  110240  000217                5$:       217                      ;FPS BEFORE EXECUTION.
 19807  110242  000200                          200                      ;FPS AFTER EXECUTION.
 19808  110244  000210                          210                      ;ERROR FPS.
 19809  110246  177777                          -1
 19810                                ;TEST TSTD WITH NEG OP
 19811  110250  004767  000230        WWB6:     JSR       PC,NATSUB
 19812  110254  000002                1$:       2                        ;FLAG=TSTD.
 19813  110256  123765                2$:       123765                   ;OPERAND.
```

```
19814  110260  023407                  23407
19815  110262  034510                  34510
19816  110264  045621                  45621
19817  110266  123765          3$:     123765                  ;RESULT.
19818  110270  023407                  23407
19819  110272  034510                  34510
19820  110274  045621                  45621
19821  110276  023765          4$:     23765                   ;ERROR RES.
19822  110300  023407                  23407
19823  110302  034510                  34510
19824  110304  045621                  45621
19825  110306  000207          5$:     207                     ;FPS BEFORE EXECUTION.
19826  110310  000210                  210                     ;FPS AFTER EXECUTION.
19827  110312  000200                  200                     ;ERROR FPS.
19828  110314  177777                  -1
19829                          ;TEST TSTD 0 OP
19830  110316  004767  000162  WWB7:   JSR     PC,NATSUB
19831  110322  000002          1$:     2                       ;FLAG=TSTD.
19832  110324  000175          2$:     175                     ;OPERAND.
19833  110326  176737                  176737
19834  110330  071727                  71727
19835  110332  037574                  37574
19836  110334  000175          3$:     175                     ;RESULT.
19837  110336  176737                  176737
19838  110340  071727                  71727
19839  110342  037574                  37574
19840  110344  000000          4$:     0                       ;ERROR RES.
19841  110346  000000                  0
19842  110350  000000                  0
19843  110352  000000                  0
19844  110354  000200          5$:     200                     ;FPS BEFORE EXECUTION.
19845  110356  000204                  204                     ;FPS AFTER EXECUTION.
19846  110360  000214                  214                     ;ERROR FPS.
19847  110362  177777                  -1
19848                          ;TEST TSTD -0 OP FIUV=0
19849  110364  004767  000114  WWB10:  JSR     PC,NATSUB
19850  110370  000002          1$:     2                       ;FLAG=TSTD.
19851  110372  100123          2$:     100123                  ;OPERAND.
19852  110374  021012                  21012
19853  110376  034565                  34565
19854  110400  043210                  43210
19855  110402  100123          3$:     100123                  ;RESULT.
19856  110404  021012                  21012
19857  110406  034565                  34565
19858  110410  043210                  43210
19859  110412  000000          4$:     0                       ;ERROR RES.
19860  110414  000000                  0
19861  110416  000000                  0
19862  110420  000000                  0
19863  110422  040203          5$:     40203                   ;FPS BEFORE EXECUTION.
19864  110424  040214                  040214                  ;FPS AFTER EXECUTION.
19865  110426  140214                  140214                  ;ERROR FPS.
19866  110430  177777                  -1
19867                          ;TEST TSTD -0 OP FIUV=1
19868  110432  004767  000046  WWB11:  JSR     PC,NATSUB
19869  110436  000002          1$:     2                       ;FLAG=TSTD.
```

```
19870  110440  100137                  2$:     100137                  ;OPERAND.
19871  110442  024613                          24613
19872  110444  057024                          57024
19873  110446  060137                          60137
19874  110450  100137                  3$:     100137                  ;RESULT.
19875  110452  024613                          24613
19876  110454  057024                          57024
19877  110456  060137                          60137
19878  110460  000000                  4$:     0                       ;ERROR RES.
19879  110462  000000                          0
19880  110464  000000                          0
19881  110466  000000                          0
19882  110470  044200                  5$:     44200                   ;FPS BEFORE EXECUTION.
19883  110472  144214                          144214                  ;FPS AFTER EXECUTION.
19884  110474  044214                          044214                  ;ERROR FPS.
19885  110476  000014                          14
19886  110500  000167  000162                  JMP     WWBDONE
19887
19888                                  ;THIS SUBROUTINE, NATSUB, IS USED TO SET UP THE OPERANDS, EXECUTE
19889                                  ;THE EITHER A TSTD, AN ABSD OR A NEGD INSTRUCTION AND CHECK THE RESULTS. A CALL
19890                                  ;TO IT IS MADE THUS:
19891                                  ;
19892                                  ;               JSR     PC,@#NATSUB
19893                                  ;               FLAG:   .WORD   X               ;INSTRUCTION TYPE FLAG.
19894                                  ;               ACARG:  .WORD   X,X,X,X         ;OPERAND
19895                                  ;               RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
19896                                  ;               ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
19897                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
19898                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
19899                                  ;               FEC:    .WORD   X               ;EXPECTED FEC
19900                                  ;               ERFPS:  .WORD   X               ;ERROR FPS.
19901                                  ;               ERR1:   ERROR   X               ;DATA ERROR.
19902                                  ;                       BR      CONT
19903                                  ;               ERR2:   ERROR   X               ;FPS ERROR.
19904                                  ;               CONT:                           ;RETURN ADDRESS
19905                                  ;
19906                                  ;THE OPERAND IS SET UP IN NATBF1. THEN
19907                                  ;THE EITHER THE TSTD, NEGD OR ABSD INSTRUCTION IS EXECUTED.
19908                                  ;NATSUB USES THE FIRST OPERAND AS A FLAG TO DETERMINE WHICH INSTRUCTION
19909                                  ;IS TO BE EXECUTED: 0 = NEGD, 1 = ABSD, 2 = TSTD.
19910                                  ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
19911                                  ;COMPARED WITH FPSA. IF THIS TOO IS CORRECT NATSUB RETURNS CONTROL
19912                                  ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD NATSUB
19913                                  ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN NATSUB WILL RETURN
19914                                  ;TO THE ERROR CALL AT ERR2, OTHERWISE NATSUB ITSELF
19915                                  ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
19916                                  ;INSTRUCTION IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
19917                                  ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
19918                                  ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN NATSUB
19919                                  ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
19920                                  ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND NATSUB WILL
19921                                  ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
19922
19923
19924  110504  012601                  NATSUB: MOV     (SP)+,R1                ;GET A POINTER TO THE ARGUMENTS.
19925  110506  010102                          MOV     R1,R2           ;COPY THE OPERAND.
```

```
19926  110510  062702  000002                  ADD     #2,R2
19927  110514  012703  110654                  MOV     #NATBF1,R3
19928  110520  012704  000004                  MOV     #4,R4
19929  110524  012223                  1$:     MOV     (R2)+,(R3)+
19930  110526  077402                          SOB     R4,1$
19931  110530  016100  000032                  MOV     32(R1),R0       ;LOAD THE FPS.
19932  110534  170100                          LDFPS   R0
19933  110536  012700  110654                  MOV     #NATBF1,R0      ;SET UP THE OPERAND ADDRESS.
19934  110542  011102                          MOV     (R1),R2         ;GET THE FLAG TO DETERMINE WHICH
19935  110544  006302                          ASL     R2              ;INSTRUCTION TO EXECUTE.
19936  110546  006302                          ASL     R2              ;0 = NEGD, 1 = ABSD, 2 = TSTD
19937  110550  012703  110560                  MOV     #NATINS,R3
19938  110554  060203                          ADD     R2,R3
19939  110556  000113                          JMP     (R3)            ;GO EXECUTE THE INSTRUCTION.
19940  110560  170710                  NATINS: NEGD    (R0)
19941  110562  000403                          BR      2$
19942  110564  170610                          ABSD    (R0)
19943  110566  000401                          BR      2$
19944  110570  170510                          TSTD    (R0)
19945
19946  110572  170204                  2$:     STFPS   R4              ;GET THE FPS.
19947  110574  170305                          STST    R5              ;GET THE FEC.
19948  110576  010100                          MOV     R1,R0           ;WAS THE RESULT CORRECT?
19949  110600  062700  000012                  ADD     #12,R0
19950  110604  012702  110654                  MOV     #NATBF1,R2
19951  110610  012703  000004                  MOV     #4,R3
19952  110614  022022                  3$:     CMP     (R0)+,(R2)+
19953  110616  001014                          BNE     10$             ;BRANCH IF INCORRECT.
19954  110620  077303                          SOB     R3,3$
19955  110622  026104  000034                  CMP     34(R1),R4       ;WAS THE FPS CORRECT?
19956  110626  001010                          BNE     10$             ;BRANCH IF INCORRECT.
19957  110630  005761  000034                  TST     34(R1)          ;IF THE EXPECTED FPS WAS NEGATIVE CHECK THE FEC.
19958  110634  100003                          BPL     4$
19959  110636  026105  000040                  CMP     40(R1),R5       ;WAS THE FEC CORRECT.
19960  110642  001002                          BNE     10$             ;BRANCH IF INCORRECT.
19961  110644  000161  000042          4$:     JMP     42(R1)          ;RETURN.
19962
19963  110650                          10$:
19964  110650  104000                          EMT                     ;
19965
19966  110652  177777                          .WORD   -1
19967  110654  177777  177777  177777  NATBF1: .WORD   -1,-1,-1,-1,-1
19968  110662  177777  177777
19969
19970  110666                          WWBDONE:
19971  110666  004767  007602                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
19972                                                                  ;SEE IF THE USER HAS EXPRESSED
19973                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
19974                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
19975                                                                  ;THE USER TYPED CONTROL G?).
19976
19977
19978
19979                                   ;*************************************************************************
19980                                   ;TEST 544       SOURCE MODES, MODE 1 (FL=0), TEST
19981                                   ;*************************************************************************
```

```
19982  110672                          TS544:
19983
19984
19985
19986  110672  012700  110742                  MOV     #AACTP1,R0      ;SET UP TEST DATA IN BUFFER.
19987  110676  012710  147517                  MOV     #147517,(R0)
19988  110702  012737  110716  037366          MOV     #AAC2,@#$TMP2
19989  110710  012737  110746  000004          MOV     #AAC10,@#ERRVECT        ;SET UP FOR TRAPS TO 4.
19990  110716  170110                  AAC2:   LDFPS   (R0)            ;TEST INSTRUCTION.
19991
19992  110720  170205                          STFPS   R5              ;GET FPS
19993
19994  110722  020027  110742                  CMP     R0,#AACTP1      ;IS R0 CORRECT?
19995  110726  001007                          BNE     AAC10           ;BR IF NOT.
19996  110730  022705  147517                  CMP     #147517,R5      ;IS FPS CORRECT?
19997  110734  001004                          BNE     AAC10           ;BR IF NOT.
19998  110736  000404                          BR      AACDONE
19999
20000                                  ;TEST BUFFER AND DATA:
20001  110740  177777                          -1
20002  110742  147517                  AACTP1: 147517
20003  110744  177777                          -1
20004  110746                          AAC10:
20005  110746  104000                          EMT                     ;
20006
20007  110750                          AACDONE:
20008  110750  004767  007520                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20009                                                                  ;SEE IF THE USER HAS EXPRESSED
20010                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
20011                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20012                                                                  ;THE USER TYPED CONTROL G?).
20013
20014
20015                                  ;*****************************************************************************
20016                                  ;TEST 545       SOURCE MODES, MODE 2 (FL=0), TEST
20017                                  ;*****************************************************************************
20018  110754                          TS545:
20019
20020
20021  110754  012700  111016                  MOV     #BBCTP1,R0      ;SET UP TEST DATA IN BUFFER.
20022  110760  012710  145212                  MOV     #145212,(R0)
20023  110764  012737  111022  000004          MOV     #BBC10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
20024
20025  110772  170120                  BBC2:   LDFPS   (R0)+           ;TEST INSTRUCTION.
20026
20027  110774  170205                          STFPS   R5              ;GET FPS
20028
20029  110776  020027  111020                  CMP     R0,#BBCTP1+2    ;IS R0 CORRECT?
20030  111002  001007                          BNE     BBC10           ;BR IF NOT.
20031  111004  022705  145212                  CMP     #145212,R5      ;IS THE FPS CORRECT?
20032  111010  001004                          BNE     BBC10           ;BR IF NOT.
20033  111012  000404                          BR      BBCDONE
20034
20035
20036                                  ;TEST BUFFER AND DATA:
20037  111014  177777                          -1
```

```
20038  111016  177777                  BBCTP1: .WORD   -1
20039  111020  177777                          -1
20040
20041
20042  111022                          BBC10:
20043  111022  104000                          EMT                     ;
20044  111024                          BBCDONE:
20045  111024  004767  007444                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20046                                                                  ;SEE IF THE USER HAS EXPRESSED
20047                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
20048                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20049                                                                  ;THE USER TYPED CONTROL G?).
20050
20051
20052                                  ;*************************************************************************
20053                                  ;TEST 546       SOURCE MODES, MODE 4 (FL=0), TEST
20054                                  ;*************************************************************************
20055  111030                          TS546:
20056
20057
20058  111030  012700  111112                  MOV     #DDCTP1+2,R0    ;SET UP THE TEST DATA BUFFER.
20059  111034  012760  105252  177776          MOV     #105252,-2(R0)
20060  111042  012737  111056  037366          MOV     #DDC2,@#$TMP2
20061  111050  012737  111122  000004          MOV     #DDC10,@#ERRVEC
20062  111056  170140                  DDC2:   LDFPS   -(R0)
20063  111060  170205                          STFPS   R5
20064  111062  020027  111110                  CMP     R0,#DDCTP1
20065  111066  001015                          BNE     DDC10
20066  111070  022705  105252                  CMP     #105252,R5
20067  111074  001012                          BNE     DDC10
20068  111076  000412                          BR      DDCDONE
20069
20070  111100  177777  177777  177777          -1,-1,-1,-1
20071  111106  177777
20072  111110  177777                  DDCTP1: -1
20073  111112  177777  177777  177777          -1,-1,-1,-1
20074  111120  177777
20075  111122                          DDC10:
20076  111122  104000                          EMT                     ;
20077  111124                          DDCDONE:
20078  111124  004767  007344                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20079                                                                  ;SEE IF THE USER HAS EXPRESSED
20080                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
20081                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20082                                                                  ;THE USER TYPED CONTROL G?).
20083                                  ;*************************************************************************
20084                                  ;TEST 547       SOURCE MODES, MODE 3 (FL=0), TEST
20085                                  ;*************************************************************************
20086  111130                          TS547:
20087  111130  012700  111216                  MOV     #EECTP2,R0
20088  111134  012710  111206                  MOV     #EECTP1,(R0)
20089  111140  012767  103456  000040          MOV     #103456,EECTP1
20090  111146  012737  111230  000004          MOV     #EEC10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
20091  111154  170130                  EEC2:   LDFPS   @(R0)+          ;TEST INSTRUCTION.
20092  111156  170205                          STFPS   R5              ;GET THE FPS.
20093  111160  020027  111220                  CMP     R0,#EECTP2+2    ;IS R0 CORRECT?
```

```
20094  111164  001021                          BNE     EEC10           ;BR IF NOT.
20095  111166  022705  103456                  CMP     #103456,R5      ;IS THE FPS CORRECT?
20096  111172  001016                          BNE     EEC10           ;BR IF NOT.
20097  111174  000416                          BR      EECDONE
20098
20099
20100                                  ;TEST BUFFER AND DATA:
20101  111176  177777  177777  177777          -1,-1,-1,-1
20102  111204  177777
20103  111206  177777                  EECTP1: -1
20104  111210  177777  177777  177777          -1,-1,-1
20105  111216  111206  177777  177777  EECTP2: EECTP1,-1,-1,-1,
20106  111224  177777  000000
20107
20108  111230                          EEC10:
20109  111230  104000                          EMT                     ;
20110  111232                          EECDONE:
20111  111232  004767  007236                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20112                                                                  ;SEE IF THE USER HAS EXPRESSED
20113                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
20114                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20115                                                                  ;THE USER TYPED CONTROL G?).
20116                                  ;*****************************************************************************
20117                                  ;TEST 550       SOURCE MODES, MODE 5 (FL=0), TEST
20118                                  ;*****************************************************************************
20119  111236                          TS550:
20120  111236  012700  111322                  MOV     #FFCTP2+2,R0    ;SET UP THE TEST DATA BUFFER.
20121  111242  012760  111310  177776          MOV     #FFCTP1,-2(R0)
20122  111250  012737  045412  111310          MOV     #45412,@#FFCTP1
20123  111256  012737  111330  000004          MOV     #FFC10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
20124  111264  170150                  FFC2:   LDFPS   @-(R0)          ;TEST INSTRUCTION.
20125  111266  170205                          STFPS   R5              ;GET THE FPS.
20126  111270  020027  111320                  CMP     R0,#FFCTP2      ;IS R0 CORRECT?
20127  111274  001015                          BNE     FFC10           ;BR IF NOT.
20128  111276  022705  045412                  CMP     #45412,R5       ;IS THE FPS CORRECT?
20129  111302  001012                          BNE     FFC10           ;BR IF NOT.
20130  111304  000412                          BR      FFCDONE
20131
20132
20133                                  ;TEST BUFFER AND DATA:
20134  111306  177777                          -1
20135  111310  177777                  FFCTP1: -1
20136  111312  177777  177777  177777          -1,-1,-1
20137  111320  111310  177777  177777  FFCTP2: FFCTP1,-1,-1,-1
20138  111326  177777
20139
20140  111330                          FFC10:
20141  111330  104000                          EMT                     ;
20142  111332                          FFCDONE:
20143  111332  004767  007136                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20144                                                                  ;SEE IF THE USER HAS EXPRESSED
20145                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
20146                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20147                                                                  ;THE USER TYPED CONTROL G?).
20148                                  ;*****************************************************************************
20149                                  ;TEST 551       SOURCE MODES, MODE 6 (FL=0), TEST
```

```
20150                                   ;*****************************************************************************
20151  111336                          TS551:
20152  111336  012700  104211                  MOV     #GGCTP1-5201,R0 ;SET UP THE TEST DATA BUFFER.
20153  111342  012737  046543  111412          MOV     #46543,@#GGCTP1
20154  111350  005001                          CLR     R1
20155  111352  012737  111424  000004          MOV     #GGC10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
20156  111360  170160  005201          GGC2:   LDFPS   5201(R0)                ;TEST INSTRUCTION.
20157  111364  170204                          STFPS   R4              ;GET THE FPS.
20158  111366  005701                          TST     R1              ;WAS PC CORRECT AFTER EXECUTION?
20159  111370  001015                          BNE     GGC10           ;BR IF NOT.
20160  111372  020027  104211                  CMP     R0,#GGCTP1-5201 ;IS R0 CORRECT?
20161  111376  001012                          BNE     GGC10           ;BR IF NOT.
20162  111400  022704  046543                  CMP     #46543,R4       ;IS THE FPS CORRECT?
20163  111404  001007                          BNE     GGC10           ;BR IF NOT.
20164  111406  000407                          BR      GGCDONE
20165
20166
20167                                   ;TEST BUFFER AND DATA:
20168  111410  177777                          -1
20169  111412  177777  177777  177777  GGCTP1: -1,-1,-1,-1
20170  111420  177777
20171  111422  177777                          -1
20172  111424                          GGC10:
20173  111424  104000                          EMT                     ;
20174  111426                          GGCDONE:
20175  111426  004767  007042                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
20176                                                                  ;SEE IF THE USER HAS EXPRESSED
20177                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
20178                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20179                                                                  ;THE USER TYPED CONTROL G?).
20180                                   ;*****************************************************************************
20181                                   ;TEST 552       SOURCE MODES, MODE 7 (FL=0), TEST
20182                                   ;*****************************************************************************
20183  111432                          TS552:
20184  111432  012700  104323                  MOV     #HHCTP2-5201,R0 ;SET UP THE TEST DATA BUFFER.
20185  111436  012760  111514  005201          MOV     #HHCTP1,5201(R0)
20186  111444  012737  004547  111514          MOV     #4547,@#HHCTP1
20187  111452  005001                          CLR     R1
20188  111454  012737  111534  000004          MOV     #HHC10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
20189  111462  170170  005201          HHC2:   LDFPS   @5201(R0)               ;TEST INSTRUCTION.
20190  111466  170204                          STFPS   R4              ;GET THE FPS.
20191  111470  005701                          TST     R1              ;WAS PC CORRECT AFTER EXECUTION?
20192  111472  001020                          BNE     HHC10           ;BR IF NOT.
20193  111474  020027  104323                  CMP     R0,#HHCTP2-5201 ;IS R0 CORRECT?
20194  111500  001015                          BNE     HHC10           ;BR IF NOT.
20195  111502  022704  004547                  CMP     #4547,R4        ;IS THE FPS CORRECT?
20196  111506  001012                          BNE     HHC10           ;BR IF NOT.
20197  111510  000412                          BR      HHCDONE
20198
20199
20200                                   ;TEST BUFFER AND DATA:
20201  111512  177777                          -1
20202  111514  177777  177777  177777  HHCTP1: .WORD -1,-1,-1,-1
20203  111522  177777
20204  111524  177777  177777  177777  HHCTP2: .WORD -1,-1,-1,-1
20205  111532  177777
```

```
20206  111534                          HHC10:
20207  111534  104000                          EMT                     ;
20208  111536                          HHCDONE:
20209  111536  004767  006732                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20210                                                                   ;SEE IF THE USER HAS EXPRESSED
20211                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
20212                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20213                                                                   ;THE USER TYPED CONTROL G?).
20214
20215
20216
20217                                   ;*************************************************************************
20218                                   ;TEST 553       SOURCE MODES, MODE 2 GR7 (FL=1), TEST
20219                                   ;*************************************************************************
20220  111542                          TS553:
20221
20222  111542  012737  111600  000004          MOV     #IIC20,@#ERRVECT ;SET UP FOR TRAPS TO 4.
20223  111550  012700  000300                  MOV     #300,R0
20224  111554  170100                          LDFPS   R0
20225  111556  005001                          CLR     R1
20226
20227  111560  177027                  IIC2:   LDCLD   (R7)+,AC0               ;TEST INSTRUCTION.
20228  111562  005201                          5201
20229  111564  005201                          5201
20230  111566  005201                          5201
20231  111570  005201                          5201
20232
20233  111572  020127  000003                  CMP     R1,#3           ;WAS PC CORRECT AFTER EXECUTION?
20234  111576  001401                          BEQ     IICDONE
20235  111600                          IIC20:
20236  111600  104000                          EMT                     ;
20237
20238  111602                          IICDONE:
20239  111602  004767  006666                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20240                                                                   ;SEE IF THE USER HAS EXPRESSED
20241                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
20242                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20243                                                                   ;THE USER TYPED CONTROL G?).
20244
20245
20246                                   ;*************************************************************************
20247                                   ;TEST 554       SOURCE MODES, MODE 2 (FL=1), TEST
20248                                   ;*************************************************************************
20249  111606                          TS554:
20250
20251  111606  012700  000300                  MOV     #300,R0
20252  111612  170100                          LDFPS   R0
20253  111614  012700  111660                  MOV     #TCCBF0,R0      ;SET UP THE TEST DATA BUFFER.
20254  111620  177020                  TCC2:   LDCLD   (R0)+,AC0               ;TEST INSTRUCTION.
20255
20256  111622  170204                          STFPS   R4              ;GET THE FPS.
20257  111624  012701  111670                  MOV     #TCCBF1,R1      ;GET THE RESULT.
20258  111630  012702  000200                  MOV     #200,R2
20259  111634  170102                          LDFPS   R2
20260  111636  174011                          STD     AC0,(R1)
20261  111640  C20027  111664                  CMP     R0,#TCCBF0+4    ;IS R0 CORRECT?
```

```
20262  111644  001401                    BEQ     TCC3
20263  111646  104000                    EMT                     ;
20264
20265  111650  022704  000300  TCC3:     CMP     #300,R4 ;IS THE FPS CORRECT?
20266  111654  001411                    BEQ     TCCDONE
20267  111656  104000                    EMT                     ;
20268
20269
20270                          ;TEST BUFFER AND DATA:
20271  111660  001234  067076  054321  TCCBF0: .WORD   01234,67076,54321,012345
20272  111666  012345
20273  111670  177777  177777  177777  TCCBF1: -1,-1,-1,-1
20274  111676  177777
20275
20276  111700                    TCCDONE:
20277  111700  004767  006570            JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20278                                                            ;SEE IF THE USER HAS EXPRESSED
20279                                                            ;THE DESIRE TO CHANGE THE SOFTWARE
20280                                                            ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20281                                                            ;THE USER TYPED CONTROL G?).
20282
20283
20284
20285                          ;*****************************************************************************
20286                          ;TEST 555       LDCIF AND LDCLF TEST
20287                          ;*****************************************************************************
20288  111704                  TS555:
20289
20290
20291                          ;ZERO   OPERAND FL=0
20292
20293  111704  004737  112576  KKC1:   JSR     PC,@#LDCFSUB    ;GO EXECUTE INSTRUCTION.
20294
20295  111710  000000  000000  1$:     .WORD   0,0             ;FSRC OPERAND.
20296  111714  000000  000000  2$:     .WORD   0,0             ;EXPECTED RESULT.
20297  111720  177777  177777  3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
20298  111724  000000          4$:     0                       ;FPS BEFORE EXECUTION.
20299  111726  000004                  4                       ;FPS AFTER EXECUTION.
20300  111730  177777                  -1                      ;ANTICIPATED ERRONEOUS FPS.
20301                          ;ZERO   OPERAND FL=0
20302
20303  111732  004737  112576  KKC2:   JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20304
20305  111736  000000  177777  1$:     .WORD   0,-1            ;FSRC OPERAND.
20306  111742  000000  000000  2$:     .WORD   0,0             ;EXPECTED RESULT.
20307  111746  004177  177400  3$:     4177,177400             ;ANTICIPATED ERRONEOUS RESULT.
20308  111752  000000          4$:     0                       ;FPS BEFORE EXECUTION.
20309  111754  000004                  4                       ;FPS AFTER EXECUTION.
20310  111756  177777                  -1                      ;ANTICIPATED ERRONEOUS FPS.
20311                          ;ZERO   OPERAND FL=1
20312
20313  111760  004737  112576  KKC3:   JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20314
20315  111764  000000  000000  1$:     .WORD   0,0             ;FSRC OPERAND.
20316  111770  000000  000000  2$:     .WORD   0,0             ;EXPECTED RESULT.
20317  111774  177777  177777  3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
```

```
20318  112000  000100                4$:     100                     ;FPS BEFORE EXECUTION.
20319  112002  000104                        104                     ;FPS AFTER EXECUTION.
20320  112004  000004                        4                       ;ANTICIPATED ERRONEOUS FPS.
20321                                ;OPERAND        POSITIVE        FL=0
20322  112006  004737  112576        KKC4:   JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20323  112012  040000  000000        1$:     .WORD   40000,0         ;FSRC OPERAND.
20324  112016  043600  000000        2$:     .WORD   43600,0         ;EXPECTED RESULT.
20325  112022  047600  000000        3$:     .WORD   47600,0         ;ANTICIPATED ERRONEOUS RESULT.
20326  112026  000017                4$:     17                      ;FPS BEFORE EXECUTION.
20327  112030  000000                        0                       ;FPS AFTER EXECUTION.
20328  112032  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20329                                ;OPERAND=1,     FL=0
20330  112034  004737  112576        KKC5:   JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20331  112040  000001  000000        1$:     .WORD   1,0             ;FSRC OPERAND.
20332  112044  040200  000000        2$:     .WORD   40200,0         ;EXPECTED RESULT.
20333  112050  044200  000000        3$:     .WORD   44200,0         ;ANTICIPATED ERRONEOUS RESULT.
20334  112054  000017                4$:     17                      ;FPS BEFORE EXECUTION.
20335  112056  000000                        0                       ;FPS AFTER EXECUTION
20336  112060  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20337                                ;OPERAND=       PATTERN FL=0
20338  112062  004737  112576        KKC6:   JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20339  112066  000252  000000        1$:     .WORD   252,0           ;FSRC OPERAND.
20340  112072  042052  000000        2$:     .WORD   42052,0         ;EXPECTED RESULT.
20341  112076  046052  000000        3$:     .WORD   46052,0         ;ANTICIPATED ERRONEOUS RESULT.
20342  112102  000000                4$:     0                       ;FPS BEFORE EXECUTION.
20343  112104  000000                        0                       ;FPS AFTER EXECUTION.
20344  112106  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20345                                ;OPERAND=-40000 FL=0
20346  112110  004737  112576        KKC7:   JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20347  112114  140000  000000        1$:     .WORD   -40000,0                ;FSRC OPERAND.
20348  112120  143600  000000        2$:     .WORD   143600,0                ;EXPECTED RESULT.
20349  112124  043600  000000        3$:     .WORD   43600,0         ;ANTICIPATED ERRONEOUS RESULT.
20350  112130  000007                4$:     7                       ;FPS BEFORE EXECUTION.
20351  112132  000010                        10                      ;FPS AFTER EXECUTION.
20352  112134  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20353                                ;OPERAND=-1     FL=0
20354  112136  004737  112576        KKC10:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20355  112142  177777  000000        1$:     .WORD   -1,0            ;FSRC OPERAND.
20356  112146  140200  000000        2$:     .WORD   140200,0                ;EXPECTED RESULT.
20357  112152  144000  000400        3$:     .WORD   144000,400              ;ANTICIPATED ERRONEOUS RESULT.
20358  112156  000000                4$:     0                       ;FPS BEFORE EXECUTION.
20359  112160  000010                        10                      ;FPS AFTER EXECUTION.
20360  112162  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20361                                ;OPERAND=PATTERN        FL=0
20362  112164  004737  112576        KKC11:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20363  112170  125252  000000        1$:     .WORD   125252,0                ;FSRC OPERAND.
20364  112174  143652  126000        2$:     .WORD   143652,126000           ;EXPECTED RESULT.
20365  112200  043652  126000        3$:     .WORD   43652,126000            ;ANTICIPATED ERRONEOUS RESULT.
20366  112204  000007                4$:     7                       ;FPS BEFORE EXECUTION.
20367  112206  000010                        10                      ;FPS AFTER EXECUTION.
20368  112210  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20369                                ;OPERAND        POS     FL-1
20370  112212  004737  112576        KKC12:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20371  112216  040000  000000        1$:     .WORD   40000,0         ;FSRC OPERAND.
20372  112222  047600  000000        2$:     .WORD   47600,0         ;EXPECTED RESULT.
20373  112226  043600  000000        3$:     .WORD   43600,0         ;ANTICIPATED ERRONEOUS RESULT.
```

```
20374  112232  000117                4$:     117                     ;FPS BEFORE EXECUTION.
20375  112234  000100                        100                     ;FPS AFTER EXECUTION.
20376  112236  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20377                                ;OPERAND=1      FL=1
20378  112240  004737  112576        KKC13:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20379  112244  000000  000001        1$:     .WORD   0,1             ;FSRC OPERAND.
20380  112250  040200  000000        2$:     .WORD   40200,0         ;EXPECTED RESULT.
20381  112254  034200  000000        3$:     .WORD   34200,0         ;ANTICIPATED ERRONEOUS RESULT.
20382  112260  000100                4$:     100                     ;FPS BEFORE EXECUTION.
20383  112262  000100                        100                     ;FPS AFTER EXECUTION.
20384  112264  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20385                                ;OPERAND=       PATTERN FL=1
20386  112266  004737  112576        KKC14:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20387  112272  000000  000252        1$:     .WORD   0,252           ;FSRC OPERAND.
20388  112276  042052  000000        2$:     .WORD   42052,0         ;EXPECTED RESULT.
20389  112302  036052  000000        3$:     .WORD   36052,0         ;ANTICIPATED ERRONEOUS RESULT.
20390  112306  000111                4$:     111                     ;FPS BEFORE EXECUTION.
20391  112310  000100                        100                     ;FPS AFTER EXECUTION.
20392  112312  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20393                                ;OPERAND=-40000,0       FL=1
20394  112314  004737  112576        KKC15:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20395  112320  140000  000000        1$:     .WORD   -40000,0                ;FSRC OPERAND.
20396  112324  147600  000000        2$:     .WORD   147600,0                ;EXPECTED RESULT.
20397  112330  047600  000000        3$:     .WORD   47600,0         ;ANTICIPATED ERRONEOUS RESULT.
20398  112334  000107                4$:     107                     ;FPS BEFORE EXECUTION.
20399  112336  000110                        110                     ;FPS AFTER EXECUTION.
20400  112340  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20401                                ;OPERAND=-1,-1  FL=1
20402  112342  004737  112576        KKC16:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20403  112346  177777  177777        1$:     .WORD   -1,-1           ;FSRC OPERAND.
20404  112352  140200  000000        2$:     .WORD   140200,0                ;EXPECTED RESULT.
20405  112356  150000  000000        3$:     .WORD   150000,0                ;ANTICIPATED ERRONEOUS RESULT.
20406  112362  000100                4$:     100                     ;FPS BEFORE EXECUTION.
20407  112364  000110                        110                     ;FPS AFTER EXECUTION.
20408  112366  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20409                                ;OPERAND=-PATTERN       FL=1,   ROUND MODE
20410  112370  004737  112576        KKC17:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20411  112374  125252  125252        1$:     .WORD   125252,125252           ;FSRC OPERAND.
20412  112400  147652  125253        2$:     .WORD   147652,125253           ;EXPECTED RESULT.
20413  112404  047652  125253        3$:     .WORD   47652,125253            ;ANTICIPATED ERRONEOUS RESULT.
20414  112410  000105                4$:     105                     ;FPS BEFORE EXECUTION.
20415  112412  000110                        110                     ;FPS AFTER EXECUTION.
20416  112414  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20417                                ;OPERAND=77777,177500   FL=1,   ROUND MODE
20418  112416  004737  112576        KKC20:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20419  112422  077777  177500        1$:     .WORD   77777,177500            ;FSRC OPERAND.
20420  112426  047777  177777        2$:     .WORD   47777,177777            ;EXPECTED RESULT.
20421  112432  047777  177776        3$:     .WORD   47777,177776            ;ANTICIPATED ERRONEOUS RESULT.
20422  112436  000117                4$:     117                     ;FPS BEFORE EXECUTION.
20423  112440  000100                        100                     ;FPS AFTER EXECUTION.
20424  112442  177777                        -1                      ;ANTICIPATED ERRONEOUS FPS.
20425                                ;OPERAND=40000,000100   FL=1,   ROUND MODE
20426  112444  004737  112576        KKC21:  JSR     PC,@#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20427  112450  040000  000100        1$:     .WORD   40000,100               ;FSRC OPERAND.
20428  112454  047600  000001        2$:     .WORD   47600,1         ;EXPECTED RESULT.
20429  112460  047600  000000        3$:     .WORD   47600,0         ;ANTICIPATED ERRONEOUS RESULT.
```

```
20430  112464  000102                 4$:     102                     ;FPS BEFORE EXECUTION.
20431  112466  000100                         100                     ;FPS AFTER EXECUTION.
20432  112470  177777                         -1                      ;ANTICIPATED ERRONEOUS FPS.
20433                                 ;OPERAND=40000,000100   FL=1,   TRUNC MODE
20434  112472  004737  112576       KKC22:  JSR     PC,a#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20435  112476  040000  000100       1$:     .WORD   40000,100               ;FSRC OPERAND.
20436  112502  047600  000000       2$:     .WORD   47600,0         ;EXPECTED RESULT.
20437  112506  047600  000001       3$:     .WORD   47600,1         ;ANTICIPATED ERRONEOUS RESULT.
20438  112512  000157                 4$:     157                     ;FPS BEFORE EXECUTION.
20439  112514  000140                         140                     ;FPS AFTER EXECUTION.
20440  112516  177777                         -1                      ;ANTICIPATED ERRONEOUS FPS.
20441                                 ;OPERAND=100000,0 (MOST NEG #)  FL=0
20442  112520  004737  112576       KKC23:  JSR     PC,a#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20443  112524  100000  000000       1$:     .WORD   100000,0                ;FSRC OPERAND.
20444  112530  144000  000000       2$:     .WORD   144000,0                ;EXPECTED RESULT.
20445  112534  143600  000000       3$:     .WORD   143600,0                ;ANTICIPATED ERRONEOUS RESULT.
20446  112540  000007                 4$:     7                       ;FPS BEFORE EXECUTION.
20447  112542  000010                         10                      ;FPS AFTER EXECUTION
20448  112544  177777                         -1                      ;ANTICIPATED ERRONEOUS FPS.
20449                                 ;OPERAND=100000,0       FL=1
20450  112546  004737  112576       KKC24:  JSR     PC,a#LDCFSUB    ;GO EXECUTE THE INSTRUCTION.
20451  112552  100000  000000       1$:     .WORD   100000,0                ;FSRC OPERAND.
20452  112556  150000  000000       2$:     .WORD   150000,0                ;EXPECTED RESULT.
20453  112562  147600  000000       3$:     .WORD   147600,0                ;ANTICIPATED ERRONEOUS RESULT.
20454  112566  000107                 4$:     107                     ;FPS BEFORE EXECUTION.
20455  112570  000110                         110                     ;FPS AFTER EXECUTION.
20456  112572  177777                         -1                      ;ANTICIPATED ERRONEOUS FPS.
20457  112574  000441                 6$:     BR      KKCDONE
20458
20459                                 ;THIS SUBROUTINE, LDCFSUB, IS USED TO SET UP THE OPERANDS, EXECUTE
20460                                 ;THE LDCIF OR LDCLF INSTRUCTION AND CHECK THE RESULTS. A CALL
20461                                 ;TO IT IS MADE THUS:
20462                                 ;
20463                                 ;               JSR     PC,a#LDCFSUB
20464                                 ;               ACARG:  .WORD   X,X             ;AC OPERAND
20465                                 ;               RES:    .WORD   X,X             ;EXPECTED RESULT
20466                                 ;               ERRES:  .WORD   X,X             ;ERROR RESULT
20467                                 ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
20468                                 ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
20469                                 ;               ERFPS:  .WORD   X               ;ERROR FPS
20470                                 ;               ERR1:   ERROR   X               ;DATA ERROR
20471                                 ;                       BR      CONT
20472                                 ;               ERR2:   ERROR   X               ;FPS ERROR
20473                                 ;               CONT:                           ;RETURN ADDRESS
20474                                 ;
20475                                 ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
20476                                 ;THE LDCIF OR LDCLF INSTRUCTION IS EXECUTED.
20477                                 ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
20478                                 ;COMPARED WITH FPSA IF THIS TOO IS CORRECT LDCFSUB RETURNS CONTROL
20479                                 ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD LDCFSUB WILL
20480                                 ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN LDCFSUB WILL RETURN
20481                                 ;TO THE ERROR CALL AT ERR2, OTHERWISE LDCFSUB ITSELF
20482                                 ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
20483                                 ;LDCIF OR LDCLF IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
20484                                 ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
20485                                 ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN LDCFSUB
```

```
20486                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
20487                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND LDCFSUB
20488                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
20489
20490  112576  012601                   LDCFSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
20491  112600  016100  000014                   MOV     14(R1),R0       ;SET THE FPS.
20492  112604  170100                           LDFPS   R0
20493  112606  010100                           MOV     R1,R0
20494
20495  112610  177010                   1$:     LDCIF   (R0),AC0                ;TEST INSTRUCTION LDCIF OR LDCLF.
20496
20497  112612  170204                           STFPS   R4              ;GET FPS.
20498  112614  012700  112670                   MOV     #LDCT,R0        ;GET THE RESULT.
20499  112620  012702  000200                   MOV     #200,R2
20500  112624  170102                           LDFPS   R2
20501  112626  174010                           STD     AC0,(R0)
20502
20503  112630  012702  112670                   MOV     #LDCT,R2        ;SEE IF THE RESULT WAS CORRECT.
20504  112634  010100                           MOV     R1,R0
20505  112636  062700  000004                   ADD     #4,R0
20506  112642  012703  000002                   MOV     #2,R3
20507  112646  022022                   2$:     CMP     (R0)+,(R2)+
20508  112650  001006                           BNE     10$             ;BR IF INCORRECT.
20509  112652  077303                           SOB     R3,2$
20510
20511  112654  026104  000016                   CMP     16(R1),R4       ;SEE IF THE FPS WAS CORRECT.
20512  112660  001002                           BNE     10$             ;BR IF INCORRECT.
20513  112662  000161  000022           3$:     JMP     22(R1)          ;RETURN.
20514  112666                           10$:
20515  112666  104000                           EMT                     ;
20516
20517                                   ;DATA BUFFER:
20518  112670  000000  000000  000000   LDCT:   .WORD   0,0,0,0
20519  112676  000000
20520
20521  112700                           KKCDONE:
20522  112700  004767  005570                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20523                                                                   ;SEE IF THE USER HAS EXPRESSED
20524                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
20525                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20526                                                                   ;THE USER TYPED CONTROL G?).
20527
20528
20529                                   ;*****************************************************************************
20530                                   ;TEST 556       LDCID AND LDCLD TEST
20531                                   ;*****************************************************************************
20532  112704                           TS556:
20533                                   ;OPERAND=0      FL=0,   FD=1
20534  112704  004737  113362           LLC1:   JSR     PC,@#LDCDSUB    ;GO EXECUTE THE INSTRUCTION.
20535  112710  000000  000000           1$:     .WORD   0,0             ;FSRC OPERAND.
20536  112714  000000  000000  000000   2$:     .WORD   0,0,0,0         ;EXPECTED RESULT.
20537  112722  000000
20538  112724  177777  177777  17777/   3$:     .WORD   -1,-1,-1,-1             ;ANTICIPATED ERRONEOUS RESULT.
20539  112732  177777
20540  112734  000213                   4$:     213                     ;FPS BEFORE EXECUTION.
20541  112736  000204                           204                     ;FPS AFTER EXECUTION.
```

```
20542  112740  177777                          -1                          ;ANTICIPATED ERRONEOUS FPS.
20543                                  ;OPERAND=0      FL=0,   FD=1
20544  112742  004737  113362          LLC2:   JSR     PC,@#LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20545  112746  000000  177777          1$:     .WORD   0,-1                ;FSRC OPERAND.
20546  112752  000000  000000  000000  2$:     .WORD   0,0,0,0             ;EXPECTED RESULT.
20547  112760  000000
20548  112762  004177  177400  000000  3$:     .WORD   4177,177400,0,0             ;ANTICIPATED ERRONEOUS RESULT.
20549  112770  000000
20550  112772  000200                  4$:     200                         ;FPS BEFORE EXECUTION.
20551  112774  000204                          204                         ;FPS AFTER EXECUTION.
20552  112776  177777                          -1                          ;ANTICIPATED ERRONEOUS FPS.
20553                                  ;OPERAND=0      FL=1    FD=1
20554  113000  004737  113362          LLC3:   JSR     PC,@#LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20555  113004  000000  000000          1$:     .WORD   0,0                 ;FSRC OPERAND.
20556  113010  000000  000000  000000  2$:     .WORD   0,0,0,0             ;EXPECTED RESULT.
20557  113016  000000
20558  113020  177777  177777  177777  3$:     .WORD   -1,-1,-1,-1                 ;ANTICIPATED ERRONEOUS RESULT.
20559  113026  177777
20560  113030  000211                  4$:     211                         ;FPS BEFORE EXECUTION.
20561  113032  000204                          204                         ;FPS AFTER EXECUTION.
20562  113034  177777                          -1                          ;ANTICIPATED ERRONEOUS FPS.
20563                                  ;OPERAND=40000  FL=0     FD=1
20564  113036  004737  113362          LLC4:   JSR     PC,@#LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20565  113042  040000  000000          1$:     .WORD   40000,0             ;FSRC OPERAND.
20566  113046  043600  000000  000000  2$:     .WORD   43600,0,0,0                 ;EXPECTED RESULT.
20567  113054  000000
20568  113056  047600  000000  000000  3$:     .WORD   47600,0,0,0                 ;ANTICIPATED ERRONEOUS RESULT.
20569  113064  000000
20570  113066  000217                  4$:     217                         ;FPS BEFORE EXECUTION.
20571  113070  000200                          200                         ;FPS AFTER EXECUTION.
20572  113072  177777                          -1                          ;ANTICIPATED ERRONEOUS FPS.
20573                                  ;OPERAND=-40000 FL=0     FD=1
20574  113074  004737  113362          LLC5:   JSR     PC,@#LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20575  113100  140000  000000          1$:     .WORD   -40000,0                    ;FSRC OPERAND.
20576  113104  143600  000000  000000  2$:     .WORD   143600,0,0,0                ;EXPECTED RESULT.
20577  113112  000000
20578  113114  043600  000000  000000  3$:     .WORD   43600,0,0,0                 ;ANTICIPATED ERRONEOUS RESULT.
20579  113122  000000
20580  113124  000200                  4$:     200                         ;FPS BEFORE EXECUTION.
20581  113126  000210                          210                         ;FPS AFTER EXECUTION.
20582  113130  177777                          -1                          ;ANTICIPATED ERRONEOUS FPS.
20583                                  ;OPERAND=40000,0        FL=1    FD=1
20584  113132  004737  113362          LLC6:   JSR     PC,@#LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20585  113136  040000  000000          1$:     .WORD   40000,0             ;FSRC OPERAND.
20586  113142  047600  000000  000000  2$:     .WORD   47600,0,0,0                 ;EXPECTED RESULT.
20587  113150  000000
20588  113152  043600  000000  000000  3$:     .WORD   43600,0,0,0                 ;ANTICIPATED ERRONEOUS RESULT.
20589  113160  000000
20590  113162  000317                  4$:     317                         ;FPS BEFORE EXECUTION.
20591  113164  000300                          300                         ;FPS AFTER EXECUTION.
20592  113166  177777                          -1                          ;ANTICIPATED ERRONEOUS FPS.
20593                                  ;OPERAND=0,1    FL=1    FD=1
20594  113170  004737  113362          LLC7:   JSR     PC,@#LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20595  113174  000000  000001          1$:     .WORD   0,1                 ;FSRC OPERAND.
20596  113200  040200  000000  000000  2$:     .WORD   40200,0,0,0                 ;EXPECTED RESULT.
20597  113206  000000
```

```
20598  113210  034200  000000  000000  3$:     .WORD   34200,0,0,0              ;ANTICIPATED ERRONEOUS RESULT.
20599  113216  000000
20600  113220  000300                  4$:     300                       ;FPS BEFORE EXECUTION.
20601  113222  000300                          300                       ;FPS AFTER EXECUTION.
20602  113224  177777                          -1                        ;ANTICIPATED ERRONEOUS FPS.
20603                                  ;OPERAND=77777,177777   FL=1    FD=1
20604  113226  004737  113362          LLC10:  JSR     PC,@#LDCDSUB      ;GO EXECUTE THE INSTRUCTION.
20605  113232  077777  177777          1$:     .WORD   77777,177777              ;FSRC OPERAND.
20606  113236  047777  177777  177000  2$:     .WORD   47777,177777,177000,0           ;EXPECTED RESULT.
20607  113244  000000
20608  113246  177777  177777  177777  3$:     .WORD   -1,-1,-1,-1               ;ANTICIPATED ERRONEOUS RESULT.
20609  113254  177777
20610  113256  000317                  4$:     317                       ;FPS BEFORE EXECUTION.
20611  113260  000300                          300                       ;FPS AFTER EXECUTION.
20612  113262  177777                          -1                        ;ANTICIPATED ERRONEOUS FPS.
20613                                  ;OPERAND=-PATTERN       FL=1    FD=1
20614
20615  113264  004767  000072          LLC11:  JSR     PC,LDCDSUB        ;GO EXECUTE THE INSTPUCTION.
20616  113270  177777  177526          1$:     .WORD   -1,-252           ;FSRC OPERAND.
20617  113274  142052  000000  000000  2$:     .WORD   142052,0,0,0              ;EXPECTED RESULT.
20618  113302  000000
20619  113304  136052  000000  000000  3$:     .WORD   136052,0,0,0              ;ANTICIPATED ERRONEOUS RESULT.
20620  113312  000000
20621  113314  000307                  4$:     307                       ;FPS BEFORE EXECUTION.
20622  113316  000310                          310                       ;FPS AFTER EXECUTION.
20623  113320  177777                          -1                        ;ANTICIPATED ERRONEOUS FPS.
20624                                  ;OPERAND=PATTERN        FL=1    FD=1    FI=1
20625  113322  004767  000034          LLC12:  JSR     PC,LDCDSUB        ;GO EXECUTE THE INSTRUCTION.
20626  113326  012345  067012          1$:     .WORD   12345,67012               ;FSRC OPERAND.
20627  113332  047247  025560  050000  2$:     .WORD   47247,025560,050000,0           ;EXPECTED RESULT.
20628  113340  000000
20629  113342  177777  177777  177777  3$:     .WORD   -1,-1,-1,-1               ;ANTICIPATED ERRONEOUS RESULT.
20630  113350  177777
20631  113352  000352                  4$:     352                       ;FPS BEFORE EXECUTION.
20632  113354  000340                          340                       ;FPS AFTER EXECUTION.
20633  113356  177777                          -1                        ;ANTICIPATED ERRONEOUS FPS.
20634  113360  000435                  6$:     BR      LLCDONE
20635
20636                                  ;THIS SUBROUTINE, LDCDSUB, IS USED TO SET UP THE OPERANDS, EXECUTE
20637                                  ;THE LDCID OR LDCLD INSTRUCTION AND CHECK THE RESULTS. A CALL
20638                                  ;TO IT IS MADE THUS:
20639                                  ;
20640                                  ;               JSR     PC,@#LDCDSUB
20641                                  ;               ACARG:  .WORD   X,X               ;AC OPERAND
20642                                  ;               RES:    .WORD   X,X,X,X           ;EXPECTED RESULT
20643                                  ;               ERRES:  .WORD   X,X,X,X           ;ERROR RESULT
20644                                  ;               FPSB:   .WORD   X                 ;FPS BEFORE EXECUTION
20645                                  ;               FPSA:   .WORD   X                 ;FPS AFTER EXECUTION
20646                                  ;               ERFPS:  .WORD   X                 ;ERROR FPS.
20647                                  ;               ERR1:   ERROR   X                 ;DATA ERROR.
20648                                  ;                       BR      CONT
20649                                  ;               ERR2:   ERROR   X                 ;FPS ERROR.
20650                                  ;               CONT:                             ;RETURN ADDRESS
20651                                  ;
20652                                  ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
20653                                  ;THE LDCID OR LDCLD INSTRUCTION IS EXECUTED.
```

```
20654                                   ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
20655                                   ;COMPARED WITH FPSA IF THIS TOO IS CORRECT LDCDSUB RETURNS CONTROL
20656                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD LDCDSUB
20657                                   ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN LDCDSUB WILL RETURN
20658                                   ;TO THE ERROR CALL AT ERR2, OTHERWISE LDCDSUB ITSELF
20659                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
20660                                   ;LDCID OR LDCLD IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
20661                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
20662                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN LDCDSUB
20663                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
20664                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND LDCDSUB WILL
20665                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
20666
20667  113362  012601                   LDCDSUB:        MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
20668  113364  016100  000024                   MOV     24(R1),R0       ;SET THE FPS.
20669  113370  170100                           LDFPS   R0
20670  113372  010100                           MOV     R1,R0
20671  113374  177010                   1$:     LDCID   (R0),AC0        ;TEST INSTRUCTION, LDCID OR LDCLD.
20672
20673  113376  170204                           STFPS   R4              ;GET FPS.
20674  113400  012700  112670                   MOV     #LDCT,R0        ;GET THE RESULT.
20675  113404  012702  000200                   MOV     #200,R2
20676  113410  170102                           LDFPS   R2
20677  113412  174010                           STD     AC0,(R0)
20678
20679                                   ;SEE IF THE RESULT IS CORRECT.
20680  113414  012702  112670                   MOV     #LDCT,R2
20681  113420  010100                           MOV     R1,R0
20682  113422  062700  000004                   ADD     #4,R0
20683  113426  012703  000002                   MOV     #2,R3
20684  113432  022022                   2$:     CMP     (R0)+,(R2)+
20685  113434  001006                           BNE     10$             ;BR IF INCORRECT.
20686  113436  077303                           SOB     R3,2$
20687
20688  113440  026104  000026                   CMP     26(R1),R4               ;IS THE FPS CORRECT?
20689  113444  001002                           BNE     10$             ;BR IF INCORRECT.
20690  113446  000161  000032           3$:     JMP     32(R1)          ;RETURN.
20691  113452                           10$:
20692  113452  104000                           EMT                     ;
20693
20694  113454                           LLCDONE:
20695  113454  004767  005014                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20696                                                                   ;SEE IF THE USER HAS EXPRESSED
20697                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
20698                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
20699                                                                   ;THE USER TYPED CONTROL G?).
20700
20701
20702                                   ;*****************************************************************************
20703                                   ;TEST 557       LDEXP TEST
20704                                   ;*****************************************************************************
20705  113460                           TS557:
20706
20707                                   ; NON-ZERO RES. VALID EXPON=210 (EXCESS 200)=10
20708  113460  004767  001136           MMC1:   JSR     PC,LDXSUB       ;GO EXECUTE THE INSTRUCTION.
20709  113464  012345  067012  034567   1$:     .WORD   12345,67012,34567,012345        ;AC0 OPERAND.
```

```
20710  113472  012345
20711  113474  000010                  2$:     .WORD   10              ;EXPONENT OPERAND.
20712  113476  042145  067012  034567  3$:     .WORD   42145,67012,34567,012345                ;EXPECTED RESULT.
20713  113504  012345
20714  113506  002145  067012  034567  4$:     .WORD   2145,67012,34567,012345         ;ANTICIPATED ERRONEOUS RESULT.
20715  113514  012345
20716  113516  047217                  5$:     47217                   ;FPS BEFORE EXECUTION.
20717  113520  047200                          47200                   ;FPS AFTER EXECUTION.
20718  113522  147200                          147200                  ;ANTICIPATED ERRONEOUS FPS.
20719  113524  177777                          -1              ;EXPECTED FEC.
20720                                  ;NON-ZERO       RES     NEG.
20721  113526  004737  114622          MMC2:   JSR     PC,@#LDXSUB     ;EXPON=377
20722  113532  123456  070123  045670  1$:     .WORD   123456,70123,45670,123456       ;AC0 OPERAND.
20723  113540  123456
20724  113542  000177                  2$:     .WORD   177             ;EXPONENT OPERAND.
20725  113544  177656  070123  045670  3$:     .WORD   177656,70123,45670,123456               ;EXPECTED RESULT.
20726  113552  123456
20727  113554  137656  070123  045670  4$:     .WORD   137656,70123,45670,123456               ;ANTICIPATED ERRONEOUS RESULT.
20728  113562  123456
20729  113564  047207                  5$:     47207                   ;FPS BEFORE EXECUTION.
20730  113566  047210                          47210                   ;FPS AFTER EXECUTION.
20731  113570  147210                          147210                  ;ANTICIPATED ERRONEOUS FPS.
20732  113572  177777                          -1              ;EXPECTED FEC.
20733                                  ;NON-ZERO       RES,    EXP=256=(56)REAL
20734  113574  004737  114622          MMC3:   JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20735  113600  073261  057645  043323  1$:     .WORD   73261,057645,43323,101760       ;AC0 OPERAND.
20736  113606  101760
20737  113610  000056                  2$:     .WORD   56              ;EXPONENT OPERAND.
20738  113612  053461  057645  043323  3$:     .WORD   53461,057645,43323,101760               ;EXPECTED RESULT.
20739  113620  101760
20740  113622  177777  177777  177777  4$:     .WORD   -1,-1,-1,-1             ;ANTICIPATED ERRONEOUS RESULT.
20741  113630  177777
20742  113632  047200                  5$:     47200                   ;FPS BEFORE EXECUTION.
20743  113634  047200                          47200                   ;FPS AFTER EXECUTION.
20744  113636  147200                          147200                  ;ANTICIPATED ERRONEOUS FPS.
20745  113640  177777                          -1              ;EXPECTED FEC.
20746                                  ;EXP=27 (EXCESS 200)=-151 (OCT)
20747  113642  004737  114622          MMC4:   JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20748  113646  012223  024252  062720  1$:     .WORD   12223,24252,62720,21222 ;AC0 OPERAND.
20749  113654  021222
20750  113656  177627                  2$:     .WORD   -151            ;EXPONENT OPERAND.
20751  113660  005623  024252  062720  3$:     .WORD   5623,24252,62720,21222          ;EXPECTED RESULT.
20752  113666  021222
20753  113670  177777  177777  177777  4$:     .WORD   -1,-1,-1,-1             ;ANTICIPATED ERRONEOUS RESULT.
20754  113676  177777
20755  113700  047200                  5$:     47200                   ;FPS BEFORE EXECUTION.
20756  113702  047200                          47200                   ;FPS AFTER EXECUTION.
20757  113704  147200                          147200                  ;ANTICIPATED ERRONEOUS FPS.
20758  113706  177777                          -1              ;EXPECTED FEC.
20759                                  ;EXP=0 (EXCESS 200)=-200 (OCT), POSITIVE FRAC
20760                                  ; FIV=1
20761  113710  004737  114622          MMC5:   JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20762  113714  030131  032334  035363  1$:     .WORD   30131,32334,35363,73031 ;AC0 OPERAND.
20763  113722  073031
20764  113724  177600                  2$:     .WORD   -200            ;EXPONENT OPERAND.
20765  113726  000131  032334  035363  3$:     .WORD   00131,32334,35363,73031         ;EXPECTED RESULT.
```

```
20766  113734  073031
20767  113736  000000  000000  000000  4$:     .WORD   0,0,0,0          ;ANTICIPATED ERRONEOUS RESULT.
20768  113744  000000
20769  113746  042200                  5$:     42200                    ;FPS BEFORE EXECUTION.
20770  113750  142204                          142204                   ;FPS AFTER EXECUTION.
20771  113752  042202                          42202                    ;ANTICIPATED ERRONEOUS FPS.
20772  113754  000012                          12              ;EXPECTED FEC.
20773                                  ;EXP=0  (EXCESS 200)=-200 (OCT), NEG FRACT,FIU=1
20774  113756  004737  114622          MMC6:   JSR     PC,@#LDXSUB      ;GO EXECUTE THE INSTRUCTION.
20775  113762  140414  024344  045464  1$:     .WORD   140414,24344,45464,74045         ;AC0 OPERAND.
20776  113770  074045
20777  113772  177600                  2$:     .WORD   -200             ;EXPONENT OPERAND.
20778  113774  100014  024344  045464  3$:     .WORD   100014,24344,45464,74045         ;-0             ;EXPECTED RESULT.
20779  114002  074045
20780  114004  000000  000000  000000  4$:     .WORD   0,0,0,0          ;ANTICIPATED ERRONEOUS RESULT.
20781  114012  000000
20782  114014  042200                  5$:     42200                    ;FPS BEFORE EXECUTION.
20783  114016  142214                          142214                   ;FPS AFTER EXECUTION
20784  114020  042214                          42214                    ;ANTICIPATED ERRONEOUS FPS.
20785  114022  000012                          12              ;EXPECTED FEC.
20786                                  ;EXP=0 (EXCESS 200)=-200 (OCT),POS FRAC, FIU=0
20787
20788  114024  004737  114622          MMC7:   JSR     PC,@#LDXSUB      ;GO EXECUTE THE INSTRUCTION.
20789  114030  051525  035455  005675  1$:     .WORD   51525,35455,5675,05152  ;AC0 OPERAND.
20790  114036  005152
20791  114040  177600                  2$:     .WORD   -200             ;EXPONENT OPERAND.
20792  114042  000000  000000  000000  3$:     .WORD   0,0,0,0          ;EXPECTED RESULT.
20793  114050  000000
20794  114052  000125  035455  005675  4$:     .WORD   00125,35455,5675,05152           ;ANTICIPATED ERRONEOUS RESULT.
20795  114060  005152
20796  114062  045200                          45200                    ;FPS BEFORE EXECUTION.
20797  114064  045204                          45204                    ;FPS AFTER EXECUTION.
20798  114066  145204                          145204                   ;ANTICIPATED ERRONEOUS FPS.
20799  114070  177777                          -1              ;EXPECTED FEC.
20800                                  ;EXP=-1405 (EXCESS 200)=-1605 (OCT), FIU=1
20801  114072  004737  114622          MMC10:  JSR     PC,@#LDXSUB      ;GO EXECUTE THE INSTRUCTION.
20802  114076  061626  062636  046566  1$:     .WORD   61626,62636,46566,67606 ;AC0 OPERAND.
20803  114104  067606
20804  114106  176173                  2$:     .WORD   -1605            ;EXPONENT OPERAND.
20805  114110  076626  062636  046566  3$:     .WORD   76626,62636,46566,67606          ;EXPECTED RESULT.
20806  114116  067606
20807  114120  000000  000000  000000  4$:     .WORD   0,0,0,0          ;ANTICIPATED ERRONEOUS RESULT.
20808  114126  000000
20809  114130  042200                  5$:     42200                    ;FPS BEFORE EXECUTION.
20810  114132  142200                          142200                   ;FPS AFTER EXECUTION.
20811  114134  042204                          42204                    ;ANTICIPATED ERRONEOUS FPS.
20812  114136  000012                          12              ;EXPECTED FEC.
20813                                  ;EXP=-17416 (EXCESS 200)=-17616 (OCT), FIU=0
20814  114140  004737  114622          MMC11:  JSR     PC,@#LDXSUB      ;GO EXECUTE THE INSTRUCTION.
20815  114144  071727  037475  076777  1$:     .WORD   71727,37475,76777,17273 ;AC0 OPERAND.
20816  114152  017273
20817  114154  160162                  2$:     .WORD   -17616           ;EXPONENT OPERAND.
20818  114156  000000  000000  000000  3$:     .WORD   0,0,0,0          ;EXPECTED RESULT.
20819  114164  000000
20820  114166  074527  037475  076777  4$:     .WORD   74527,37475,76777,17273          ;ANTICIPATED ERRONEOUS RESULT.
20821  114174  017273
```

```
20822  114176  045200                  5$:     45200                   ;FPS BEFORE EXECUTION.
20823  114200  045204                          45204                   ;FPS AFTER EXECUTION.
20824  114202  145200                          145200                  ;ANTICIPATED ERRONEOUS FPS.
20825  114204  177777                          -1              ;EXPECTED FEC.
20826                                  ;EXP=-1601 (EXCESS 200)=-2001 (OCT), FIU=1
20827  114206  004737  114622          MMC12:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20828  114212  001020  030405  006070  1$:     .WORD   01020,30405,06070,00102 ;AC0 OPERAND.
20829  114220  000102
20830  114222  175777                  2$:     .WORD   -2001                   XPONENT OPERAND.
20831  114224  037620  030405  006070  3$:     .WORD   37620,30405,06          00102           ;EXPECTED RESULT.
20832  114232  000102
20833  114234  000000  000000  000000  4$:     .WORD   0,0,0,0                 .NTICIPATED ERRONEOUS RESULT.
20834  114242  000000
20835  114244  042200                  5$:     42200                   ;FPS BEFORE EXECUTION.
20836  114246  142200                          142200                  ;FPS AFTER EXECUTION.
20837  114250  042204                          42204                   ;ANTICIPATED ERRONEOUS FPS.
20838  114252  000012                          12              ;EXPECTED FEC.
20839                                  ;EXP=1206 (EXCESS 200)=1006 (OCT) FIV =1
20840  114254  004737  114622          MMC13:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20841  114260  012131  014151  016171  1$:     .WORD   12131,14151,16171,10111 ;AC0 OPERAND.
20842  114266  010111
20843  114270  001006                  2$:     .WORD   1006            ;EXPONENT OPERAND.
20844  114272  041531  014151  016171  3$:     .WORD   41531,14151,16171,10111         ;EXPECTED RESULT.
20845  114300  010111
20846  114302  000000  000000  000000  4$:     .WORD   0,0,0,0         ;ANTICIPATED ERRONEOUS RESULT.
20847  114310  000000
20848  114312  041200                  5$:     41200                   ;FPS BEFORE EXECUTION.
20849  114314  141202                          141202                  ;FPS AFTER EXECUTION.
20850  114316  041204                          41204                   ;ANTICIPATED ERRONEOUS FPS.
20851  114320  000010                          10              ;EXPECTED FEC.
20852                                  ;EXP=16315 (EXCESS 200)=16115 (OCT) FIV=0
20853  114322  004737  114622          MMC14:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20854  114326  027262  025242  023222  1$:     .WORD   27262,25242,23222,21202 ;AC0 OPERAND.
20855  114334  021202
20856  114336  016115                  2$:     .WORD   16115           ;EXPONENT OPERAND.
20857  114340  000000  000000  000000  3$:     .WORD   0,0,0,0         ;EXPECTED RESULT.
20858  114346  000000
20859  114350  063262  025242  023222  4$:     .WORD   63262,25242,23222,21202         ;ANTICIPATED ERRONEOUS RESULT.
20860  114356  021202
20861  114360  046200                  5$:     46200                   ;FPS BEFORE EXECUTION.
20862  114362  046206                          46206                   ;FPS AFTER EXECUTION.
20863  114364  146202                          146202                  ;ANTICIPATED ERRONEOUS FPS.
20864  114366  177777                          -1              ;EXPECTED FEC.
20865                                  ;EXP=11011 (EXCESS 200)=10611 (OCT) FIV=1
20866
20867  114370  004737  114622          MMC15:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20868  114374  030313  032333  034353  1$:     .WORD   30313,32333,34353,36373 ;AC0 OPERAND.
20869  114402  036373
20870  114404  010611                  2$:     .WORD   10611           ;EXPONENT OPERAND.
20871  114406  002313  032333  034353  3$:     .WORD   2313,32333,34353,36373          ;EXPECTED RESULT.
20872  114414  036373
20873  114416  000000  000000  000000  4$:     .WORD   0,0,0,0         ;ANTICIPATED ERRONEOUS RESULT.
20874  114424  000000
20875  114426  041200                  5$:     41200                   ;FPS BEFORE EXECUTION.
20876  114430  141202                          141202                  ;FPS AFTER EXECUTION.
20877  114432  041204                          41204                   ;ANTICIPATED ERRONEOUS FPS.
```

```
20878  114434  000010                          10                ;EXPECTED FEC.
20879                                  ;EXP=17123 (EXCESS 200)=16723 (OCT) FIV=0
20880
20881  114436  004737  114622          MMC16:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20882  114442  040414  042434  044454  1$:     .WORD   40414,42434,44454,46474 ;AC0 OPERAND.
20883  114450  046474
20884  114452  016723                  2$:     .WORD   16723           ;EXPONENT OPERAND.
20885  114454  000000  000000  000000  3$:     .WORD   0,0,0,0         ;EXPECTED RESULT.
20886  114462  000000
20887  114464  024614  042434  044454  4$:     .WORD   24614,42434,44454,46474         ;ANTICIPATED ERRONEOUS RESULT.
20888  114472  046474
20889  114474  046200                  5$:     46200                   ;FPS BEFORE EXECUTION.
20890  114476  046206                          46206                   ;FPS AFTER EXECUTION.
20891  114500  146202                          146202                  ;ANTICIPATED ERRONEOUS FPS.
20892  114502  177777                          -1              ;EXPECTED FEC.
20893                                  ;EXP=   254 (OCT)=      454 (EXCESS 200)        FIV=1
20894
20895  114504  004737  114622          MMC17:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20896  114510  050515  052535  054555  1$:     .WORD   50515,52535,54555,56575 ;AC0 OPERAND.
20897  114516  056575
20898  114520  000254                  2$:     .WORD   254             ;EXPONENT OPERAND.
20899  114522  013115  052535  054555  3$:     .WORD   13115,52535,54555,56575         ;EXPECTED RESULT.
20900  114530  056575
20901  114532  000000  000000  000000  4$:     .WORD   0,0,0,0         ;ANTICIPATED ERRONEOUS RESULT.
20902  114540  000000
20903  114542  041200                  5$:     41200                   ;FPS BEFORE EXECUTION.
20904  114544  141202                          141202                  ;FPS AFTER EXECUTION.
20905  114546  041204                          41204                   ;ANTICIPATED ERRONEOUS FPS.
20906  114550  000010                          10              ;EXPECTED FEC.
20907                                  ;EXP=   313 (OCT)=      513(EXCESS 200) FIV=0
20908
20909  114552  004737  114622          MMC20:  JSR     PC,@#LDXSUB     ;GO EXECUTE THE INSTRUCTION.
20910  114556  060616  062636  064656  1$:     .WORD   60616,62636,64656,66676 ;AC0 OPERAND.
20911  114564  066676
20912  114566  000313                  2$:     .WORD   313             ;EXPONENT OPERAND.
20913  114570  000000  000000  000000  3$:     .WORD   0,0,0,0         ;EXPECTED RESULT.
20914  114576  000000
20915  114600  022616  062636  064656  4$:     .WORD   22616,62636,64656,66676         ;ANTICIPATED ERRONEOUS RESULT.
20916  114606  066676
20917  114610  046200                  5$:     46200                   ;FPS BEFORE EXECUTION.
20918  114612  046206                          46206                   ;FPS AFTER EXECUTION.
20919  114614  146202                          146202                  ;ANTICIPATED ERRONEOUS FPS.
20920  114616  177777                          -1              ;EXPECTED FEC.
20921  114620  000457                          BR      MMCDONE
20922
20923                                  ;THIS SUBROUTINE, LDXSUB, IS USED TO SET UP THE OPERANDS, EXECUTE
20924                                  ;THE LDEXP INSTRUCTION AND CHECK THE RESULTS. A CALL
20925                                  ;TO IT IS MADE THUS:
20926                                  ;
20927                                  ;               JSR     PC,@#LDXSUB
20928                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
20929                                  ;               EXP:    .WORD   X               ;EXPONENT
20930                                  ;               RES:    .WORD   X,X,X,X         ;EXPECTED RESULT
20931                                  ;               ERRES:  .WORD   X,X,X,X         ;ERROR RESULT
20932                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
20933                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
```

```
20934                                   ;               ERFPS:  .WORD   X               ;ERROR FPS.
20935                                   ;               FEC:    .WORD   X               ;EXPECTED FEC
20936                                   ;               ERR1:   ERROR   X               ;DATA ERROR.
20937                                   ;                       BR      CONT
20938                                   ;               ERR2:   ERROR   X               ;FPS ERROR.
20939                                   ;               CONT:                           ;RETURN ADDRESS
20940                                   ;
20941                                   ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
20942                                   ;THE LDEXP INSTRUCTION IS EXECUTED.
20943                                   ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
20944                                   ;COMPARED WITH FPSA IF THIS TOO IS CORRECT LDXSUB RETURNS CONTROL
20945                                   ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD LDXSUB
20946                                   ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN LDXSUB WILL RETURN
20947                                   ;TO THE ERROR CALL AT ERR2, OTHERWISE LDXSUB ITSELF
20948                                   ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
20949                                   ;LDEXP IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
20950                                   ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
20951                                   ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN LDXSUB
20952                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
20953                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND LDXSUB WILL
20954                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
20955
20956  114622  012601                  LDXSUB: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
20957  114624  012700  000200                  MOV     #200,R0         ;LOAD THE AC0 OPERAND.
20958  114630  170100                          LDFPS   R0
20959  114632  010100                          MOV     R1,R0
20960  114634  172410                          LDD     (R0),AC0
20961  114636  016100  000032                  MOV     32(R1),R0       ;SET UP THE FPS.
20962  114642  170100                          LDFPS   R0
20963  114644  010100                          MOV     R1,R0
20964  114646  062700  000010                  ADD     #10,R0
20965
20966  114652  176410                  1$:     LDEXP   (R0),AC0        ;TEST INSTRUCTION.
20967
20968  114654  170204                          STFPS   R4              ;GET THE FPS.
20969  114656  170305                          STST    R5              ;GET THE FEC.
20970  114660  012700  000200                  MOV     #200,R0         ;GET THE RESULT.
20971  114664  170100                          LDFPS   R0
20972  114666  012700  114750                  MOV     #LDXT,R0
20973  114672  174010                          STD     AC0,(R0)
20974  114674  012702  114750                  MOV     #LDXT,R2        ;SEE IF THE RESULT WAS CORRECT.
20975  114700  010103                          MOV     R1,R3
20976  114702  062703  000012                  ADD     #12,R3
20977  114706  012700  000004                  MOV     #4,R0
20978  114712  022223                  2$:     CMP     (R2)+,(R3)+
20979  114714  001014                          BNE     10$             ;BRANCH IF NOT CORRECT.
20980  114716  077003                          SOB     R0,2$
20981  114720  020461  000034                  CMP     R4,34(R1)       ;SEE IF THE FPS WAS CORRECT.
20982  114724  001010                          BNE     10$             ;BRANCH IF NOT CORRECT.
20983  114726  005761  000034                  TST     34(R1)
20984  114732  100003                          BPL     3$
20985  114734  020561  000040                  CMP     R5,40(R1)       ;SEE IF THE FEC WAS CORRECT.
20986  114740  001002                          BNE     10$             ;BRANCH IF NOT CORRECT.
20987
20988  114742  000161  000042          3$:     JMP     42(R1)          ;RETURN.
20989  114746                          10$:
```

```
20990  114746  104000                          EMT                     ;
20991
20992                                  ;DATA BUFFER:
20993  114750  000000  000000  000000  LDXT:   .WORD   0,0,0,0
20994  114756  000000
20995
20996  114760                         MMCDONE:
20997  114760  004767  003510                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
20998                                                                 ;SEE IF THE USER HAS EXPRESSED
20999                                                                 ;THE DESIRE TO CHANGE THE SOFTWARE
21000                                                                 ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21001                                                                 ;THE USER TYPED CONTROL G?).
21002
21003
21004
21005                                  ;*************************************************************************
21006                                  ;TEST 560       DESTINATION MODES, MODE 1 (FL=0), TEST
21007                                  ;*************************************************************************
21008  114764                         TS560:
21009
21010
21011  114764  012700  115054                  MOV     #NNCTB0,R0      ;SET UP THF DATA BUFFER.
21012  114770  012701  000006                  MOV     #6,R1
21013  114774  012720  177777         1$:     MOV     #-1,(R0)+
21014  115000  077103                          SOB     R1,1$
21015  115002  012700  102345                  MOV     #102345,R0
21016  115006  012737  115070  000004          MOV     #NNC10,@#ERRVECT ;SET UP FOR TRAPS TO 4.
21017  115014  170100                          LDFPS   R0              ;SET UP FPS.
21018  115016  012700  115060                  MOV     #NNCTB1,R0
21019
21020  115022  170210                 NNC2:   STFPS   (R0)            ;TEST INSTRUCTION.
21021  115024  020027  115060                  CMP     R0,#NNCTB1      ;IS R0 CORRECT?
21022  115030  001017                          BNE     NNC10           ;BRANCH IF NOT CORRECT.
21023  115032  023727  115060  102345          CMP     @#NNCTB1,#102345   ;IS RESULT CORRECT?
21024  115040  001013                          BNE     NNC10           ;BRANCH IF NOT CORRECT.
21025  115042  023727  115062  177777          CMP     @#NNCTB1+2,#-1  ;IS THE RESULT CORRECT?
21026  115050  001007                          BNE     NNC10           ;BRANCH IF NOT CORRECT.
21027  115052  000407                          BR      NNCDONE
21028
21029                                  ;TEST DATA BUFFER:
21030  115054  177777  177777         NNCTB0: .WORD   -1,-1
21031  115060  177777  177777  177777 NNCTB1: .WORD   -1,-1,-1,-1
21032  115066  177777
21033  115070                         NNC10:
21034  115070  104000                          EMT                     ;
21035
21036  115072                         NNCDONE:
21037  115072  004767  003376                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21038                                                                 ;SEE IF THE USER HAS EXPRESSED
21039                                                                 ;THE DESIRE TO CHANGE THE SOFTWARE
21040                                                                 ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21041                                                                 ;THE USER TYPED CONTROL G?).
21042
21043
21044                                  ;*************************************************************************
21045                                  ;TEST 561       DESTINATION MODES, MODE 2 (FL=0), TEST
```

```
21046                                   ;*****************************************************************************
21047  115076                           TS561:
21048
21049
21050  115076  012700  115166                   MOV     #OOCTB0,R0      ;SET UP THE DATA BUFFER.
21051  115102  012701  000006                   MOV     #6,R1
21052  115106  012720  177777           1$:     MOV     #-1,(R0)+
21053  115112  077103                           SOB     R1,1$
21054  115114  012700  105412                   MOV     #105412,R0
21055  115120  012737  115202  000004           MOV     #OOC10,@#ERRVECT  ;SET UP FOR TRAPS TO VECTOR 4.
21056  115126  170100                           LDFPS   R0              ;SET UP FPS.
21057  115130  012700  115172                   MOV     #OOCTB1,R0
21058
21059  115134  170220                   OOC2:   STFPS   (R0)+           ;TEST INSTRUCTION.
21060  115136  020027  115174                   CMP     R0,#OOCTB1+2    ;IS R0 CORRECT?
21061  115142  001017                           BNE     OOC10           ;BRANCH IF NOT CORRECT.
21062  115144  023727  115172  105412           CMP     @#OOCTB1,#105412  ;IS THE RESULT CORRECT?
21063  115152  001013                           BNE     OOC10           ;BRANCH IF NOT CORRECT.
21064  115154  023727  115174  177777           CMP     @#OOCTB1+2,#-1  ;IS THE RESULT CORRECT?
21065  115162  001007                           BNE     OOC10           ;BRANCH IF NOT CORRECT.
21066  115164  000407                           BR      OOCDONE
21067
21068                                   ;TEST DATA BUFFER:
21069  115166  177777  177777           OOCTB0: .WORD   -1,-1
21070  115172  177777  177777  177777   OOCTB1: .WORD   -1,-1,-1,-1
21071  115200  177777
21072  115202                           OOC10:
21073  115202  104000                           EMT                     ;
21074
21075  115204                           OOCDONE:
21076  115204  004767  003264                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21077                                                                   ;SEE IF THE USER HAS EXPRESSED
21078                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
21079                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21080                                                                   ;THE USER TYPED CONTROL G?).
21081
21082
21083
21084                                   ;*****************************************************************************
21085                                   ;TEST 562       DESTINATION MODES, MODE 4 (FL=0), TEST
21086                                   ;*****************************************************************************
21087  115210                           TS562:
21088
21089  115210  012700  115300                   MOV     #PPCTB0,R0      ;SET UP THE DATA BUFFER.
21090  115214  012701  000006                   MOV     #6,R1
21091  115220  012720  177777           1$:     MOV     #-1,(R0)+
21092  115224  077103                           SOB     R1,1$
21093  115226  012700  105555                   MOV     #105555,R0
21094  115232  012737  115314  000004           MOV     #PPC10,@#ERRVECT  ;SET UP FOR TRAPS TO VECTOR 4.
21095  115240  170100                           LDFPS   R0              ;SET UP FPS.
21096  115242  012700  115306                   MOV     #PPCTB1+2,R0
21097
21098  115246  170240                   PPC2:   STFPS   -(R0)           ;TEST INSTRUCTION.
21099  115250  020027  115304                   CMP     R0,#PPCTB1      ;IS R0 CORRECT?
21100  115254  001017                           BNE     PPC10           ;BRANCH IF NOT CORRECT.
21101  115256  023727  115304  105555           CMP     @#PPCTB1,#105555  ;IS THE RESULT CORRECT?
```

```
21102  115264  001013                          BNE     PPC10           ;BRANCH IF NOT CORRECT.
21103  115266  023727  115306  177777          CMP     @#PPCTB1+2,#-1  ;IS THE RESULT CORRECT?
21104  115274  001007                          BNE     PPC10           ;BRANCH IF NOT CORRECT.
21105  115276  000407                          BR      PPCDONE
21106
21107                                  ;TEST DATA BUFFER:
21108  115300  177777  177777          PPCTB0: .WORD   -1,-1
21109  115304  177777  177777  177777  PPCTB1: .WORD   -1,-1,-1,-1
21110  115312  177777
21111  115314                          PPC10:
21112  115314  104000                          EMT                     ;
21113  115316                          PPCDONE:
21114  115316  004767  003152                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21115                                                                  ;SEE IF THE USER HAS EXPRESSED
21116                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21117                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21118                                                                  ;THE USER TYPED CONTROL G?).
21119
21120
21121
21122                                  ;*********************************************** ***************************************
21123                                  ;TEST 563       DESTINATION MODES, MODE 3 (FL=0), TEST
21124                                  ;*************************************************************************************
21125  115322                          TS563:
21126
21127  115322  012700  115416                  MOV     #QQCTB0,R0      ;SET UP THE DATA BUFFER.
21128  115326  012701  000010                  MOV     #10,R1
21129  115332  012720  177777          1$:     MOV     #-1,(R0)+
21130  115336  077103                          SOB     R1,1$
21131  115340  012700  106653                  MOV     #106653,R0
21132  115344  012737  115436  000004          MOV     #QQC10,@#ERRVECT  ;SET UP FOR TRAPS TO VECTOR 4.
21133  115352  170100                          LDFPS   R0              ;SET UP FPS.
21134  115354  012700  115432                  MOV     #QQCTB2,R0
21135  115360  012710  115422                  MOV     #QQCTB1,(R0)
21136
21137  115364  170230                  QQC2:   STFPS   @(R0)+          ;TEST INSTRUCTION.
21138  115366  020027  115434                  CMP     R0,#QQCTB2+2    ;IS R0 CORRECT?
21139  115372  001021                          BNE     QQC10           ;BRANCH IF NOT CORRECT.
21140  115374  023727  115422  106653          CMP     @#QQCTB1,#106653  ;IS THE RESULT CORRECT?
21141  115402  001015                          BNE     QQC10           ;BRANCH IF NOT CORRECT.
21142  115404  023727  115432  115422          CMP     @#QQCTB2,#QQCTB1  ;IS THE RESULT CORRECT?
21143  115412  001011                          BNE     QQC10           ;BRANCH IF NOT CORRECT.
21144  115414  000411                          BR      QQCDONE
21145
21146                                  ;TEST DATA BUFFER:
21147  115416  177777  177777          QQCTB0: .WORD   -1,-1
21148  115422  177777  177777  177777  QQCTB1: .WORD   -1,-1,-1,-1
21149  115430  177777
21150  115432  177777  177777          QQCTB2: .WORD   -1,-1
21151  115436                          QQC10:
21152  115436  104000                          EMT                     ;
21153  115440                          QQCDONE:
21154  115440  004767  003030                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21155                                                                  ;SEE IF THE USER HAS EXPRESSED
21156                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21157                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
```

```
21158                                                   ;THE USER TYPED CONTROL G?).
21159
21160
21161
21162                           ;*************************************************************************
21163                           ;TEST 564       DESTINATION MODES, MODE 5 (FL=0), TEST
21164                           ;*************************************************************************
21165  115444                   TS564:
21166
21167
21168  115444  012700  115542           MOV     #RRCTB0,R0      ;SET UP THE DATA BUFFER.
21169  115450  012701  000006           MOV     #6,R1
21170  115454  012720  177777   1$:     MOV     #-1,(R0)+
21171  115460  077103                   SOB     R1,1$
21172  115462  012700  004301           MOV     #004301,R0
21173  115466  012737  115562  000004   MOV     #RRC10,@#ERRVECT  ;SET UP FOR TRAPS TO VECTOR 4.
21174  115474  170100                   LDFPS   R0              ;SET UP FPS.
21175  115476  012700  115560           MOV     #RRCTB2+2,R0
21176  115502  012760  115546  177776   MOV     #RRCTB1,-2(R0)
21177
21178  115510  170250           RRC2:   STFPS   @-(R0)          ;TEST INSTRUCTION.
21179  115512  020027  115556           CMP     R0,#RRCTB2      ;IS R0 CORRECT?
21180  115516  001021                   BNE     RRC10           ;BRANCH IF NOT CORRECT.
21181  115520  023727  115546  004301   CMP     @#RRCTB1,#004301  ;IS THE RESULT CORRECT?
21182  115526  001015                   BNE     RRC10           ;BRANCH IF NOT CORRECT.
21183  115530  023727  115556  115546   CMP     @#RRCTB2,#RRCTB1  ;IS THE RESULT CORRECT?
21184  115536  001011                   BNE     RRC10           ;BRANCH IF NOT CORRECT.
21185  115540  000411                   BR      RRCDONE
21186
21187                           ;TEST DATA BUFFER:
21188  115542  177777  177777   RRCTB0: .WORD   -1,-1
21189  115546  177777  177777  177777 RRCTB1: .WORD   -1,-1,-1,-1
21190  115554  177777
21191  115556  177777  177777   RRCTB2: .WORD   -1,-1
21192  115562                   RRC10:
21193  115562  104000                   EMT                     ;
2,194  115564                   RRCDONE:
21195  115564  004767  002704           JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21196                                                           ;SEE IF THE USER HAS EXPRESSED
21197                                                           ;THE DESIRE TO CHANGE THE SOFTWARE
21198                                                           ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21199                                                           ;THE USER TYPED CONTROL G?).
21200
21201
21202                           ;*************************************************************************
21203                           ;TEST 565       DESTINATION MODES, MODE 6 (FL=0), TEST
21204                           ;*************************************************************************
21205  115570                   TS565:
21206
21207
21208  115570  012700  115672           MOV     #SSCTB0,R0      ;SET UP THE DATA BUFFER.
21209  115574  012701  000006           MOV     #6,R1
21210  115600  012720  177777   1$:     MOV     #-1,(R0)+
21211  115604  077103                   SOB     R1,1$
21212  115606  012700  102514           MOV     #102514,R0
21213  115612  012737  115706  000004   MOV     #SSC10,@#ERRVECT  ;SET UP FOR TRAPS TO VECTOR 4.
```

```
21214  115620  170100                          LDFPS   R0              ;SET UP FPS.
21215  115622  005001                          CLR     R1
21216  115624  012700  110475                  MOV     #SSCTB1-5201,R0
21217
21218  115630  170260  005201          SSC2:   STFPS   5201(R0)                ;TEST INSTRUCTION.
21219  115634  020127  000000                  CMP     R1,#0           ;WAS PC CORRECT AFTER EXECUTION?
21220  115640  001022                          BNE     SSC10           ;BRANCH IF NOT CORRECT.
21221  115642  020027  110475                  CMP     R0,#SSCTB1-5201 ;IS R0 CORRECT?
21222  115646  001017                          BNE     SSC10           ;BRANCH IF NOT CORRECT.
21223  115650  023727  115676  102514          CMP     @#SSCTB1,#102514  ;IS THE RESULT CORRECT?
21224  115656  001013                          BNE     SSC10           ;BRANCH IF NOT CORRECT.
21225  115660  023727  115700  177777          CMP     @#SSCTB1+2,#-1  ;IS THE RESULT CORRECT?
21226  115666  001007                          BNE     SSC10           ;BRANCH IF NOT CORRECT.
21227  115670  000407                          BR      SSCDONE
21228
21229                                  ;TEST DATA BUFFER:
21230  115672  177777  177777          SSCTB0: .WORD   -1,-1
21231  115676  177777  177777  177777  SSCTB1: .WORD   -1,-1,-1,-1
21232  115704  177777
21233  115706                          SSC10:
21234  115706  104000                          EMT                     ;
21235  115710                          SSCDONE:
21236  115710  004767  002560                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
21237                                                                  ;SEE IF THE USER HAS EXPRESSED
21238                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21239                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21240                                                                  ;THE USER TYPED CONTROL G?).
21241
21242
21243                                  ;*****************************************************************************
21244                                  ;TEST 566       DESTINATION MODES, MODE 7 (FL=0), TEST
21245                                  ;*****************************************************************************
21246  115714                          TS566:
21247
21248  115714  012700  116024                  MOV     #TTCTB0,R0      ;SET UP THE DATA BUFFER.
21249  115720  012701  000010                  MOV     #10,R1
21250  115724  012720  177777          1$:     MOV     #-1,(R0)+
21251  115730  077103                          SOB     R1,1$
21252  115732  012700  103747                  MOV     #103747,R0
21253  115736  012737  116044  000004          MOV     #TTC10,@#ERRVECT  ;SET UP FOR TRAPS TO VECTOR 4.
21254  115744  170100                          LDFPS   R0              ;SET UP FPS.
21255  115746  005001                          CLR     R1
21256  115750  012700  110637                  MOV     #TTCTB2-5201,R0
21257  115754  012760  116030  005201          MOV     #TTCTB1,5201(R0)
21258
21259  115762  170270  005201          TTC2:   STFPS   @5201(R0)               ;TEST INSTRUCTION.
21260  115766  022701  000000                  CMP     #0,R1           ;WAS PC CORRECT AFTER EXECUTION?
21261  115772  001024                          BNE     TTC10           ;BRANCH IF NOT CORRECT.
21262  115774  020027  110637                  CMP     R0,#TTCTB2-5201 ;IS R0 CORRECT?
21263  116000  001021                          BNE     TTC10           ;BRANCH IF NOT CORRECT.
21264  116002  023727  116030  103747          CMP     @#TTCTB1,#103747  ;IS THE RESULT CORRECT?
21265  116010  001015                          BNE     TTC10           ;BRANCH IF NOT CORRECT.
21266  116012  023727  116032  177777          CMP     @#TTCTB1+2,#-1  ;IS THE RESULT CORRECT?
21267  116020  001011                          BNE     TTC10           ;BRANCH IF NOT CORRECT.
21268  116022  000411                          BR      TTCDONE
21269
```

```
21270                                   ;TEST DATA BUFFER:
21271  116024  177777  177777           TTCTB0: .WORD   -1,-1
21272  116030  177777  177777  177777   TTCTB1: .WORD   -1,-1,-1,-1
21273  116036  177777
21274  116040  177777  177777           TTCTB2: .WORD   -1,-1
21275  116044                          TTC10:
21276  116044  104000                          EMT                     ;
21277  116046                          TTCDONE:
21278  116046  004767  002422                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
21279                                                                  ;SEE IF THE USER HAS EXPRESSED
21280                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21281                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21282                                                                  ;THE USER TYPED CONTROL G?).
21283
21284                                   ;*****************************************************************************
21285                                   ;TEST 567       DESTINATION MODES, MODE 2 (FL=1), TEST
21286                                   ;*****************************************************************************
21287  116052                          TS567:
21288  116052  012700  000300                  MOV     #300,R0         ;SET UP FPS.
21289  116056  170100                          LDFPS   R0
21290  116060  012700  116104                  MOV     #UUCTP1,R0      ;SET UP THE AC0 OPERAND.
21291  116064  172410                          LDD     (R0),AC0
21292  116066  012700  116116                  MOV     #UUCBF0,R0
21293
21294  116072  175420                  UUC2:   STCDL   AC0,(R0)+       ;TEST INSTRUCTION.
21295
21296  116074  020027  116122                  CMP     R0,#UUCBF0+4    ;IS R0 CORRECT?
21297  116100  001411                          BEQ     UUCDONE
21298  116102  104000                          EMT                     ;
21299                                  ;TEST DATA BUFFER:
21300  116104  000000  000000  000000  UUCTP1: .WORD   0,0,0,0
21301  116112  000000
21302  116114  177777                          -1
21303  116116  177777  177777  177777  UUCBF0: .WORD   -1,-1,-1
21304
21305  116124                          UUCDONE:
21306  116124  004767  002344                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
21307                                                                  ;SEE IF THE USER HAS EXPRESSED
21308                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21309                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21310                                                                  ;THE USER TYPED CONTROL G?).
21311
21312                                   ;*****************************************************************************
21313                                   ;TEST 570       DESTINATION MODES, MODE 4 (FL=1), TEST
21314                                   ;*****************************************************************************
21315  116130                          TS570:
21316
21317  116130  012700  000300                  MOV     #300,R0         ;SET UP FPS.
21318  116134  170100                          LDFPS   R0
21319  116136  012700  116162                  MOV     #VVCTP1,R0      ;SET UP THE AC0 OPERAND.
21320  116142  172410                          LDD     (R0),AC0
21321  116144  012700  116200                  MOV     #VVCBF0+4,R0
21322
21323  116150  175440                  VVC2:   STCDL   AC0,-(R0)               ;TEST INSTRUCTION.
21324
21325  116152  020027  116174                  CMP     R0,#VVCBF0      ;IS R0 CORRECT?
```

```
21326  116156  001411                    BEQ     VVCDONE
21327  116160  104000                    EMT                     ;
21328                                  ;TEST DATA BUFFER:
21329  116162  000000  000000  000000  VVCTP1: .WORD   0,0,0,0
21330  116170  000000
21331  116172  177777                    -1
21332  116174  177777  177777  177777  VVCBF0: .WORD   -1,-1,-1
21333
21334  116202                          VVCDONE:
21335  116202  004767  002266                JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21336                                                                  ;SEE IF THE USER HAS EXPRESSED
21337                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21338                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21339                                                                  ;THE USER TYPED CONTROL G?).
21340
21341                                  ;*****************************************************************************
21342                                  ;TEST 571       STCDI AND STCDL TEST
21343                                  ;*****************************************************************************
21344  116206                          TS571:
21345
21346                                  ;FIRST TEST STC WITH EXP=100 (EXCESS 200)
21347  116206  004737  117144          WWC1:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21348  116212  020000  000000  000000  1$:     .WORD   20000,0,0,0     ;AC0 OPERAND.
21349  116220  000000
21350  116222  000000  000000          2$:     .WORD   0,0             ;EXPECTED RESULT.
21351  116226  177777  177777          3$:     .WORD   -1,-1           ;ERROR RES.
21352  116232  040300                  4$:     40300                   ;FPS BEFORE EXECUTION.
21353  116234  040304                          40304                   ;FPS AFTER EXECUTION.
21354  116236  140304                          140304                  ;ANTICIPATED ERRONEOUS FPS.
21355  116240  177777                          -1              ;REPORT RESULT INCORRECT.
21356                                  ;EXP=0 (OCT)    FL=1    FIC=0
21357  116242  004737  117144          WWC2:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21358  116246  040000  000000  000000  1$:     .WORD   40000,0,0,0     ;AC     ;AC0 OPERAND.
21359  116254  000000
21360  116256  000000  000000          2$:     .WORD   0,0             ;EXPECTED RESULT.
21361  116262  177777  177777          3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
21362  116266  040313                  4$:     40313                   ;FPS BEFORE EXECUTION.
21363  116270  040304                          40304                   ;FPS AFTER EXECUTION.
21364  116272  140304                          140304                  ;ANTICIPATED ERRONEOUS FPS.
21365  116274  177777                          -1              ;EXPECTED FEC.
21366                                  ;EXP=37 (OCT)   FL=1    FIC=1
21367  116276  004737  117144          WWC3:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21368  116302  047667  075757  157737  1$:     .WORD   47667,75757,157737,167773       ;AC0 OPERAND.
21369  116310  167773
21370  116312  055675  173757          2$:     .WORD   55675,173757            ;EXPECTED RESULT.
21371  116316  122102  004021          3$:     .WORD   122102,004021           ;ANTICIPATED ERRONEOUS RESULT.
21372  116322  040717                  4$:     40717                   ;FPS BEFORE EXECUTION.
21373  116324  040700                          40700                   ;FPS AFTER EXECUTION.
21374  116326  140705                          140705                  ;ANTICIPATED ERRONEOUS FPS.
21375  116330  177777                          -1              ;EXPECTED FEC.
21376                                  ;EXP=40 (OCT)   FL=1    FIC=1
21377  116332  004737  117144          WWC4:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21378  116336  050000  000000  000000  1$:     .WORD   50000,0,0,0     ;AC0 OPERAND.
21379  116344  000000
21380  116346  000000  000000          2$:     .WORD   0,0             ;EXPECTED RESULT.
21381  116352  177777  177777          3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
```

```
21382  116356  040700                  4$:     40700                   ;FPS BEFORE EXECUTION.
21383  116360  140705                          140705                  ;FPS AFTER EXECUTION.
21384  116362  040705                          40705                   ;ANTICIPATED ERRONEOUS FPS.
21385  116364  000006                          6               ;EXPECTED FEC.
21386
21387                                  ;EXP=40 (OCT)   FL=1   FIC=0
21388  116366  004737  117144          WWC5:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21389  116372  050000  000000  000000  1$:     .WORD   50000,0,0,0     ;AC0 OPERAND.
21390  116400  000000
21391  116402  000000  000000          2$:     .WORD   0,0             ;EXPECTED RESULT.
21392  116406  177777  177777          3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
21393  116412  040312                  4$:     40312                   ;FPS BEFORE EXECUTION.
21394  116414  040305                          40305                   ;FPS AFTER EXECUTION.
21395  116416  140305                          140305                  ;ANTICIPATED ERRONEOUS FPS.
21396  116420  177777                          -1              ;EXPECTED FEC.
21397                                  ;EXP=30 (OCT)   FL=1    FIC=1
21398  116422  004737  117144          WWC6:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21399  116426  046000  000001  000000  1$:     .WORD   46000,1,0,0     ;AC0 OPERAND.
21400  116434  000000
21401  116436  000200  000001          2$:     .WORD   200,1           ;EXPECTED RESULT.
21402  116442  177777  177777          3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
21403  116446  040700                  4$:     40700                   ;FPS BEFORE EXECUTION.
21404  116450  040700                          40700                   ;FPS AFTER EXECUTION.
21405  116452  177777                          -1                      ;ANTICIPATED ERRONEOUS FPS.
21406  116454  177777                          -1              ;EXPECTED FEC.
21407                                  ;EXP=27 (OCT)   FL=1    FIC=1
21408  116456  004737  11,144          WWC7:   JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21409  116462  045600  000001  000000  1$:     .WORD   45600,1,0,0     ;AC0 OPERAND.
21410  116470  000000
21411  116472  000100  000000          2$:     .WORD   100,0           ;EXPECTED RESULT.
21412  116476  177777  177777          3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
21413  116502  040707                  4$:     40707                   ;FPS BEFORE EXECUTION.
21414  116504  040700                          40700                   ;FPS AFTER EXECUTION.
21415  116506  177777                          -1                      ;ANTICIPATED ERRONEOUS FPS.
21416  116510  177777                          -1              ;EXPECTED FEC.
21417                                  ;EXP=17 (OCT)   FL=0    FIC=1
21418  116512  004737  117144          WWC10:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21419  116516  043600  000000  000000  1$:     .WORD   43600,0,0,0     ;AC0 OPERAND.
21420  116524  000000
21421  116526  040000  177777          2$:     .WORD   40000,-1                ;EXPECTED RESULT.
21422  116532  000000  177777          3$:     .WORD   0,-1            ;ANTICIPATED ERRONEOUS RESULT.
21423  116536  040600                  4$:     40600                   ;FPS BEFORE EXECUTION.
21424  116540  040600                          40600                   ;FPS AFTER EXECUTION.
21425  116542  140604                          140604                  ;ANTICIPATED ERRONEOUS FPS.
21426  116544  177777                          -1              ;EXPECTED FEC.
21427
21428                                  ;EXP=20 (OCT)   FL=0    FIC=1
21429  116546  004737  117144          WWC11:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21430  116552  044000  000000  000000  1$:     .WORD   44000,0,0,0     ;AC0 OPERAND.
21431  116560  000000
21432  116562  000000  177777          2$:     .WORD   0,-1            ;EXPECTED RESULT.
21433  116566  177777  177777          3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
21434  116572  040600                  4$:     40600                   ;FPS BEFORE EXECUTION.
21435  116574  140605                          140605                  ;FPS AFTER EXECUTION.
21436  116576  040600                          40600                   ;ANTICIPATED ERRONEOUS FPS.
21437  116600  000006                          6               ;EXPECTED FEC.
```

```
21438                                   ;EXP=10 (OCT), AC NEGATIVE, FL=0, FIC=1
21439  116602  004737  117144           WWC12:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21440  116606  142000  000000  000000   1$:     .WORD   142000,0,0,0    ;AC0 OPERAND.
21441  116614  000000
21442  116616  177600  177777           2$:     .WORD   177600,-1               ;EXPECTED RESULT.
21443  116622  000200  000000           3$:     .WORD   200,0           ;ANTICIPATED ERRONEOUS RESULT.
21444  116626  040600                   4$:     40600                   ;FPS BEFORE EXECUTION.
21445  116630  040610                           40610                   ;FPS AFTER EXECUTION.
21446  116632  040600                           40600                   ;ANTICIPATED ERRONEOUS FPS.
21447  116634  177777                           -1              ;EXPECTED FEC.
21448                                   ;EXP=37 (OCT), FL=1, FIC=1, AC NEG.
21449  116636  004737  117144           WWC13:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21450  116642  147600  000000  000000   1$:     .WORD   147600,0,0,0    ;AC0 OPERAND.
21451  116650  000000
21452  116652  140000  000000           2$:     .WORD   140000,0                ;EXPECTED RESULT.
21453  116656  137777  000000           3$:     .WORD   137777,0                ;ANTICIPATED ERRONEOUS RESULT.
21454  116662  040700                   4$:     40700                   ;FPS BEFORE EXECUTION.
21455  116664  040710                           40710                   ;FPS AFTER EXECUTION
21456  116666  177777                           -1                      ;ANTICIPATED ERRONEOUS FPS.
21457  116670  177777                           -1              ;EXPECTED FEC.
21458                                   ;EXP=37  (OCT),  FL=1,  FIC=1,  AC  NEG
21459  116672  004737  117144           WWC14:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21460  116676  147600  000000  001000   1$:     .WORD   147600,0,1000,0 ;AC0 OPERAND.
21461  116704  000000
21462  116706  137777  177777           2$:     .WORD   137777,177777           ;EXPECTED RESULT.
21463  116712  140000  177777           3$:     .WORD   140000,177777           ;ANTICIPATED ERRONEOUS RESULT.
21464  116716  040707                   4$:     40707                   ;FPS BEFORE EXECUTION.
21465  116720  040710                           40710                   ;FPS AFTER EXECUTION.
21466  116722  177777                           -1                      ;ANTICIPATED ERRONEOUS FPS.
21467  116724  177777                           -1              ;EXPECTED FEC.
21468                                   ;EXP=41 (OCT),  AC NEG, FL=1, FIC=1
21469  116726  004737  117144           WWC15:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21470  116732  150200  000000  000000   1$:     .WORD   150200,0,0,0    ;AC0 OPERAND.
21471  116740  000000
21472  116742  000000  000000           2$:     .WORD   0,0                     ;EXPECTED RESULT.
21473  116746  177777  177777           3$:     .WORD   -1,-1           ;ANTICIPATED ERRONEOUS RESULT.
21474  116752  040700                   4$:     40700                   ;FPS BEFORE EXECUTION.
21475  116754  140705                           140705                  ;FPS AFTER EXECUTION.
21476  116756  177777                           -1                      ;ANTICIPATED ERRONEOUS FPS.
21477  116760  000006                           6               ;EXPECTED FEC.
21478                                   ;EXP=40 (OCT),  AC NEG,  FL=1,  FIC=1
21479  116762  004737  117144           WWC16:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21480  116766  150000  000001  000000   1$:     .WORD   150000,1,0,0    ;AC0 OPERAND.
21481  116774  000000
21482  116776  000000  000000           2$:     .WORD   0,0                     ;EXPECTED RESULT.
21483  117002  100000  177600           3$:     .WORD   100000,-200                     ;ANTICIPATED ERRONEOUS RESULT.
21484  117006  040700                   4$:     40700                   ;FPS BEFORE EXECUTION.
21485  117010  140705                           140705                  ;FPS AFTER EXECUTION.
21486  117012  040700                           40700                   ;ANTICIPATED ERRONEOUS FPS.
21487  117014  000006                           6               ;EXPECTED FEC.
21488                                   ;EXP=40, AC NEGATIVE, FL=1, FIC=1
21489  117016  004737  117144           WWC17:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21490  117022  150001  000000  000000   1$:     .WORD   150001,0,0,0    ;AC0 OPERAND.
21491  117030  000000
21492  117032  000000  000000           2$:     .WORD   0,0                     ;EXPECTED RESULT.
21493  117036  077400  000000           3$:     .WORD   77400,0         ;ANTICIPATED ERRONEOUS RESULT.
```

```
21494  117042  040700                  4$:     40700                   ;FPS BEFORE EXECUTION.
21495  117044  140705                          140705                  ;FPS AFTER EXECUTION.
21496  117046  177777                          -1                      ;ANTICIPATED ERRONEOUS FPS.
21497  117050  000006                          6               ;EXPECTED FEC.
21498                                  ;EXP 40    (OCT), AC MOST NEG LONG INT, FL=1
21499                                  ;FIC=1
21500  117052  004737  117144          WWC20:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21501  117056  150000  000000  000000  1$:     .WORD   150000,0,0,0    ;AC0 OPERAND.
21502  117064  000000
21503  117066  100000  000000          2$:     .WORD   100000,0                ;EXPECTED RESULT.
21504  117072  000000  000000          3$:     .WORD   0,0             ;ANTICIPATED ERRONEOUS RESULT.
21505  117076  040700                  4$:     40700                   ;FPS BEFORE EXECUTION.
21506  117100  040710                          40710                   ;FPS AFTER EXECUTION.
21507  117102  140705                          140705                  ;ANTICIPATED ERRONEOUS FPS.
21508  117104  177777                          -1              ;EXPECTED FEC.
21509                                  ;EXP=20, AC = MOST NEG INTEGER, FL=0, FIC=1
21510
21511  117106  004737  117144          WWC21:  JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21512  117112  144000  000001  000000  1$:     .WORD   144000,1,0,0    ;AC0 OPERAND.
21513  117120  000000
21514  117122  100000  177777          2$:     .WORD   100000,-1               ;EXPECTED RESULT.
21515  117126  100000  177400          3$:     .WORD   100000,177400           ;ANTICIPATED ERRONEOUS RESULT.
21516  117132  040600                  4$:     40600                   ;FPS BEFORE EXECUTION.
21517  117134  040610                          40610                   ;FPS AFTER EXECUTION.
21518  117136  140605                          140605                  ;ANTICIPATED ERRONEOUS FPS.
21519  117140  177777                          -1              ;EXPECTED FEC.
21520  117142  000457                  6$:     BR      WWCDONE
21521
21522                                  ;THIS SUBROUTINE, STCSUB, IS USED TO SET UP THE OPERANDS, EXECUTE
21523                                  ;THE STCDI OR STCDL INSTRUCTION AND CHECK THE RESULTS. A CALL
21524                                  ;TO IT IS MADE THUS:
21525                                  ;
21526                                  ;               JSR     PC,@#STCSUB
21527                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
21528                                  ;               RES:    .WORD   X,X             ;EXPECTED RESULT
21529                                  ;               ERRES:  .WORD   X,X             ;ERROR RESULT
21530                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
21531                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
21532                                  ;               ERFPS:  .WORD   X               ;ERROR FPS.
21533                                  ;               FEC:    .WORD   X               ;EXPECTED FEC
21534                                  ;               ERR1:   ERROR   X               ;DATA ERROR.
21535                                  ;                       BR      CONT
21536                                  ;               ERR2:   ERROR   X               ;FPS ERROR.
21537                                  ;               CONT:                           ;RETURN ADDRESS
21538                                  ;
21539                                  ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
21540                                  ;THE STCDI OR STCDL INSTRUCTION IS EXECUTED.
21541                                  ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
21542                                  ;COMPARED WITH FPSA IF THIS TOO IS CORRECT STCSUB RETURNS CONTROL
21543                                  ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD STCSUB
21544                                  ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN STCSUB WILL RETURN
21545                                  ;TO THE ERROR CALL AT ERR2, OTHERWISE STCSUB ITSELF
21546                                  ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
21547                                  ;STCDI OR STCDL IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
21548                                  ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
21549                                  ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN STCSUB
```

```
21550                                   ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
21551                                   ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND STCSUB WILL
21552                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
21553
21554  117144  012601                   STCSUB: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
21555  117146  012700  000200                   MOV     #200,R0         ;SET UP THE AC0 OPERAND.
21556  117152  170100                           LDFPS   R0
21557  117154  010100                           MOV     R1,R0
21558  117156  172410                           LDD     (R0),AC0
21559  117160  012702  117272                   MOV     #STCIBF,R2      ;INITIALIZE THE OUT PUT BUFFER.
21560  117164  012700  000004                   MOV     #4,R0
21561  117170  012722  177777           1$:     MOV     #-1,(R2)+
21562  117174  077003                           SOB     R0,1$
21563  117176  016100  000020                   MOV     20(R1),R0       ;SET THE FPS.
21564  117202  170100                           LDFPS   R0
21565  117204  012700  117272                   MOV     #STCIBF,R0
21566  117210  175410                   2$:     STCDL   AC0,(R0)        ;TEST INSTRUCTION.
21567
21568  117212  170204                           STFPS   R4              ;GET THE FPS.
21569  117214  170305                           STST    R5              ;GET THE FEC.
21570  117216  010102                           MOV     R1,R2
21571  117220  062702  000010                   ADD     #10,R2
21572  117224  012700  117272                   MOV     #STCIBF,R0      ;SEE IF THE RESULT IS CORRECT.
21573  117230  012703  000002                   MOV     #2,R3
21574  117234  022022                   3$:     CMP     (R0)+,(R2)+
21575  117236  001014                           BNE     10$
21576  117240  077303                           SOB     R3,3$
21577  117242  016102  000022                   MOV     22(R1),R2
21578  117246  020204                           CMP     R2,R4           ;SEE IF THE FPS IS CORRECT.
21579  117250  001007                           BNE     10$             ;BRANCH IF INCORRECT.
21580  117252  005702                           TST     R2
21581  117254  100003                           BPL     4$
21582  117256  026105  000026                   CMP     26(R1),R5       ;SEE IF THE FEC IS CORRECT.
21583  117262  001002                           BNE     10$             ;BRANCH IF INCORRECT.
21584
21585  117264  000161  000030           4$:     JMP     30(R1)          ;RETURN.
21586  117270                           10$:
21587  117270  104000                           EMT                     ;
21588
21589                                   ;DATA BUFFER:
21590  117272  177777  177777  177777 STCIBF: .WORD   -1,-1,-1,-1
21591  117300  177777
21592
21593  117302                           WWCDONE:
21594  117302  004767  001166                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21595                                                                   ;SEE IF THE USER HAS EXPRESSED
21596                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
21597                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21598                                                                   ;THE USER TYPED CONTROL G?).
21599
21600
21601                                   ;*****************************************************************************
21602                                   ;TEST 572       STCFL AND STCFI TEST
21603                                   ;*****************************************************************************
21604  117306                           TS572:
21605
```

```
21606
21607                                   ;EXPONENT=37, FL=1
21608  117306  004737  117144           JSR     PC,@#STCSUB     ;GO EXECUTE THE INSTRUCTION.
21609  117312  047777  177777  177777   1$:     .WORD   47777,-1,-1,-1  ;AC0 OPERAND.
21610  117320  177777
21611  117322  077777  177600           2$:     .WORD   77777,177600            ;EXPECTED RESULT.
21612  117326  077777  177777           3$:     .WORD   77777,177777            ;ANTICIPATED ERRONEOUS RESULT.
21613  117332  040100                   4$:     40100                   ;FPS BEFORE EXECUTION.
21614  117334  040100                           40100                   ;FPS AFTER EXECUTION.
21615  117336  177777                           -1                      ;ANTICIPATED ERRONEOUS FPS.
21616  117340  177777                           -1              ;EXPECTED FEC.
21617  117342                           XXCDONE:
21618  117342  004767  001126                   JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21619                                                                   ;SEE IF THE USER HAS EXPRESSED
21620                                                                   ;THE DESIRE TO CHANGE THE SOFTWARE
21621                                                                   ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21622                                                                   ;THE USER TYPED CONTROL G?).
21623
21624
21625                                   ;*****************************************************************************
21626                                   ;TEST 573       STEXP TEST
21627                                   ;*****************************************************************************
21628  117346                           TS573:
21629
21630                                   ; EXP = 100 (EXCESS 200)
21631  117346  004737  117554           YYC1:   JSR     PC,@#STXSUB
21632  117352  020000  000000  000000   1$:     .WORD   20000,0,0,0                     ;AC
21633  117360  000000
21634  117362  177700                   2$:     -100                                    ;EXP RES
21635  117364  052525                   3$:     52525                                   ;ERROR EXP.
21636  117366  040000                   4$:     40000                                   ;FPSB
21637  117370  040010                           40010                                   ;FPSA
21638  117372  040000                           40000                                   ;ERROR FPS
21639                                   ; EXP = 200 (EXCESS 200)
21640  117374  004737  117554           YYC2:   JSR     PC,@#STXSUB     ;GO EXECUTE THE INSTRUCTION.
21641  117400  040000  000000  000000   1$:     .WORD   40000,0,0,0     ;AC0 OPERAND.
21642  117406  000000
21643  117410  000000                   2$:     0                       ;EXPECTED EXPONENT RESULT.
21644  117412  052525                   3$:     52525           ;ANTICIPATED ERRONEOUS RESULT.
21645  117414  040000                   4$:     40000                   ;FPS BEFORE EXECUTION.
21646  117416  040004                           40004                   ;FPS AFTER EXECUTION.
21647  117420  040000                           40000                   ;ANTICIPATED ERRONEOUS FPS.
21648                                   ; EXP = 201 (EXCESS 200)
21649  117422  004737  117554           YYC3:   JSR     PC,@#STXSUB     ;GO EXECUTE THE INSTRUCTION.
21650  117426  040200  000000  000000   1$:     .WORD   40200,0,0,0     ;AC0 OPERAND.
21651  117434  000000
21652  117436  000001                   2$:     1                       ;EXPECTED EXPONENT RESULT.
21653  117440  052525                   3$:     52525           ;ANTICIPATED ERRONEOUS RESULT.
21654  117442  040000                   4$:     40000                   ;FPS BEFORE EXECUTION.
21655  117444  040000                           40000                   ;FPS AFTER EXECUTION.
21656  117446  040004                           40004                   ;ANTICIPATED ERRONEOUS FPS.
21657                                   ; EXP = 375  (EXCESS 200)
21658
21659  117450  004737  117554           YYC4:   JSR     PC,@#STXSUB     ;GO EXECUTE THE INSTRUCTION.
21660  117454  077200  000000  000000   1$:     .WORD   77200,0,0,0     ;AC0 OPERAND.
21661  117462  000000
```

```
21662  117464  000175                  2$:     175                     ;EXPECTED EXPONENT RESULT.
21663  117466  052525                  3$:     52525           ;ANTICIPATED ERRONEOUS RESULT.
21664  117470  040000                  4$:     40000                   ;FPS BEFORE EXECUTION.
21665  117472  040000                          40000                   ;FPS AFTER EXECUTION.
21666  117474  040010                          40010                   ;ANTICIPATED ERRONEOUS FPS.
21667                                  ; EXP = 1  (EXCESS 200)
21668
21669  117476  004737  117554          YYC5:   JSR     PC,@#STXSUB     ;GO EXECUTE THE INSTRUCTION.
21670  117502  000200  000000  000000  1$:     .WORD   200,0,0,0       ;AC0 OPERAND.
21671  117510  000000
21672  117512  177601                  2$:     -177                    ;EXPECTED EXPONENT RESULT.
21673  117514  052525                  3$:     52525           ;ANTICIPATED ERRONEOUS RESULT.
21674  117516  040000                  4$:     40000                   ;FPS BEFORE EXECUTION.
21675  117520  040010                          40010                   ;FPS AFTER EXECUTION.
21676  117522  040000                          40000                   ;ANTICIPATED ERRONEOUS FPS.
21677                                  ; EXP = 156  (EXCESS 200)
21678
21679  117524  004737  117554          YYC6:   JSR     PC,@#STXSUB     ;GO EXECUTE THE INSTPUCTION.
21680  117530  033400  000000  000000  1$:     .WORD   33400,0,0,0     ;AC0 OPERAND.
21681  117536  000000
21682  117540  177756                  2$:     -22                     ;EXPECTED EXPONENT RESULT.
21683  117542  052525                  3$:     52525           ;ANTICIPATED ERRONEOUS RESULT.
21684  117544  047707                  4$:     47707                   ;FPS BEFORE EXECUTION.
21685  117546  047710                          47710                   ;FPS AFTER EXECUTION.
21686  117550  177777                          -1                      ;ANTICIPATED ERRONEOUS FPS.
21687  117552  000452                          BR      YYCDONE
21688
21689                                  ;THIS SUBROUTINE, STXSUB, IS USED TO SET UP THE OPERANDS, EXECUTE
21690                                  ;THE STEXP INSTRUCTION AND CHECK THE RESULTS. A CALL
21691                                  ;TO IT IS MADE THUS:
21692                                  ;
21693                                  ;               JSR     PC,@#STXSUB
21694                                  ;               ACARG:  .WORD   X,X,X,X         ;AC OPERAND
21695                                  ;               RES:    .WORD   X               ;EXPECTED RESULT
21696                                  ;               ERRES:  .WORD   X               ;ERROR RESULT
21697                                  ;               FPSB:   .WORD   X               ;FPS BEFORE EXECUTION
21698                                  ;               FPSA:   .WORD   X               ;FPS AFTER EXECUTION
21699                                  ;               ERFPS:  .WORD   X               ;ERROR FPS.
21700                                  ;               ERR1:   ERROR   X               ;DATA ERROR.
21701                                  ;                       BR      CONT
21702                                  ;               ERR2:   ERROR   X               ;FPS ERROR.
21703                                  ;               CONT:                           ;RETURN ADDRESS
21704                                  ;
21705                                  ;THE OPERANDS ARE SET UP (USING AC0 AS THE ACCUMULATOR). THEN
21706                                  ;THE STEXP INSTRUCTION IS EXECUTED.
21707                                  ;THE RESULT IS CHECKED AGAINST RES. IF THE RESULT IS CORRECT THEN THE FPS IS
21708                                  ;COMPARED WITH FPSA IF THIS TOO IS CORRECT STXSUB RETURNS CONTROL
21709                                  ;TO THE CALLING ROUTINE AT CONT. IF THE FPS IS BAD STXSUB
21710                                  ;COMPARE IT TO ERROR FPS. IF THIS MATCHES THEN STXSUB WILL RETURN
21711                                  ;TO THE ERROR CALL AT ERR2, OTHERWISE STXSUB ITSELF
21712                                  ;REPORTS THIS FAILURE AND THEN RETURNS TO CONT. IF THE RESULT OF THE
21713                                  ;STEXP IS INCORRECT, THE INCORRECT RESULT IS COMPARED WITH THE
21714                                  ;ANTICIPATED FAILING DATA PATTERN, ERRES. IF THE FAILURE IN
21715                                  ;THE RESULT WAS ANTICIPATED CORRECTLY TO BE ERRES THEN STXSUB
21716                                  ;WILL TRANSFER CONTROL TO THE ERROR CALL AT ERR1. OTHERWISE THE
21717                                  ;RESULT WAS INCORRECT BUT WAS NOT ANTICIPATED AND STXSUB WILL
```

```
21718                                   ;REPORT THE FAILURE AFTER WHICH CONTROL WILL BE PASSED TO CONT.
21719
21720  117554  012601                  STXSUB: MOV     (SP)+,R1        ;GET A POINTER TO THE ARGUMENTS.
21721  117556  010102                          MOV     R1,R2
21722  117560  012737  123456  117666          MOV     #123456,@#STXBF
21723  117566  012737  076543  117670          MOV     #76543,@#STXBF+2
21724  117574  012700  000200                  MOV     #200,R0
21725  117600  170100                          LDFPS   R0
21726  117602  010100                          MOV     R1,R0           ;SET UP THE AC0 OPERAND.
21727  117604  172410                          LDD     (R0),AC0
21728  117606  016100  000016                  MOV     16(R1),R0       ;SET THE FPS.
21729  117612  170100                          LDFPS   R0
21730  117614  012700  117666                  MOV     #STXBF,R0
21731  117620  175010                  1$:     STEXP   AC0,(R0)        ;TEST INSTRUCTION.
21732  117622  170204                          STFPS   R4              ;GET FPS.
21733  117624  026137  000010  117666          CMP     10(R1),@#STXBF  ;WAS RESULT CORRECT?
21734  117632  001401                          BEQ     5$
21735  117634  104000                          EMT                     ;
21736  117636  020461  000016          5$:     CMP     R4,16(R1)       ;SEE IF THE FPS IS CORRECT.
21737  117642  001401                          BEQ     10$
21738  117644  104000                          EMT                     ;
21739                                  ;SEE IF MORE THAN ONE WORD WAS WRITTEN IN THE OUTPUT BUFFER.
21740  117646  022737  076543  117670  10$:    CMP     #76543,@#STXBF+2
21741  117654  001401                          BEQ     4$
21742  117656  104000                          EMT                     ;
21743  117660  000161  000022          4$:     JMP     22(R1)
21744
21745  117664  177777                          -1
21746  117666  177777  177777  177777  STXBF:  .WORD   -1,-1,-1,-1,-1
21747  117674  177777  177777
21748
21749  117700                          YYCDONE:
21750  117700  004767  000570                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21751                                                                  ;SEE IF THE USER HAS EXPRESSED
21752                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21753                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21754                                                                  ;THE USER TYPED CONTROL G?).
21755
21756                                  ;*****************************************************************************
21757                                  ;TEST 574       STST TEST
21758                                  ;*****************************************************************************
21759  117704                          TS574:
21760
21761  117704  012700  040000                  MOV     #40000,R0       ;SET FPS. FID=1.
21762  117710  170100                          LDFPS   R0
21763
21764  117712  170003                  ZZC2:   .WORD   170003                  ;ILLEGAL FPP
21765                                                                          ;OP CODE
21766  117714  012700  117774                  MOV     #ZZCBF,R0       ;SET UP THE OUTPUT BUFFER.
21767  117720  012710  177777                  MOV     #-1,(R0)
21768  117724  012760  177777  000002          MOV     #-1,2(R0)
21769  117732  170310                  ZZC3:   STST    (R0)                    ;GET FEC AND
21770                                                                          ;FEA
21771  117734  170204                          STFPS   R4              ;GET FPS.
21772  117736  012700  117774                  MOV     #ZZCBF,R0
21773  117742  022710  000002                  CMP     #2,(R0) ;SEE IF FEC IS CORRECT.
```

```
21774  117746  001010                        BNE     ZZC10           ;BRANCH IF INCORRECT.
21775  117750  022760  117712  000002        CMP     #ZZC2,2(R0)     ;SEE IF FEA, ADDRESS, IS CORRECT.
21776  117756  001004                        BNE     ZZC10           ;BRANCH IF INCORRECT.
21777  117760  022704  140000                CMP     #140000,R4      ;SEE IF FPS IS CORRECT.
21778  117764  001001                        BNE     ZZC10           ;BRANCH IF INCORRECT.
21779  117766  000407                        BR      ZZCDONE
21780  117770                          ZZC10.
21781  117770  104000                        EMT                     ;
21782
21783                                  ;DATA BUFFER:
21784  117772  177777                        -1
21785  117774  177777  177777  177777  ZZCBF: .WORD   -1,-1,-1,-1
21786  120002  177777
21787  120004  177777                        -1
21788
21789  120006                          ZZCDONE:
21790  120006  004767  000462                JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
21791                                                                  ;SEE IF THE USER HAS EXPRESSED
21792                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21793                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21794                                                                  ;THE USER TYPED CONTROL G?).
21795
21796
21797                                  ;*****************************************************************************
21798                                  ;TEST 575       SPECIAL CASE TEST
21799                                  ;*****************************************************************************
21800  120012                          TS575:
21801  120012  012746  144724          AAD1:   MOV     #144724, -(SP)  ;PUT FRACTION ON STACK
21802  120016  012746  040600                  MOV     #40600, -(SP)   ;PUT EXPONENT ON STACK
21803  120022  005046                          CLR     -(SP)           ;PUT SUBTRAHEND FRACTION ON STACK
21804  120024  012746  040600                  MOV     #40600, -(SP)   ;PUT SUBTRAHEND EXPONENT ON STACK
21805  120030  172466  000004                  LDF     4(SP), AC0      ;LOAD FP ACCUMULATORS
21806  120034  173026                          SUBF    (SP)+, AC0      ;DO SUBTRACTION
21807  120036  174037  120066                  STF     AC0, @#AADBF    ;GET AND STORE ANSWER
21808  120042  022737  036711  120066          CMP     #36711, @#AADBF ;IS EXPONENT CORRECT
21809  120050  001401                          BEQ     1$
21810  120052  104000                          EMT                     ;BAD EXPONENT FROM SUBTRACTION
21811  120054  022737  152000  120070  1$:     CMP     #152000, @#AADBF+2 ;IS FRACTION CORRECT
21812  120062  001403                          BEQ     AADDONE
21813  120064  104000                          EMT                     ;FRACTION INCORRECT
21814
21815  120066  000000                  AADBF:  .WORD   0
21816  120070  000000                          .WORD   0
21817
21818  120072  012706  001000          AADDONE: MOV    #STBOT, SP      ;RESTORE STACK POINTER
21819  120076  004767  000372                  JSR     PC,..RSET       ;GO INITIALIZE THE FPS AND STACK; AND
21820                                                                  ;SEE IF THE USER HAS EXPRESSED
21821                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21822                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21823                                                                  ;THE USER TYPED CONTROL G?).
21824
21825
21826
21827                                  ;*****************************************************************************
21828                                  ;TEST 576       POWER MONITOR BIT CHECK
21829                                  ;*****************************************************************************
```

```
21830  120102                          TS576:
21831  120102  013700  000004                  MOV     @#4,R0
21832  120106  013701  000006                  MOV     @#6,R1          ;SAVE THE TIMEOUT VECTOR
21833  120112  012737  120136  000004          MOV     #1$,@#4
21834  120120  012737  000340  000006          MOV     #340,@#6        ;SET UP THE TIMEOUT VECTOR TO WITHIN THE TEST
21835  120126  005737  177766                  TST     @#177766        ;IS THE MAP PRESENT?(NO TRAP TO 1$)
21836  120132  001403                          BEQ     2$              ;YES,AND IF EQUAL TO ZERO THEN CLEAN UP
21837                                                                  ;AND GO TO NEXT TEST
21838  120134  104000                          EMT                     ;IF POWER HAS FAILED THEN GO REPORT ERROR
21839  120136  005726                  1$:     TST     (SP)+           ;READJUST THE STACK TO COMPENSATE FOR THE
21840  120140  005726                          TST     (SP)+           ;STACK
21841  120142  010037  000004          2$:     MOV     R0,@#4          ;RESTORE THE TIMEOUT VECTOR
21842  120146  010137  000006                  MOV     R1,@#6          ;AND GO TO NEXT TEST
21843
21844                                  ;*****************************************************************************
21845                                  ;TEST 577       INTERRUPTABILITY TEST
21846                                  ;*****************************************************************************
21847  120152                          TS577:
21848  120152  004567  130250          BBD1:   JSR     R5,CHKAPT
21849  120156  000520                          BR      FPEXIT          ;SKIP TEST IF ON APT AND NOT FIRST PASS
21850
21851  120160  005001                          CLR     R1              ;INITIALIZE A COUPLE OF COUNTERS
21852  120162  005000                          CLR     R0
21853  120164  013767  000064  117170          MOV     @#64,   $TMP0   ;SAVE INTERRUPT VECTOR
21854  120172  013767  000066  117164          MOV     @#66,   $TMP1   ;SAVE INTERRUPT PRIORITY
21855  120200  012737  120252  000064          MOV     #3$,    @#64    ;SET UP INTERRUPT PRIORITY FOR THIS TEST
21856  120206  005037  000066                  CLR     @#66            ;AND PRIORITY
21857  120212  005067  057560                  CLR     PS              ;PUT PROCESSOR PRIORITY AT 0
21858  120216  005067  057344                  CLR     TPB             ;SEND A NULL CHARACTER
21859  120222  105767  057336          1$:     TSTB    TTCSR           ;WAIT FOR DONE TO SET
21860  120226  100375                          BPL     1$
21861  120230  005067  057332                  CLR     TPB             ;SEND A SECOND CHARACTER
21862  120234  052767  000100  057322          BIS     #BIT6,  TTCSR   ;SET INTERRUPT ENABLE
21863  120242  005200                  2$:     INC     R0              ;INCREMENT COUNTER TO GET BASE TIME
21864  120244  001376                          BNE     2$              ;CONTINUE LOOPING UNLESS COUNTER GOES TO 0
21865  120246  000005                          RESET                   ;IF NO INTERRUPT YET KILL IT
21866  120250  104000                          EMT                     ;NO INTERRUPT OCCURRED IN ALLOTTED TIME
21867  120252  166700  000110          3$:     SUB     Y,      R0      ;SUBTRACT TIME FOR FP INSTRUCTION
21868  120256  010067  000106                  MOV     R0,     Z       ;SAVE FIRST TIME
21869  120262  012737  120340  000064          MOV     #7$,    @#64    ;SET UP FOR NEXT INTERRUPT
21870  120270  005100                  4$:     COM     R0              ;MAKE PRE LOOP COUNTER NEGATIVE
21871  120272  005067  057266                  CLR     TTCSR           ;MAKE SURE NO INTERRUPT YET
21872  120276  005067  057264                  CLR     TPB             ;SEND A CHARACTER
21873  120302  105767  057256          5$:     TSTB    TTCSR           ;WAIT FOR READY BIT TO SET
21874  120306  100375                          BPL     5$
21875  120310  005067  057252                  CLR     TPB             ;SEND SECOND CHARACTER
21876  120314  052767  000100  057242          BIS     #BIT6,  TTCSR   ;SET INTERRUPT ENABLE
21877  120322  005200                  6$:     INC     R0              ;DO PRE LOOP
21878  120324  001376                          BNE     6$
21879  120326  171227  040400                  MULF    #2,     AC2     ;DO FLOATING POINT INSTRUCTION
21880  120332  000240                          NOP                     ;JUST IN CASE INTERRUPT TAKES TOO LONG
21881  120334  000005                          RESET                   ;IF NO INTERRUPT CLEAR THE WORLD
21882  120336  104000                          EMT                     ;INTERRUPT NOT BACK IN ALLOTTED TIME
21883  120340  005201                  7$:     INC     R1              ;INCREMENT TIMES THROUGH COUNTER
21884  120342  020127  000015                  CMP     R1,     #15     ;HAVE WE PASSED HERE 15 TIMES BEFORE
21885  120346  001411                          BEQ     BBDDONE         ;IF YES I MAY NEVER PASS HERE AGAIN
```

```
21886  120350  062767  000002  000012          ADD     #2.     Z       ;IF NO ADD A LITTLE TIME TO PRELOOP
21887  120356  016700  000006                  MOV     Z,      R0      ;PUT NEW COUNT IN COUNTER
21888  120362  000742                          BR      4$              ;DO IT ALL AGAIN
21889
21890  120364  000000                  X:      .WORD   0
21891  120366  000026                  Y:      .WORD   26
21892  120370  000000                  Z:      .WORD   0
21893
21894  120372  042767  000100  057164  BBDDONE:BIC     #100,   TTCSR   ;CLEAR INTERRUPT ENABLE BEFORE EXITING TEST
21895  120400  016737  116756  000064          MOV     $TMP0,  @#64    ;RESTORE PRINTER VECTOR
21896  120406  016737  116752  000066          MOV     $TMP1,  @#66    ;RESTORE PRINTER PRIORITY
21897  120414  004767  000054                  JSR     PC,.RSET        ;GO INITIALIZE THE FPS AND STACK; AND
21898                                                                  ;SEE IF THE USER HAS EXPRESSED
21899                                                                  ;THE DESIRE TO CHANGE THE SOFTWARE
21900                                                                  ;VIRTUAL CONSOLE SWITCH REGISTER (HAS
21901                                                                  ;THE USER TYPED CONTROL G?).
21902  120420  000167  000134          FPEXIT: JMP     SLU1ST          ;GET OVER SUBROUTINES TO NEXT TEST
21903
21904
21905  120424  012737  120456  000004  ERROR4: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
21906  120432  012737  000340  000006          MOV     #340,@#6
21907  120440  005737  177766                  TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
21908                                                                  ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
21909                                                                  ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
21910                                                                  ;MAP BOARD
21911  120444  001404                          BEQ     1$              ;NO,GO REPORT THE ERROR
21912  120446  012737  000177  001002          MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
21913  120454  000403                          BR      2$              ; AND GO SET FATAL ERROR FLAG
21914  120456  012737  000003  001002  1$:     MOV     #3,@#$FATAL                     ;SET UP FATAL ERROR NUMBER
21915  120464  012767  000001  060306  2$:     MOV     #1,$MSGTY                       ;SET FATAL ERROR FLAG
21916  120472  000777                  FPHLT:  BR      .               ;STAY HERE FOREVER
21917                                          .SBTTL  FLAG RESET ROUTINE
21918                                  ;*******************************************************************************
21919                                  ;*THIS ROUTINE WILL BE CALLED AT THE END OF EACH FLOATING POINT TEST
21920                                  ;*TO RESET THE STACK, CLEAR THE FPS AND REINITIALIZE TRAP VECTORS
21921
21922  120474  012737  120424  000244  .RSET:  MOV     #ERROR4,@#$PVECT
21923  120502  012737  021256  000004          MOV     #T04,@#ERRVECT
21924  120510  012737  021260  000010          MOV     #T010,@#10
21925  120516  011600                          MOV     (SP),R0
21926  120520  012706  001000                  MOV     #STBOT,SP
21927  120524  005004                          CLR     R4
21928  120526  170104                          LDFPS   R4
21929  120530  000110                          JMP     (R0)
21930
21931                                  ;THESE ARE SOME EQUATES USE IN THE LAST THREE SECTIONS
21932          000001                          BIT0=000001
21933          000002                          BIT1=000002
21934          000004                          BIT2=000004
21935          000010                          BIT3=000010
21936          000020                          BIT4=000020
21937          000040                          BIT5=000040
21938          000100                          BIT6=000100
21939          000200                          BIT7=000200
21940          000400                          BIT8=000400
21941          001000                          BIT9=001000
```

```
21942           002000                          BIT10=002000
21943           004000                          BIT11=004000
21944           010000                          BIT12=010000
21945           020000                          BIT13=020000
21946           040000                          BIT14=040000
21947           100000                          BIT15=100000
21948
21949  120532   177560                  RCSR:   177560                  ;ADDRESS OF RECEIVER COMMAND/STATUS REGISTER
21950  120534   177562                  RBUF:   177562                  ;ADDRESS OF RECEIVER BUFFER
21951  120536   177564                  TCSR:   177564                  ;ADDRESS OF TRANSMITTER COMMAND/STATUS REGISTER
21952  120540   177566                  TBUF:   177566                  ;ADDRESS OF TRANSMITTER BUFFER
21953  120542   000060                  RVECT:  60                      ;RECEIVER INTERRUPT VECTOR
21954  120544   000062                  RPSW:   62
21955  120546   000064                  TVECT:  64                      ;TRANSMITTER INTERRUPT VECTOR
21956  120550   000066                  TPSW:   66
21957
21958                                   ;REAL TIME CLOCK REGISTER AND VECTOR ADDRESSES
21959  120552   177546                  LKS:    .WORD   177546
21960  120554   000100                  RTCVT:  .WORD   100
21961  120556   000102                  RTCPSW: .WORD   102
21962
21963  120560   032777  000004  100536  SLU1ST: BIT     #4,@SWR
21964  120566   001402                          BEQ     1$
21965  120570   000167  002424                  JMP     KWSTRT
21966  120574   012737  000004  001004  1$:     MOV     #4,@#$TESTN     ;PUT TEST NUMBER IN MAILBOX
21967  120602   012737  123150  000030          MOV     #ERROR5,@#30    ;SET UP FOR CORRECT ERROR CALL
21968
21969
21970                                   ;*****************************************************************************
21971                                   ;TEST 600       TEST ABILITY TO REFERENCE TCSR
21972                                   ;*****************************************************************************
21973  120610                           TS600:
21974  120610   013703  000004                  MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
21975  120614   012737  120630  000004          MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
21976  120622   005777  177710                  TST     @TCSR           ;REFERENCE THE XMIT COMMAND/STATUS REG.
21977  120626   000401                          BR      4$
21978  120630                           1$:
21979  120630   104000                          EMT     ;
21980  120632   010337  000004          4$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
21981
21982
21983
21984                                   ;*****************************************************************************
21985                                   ;TEST 601       TEST ABILITY TO REFERENCE TBUF
21986                                   ;*****************************************************************************
21987  120636                           TS601:
21988  120636   013703  000004                  MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
21989  120642   012737  120656  000004          MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
21990  120650   005777  177664                  TST     @TBUF           ;REFERENCE THE XMIT BUFFER
21991  120654   000401                          BR      4$
21992  120656                           1$:
21993  120656   104000                          EMT     ;
21994  120660   010337  000004          4$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
21995
21996
21997                                   ;*****************************************************************************
```

```
21998                                   ;TEST 602       TEST THAT TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED
21999                                   ;*****************************************************************************
22000  120664                           TS602:
22001  120664  032737  000001  001020          BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT
22002  120672  001405                          BEQ     70$             ;IF NO THEN SERIES OF TESTS
22003  120674  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
22004  120700  001402                          BEQ     70$             ;IF YES THEN DO SERIES OF TESTS
22005  120702  000167  002312                  JMP     KWSTRT          ;IF NO THEN BYPASS SERIES OF TESTS
22006  120706  005077  177626          70$:    CLR     @TBUF           ;LOAD XBUF
22007  120712  105777  177620                  TSTB    @TCSR           ;CHECK DONE
22008  120716  100006                          BPL     3$              ;BR IF CLEAR
22009                                                                   ;FILL SECOND BUFFER BECUASE REFRESH COULD CAUSE
22010                                                                   ;FIRST TEST TO FAIL
22011  120720  005077  177614                  CLR     @TBUF           ;FILL DOUBLE BUFFER
22012  120724  105777  177606                  TSTB    @TCSR           ;CHECK DONE
22013  120730  100001                          BPL     3$
22014  120732  104000                          EMT                     ;
22015  120734  005000          3$:     CLR     R0              ;CLEAR TIMER
22016  120736  105777  177574          4$:     TSTB    @TCSR           ;CHECK FOR XMIT DONE
22017  120742  100403                          BMI     5$              ;IF DONE SETS, BR TC END OF TEST
22018  120744  005200                          INC     R0              ;INCREMENT TIMER
22019  120746  001373                          BNE     4$
22020  120750  104000                          EMT                     ;
22021  120752                          5$:
22022
22023
22024                                   ;*****************************************************************************
22025                                   ;TEST 603       TEST THAT TCSR "DONE" SETS WITH RESET
22026                                   ;*****************************************************************************
22027  120752                           TS603:
22028  120752  005077  177562                  CLR     @TBUF           ;LOAD TRANSMIT BUFFER
22029  120756  105777  177554          1$:     TSTB    @TCSR           ;WAIT FOR DONE
22030  120762  100375                          BPL     1$
22031  120764  005077  177550                  CLR     @TBUF           ;LOAD SECOND BUFFER
22032  120770  000240                          NOP
22033  120772  000005                          RESET                   ;SET DONE WITH RESET
22034  120774  105777  177536                  TSTB    @TCSR           ;CHECK FOR DONE SET
22035  121000  100401                          BMI     TS604
22036  121002  104000                          EMT                     ;
22037
22038
22039
22040                                   ;*****************************************************************************
22041                                   ;TEST 604       TEST ABILITY TO ACCESS RCSR
22042                                   ;*****************************************************************************
22043  121004                           TS604:
22044  121004  013703  000004                  MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
22045  121010  012737  121024  000004          MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
22046  121016  005777  177510                  TST     @RCSR           ;ACCESS RCSR
22047  121022  000401                          BR      2$
22048  121024                          1$:
22049  121024  104000                          EMT                     ;
22050  121026  010337  000004          2$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
22051
22052
22053                                   ;*****************************************************************************
```

```
                                        ;TEST 605       TEST ABILITY TO ACCESS RBUF
                                        ;*************************************************************************
121032                                  TS605:
121032  013703  000004                          MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
121036  012737  121052  000004                  MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
121044  005777  177464                          TST     @RBUF           ;ACCESS RBUF
121050  000401                                  BR      2$
121052                                  1$:
121052  104000                                  EMT                     ;
121054  010337  000004                  2$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
                                        ;*************************************************************************
                                        ;TEST 606       TEST THAT BIT2(MAINT. BIT) CAN BE SET & RESET
                                        ;*************************************************************************
121060                                  TS606:
121060  032777  000004  177450                  BIT     #BIT2,@TCSR     ;TEST FOR BIT2 OF TCSR CLEAR
121066  001401                                  BEQ     3$
121070  104000                                  EMT                     ;
121072  052777  000004  177436          3$:     BIS     #BIT2,@TCSR     ;SET BIT2 OF TCSR
121100  032777  000004  177430                  BIT     #BIT2,@TCSR     ;TEST FOR BIT2 SET
121106  001001                                  BNE     4$
121110  104000                                  EMT                     ;
121112  042777  000004  177416          4$:     BIC     #BIT2,@TCSR     ;CLEAR BIT2 OF TCSR
121120  032777  000004  177410                  BIT     #BIT2,@TCSR     ;TEST BIT2 CLEAR
121126  001401                                  BEQ     7$
121130  104000                                  EMT                     ;
121132  052777  000004  177376          7$:     BIS     #BIT2,@TCSR     ;SET BIT2 OF TCSR
121140  000005                                  RESET                   ;CLEAR BIT2 WITH RESET
121142  032777  000004  177366                  BIT     #BIT2,@TCSR     ;TEST FOR BIT2 CLEAR
121150  001401                                  BEQ     TS607
121152  104000                                  EMT                     ;
                                        ;*************************************************************************
                                        ;TEST 607       TEST THAT BIT6(XMIT INT EN) CAN BE SET & RESET
                                        ;*************************************************************************
121154                                  TS607:
121154  017703  177366                          MOV     @TVECT,R3       ;SAVE XMIT VECTOR
121160  012777  121202  177360                  MOV     #1$,@TVECT      ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
121166  106427  000340                          MTPS    #340            ;SET PSW TO PRIORITY 7
121172  032777  000100  177336                  BIT     #BIT6,@TCSR     ;TEST BIT6 OF TCSR
121200  001401                                  BEQ     2$
121202                                  1$:
121202  104000                                  EMT                     ;
121204  052777  000100  177324          2$:     BIS     #BIT6,@TCSR     ;SET BIT6 OF TCSR
121212  032777  000100  177316                  BIT     #BIT6,@TCSR     ;TEST BIT6 OF TCSR
121220  001001                                  BNE     3$
121222  104000                                  EMT                     ;
121224  042777  000100  177304          3$:     BIC     #BIT6,@TCSR     ;CLEAR BIT6 OF TCSR
121232  032777  000100  177276                  BIT     #BIT6,@TCSR     ;TEST BIT6 OF TCSR
121240  001401                                  BEQ     4$
```

```
22110  121242  104000                          EMT                             ;
22111  121244                          4$:
22112  121244  052777  000100  177264          BIS     #BIT6,@TCSR             ;SET BIT6 OF TCSR
22113  121252  000005                          RESET                           ;CLEAR BIT6 WITH RESET
22114  121254  032777  000100  177254          BIT     #BIT6,@TCSR             ;TEST BIT6 OF TCSR
22115  121262  001401                          BEQ     5$
22116  121264  104000                          EMT                             ;
22117  121266  010377  177254          5$:     MOV     R3,@TVECT               ;RESTORE XMIT VECTOR
22118
22119
22120                                  ;*************************************************************************
22121                                  ;TEST 610       TEST THAT BIT6 OF RCSR CAN BE SET & RESET
22122                                  ;*************************************************************************
22123  121272                          TS610:
22124  121272  017703  177244          MOV     @RVECT,R3               ;SAVE RECEIVE VECTOR
22125  121276  012777  121320  177236  MOV     #1$,@RVECT              ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
22126  121304  106427  000340          MTPS    #340                    ;SET PSW TO PRIORITY 7
22127  121310  032777  000100  177214  BIT     #BIT6,@RCSR             ;TEST BIT6 OF RCSR
22128  121316  001401                  BEQ     2$
22129  121320                          1$:
22130  121320  104000                  EMT                             ;
22131  121322  052777  000100  177202  2$:     BIS     #BIT6,@RCSR             ;SET BIT6 OF RCSR
22132  121330  032777  000100  177174          BIT     #BIT6,@RCSR             ;TEST BIT6 OF RCSR
22133  121336  001001                  BNE     3$
22134  121340  104000                  EMT                             ;
22135  121342  042777  000100  177162  3$:     BIC     #BIT6,@RCSR             ;CLEAR BIT6 OF RCSR
22136  121350  032777  000100  177154          BIT     #BIT6,@RCSR             ;TEST BIT6 OF RCSR
22137  121356  001401                  BEQ     4$
22138  121360  104000                  EMT                             ;
22139  121362                          4$:
22140  121362  052777  000100  177142  BIS     #BIT6,@RCSR             ;SET BIT6 OF RCSR
22141  121370  000005                  RESET                           ;CLEAR BIT6OF RCSR WITH RESET
22142  121372  032777  000100  177132  BIT     #BIT6,@RCSR             ;TEST BIT6 OF RCSR
22143  121400  001401                  BEQ     5$
22144  121402  104000                  EMT                             ;
22145  121404  010377  177132          5$:     MOV     R3,@RVECT               ;RESTORE RECEIVE VECTOR
22146
22147
22148
22149                                  ;*************************************************************************
22150                                  ;TEST 611       TEST THAT XMIT INTERRUPTS ONLY WHEN ENABLED
22151                                  ;*************************************************************************
22152  121410                          TS611:
22153  121410  042777  000100  177120  BIC     #BIT6,@TCSR             ;CLEAR TRANSMIT INTERRUPT ENABLE
22154  121416  017703  177124          MOV     @TVECT,R3               ;SAVE XMIT VECTOR
22155  121422  012777  121444  177116  MOV     #2$,@TVECT              ;POINT XMIT VECTOR TO ERROR REPORT
22156  121430  105777  177102          1$:     TSTB    @TCSR                   ;WAIT FOR DONE
22157  121434  100375                  BPL     1$
22158  121436  106427  000140          MTPS    #140                    ;SET PSW TO PRIORITY 3
22159  121442  000401                  BR      3$
22160  121444                          2$:
22161  121444  104000                  EMT                             ;
22162  121446  012777  121466  177072  3$:     MOV     #4$,@IVECT              ;SET XMIT VECTOR TO END OF TEST
22163  121454  052777  000100  177054          BIS     #BIT6,@TCSR             ;ENABLE INTERRUPTS
22164  121462  000240                  NOP
22165
```

```
22166  121464  104000                          EMT                     ;XMIT DID NOT IN    UPT
22167
22168  121466  042777  000100  177042  4$:     BIC     #BIT6,@TCSR     ;DISABLE INTERRUPTS
22169  121474  022626                          CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22170  121476  010377  177044                  MOV     R3,@TVECT       ;RESTORE XMIT VECTOR
22171
22172
22173                                  ;*************************************************************************************
22174                                  ;TEST 612       TEST THAT XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED
22175                                  ;*************************************************************************************
22176  121502                          TS612:
22177  121502  042777  000100  177026          BIC     #BIT6,@TCSR     ;DISABLE INTERRUPTS
22178  121510  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
22179  121514  017703  177026                  MOV     @TVECT,R3       ;SAVE XMIT VECTOR
22180  121520  012777  121546  177020          MOV     #2$,@TVECT      ;POINT XMIT VECTOR TO ERROR REPORT
22181  121526  105777  177004          1$:     TSTB    @TCSR           ;WAIT FOR DONE
22182  121532  100375                          BPL     1$
22183  121534  052777  000100  176774          BIS     #BIT6,@TCSR     ;ENABLE INTERRUPT
22184  121542  000240                          NOP
22185  121544  000401                          BR      3$
22186  121546                          2$:
22187  121546  104000                          EMT                     ;
22188  121550  042777  000100  176760  3$:     BIC     #BIT6,@TCSR     ;CLEAR INTERRUPT ENABLE
22189  121556  012777  121574  176762          MOV     #4$,@TVECT      ;POINT XMIT VECTOR TO ERROR REPORT
22190  121564  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
22191  121570  000240                          NOP
22192  121572  000401                          BR      5$
22193  121574                          4$:
22194  121574  104000                          EMT                     ;
22195  121576  010377  176744          5$:     MOV     R3,@TVECT       ;RESTORE XMIT VECTOR
22196
22197
22198                                  ;*************************************************************************************
22199                                  ;TEST 613       TEST TRANSMITTER FOR DOUBLE INTERRUPTS
22200                                  ;*************************************************************************************
22201  121602                          TS613:
22202  121602  042777  000100  176726          BIC     #BIT6,@TCSR     ;CLEAR INTERRUPT ENABLE
22203  121610  017703  176732                  MOV     @TVECT,R3       ;SAVE XMIT VECTOR
22204  121614  017704  176730                  MOV     @TPSW,R4        ;SAVE XMIT PSW VECTOR
22205  121620  012777  121660  176720          MOV     #2$,@TVECT      ;SET UP XMIT VECTOR
22206  121626  012777  000340  176714          MOV     #340,@TPSW      ;SET PIO 7 AFTER INTERRUPT
22207  121634  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
22208  121640  105777  176672          1$:     TSTB    @TCSR           ;WAIT FOR DONE
22209  121644  100375                          BPL     1$
22210  121646  052777  000100  176662          BIS     #BIT6,@TCSR     ;ENABLE INTERRUPTS
22211  121654  000240                          NOP
22212
22213  121656  104000                          EMT                     ;
22214                                                                  ;XMIT INTERRUPT DID NOT OCCUR
22215  121660  022626                  2$:     CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22216  121662  012777  121706  176656          MOV     #4$,@TVECT      ;POINT XMIT VECTOR TO ERROR
22217  121670  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
22218  121674  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPTS
22219  121676  042777  000100  176632          BIC     #BIT6,@TCSR     ;DISABLE INTERRUPTS
22220  121704  000401                          BR      5$
22221  121706                          4$:
```

```
22222  121706  104000                    EMT                     ;
22223  121710  010377  176632      5$:     MOV     R3,@TVECT       ;RESTORE XMIT VECTOR
22224  121714  010477  176630              MOV     R4,@TPSW        ;RESTORE XMIT PSW VECTOR
22225
22226                                ;*************************************************************************
22227                                ;TEST 614       TEST THAT XMIT INTERRUPT CLEARS WITH LOADING TBUF
22228                                ;*************************************************************************
22229  121720                        TS614:
22230  121720  042777  000100  176610        BIC     #BIT6,@TCSR     ;DISABLE INTERRUPTS
22231  121726  106427  000340              MTPS    #340            ;SET PSW TO PRIORITY 7
22232  121732  017703  176610              MOV     @TVECT,R3       ;SAVE XMIT VECTOR
22233  121736  012777  122006  176602        MOV     #2$,@TVECT      ;POINT XMIT VECTOR TO ERROR
22234  121744  052777  000100  176564        BIS     #BIT6,@TCSR     ;ENABLE INTERRUPTS
22235  121752  005077  176562              CLR     @TBUF           ;LOAD TBUF
22236  121756  105777  176554      1$:     TSTB    @TCSR           ;WAIT FOR DONE (INTERRUPT)
22237  121762  100375                      BPL     1$
22238  121764  005077  176550              CLR     @TBUF           ;FILL SECOND BUFFER TO RESET INT.
22239  121770  106427  000140              MTPS    #140            ;SET PSW TO PRIORITY 3
22240  121774  000240                      NOP                     ;GIVE TIME FOR ANY INTERRUPTS
22241  121776  042777  000100  176532        BIC     #BIT6,@TCSR     ;DISABLE INTERRUPTS
22242  122004  000401                      BR      3$
22243  122006                        2$:
22244  122006  104000                      EMT                     ;
22245  122010  010377  176532      3$:     MOV     R3,@TVECT       ;RESTORE XMIT VECTOR
22246  122014  005000                      CLR     R0              ;INITIALIZE LOOP COUNTER
22247  122016  005200              4$:     INC     R0              ;INCREMENT LOOP COUNTER
22248  122020  001376                      BNE     4$              ; UNTIL COUNTER = 0
22249  122022  005777  176506              TST     @RBUF           ;CLEAR RECEIVER BUFFER
22250
22251
22252                                ;*************************************************************************
22253                                ;TEST 615       TEST THAT RCVR DONE (7) SET & CLEAR PROPERLY
22254                                ;*************************************************************************
22255  122026                        TS615:
22256  122026  052777  000004  176502        BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22257  122034  005000                      CLR     R0              ;CLEAR A TIMER
22258  122036  005077  176476              CLR     @TBUF           ;LOAD TRANSMIT BUFFER
22259  122042  105777  176464      WDONE1: TSTB    @RCSR           ;CHECK FOR RECEIVER DONE
22260  122046  100406                      BMI     6$              ;BR, IF DONE
22261  122050  005200                      INC     R0              ;INCREMENT TIMER, IF NOT DONE
22262  122052  001373                      BNE     WDONE1          ;CONTINUE WAIT IF TIME REMAINS
22263  122054  042777  000004  176454        BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22264  122062  104000                      EMT                     ;RECEIVER DONE NEVER SET
22265
22266  122064  000005              6$:     RESET                   ;CLEAR DONE, MAINTENANCE MODE AND RECEIVER
22267                                                              ;   BUFFER WITH RESET
22268  122066  105777  176440              TSTB    @RCSR           ;CHECK FOR DONE CLEAR
22269  122072  001401                      BEQ     7$
22270
22271  122074  104000                      EMT                     ;RESET DID NOT CLEAR RCVR DONE
22272
22273  122076                        7$:
22274
22275                                ;*************************************************************************
22276                                ;TEST 616       TEST THAT READING RBUF CLEARS RECEIVER DONE
22277                                ;*************************************************************************
```

```
22278  122076                                  TS616:
22279  122076  052777  000004  176432                BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22280  122104  005077  176430                      CLR     @TBUF           ;LOAD TRANSMITTER
22281  122110  105777  176416                1$:   TSTB    @RCSR           ;WAIT FOR RECEIVER DONE
22282  122114  100375                            BPL     1$
22283  122116  017700  176412                      MOV     @RBUF,R0        ;READ RECEIVE BUFFER
22284  122122  042777  000004  176406            BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22285  122130  105777  176376                      TSTB    @RCSR           ;CHECK FOR RECEIVE DONE CLEAR
22286  122134  001401                            BEQ     TS617
22287  122136  104000                            EMT                     ;
22288                                                                    ;READING RBUF DID NOT CLEAR RCVR DONE
22289
22290
22291                                          ;*****************************************************************************
22292                                          ;TEST 617       TEST THAT RCVR INTERRUPTS ONLY WHEN ENABLED
22293                                          ;*****************************************************************************
22294  122140                                  TS617:
22295  122140  042777  000100  176370                BIC     #BIT6,@TCSR     ;DISABLE TRANSMIT INTERRUPTS
22296  122146  042777  000100  176356                BIC     #BIT6,@RCSR     ;DISABLE RECEIVER INTERRUPTS
22297  122154  052777  000004  176354                BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22298  122162  017703  176354                      MOV     @RVECT,R3       ;SAVE RECEIVE VECTOR
22299  122166  012777  122222  176346                MOV     #2$,@RVECT      ;POINT RCV VECTOR TO ERROR REPORT
22300  122174  106427  000140                      MTPS    #140            ;SET PSW TO PRIORITY 3
22301  122200  005077  176334                      CLR     @TBUF           ;SEND A CHARACTER
22302  122204  105777  176322                1$:   TSTB    @RCSR           ;WAIT FOR RECEIVER DONE
22303  122210  100375                            BPL     1$
22304  122212  042777  000004  176316            BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22305  122220  000404                            BR      3$              ;CONTINUE TEST
22306
22307  122222  042777  000004  176306  2$:       BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22308  122230  104000                            EMT                     ;
22309  122232  012777  122252  176302  3$:       MOV     #4$,@RVECT      ;POINT RCV VECTOR TO END OF TEST
22310  122240  052777  000100  176264            BIS     #BIT6,@RCSR     ;ENABLE RCV INTERRUPTS
22311  122246  000240                            NOP                     ;GIVE ANY INTERRUPTS TIME
22312  122250  104000                            EMT                     ;
22313  122252  042777  000100  176252  4$:       BIC     #BIT6,@RCSR     ;DISABLE INTERRUPTS
22314  122260  022626                            CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22315  122262  010377  176254                      MOV     R3,@RVECT       ;RESTORE RECEIVE VECTOR
22316  122266  005777  176242                      TST     @RBUF           ;CLEAR RECEIVER BUFFER
22317
22318
22319                                          ;*****************************************************************************
22320                                          ;TEST 620       TEST THAT RCVR INTERRUPTS DO NOT OCCUR WHEN DISABLED
22321                                          ;*****************************************************************************
22322  122272                                  TS620:
22323  122272  106427  000340                      MTPS    #340            ;SET PSW TO PRIORITY 7
22324  122276  017703  176240                      MOV     @RVECT,R3       ;SAVE RECEIVE VECTOR
22325  122302  012777  122342  176232            MOV     #2$,@RVECT      ;POINT RCVR VECTOR TO ERROR REPORT
22326  122310  052777  000004  176220            BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22327  122316  005077  176216                      CLR     @TBUF           ;SEND A CHARACTER
22328  122322  105777  176204                1$:   TSTB    @RCSR           ;WAIT FOR RECEIVER DONE
22329  122326  100375                            BPL     1$
22330  122330  052777  000100  176174            BIS     #BIT6,@RCSR     ;ENABLE INTERRUPTS
22331  122336  000240                            NOP                     ;GIVE TIME FOR INTERRUPT
22332  122340  000404                            BR      3$              ;CONTINUE TEST
22333  122342  042777  000004  176166  2$:       BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
```

```
22334  122350  104000                          EMT     ;
22335  122352  042777  000100  176152  3$:     BIC     #BIT6,@RCSR     ;CLEAR INTERRUPT ENABLE
22336  122360  012777  122404  176154          MOV     #4$,@RVECT      ;POINT RCVR VECTOR TO ERROR REPORT
22337  122366  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
22338  122372  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPT
22339  122374  042777  000004  176134          BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22340  122402  000404                          BR      5$              ;BR TO END OF TEST, IF NO INTERRUPT
22341
22342  122404  042777  000004  176124  4$:     BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22343  122412  104000                          EMT     ;
22344  122414  010377  176122          5$:     MOV     R3,@RVECT       ;RESTORE RECEIVE VECTOR
22345  122420  005777  176110                  TST     @RBUF           ;CLEAR RECEIVER BUFFER
22346
22347
22348                                  ;*****************************************************************************
22349                                  ;TEST 621       TEST RECEIVER FOR DOUBLE INTERRUPTS
22350                                  ;*****************************************************************************
22351  122424                          TS621:
22352  122424  017703  176112                  MOV     @RVECT,R3       ;SAVE RECEIVE VECTOR
22353  122430  017704  176110                  MOV     @RPSW,R4        ;SAVE RECEIVE PSW VECTOR
22354  122434  012777  122514  176100          MOV     #2$,@RVECT      ;POINT RCV VECTOR TO CONTINUE TEST
22355  122442  012777  000340  176074          MOV     #340,@RPSW      ;SET PRIORITY TO 7 AFTER INTERRUPT
22356  122450  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
22357  122454  052777  000004  176054          BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22358  122462  005077  176052                  CLR     @TBUF           ;SEND A CHARACTER
22359  122466  105777  176040          1$:     TSTB    @RCSR           ;WAIT FOR RCVR DONE
22360  122472  100375                          BPL     1$
22361  122474  042777  000004  176034          BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22362  122502  052777  000100  176022          BIS     #BIT6,@RCSR     ;ENABLE RCV INTERRUPTS
22363  122510  000240                          NOP                     ;GIVE SOME TIME
22364  122512  104000                          EMT     ;
22365  122514  022626                  2$:     CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22366  122516  012777  122552  176016          MOV     #3$,@RVECT      ;POINT RCV VECTOR TO ERROR REPORT
22367  122524  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 7
22368  122530  000240                          NOP                     ;GIVE SOME TIME
22369  122532  042777  000100  175772          BIC     #BIT6,@RCSR     ;CLEAR INTERRUPT ENABLE
22370  122540  010377  175776                  MOV     R3,@RVECT       ;RESTORE RECEIVE VECTOR
22371  122544  010477  175774                  MOV     R4,@RPSW        ;RESTORE RECEIVE PSW VECTOR
22372  122550  000401                          BR      4$
22373  122552                          3$:
22374  122552  104000                          EMT     ;
22375  122554  010377  175762          4$:     MOV     R3,@RVECT       ;RESTORE RECEIVE VECTOR
22376  122560  005777  175750                  TST     @RBUF           ;CLEAR RECEIVER BUFFER
22377
22378
22379                                  ;*****************************************************************************
22380                                  ;TEST 622       TEST THAT RCVR INTERRUPT CLEARS BY READING RBUF
22381                                  ;*****************************************************************************
22382  122564                          TS622:
22383  122564  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
22384  122570  017703  175746                  MOV     @RVECT,R3       ;SAVE RECEIVE VECTOR
22385  122574  012777  122660  175740          MOV     #2$,@RVECT      ;POINT RCV VECTOR TO ERROR REPORT
22386  122602  052777  000100  175722          BIS     #BIT6,@RCSR     ;SET RCVR INTERRUPT ENABLE
22387  122610  052777  000004  175720          BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22388  122616  005077  175716                  CLR     @TBUF           ;SEND A CHARACTER
22389  122622  105777  175704          1$:     TSTB    @RCSR           ;WAIT FOR DONE (INTERRUPT)
```

```
22390  122626  100375                    BPL     1$
22391  122630  042777  000004  175700    BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22392  122636  005777  175672            TST     @RBUF           ;READ RBUF TO CLEAR PENDING INTERRPUT
22393  122642  106427  000140            MTPS    #140            ;SET PSW TO PRIORITY 3
22394  122646  000240                    NOP                     ;ALLOW TIME FOR ANY ERRONEOUS INTERRUPT
22395  122650  042777  000100  175654    BIC     #BIT6,@RCSR     ;NO INTERRUPT-CLEAR INT. ENABLE
22396  122656  000401                    BR      3$
22397  122660                    2$:
22398  122660  104000                    EMT                     ;
22399  122662  010377  175654    3$:     MOV     R3,@RVECT       ;RESTORE RECEIVE VECTOR
22400
22401
22402
22403                            ;*****************************************************************************
22404                            ;TEST 623       TEST THAT RESET CLEARS RECEIVE INTERRUPT
22405                            ;*****************************************************************************
22406  122666                    TS623:
22407  122666  106427  000340            MTPS    #340            ;SET PSW TO PRIORITY 7
22408  122672  017703  175644            MOV     @RVECT,R3       ;SAVE RECEIVE VECTOR
22409  122676  012777  122762  175636    MOV     #2$,@RVECT      ;POINT RCV VECTOR TO ERROR REPORT
22410  122704  052777  000100  175620    BIS     #BIT6,@RCSR     ;SET RCV INTERRUPT ENABLE
22411  122712  052777  000004  175616    BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22412  122720  012777  000377  175612    MOV     #377,@TBUF      ;SEND AN ALL 1'S CHARACTER
22413  122726  105777  175600    1$:     TSTB    @RCSR           ;WAIT FOR RCV DONE
22414  122732  100375                    BPL     1$
22415  122734  000005                    RESET                   ;CLEAR RCV INTERRUPT & RBUF
22416  122736  052777  000100  175566    BIS     #BIT6,@RCSR     ;TURN ON RECEIVER INTERRUPT
22417  122744  106427  000140            MTPS    #140            ;SET PSW TO PRIORITY 3
22418  122750  000240                    NOP                     ;ALLOW TIME FOR AN ERRONEOUS INTERRUPT
22419  122752  042777  000100  175552    BIC     #BIT6,@RCSR     ;NO INTERRUPT-CLEAR INT. ENABLE
22420  122760  000401                    BR      3$
22421  122762                    2$:
22422  122762  104000                    EMT                     ;
22423  122764  010377  175552    3$:     MOV     R3,@RVECT       ;RESTORE RECEIVE VECTOR
22424
22425
22426                            ;*****************************************************************************
22427                            ;TEST 624       TEST THAT THE "OR" ERROR (BIT14) & "ERROR" (BIT15) CAN BE SET
22428                            ;*****************************************************************************
22429  122770                    TS624:
22430  122770  052777  000004  175540    BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22431  122776  012700  000003            MOV     #3,R0           ;SET CHARACTER COUNT TO SEND 3 CHAR.
22432  123002  005077  175532    1$:     CLR     @TBUF           ;LOAD TRANSMIT BUFFER
22433  123006  105777  175524    2$:     TSTB    @TCSR           ;WAIT FOR TRANSMIT DONE
22434  123012  100375                    BPL     2$
22435  123014  005300                    DEC     R0              ;DECREMENT CHARACTER COUNT
22436  123016  001371                    BNE     1$              ;BR IF ALL CHARACTERS NOT TRANSMITTED
22437  123020  042777  000004  175510    BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22438  123026  032777  040000  175500    BIT     #BIT14,@RBUF    ;TEST FOR "OR" ERROR FLAG
22439  123034  001001                    BNE     3$
22440  123036  104000                    EMT                     ;
22441  123040  032777  100000  175466    3$:     BIT     #BIT15,@RBUF    ;TEST "ERROR" FLAG
22442  123046  001001                    BNE     4$
22443  123050  104000                    EMT                     ;
22444  123052  005000            4$:     CLR     R0              ;INITIALIZE LOOP COUNTER
22445  123054  005200            5$:     INC     R0              ;INCREMENT LOOP COUNTER
```

```
22446  123056  001376                    BNE     5$              ;  UNTIL COUNTER = 0
22447  123060  005777  175450            TST     @RBUF           ;CLEAR RECEIVER BUFFER
22448
22449
22450                                    ;*****************************************************************************
22451                                    ;TEST 625       TEST DATA PATH FROM TRANSMITTER TO RECEIVER USING MAINTENANCE WRAP
22452                                    ;*****************************************************************************
22453  123064                            TS625:
22454  123064  000005                            RESET                   ;CLEAR THE WORLD
22455  123066  005001                            CLR     R1              ;CLEAR REGISTER FOR TEST DATA
22456  123070  052777  000004  175440            BIS     #BIT2,@TCSR     ;SET MAINTENANCE WRAP
22457  123076  105201                    1$:     INCB    R1              ;INCREMENT THE TEST DATA
22458  123100  110177  175434                    MOVB    R1,@TBUF        ;XMIT A CHARACTER
22459  123104  105777  175422            2$:     TSTB    @RCSR           ;WAIT FOR RECEIVER DONE
22460  123110  100375                            BPL     2$
22461  123112  017702  175416                    MOV     @RBUF,R2        ;GET RECEIVED CHARACTER
22462  123116  020102                            CMP     R1,R2           ;COMPARE DATA
22463  123120  001404                            BEQ     3$              ;BR, IF NON-COMPARE
22464  123122  042777  000004  175406            BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22465  123130  104000                            EMT                     ;
22466  123132  105701                    3$:     TSTB    R1              ;TEST XMIT DATA FOR ZERO
22467  123134  001360                            BNE     1$              ;IF ALL DATA HES NOT BEEN CHECKED GO BACK
22468  123136  042777  000004  175372            BIC     #BIT2,@TCSR     ;CLEAR MAINTENANCE BIT
22469  123144  000167  000050                    JMP     KWSTRT          ;GET TO NEXT TEST
22470
22471  123150  012737  123202  000004    ERROR5: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
22472  123156  012737  000340  000006            MOV     #340,@#6
22473  123164  005737  177766                    TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
22474                                            ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
22475                                            ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
22476                                            ;MAP BOARD
22477  123170  001404                            BEQ     1$              ;NO,GO REPORT THE ERROR
22478  123172  012737  000177  001002            MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
22479  123200  000403                            BR      2$              ; AND GO SET FATAL ERROR FLAG
22480  123202  012737  000004  001002    1$:     MOV     #4,@#$FATAL     ;SET UP FATAL ERROR NUMBER
22481  123210  012767  000001  055562    2$:     MOV     #1,$MSGTY       ;SET FATAL ERROR FLAG
22482  123216  000777                    SL1HLT: BR      .
22483
22484
22485  123220  032777  000010  076076    KWSTRT: BIT     #10,@SWR
22486  123226  001402                            BEQ     1$
22487  123230  000167  001246                    JMP     SLU2ST
22488  123234  012737  000005  001004    1$:     MOV     #5,@#$TESTN     ;PUT TEST NUMBER IN MAILBOX
22489  123242  012737  124412  000030            MOV     #ERROR6,@#30    ;SET UP ERROR CALL
22490
22491  123250                            LKSTST:
22492                                    ;*****************************************************************************
22493                                    ;TEST 626       TEST ABILITY TO ACCESS LKS
22494                                    ;*****************************************************************************
22495  123250                            TS626:
22496  123250  013703  000004                    MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
22497  123254  012737  123270  000004            MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
22498  123262  005777  175264                    TST     @LKS            ;ACCESS LKS
22499  123266  000401                            BR      2$
22500  123270                            1$:
22501  123270  104000                            EMT                     ;
```

```
22502  123272  010337  000004          2$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
22503
22504                                  ;*****************************************************************************
22505                                  ;TEST 627       TEST THAT BIT6 OF LKS CAN BE SET & RESET
22506                                  ;*****************************************************************************
22507  123276                          TS627:
22508  123276  017703  175252                  MOV     @RTCVT,R3       ;SAVE LINE CLOCK VECTOR
22509  123302  012777  123324  175244          MOV     #1$,@RTCVT      ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
22510  123310  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
22511  123314  032777  000100  175230          BIT     #BIT6,@LKS      ;TEST BIT6 OF LKS
22512  123322  001401                          BEQ     2$
22513  123324                          1$:
22514  123324  104000                          EMT                     ;
22515  123326  052777  000100  175216  2$:     BIS     #BIT6,@LKS      ;SET BIT6 OF LKS
22516  123334  032777  000100  175210          BIT     #BIT6,@LKS      ;TEST BIT6 OF LKS
22517  123342  001001                          BNE     3$
22518  123344  104000                          EMT                     ;
22519  123346  042777  000100  175176  3$:     BIC     #BIT6,@LKS      ;CLEAR BIT6 OF LKS
22520  123354  032777  000100  175170          BIT     #BIT6,@LKS      ;TEST BIT6 OF LK
22521  123362  001401                          BEQ     4$
22522  123364  104000                          EMT                     ;
22523  123366  032737  000001  001020  4$:     BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT
22524  123374  001403                          BEQ     70$             ;IF NO THEN DO TEST
22525  123376  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
22526  123402  001011                          BNE     5$              ;IF NO SKIP TO TEST END
22527  123404                          70$:
22528  123404  052777  000100  175140          BIS     #BIT6,@LKS      ;SET BIT6 OF LKS
22529  123412  000005                          RESET                   ;CLEAR BIT6 OF LKS WITH PESET
22530  123414  032777  000100  175130          BIT     #BIT6,@LKS      ;TEST BIT6 OF LKS
22531  123422  001401                          BEQ     5$
22532  123424  104000                          EMT                     ;
22533  123426  010377  175122          5$:     MOV     R3,@RTCVT       ;RESTORE LINE CLOCK VECTOR
22534
22535                                  ;*****************************************************************************
22536                                  ;TEST 630       TEST THAT BIT7 OF LKS SETS & CAN BE CLEARED
22537                                  ;*****************************************************************************
22538  123432                          TS630:
22539  123432                          1$:
22540  123432  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
22541  123440  001403                          BEQ     70$             ;IF NO THEN DO TEST
22542  123442  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
22543  123446  001032                          BNE     TS631           ;IF NO THEN SHIP TO NEXT TEST
22544  123450                          70$:
22545  123450  105777  175076                  TSTB    @LKS            ;TEST FOR BIT7 OF LKS
22546  123454  100401                          BMI     2$
22547  123456  104000                          EMT                     ;
22548  123460  042777  000200  175064  2$:     BIC     #BIT7,@LKS      ;CLEAR BIT7 OF LKS
22549  123466  032777  000200  175056          BIT     #BIT7,@LKS      ;TEST BIT7 OF LKS
22550  123474  001410                          BEQ     3$
22551  123476  042777  000200  175046          BIC     #BIT7,@LKS      ;TRY ONE MOR TIME BECAUSE THE CLOCK MAY
22552  123504  032777  000200  175040          BIT     #BIT7,@LKS      ;MAY HAVE SET IMMEDIATELY AFTER THE FIRST CLEAR
22553  123512  001401                          BEQ     3$
22554  123514  104000                          EMT                     ;
22555  123516  005000                  3$:     CLR     R0              ;CLEAR TIMER
22556  123520  105777  175026          CONT1:  TSTB    @LKS            ;TEST FOR BIT7 OF LKS
22557  123524  100403                          BMI     1$              ;BR, IF SET
```

```
22558  123526  005200                          INC     R0              ;INCREMENT TIMER
22559  123530  001373                          BNE     CONT1
22560  123532  104000                          EMT                     ;
22561  123534                          1$:
22562
22563
22564                                  ;*****************************************************************************
22565                                  ;TEST 631       TEST THAT THE REAL TIME CLOCK INTERRUPTS PROPERLY
22566                                  ;*****************************************************************************
22567  123534                          TS631:
22568  123534  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
22569  123540  017703  175010                  MOV     @RTCVT,R3       ;SAVE LINE CLOCK VECTOR
22570  123544  017704  175006                  MOV     @RTCPSW,R4      ;SAVE LINE CLOCK PSW VECTOR
22571  123550  012777  123612  174776          MOV     #2$,@RTCVT      ;SET RTC INTERRUPT VECTOR TO ERROR REPORT
22572  123556  012777  000340  174772          MOV     #340,@RTCPSW    ;KEEP PRIORITY AT 7
22573  123564  042777  000200  174760          BIC     #BIT7,@LKS      ;CLEAR CLOCK DONE FLAG
22574  123572  052777  000100  174752          BIS     #BIT6,@LKS      ;SET INTERRUPT ENABLE
22575  123600  105777  174746          1$:     TSTB    @LKS            ;WAIT FOR RTC DONE(INTERRUPT REQUEST)
22576  123604  100375                          BPL     1$
22577  123606  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPTS
22578  123610  000401                          BR      3$
22579  123612                          2$:
22580  123612  104000                          EMT                     ;
22581  123614  005077  174732          3$:     CLR     @LKS            ;DISABLE RTC INTERRUPTS & CLEAR DONE
22582  123620  012777  123644  174726          MOV     #4$,@RTCVT      ;SET RTC INTERRUPT VECTOR FOR ERROR
22583  123626  106427  000240                  MTPS    #240            ;CHANGE PSW TO PRIORITY 5
22584  123632  105777  174714          20$:    TSTB    @LKS            ;WAIT FOR DONE (INTERRUPT REQUEST)
22585  123636  100375                          BPL     20$
22586  123640  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPT
22587  123642  000401                          BR      5$
22588  123644                          4$:
22589  123644  104000                          EMT                     ;
22590  123646  012777  123702  174700  5$:     MOV     #7$,@RTCVT      ;POINT RTC VECTOR TO END OF TEST
22591  123654  042777  000200  174670          BIC     #BIT7,@LKS      ;CLEAR CLOCK DONE FLAG
22592  123662  052777  000100  174662          BIS     #BIT6,@LKS      ;ALLOW INTERRUPTS
22593  123670  105777  174656          6$:     TSTB    @LKS            ;WAIT FOR RTC DONE
22594  123674  100375                          BPL     6$
22595  123676  000240                          NOP                     ;GIVE TIME FOR INTERRUPT
22596
22597  123700  104000                          EMT                     ;RTC INTERRUPT DID NOT OCCUR
22598
22599  123702  022626                  7$:     CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22600  123704  042777  000100  174640          BIC     #BIT6,@LKS      ;DISABLE INTERRUPTS
22601  123712  010377  174636                  MOV     R3,@RTCVT       ;RESTORE LINE CLOCK VECTOR
22602  123716  010477  174634                  MOV     R4,@RTCPSW      ;RESTORE LINE CLOCK PSW VECTOR
22603
22604
22605
22606
22607
22608                                  ;*****************************************************************************
22609                                  ;TEST 632       TEST RTC FOR DOUBLE INTERRUPTS
22610                                  ;*****************************************************************************
22611  123722                          TS632:
22612  123722  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
22613  123730  001403                          BEQ     70$             ;IF NO THEN DO TEST
```

```
22614  123732  005737  001006          TST     a#$PASS         ;IS THIS FIRST PASS
22615  123736  001047                  BNE     TS633           ;IF NO THEN SHIP TO NEXT TFST
22616  123740                  70$:
22617  123740  017703  174610          MOV     @RTCVT,R3       ;SAVE LINE CLOCK VECTOR
22618  123744  017704  174606          MOV     @RTCPSW,R4      ;SAVE LINE CLOCK PSW VECTOR
22619  123750  012777  124016  174576  MOV     #2$,@RTCVT      ;SET UP RTC INTERRUPT VECTOR
22620  123756  012777  000340  174572  MOV     #340,@RTCPSW    ;DISALLOW INTERRUPTS AFTER THE INTERRUPT
22621  123764  106427  000240          MTPS    #240            ;SET PSW TO PRIORITY 5
22622  123770  042777  000200  174554  BIC     #BIT7,@LKS      ;CLEAR CLOCK DONE FLAG
22623  123776  052777  000100  174546  BIS     #BIT6,@LKS      ;ENABLE CLOCK INTERRUPTS
22624  124004  105777  174542  1$:     TSTB    @LKS            ;WAIT FOR DONE
22625  124010  100375                  BPL     1$
22626  124012  000240                  NOP                     ;GIVE TIME FOR ANY INTERRUPT
22627
22628  124014  104000                  EMT                     ;RTC INTERRUPT DID NOT OCCUR
22629
22630  124016  022626          2$:     CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22631  124020  012777  124036  174526  MOV     #3$,@RTCVT      ;POINT RTC VECTOR TO ERROR REPORT
22632  124026  106427  000240          MTPS    #240            ;SET PSW TO PRIORITY 5
22633  124032  000240                  NOP                     ;GIVE SOME TIME FOR AN INTERRUPT
22634  124034  000401                  BR      4$
22635  124036                  3$:
22636  124036  104000                  EMT                     ;
22637  124040  042777  000100  174504  4$:     BIC     #BIT6,@LKS      ;DISABLE CLOCK INTERRUPTS
22638  124046  010377  174502          MOV     R3,@RTCVT       ;RESTORE LINE CLOCK VECTOR
22639  124052  010477  174500          MOV     R4,@RTCPSW      ;RESTORE LINE CLOCK PSW VECTOR
22640
22641
22642                                  ;*****************************************************************************
22643                                  ;TEST 633       TEST THAT RTC INTERRUPT CLEARS WITH RESET
22644                                  ;*****************************************************************************
22645  124056                  TS633:
22646  124056  032737  000001  001020          BIT     #1, a#$ENV      ;ARE WE RUNNING UNDER APT
22647  124064  001403                  BEQ     70$             ;IF NO THEN DO TEST
22648  124066  005737  001006          TST     a#$PASS         ;IS THIS FIRST PASS
22649  124072  001033                  BNE     TS634           ;IF NO THEN SHIP TO NEXT TEST
22650  124074                  70$:
22651  124074  106427  000340          MTPS    #340            ;SET PSW TO PRIORITY 7
22652  124100  017703  174450          MOV     @RTCVT,R3       ;SAVE LINE CLOCK VECTOR
22653  124104  012777  124154  174442  MOV     #2$,@RTCVT      ;POINT RTC VECTOR TO ERROR REPORT
22654  124112  042777  000200  174432  BIC     #BIT7,@LKS      ;CLEAR CLOCK DONE FLAG
22655  124120  052777  000100  174424  BIS     #BIT6,@LKS      ;ENABLE CLOCK INTERRUPTS
22656  124126  105777  174420  1$:     TSTB    @LKS            ;WAIT FOR DONE (INTERRUPT REQUEST)
22657  124132  100375                  BPL     1$
22658  124134  000005                  RESET                   ;CLEAR PENDING INTERRUPT WITH RESET
22659  124136  106427  000240          MTPS    #240            ;SET PSW TO PRIORITY 5
22660  124142  000240                  NOP                     ;GIVE TIME FOR ANY INTERRUPT
22661  124144  042777  000100  174400  BIC     #BIT6,@LKS      ;DISALLOW INTERRUPTS
22662  124152  000401                  BR      3$
22663  124154                  2$:
22664  124154  104000                  EMT                     ;
22665  124156  010377  174372  3$:     MOV     R3,@RTCVT       ;RESTORE LINE CLOCK VECTOR
22666
22667
22668                                  ;*****************************************************************************
22669                                  ;TEST 634       TEST THAT RTC INTERRUPT CLEARS BY CLEARING BIT7 OF LKS
```

```
                                        ;*************************************************************************
124162                                  TS634:
124162  106427  000340                          MTPS    #340            ;SET PSW TO PRIORITY 7
124166  017703  174362                          MOV     @RTCVT,R3       ;SAVE LINE CLOCK VECTOR
124172  012777  124246  174354                  MOV     #2$,@RTCVT      ;POINT RTC VECTOR TO ERROR REPORT
124200  042777  000200  174344                  BIC     #BIT7,@LKS      ;CLEAR CLOCK DONE FLAG
124206  052777  000100  174336                  BIS     #BIT6,@LKS      ;ENABLE CLOCK INTERRUPTS
124214  105777  174332                  1$:     TSTB    @LKS            ;WAIT FOR DONE (INTERRUPT REQUEST)
124220  100375                                  BPL     1$
124222  042777  000200  174322                  BIC     #BIT7,@LKS      ;CLEAR DONE & INTERRUPT
124230  106427  000240                          MTPS    #240            ;SET PSW TO PRIORITY 5
124234  000240                                  NOP                     ;GIVE TIME FOR ANY INTERRUPT
124236  042777  000100  174306                  BIC     #BIT6,@LKS      ;DISALLOW INTERRUPTS
124244  000401                                  BR      3$
124246                                  2$:
124246  104000                                  EMT                     ;

124250  010377  174300                  3$:     MOV     R3,@RTCVT       ;RESTORE LINE CLOCK VECTOR
124254  106427  000340                          MTPS    #340            ;SET PSW TO PRIORITY 7


                                        ;*************************************************************************
                                        ;TEST 635       TEST CLOCK REPEATABILITY
                                        ;*************************************************************************
124260                                  TS635:
124260  032737  000001  001020                  BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT
124266  001403                                  BEQ     70$             ;IF NO GO DO TEST
124270  005737  001006                          TST     @#$PASS         ;IS THIS FIRST PASS
124274  001102                                  BNE     SLU2ST          ;IF NO THEN SKIP REST OF RTC TESTING
124276                                  70$:
124276  042777  000100  174246                  BIC     #BIT6,@LKS      ;DISALLOW INTERRUPTS

124304  005000                                  CLR     R0              ;CLEAR A TIMER
124306  012701  177777                          MOV     #-1,R1          ;SET A FLAG INDICATING FIRST PASS THRU THIS LOOP
124312  005002                          1$:     CLR     R2              ;CLEAR CLOCK COUNTER
124314  005077  174232                          CLR     @LKS            ;CLEAR DONE
124320  105777  174226                  2$:     TSTB    @LKS            ;SYNC ON DONE
124324  100375                                  BPL     2$
124326  005077  174220                          CLR     @LKS            ;CLEAR DONE
124332  105777  174214                  3$:     TSTB    @LKS            ;IS CLOCK DONE?
124336  100003                                  BPL     4$              ;BR IF NOT , TO INCREMENT TIMER
124340  005202                                  INC     R2              ;IF DONE, INCREMENT CLOCK COUNT
124342  005077  174204                          CLR     @LKS            ;CLEAR DONE
124346  005200                          4$:     INC     R0              ;INCREMENT TIMER
124350  001370                                  BNE     3$              ;BR IF TIME REMAINS
124352  005201                                  INC     R1              ;INCREMENT LOOP PASS FLAG
124354  001003                                  BNE     CMPARE          ;BR IF TWO PASSES HAVE BEEN MADE
124356  010267  000024                          MOV     R2,KFIRST       ;IF NOT, STORE FIRST CLOCK COUNT
124362  000753                                  BR      1$              ;DO LOOP AGAIN
124364  016701  000016                  CMPARE: MOV     KFIRST,R1       ;RECALL FIRST CLOCK COUNT
124370  160201                                  SUB     R2,R1           ;CALCULATE DIFFERENCE OF TWO COUNTS
124372  100001                                  BPL     TOLER           ;IF POSITIVE,SKIP NEGATION OF DIFFERENCE
124374  005401                                  NEG     R1              ;MAKE DIFFERENCE A POSITIVE NUMBER
124376  020127  000002                  TOLER:  CMP     R1,#2           ;COMPARE DIFFERENCE WITH DESIRED TOLERANCE
124402  003437                                  BLE     SLU2ST
124404  104000                                  EMT                     ;
```

```
22726
22727  124406  000000                  KFIRST: .WORD   0
22728  124410  000000                  SECND:  .WORD   0
22729
22730
22731  124412  012737  124444  000004  ERROR6: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
22732  124420  012737  000340  000006          MOV     #340,@#6
22733  124426  005737  177766                  TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
22734                                                                   ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
22735                                                                   ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
22736                                                                   ;MAP BOARD
22737  124432  001404                          BEQ     1$              ;NO,GO REPORT THE ERROR
22738  124434  012737  000177  001002          MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
22739  124442  000403                          BR      2$              ; AND GO SET FATAL ERROR FLAG
22740  124444  012737  000005  001002  1$:     MOV     #5,@#$FATAL                     ;SET UP FATAL ERROR NUMBER
22741  124452  012767  000001  054320  2$:     MOV     #1,$MSGTY                       ;SET FATAL ERROR FLAG
22742  124460  000777                  LTCHLT: BR      .
22743
22744                                  ;SERIAL LINE UNIT REGISTER AND VECTOR ADDRESSES FOR SLU2
22745
22746  124462  176500                  RCSR2:  176500                  ;ADDRESS OF RECEIVER COMMAND/STATUS REGISTER
22747  124464  176502                  RBUF2:  176502                  ;ADDRESS OF RECEIVER BUFFER
22748  124466  176504                  TCSR2:  176504                  ;ADDRESS OF TRANSMITTER COMMAND/STATUS REGISTER
22749  124470  176506                  TBUF2:  176506                  ;ADDRESS OF TRANSMITTER BUFFER
22750  124472  000300                  RVECT2: 300                     ;RECEIVER INTERPUPT VECTOR
22751  124474  000302                  RPSW2:  302
22752  124476  000304                  TVECT2: 304                     ;TRANSMITTER INTERRUPT VECTOR
22753  124500  000306                  TPSW2:  306
22754
22755  124502  032777  000020  074614  SLU2ST: BIT     #20,@SWR
22756  124510  001402                          BEQ     1$
22757  124512  000167  002610                  JMP     UNIQUE
22758  124516  012737  000006  001004  1$:     MOV     #6,@#$TESTN     ;PUT TEST NUMBER IN MAILBOX
22759  124524  012737  127234  000030          MOV     #ERROR7,@#30    ;SET UP FOR CORRECT ERROR CALL
22760
22761
22762                                  ;*****************************************************************************
22763                                  ;TEST 636       TEST ABILITY TO REFERENCE TCSR2
22764                                  ;*****************************************************************************
22765  124532                          TS636:
22766  124532  013703  000004                  MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
22767  124536  012737  124552  000004          MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
22768  124544  005777  177716                  TST     @TCSR2          ;REFERENCE THE XMIT COMMAND/STATUS REG.
22769  124550  000401                          BR      4$
22770  124552                          1$:
22771  124552  104000                          EMT                     ;
22772  124554  010337  000004          4$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
22773
22774
22775
22776                                  ;*****************************************************************************
22777                                  ;TEST 637       TEST ABILITY TO REFERENCE TBUF2
22778                                  ;*****************************************************************************
22779  124560                          TS637:
22780  124560  013703  000004                  MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
22781  124564  012737  124600  000004          MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
```

```
 22782  124572  005777  177672            TST     @TBUF2          ;REFERENCE THE XMIT BUFFER
 22783  124576  000401                    BR      4$
 22784  124600                    1$:
 22785  124600  104000                    EMT                     ;
 22786  124602  010337  000004    4$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
 22787
 22788
 22789                            ;*************************************************************************************
 22790                            ;TEST 640       TEST THAT TCSR2 BIT7(DONE) CLEARS WHEN XBUF IS LOADED
 22791                            ;*************************************************************************************
 22792  124606                    TS640:
 22793  124606  032737  000001  001020        BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
 22794  124614  001403                        BEQ     70$             ;IF NO THEN DO TEST
 22795  124616  005737  001006              TST     @#$PASS         ;IS THIS FIRST PASS
 22796  124622  001022                      BNE     TS641           ;IF NO THEN SHIP TO NEXT TEST
 22797  124624                    70$:
 22798  124624  005077  177640              CLR     @TBUF2          ;LOAD XBUF
 22799  124630  105777  177632              TSTB    @TCSR2          ;CHECK DONE
 22800  124634  100006                      BPL     3$              ;BR IF CLEAR
 22801                                                            ;FILL SECOND BUFFER BECUASE REFRESH COULD CAUSE
 22802                                                            ;FIRST TEST TO FAIL
 22803  124636  005077  177626              CLR     @TBUF2          ;FILL DOUBLE BUFFER
 22804  124642  105777  177620              TSTB    @TCSR2          ;CHECK DONE
 22805  124646  100001                      BPL     3$
 22806  124650  104000                      EMT                     ;
 22807  124652  005000            3$:       CLR     R0              ;CLEAR TIMER
 22808  124654  105777  177606    4$:       TSTB    @TCSR2          ;CHECK FOR XMIT DONE
 22809  124660  100403                      BMI     5$              ;IF DONE SETS, BR TO END OF TEST
 22810  124662  005200                      INC     R0              ;INCREMENT TIMER
 22811  124664  001373                      BNE     4$
 22812  124666  104000                      EMT                     ;
 22813  124670                    5$:
 22814
 22815
 22816                            ;*************************************************************************************
 22817                            ;TEST 641       TEST THAT TCSR2 "DONE" SETS WITH RESET
 22818                            ;*************************************************************************************
 22819  124670                    TS641:
 22820  124670  032737  000001  001020        BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
 22821  124676  001403                        BEQ     70$             ;IF NO THEN DO TEST
 22822  124700  005737  001006              TST     @#$PASS         ;IS THIS FIRST PASS
 22823  124704  001015                      BNE     TS642           ;IF NO THEN SHIP TO NEXT TES
 22824  124706                    70$:
 22825  124706  005077  177556              CLR     @TBUF2          ;LOAD TRANSMIT BUFFER
 22826  124712  105777  177550    1$:       TSTB    @TCSR2          ;WAIT FOR DONE
 22827  124716  100375                      BPL     1$
 22828  124720  005077  177544              CLR     @TBUF2          ;LOAD SECOND BUFFER
 22829  124724  000240                      NOP
 22830  124726  000005                      RESET                   ;SET DONE WITH RESET
 22831  124730  105777  177532              TSTB    @TCSR2          ;CHECK FOR DONE SET
 22832  124734  100401                      BMI     TS642
 22833  124736  104000                      EMT                     ;
 22834
 22835
 22836
 22837                            ;*************************************************************************************
```

```
22838                                   ;TEST 642       TEST ABILITY TO ACCESS RCSR2
22839                                   ;*****************************************************************************
22840  124740                           TS642:
22841  124740  013703  000004                   MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
22842  124744  012737  124760  000004           MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
22843  124752  005777  177504                   TST     @RCSR2          ;ACCESS RCSR
22844  124756  000401                           BR      2$
22845  124760                           1$:
22846  124760  104000                           EMT                     ;
22847  124762  010337  000004           2$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
22848
22849
22850                                   ;*****************************************************************************
22851                                   ;TEST 643       TEST ABILITY TO ACCESS RBUF2
22852                                   ;*****************************************************************************
22853  124766                           TS643:
22854  124766  013703  000004                   MOV     @#4,R3          ;SAVE TIMEOUT VECTOR
22855  124772  012737  125006  000004           MOV     #1$,@#4         ;SET UP TIMEOUT VECTOR
22856  125000  005777  177460                   TST     @RBUF2          ;ACCESS RBUF
22857  125004  000401                           BR      2$
22858  125006                           1$:
22859  125006  104000                           EMT                     ;
22860  125010  010337  000004           2$:     MOV     R3,@#4          ;RESTORE TIMEOUT VECTOR
22861
22862
22863
22864
22865
22866
22867                                   ;*****************************************************************************
22868                                   ;TEST 644       TEST THAT BIT0(BREAK BIT) CAN BE SET & CLEARED & RESET
22869                                   ;*****************************************************************************
22870  125014                           TS644:
22871  125014  032777  000001  177444           BIT     #BIT0,@TCSR2    ;CHECK BIT0 OF TCSR CLEAR
22872  125022  001401                           BEQ     3$
22873  125024  104000                           EMT                     ;
22874  125026  052777  000001  177432   3$:     BIS     #BIT0,@TCSR2    ;SET BIT0 IN TCSR
22875  125034  032777  000001  177424           BIT     #BIT0,@TCSR2    ;TEST BIT0 OF TCSR
22876  125042  001001                           BNE     4$
22877  125044  104000                           EMT                     ;
22878  125046  042777  000001  177412   4$:     BIC     #BIT0,@TCSR2    ;CLEAR BIT0 OF TCSR
22879  125054  032777  000001  177404           BIT     #BIT0,@TCSR2    ;TEST BIT0 OF TCSR
22880  125062  001401                           BEQ     7$
22881  125064  104000                           EMT                     ;
22882  125066                           7$:
22883  125066  032737  000001  001020           BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
22884  125074  001403                           BEQ     70$             ;IF NO THEN DO TEST
22885  125076  005737  001006                   TST     @#$PASS         ;IS THIS FIRST PASS
22886  125102  001011                           BNE     TS645           ;IF NO THEN SHIP TO NEXT TEST
22887  125104                           70$:
22888  125104  052777  000001  177354           BIS     #BIT0,@TCSR2    ;SET BIT0 IN TCSR
22889  125112  000005                           RESET                   ;CLEAR BIT0 WITH RESET
22890  125114  032777  000001  177344           BIT     #BIT0,@TCSR2    ;TEST BIT0 CLEAR
22891  125122  001401                           BEQ     TS645
22892  125124  104000                           EMT                     ;
22893
```

```
22894
22895                                   ;*****************************************************************************
22896                                   ;TEST 645       TEST THAT BIT6(XMIT INT EN) CAN BE SET & RESET
22897                                   ;*****************************************************************************
22898  125126                           TS645:
22899  125126  017703  177344                   MOV     @TVECT2,R3      ;SAVE XMIT VECTOR
22900  125132  012777  125154  177336           MOV     #1$,@TVECT2     ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
22901  125140  106427  000340                   MTPS    #340            ;SET PSW TO PRIORITY 7
22902  125144  032777  000100  177314           BIT     #BIT6,@TCSR2    ;TEST BIT6 OF TCSR
22903  125152  001401                           BEQ     2$
22904  125154                           1$:
22905  125154  104000                           EMT                     ;
22906  125156  052777  000100  177302  2$:      BIS     #BIT6,@TCSR2    ;SET BIT6 OF TCSR
22907  125164  032777  000100  177274           BIT     #BIT6,@TCSR2    ;TEST BIT6 OF TCSR
22908  125172  001001                           BNE     3$
22909  125174  104000                           EMT                     ;
22910  125176  042777  000100  177262  3$:      BIC     #BIT6,@TCSR2    ;CLEAR BIT6 OF TCSR
22911  125204  032777  000100  177254           BIT     #BIT6,@TCSR2    ;TEST BIT6 OF TCSR
22912  125212  001401                           BEQ     4$
22913  125214  104000                           EMT                     ;
22914  125216  032737  000001  001020  4$:      BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT
22915  125224  001403                           BEQ     70$             ;IF NO THEN DO TEST
22916  125226  005737  001006                   TST     @#$PASS         ;IF THIS FIRST PASS
22917  125232  001011                           BNE     5$              ;IF NO THEN SKIP TO END OF TEST
22918  125234                           70$:
22919  125234  052777  000100  177224           BIS     #BIT6,@TCSR2    ;SET BIT6 OF TCSR
22920  125242  000005                           RESET                   ;CLEAR BIT6 WITH RESET
22921  125244  032777  000100  177214           BIT     #BIT6,@TCSR2    ;TEST BIT6 OF TCSR
22922  125252  001401                           BEQ     5$
22923  125254  104000                           EMT                     ;
22924  125256  010377  177214           5$:     MOV     R3,@TVECT2      ;RESTORE XMIT VECTOR
22925
22926
22927                                   ;*****************************************************************************
22928                                   ;TEST 646       TEST THAT BIT6 OF RCSR2 CAN BE SET & RESET
22929                                   ;*****************************************************************************
22930  125262                           TS646:
22931  125262  017703  177204                   MOV     @RVECT2,R3      ;SAVE RECEIVE VECTOR
22932  125266  012777  125310  177176           MOV     #1$,@RVECT2     ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
22933  125274  106427  000340                   MTPS    #340            ;SET PSW TO PRIORITY 7
22934  125300  032777  000100  177154           BIT     #BIT6,@RCSR2    ;TEST BIT6 OF RCSR
22935  125306  001401                           BEQ     2$
22936  125310                           1$:
22937  125310  104000                           EMT                     ;
22938  125312  052777  000100  177142  2$:      BIS     #BIT6,@RCSR2    ;SET BIT6 OF RCSR
22939  125320  032777  000100  177134           BIT     #BIT6,@RCSR2    ;TEST BIT6 OF RCSR
22940  125326  001001                           BNE     3$
22941  125330  104000                           EMT                     ;
22942  125332  042777  000100  177122  3$:      BIC     #BIT6,@RCSR2    ;CLEAR BIT6 OF RCSR
22943  125340  032777  000100  177114           BIT     #BIT6,@RCSR2    ;TEST BIT6 OF RCSR
22944  125346  001401                           BEQ     4$
22945  125350  104000                           EMT                     ;
22946  125352  032737  000001  001020  4$:      BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT
22947  125360  001403                           BEQ     70$             ;IF NO THEN DO TEST
22948  125362  005737  001006                   TST     @#$PASS         ;IS THIS FIRST PASS
22949  125366  001011                           BNE     5$              ;IF NO THEN SKIP TO END OF TEST
```

```
22950  125370                                  70$:
22951  125370  052777  000100  177064                  BIS     #BIT6,@RCSR2    ;SET BIT6 OF RCSR
22952  125376  000005                                  RESET                   ;CLEAR BIT6OF RCSR2 WITH RESET
22953  125400  032777  000100  177054                  BIT     #BIT6,@RCSR2    ;TEST BIT6 OF RCSR
22954  125406  001401                                  BEQ     5$
22955  125410  104000                                  EMT                     ;
22956  125412  010377  177054              5$:         MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
22957
22958
22959
22960                                  ;*****************************************************************************
22961                                  ;TEST 647       TEST THAT XMIT INTERRUPTS ONLY WHEN ENABLED
22962                                  ;*****************************************************************************
22963  125416                          TS647:
22964  125416  042777  000100  177042                  BIC     #BIT6,@TCSR2    ;CLEAR TRANSMIT INTERRUPT ENABLE
22965  125424  017703  177046                          MOV     @TVECT2,R3      ;SAVE XMIT VECTOR
22966  125430  012777  125452  177040                  MOV     #2$,@TVECT2     ;POINT XMIT VECTOR TO ERROR REPORT
22967  125436  105777  177024              1$:         TSTB    @TCSR2          ;WAIT FOR DONE
22968  125442  100375                                  BPL     1$
22969  125444  106427  000140                          MTPS    #140            ;SET PSW TO PRIORITY 3
22970  125450  000401                                  BR      3$
22971  125452                          2$:
22972  125452  104000                                  EMT                     ;
22973  125454  012777  125474  177014  3$:             MOV     #4$,@TVECT2     ;SET XMIT VECTOR TO END OF TEST
22974  125462  052777  000100  176776                  BIS     #BIT6,@TCSR2    ;ENABLE INTERRUPTS
22975  125470  000240                                  NOP
22976
22977  125472  104000                                  EMT                     ;XMIT DID NOT INTERRUPT
22978
22979  125474  042777  000100  176764  4$:             BIC     #BIT6,@TCSR2    ;DISABLE INTERRUPTS
22980  125502  022626                                  CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
22981  125504  010377  176766                          MOV     R3,@TVECT2      ;RESTORE XMIT VECTOR
22982
22983
22984                                  ;*****************************************************************************
22985                                  ;TEST 650       TEST THAT XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED
22986                                  ;*****************************************************************************
22987  125510                          TS650:
22988  125510  042777  000100  176750                  BIC     #BIT6,@TCSR2    ;DISABLE INTERRUPTS
22989  125516  106427  000340                          MTPS    #340            ;SET PSW TO PRIORITY 7
22990  125522  017703  176750                          MOV     @TVECT2,R3      ;SAVE XMIT VECTOR
22991  125526  012777  125554  176742                  MOV     #2$,@TVECT2     ;POINT XMIT VECTOR TO ERROR REPORT
22992  125534  105777  176726              1$:         TSTB    @TCSR2          ;WAIT FOR DONE
22993  125540  100375                                  BPL     1$
22994  125542  052777  000100  176716                  BIS     #BIT6,@TCSR2    ;ENABLE INTERRUPT
2299   125550  000240                                  NOP
22996  125552  000401                                  BR      3$
22997  125554                          2$:
22998  125554  104000                                  EMT                     ;
22999  125556  042777  000100  176702  3$:             BIC     #BIT6,@TCSR2    ;CLEAR INTERRUPT ENABLE
23000  125564  012777  125602  176704                  MOV     #4$,@TVECT2     ;POINT XMIT VECTOR TO ERROR REPORT
23001  125572  106427  000140                          MTPS    #140            ;SET PSW TO PRIORITY 3
23002  125576  000240                                  NOP
23003  125600  000401                                  BR      5$
23004  125602                          4$:
23005  125602  104000                                  EMT                     ;
```

```
23006  125604  010377  176666          5$:     MOV     R3,@TVECT2      ;RESTORE XMIT VECTOR
23007
23008
23009                                  ;*************************************************************************************
23010                                  ;TEST 651       TEST TRANSMITTER FOR DOUBLE INTERRUPTS
23011                                  ;*************************************************************************************
23012  125610                          TS651:
23013  125610  042777  000100  176650          BIC     #BIT6,@TCSR2    ;CLEAR INTERRUPT ENABLE
23014  125616  017703  176654                  MOV     @TVECT2,R3      ;SAVE XMIT VECTOR
23015  125622  017704  176652                  MOV     @TPSW2,R4       ;SAVE XMIT PSW VECTOR
23016  125626  012777  125666  176642          MOV     #2$,@TVECT2     ;SET UP XMIT VECTOR
23017  125634  012777  000340  176636          MOV     #340,@TPSW2     ;SET PIO 7 AFTER INTERRUPT
23018  125642  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
23019  125646  105777  176614          1$:     TSTB    @TCSR2          ;WAIT FOR DONE
23020  125652  100375                          BPL     1$
23021  125654  052777  000100  176604          BIS     #BIT6,@TCSR2    ;ENABLE INTERRUPTS
23022  125662  000240                          NOP
23023
23024  125664  104000                          EMT                     ;
23025                                                                  ;XMIT INTERRUPT DID NOT OCCUR
23026  125666  022626                  2$:     CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
23027  125670  012777  125714  176600          MOV     #4$,@TVECT2     ;POINT XMIT VECTOR TO ERROR
23028  125676  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
23029  125702  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPTS
23030  125704  042777  000100  176554          BIC     #BIT6,@TCSR2    ;DISABLE INTERRUPTS
23031  125712  000401                          BR      5$
23032  125714                          4$:
23033  125714  104000                          EMT                     ;
23034  125716  010377  176554          5$:     MOV     R3,@TVECT2      ;RESTORE XMIT VECTOR
23035  125722  010477  176552                  MOV     R4,@TPSW2       ;RESTORE XMIT PSW VECTOR
23036
23037                                  ;*************************************************************************************
23038                                  ;TEST 652       TEST THAT XMIT INTERRUPT CLEARS WITH LOADING TBUF2
23039                                  ;*************************************************************************************
23040  125726                          TS652:
23041  125726  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
23042  125734  001403                          BEQ     70$             ;IF NO THEN DO TEST
23043  125736  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
23044  125742  001043                          BNE     TS653           ;IF NO THEN SHIP TO NEXT TEST
23045  125744                          70$:
23046  125744  042777  000100  176514          BIC     #BIT6,@TCSR2    ;DISABLE INTERRUPTS
23047  125752  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
23048  125756  017703  176514                  MOV     @TVECT2,R3      ;SAVE XMIT VECTOR
23049  125762  012777  126032  176506          MOV     #2$,@TVECT2     ;POINT XMIT VECTOR TO ERROR
23050  125770  052777  000100  176470          BIS     #BIT6,@TCSR2    ;ENABLE INTERRUPTS
23051  125776  005077  176466                  CLR     @TBUF2          ;LOAD TBUF
23052  126002  105777  176460          1$:     TSTB    @TCSR2          ;WAIT FOR DONE (INTERRUPT)
23053  126006  100375                          BPL     1$
23054  126010  005077  176454                  CLR     @TBUF2          ;FILL SECOND BUFFER TO RESET INT.
23055  126014  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
23056  126020  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPTS
23057  126022  042777  000100  176436          BIC     #BIT6,@TCSR2    ;DISABLE INTERRUPTS
23058  126030  000401                          BR      3$
23059  126032                          2$:
23060  126032  104000                          EMT                     ;
23061  126034  010377  176436          3$:     MOV     R3,@TVECT2      ;RESTORE XMIT VECTOR
```

```
23062  126040  005000                    CLR     R0              ;INIT LOOP COUNTER
23063  126042  005200             4$:    INC     R0              ;INCREMENT COUNTER
23064  126044  001376                    BNE     4$              ;UNTIL COUNTER = 0
23065  126046  005777  176412            TST     @RBUF2          ;CLEAR RECEIVER BUFFER
23066
23067
23068                              ;*****************************************************************************
23069                              ;TEST 653       TEST THAT RCVR DONE (7) SET & CLEAR PROPERLY
23070                              ;*****************************************************************************
23071  126052                      TS653:
23072  126052  005000                    CLR     R0              ;CLEAR A TIMER
23073  126054  005077  176410            CLR     @TBUF2          ;LOAD TRANSMIT BUFFER
23074  126060  105777  176376     WDONE2: TSTB    @RCSR2          ;CHECK FOR RECEIVER DONE
23075  126064  100403                    BMI     6$              ;BR, IF DONE
23076  126066  005200                    INC     R0              ;INCREMENT TIMER, IF NOT DONE
23077  126070  001373                    BNE     WDONE2
23078  126072  104000                    EMT                     ;RECEIVER DONE NEVER SET
23079
23080  126074  032737  000001  001020 6$:     BIT     #1,@#$ENV       ;ARE WE RUNNING UNDER APT
23081  126102  001403                    BEQ     70$             ;IF NO THEN DO TEST
23082  126104  005737  001006            TST     @#$PASS         ;IS THIS FIRST PASS
23083  126110  001005                    BNE     2$              ;IF NO THEN SKIP TO END OF TEST
23084  126112                      70$:
23085  126112  000005                    RESET                   ;CLEAR DONE WITH RESET
23086  126114  105777  176342            TSTB    @RCSR2          ;CHECK FOR DONE CLEAR
23087  126120  001401                    BEQ     2$
23088  126122  104000                    EMT                     ;RESET DID NOT CLEAR RCVR DONE
23089  126124  005000             2$:    CLR     R0              ;INIT LOOP COUNTER
23090  126126  005200             3$:    INC     R0              ;INCREMENT COUNTER
23091  126130  001376                    BNE     3$              ;UNTIL COUNTER = 0
23092  126132  005777  176326            TST     @RBUF2          ;CLEAR RECEIVER BUFFER
23093
23094
23095                              ;*****************************************************************************
23096                              ;TEST 654       TEST THAT READING RBUF2 CLEARS RECEIVER DONE
23097                              ;*****************************************************************************
23098  126136                      TS654:
23099  126136  005077  176326            CLR     @TBUF2          ;LOAD TRANSMITTER
23100  126142  105777  176314     1$:    TSTB    @RCSR2          ;WAIT FOR RECEIVER DONE
23101  126146  100375                    BPL     1$
23102  126150  017700  176310            MOV     @RBUF2,R0       ;READ RECEIVE BUFFER
23103  126154  105777  176302            TSTB    @RCSR2          ;CHECK FOR RECEIVE DONE CLEAR
23104  126160  001401                    BEQ     TS655
23105  126162  104000                    EMT                     ;
23106                                                           ;READING RBUF2 DID NOT CLEAR RCVR DONE
23107
23108
23109                              ;*****************************************************************************
23110                              ;TEST 655       TEST THAT RCVR INTERRUPTS ONLY WHEN ENABLED
23111                              ;*****************************************************************************
23112  126164                      TS655:
23113  126164  042777  000100  176274    BIC     #BIT6,@TCSR2    ;DISABLE TRANSMIT INTERRUPTS
23114  126172  042777  000100  176262    BIC     #BIT6,@RCSR2    ;DISABLE RECEIVER INTERRUPTS
23115  126200  017703  176266            MOV     @RVECT2,R3      ;SAVE RECEIVE VECTOR
23116  126204  012777  126232  176260    MOV     #2$,@RVECT2     ;POINT RCV VECTOR TO ERROR REPORT
23117  126212  106427  000140            MTPS    #140            ;SET PSW TO PRIORITY 3
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 422
CJKDEB.P11    05-AUG-82 15:01           T655    TEST THAT RCVR INTERRUPTS ONLY WHEN ENABLED

 23118  126216  005077  176246                  CLR     @TBUF2          ;SEND A CHARACTER
 23119  126222  105777  176234          1$:     TSTB    @RCSR2          ;WAIT FOR RECEIVER DONE
 23120  126226  100375                          BPL     1$
 23121  126230  000401                          BR      3$
 23122  126232                          2$:
 23123  126232  104000                          EMT                     ;
 23124  126234  012777  126254  176230  3$:     MOV     #4$,@RVECT2     ;POINT RCV VECTOR TO END OF TEST
 23125  126242  052777  000100  176212          BIS     #BIT6,@RCSR2    ;ENABLE RCV INTERRUPTS
 23126  126250  000240                          NOP                     ;GIVE ANY INTERRUPTS TIME
 23127  126252  104000                          EMT                     ;
 23128  126254  042777  000100  176200  4$:     BIC     #BIT6,@RCSR2    ;DISABLE INTERRUPTS
 23129  126262  022626                          CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
 23130  126264  005777  176174                  TST     @RBUF2          ;CLEAR CHARACTER FROM RECEIVER BUFFER
 23131  126270  010377  176176                  MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
 23132
 23133
 23134                                  ;*************************************************************************
 23135                                  ;TEST 656       TEST THAT RCVR INTERRUPTS DO NOT OCCUR WHEN DISABLED
 23136                                  ;*************************************************************************
 23137  126274                          TS656:
 23138  126274  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
 23139  126300  017703  176166                  MOV     @RVECT2,R3      ;SAVE RECEIVE VECTOR
 23140  126304  012777  126336  176160          MOV     #2$,@RVECT2     ;POINT RCVR VECTOR TO ERROR REPORT
 23141  126312  005077  176152                  CLR     @TBUF2          ;SEND A CHARACTER
 23142  126316  105777  176140          1$:     TSTB    @RCSR2          ;WAIT FOR RECEIVER DONE
 23143  126322  100375                          BPL     1$
 23144  126324  052777  000100  176130          BIS     #BIT6,@RCSR2    ;ENABLE INTERRUPTS
 23145  126332  000240                          NOP                     ;GIVE TIME FOR INTERRUPT
 23146  126334  000401                          BR      3$
 23147  126336                          2$:
 23148  126336  104000                          EMT                     ;RCVR INTERRUPTS AT PRIORITY 7
 23149  126340  042777  000100  176114  3$:     BIC     #BIT6,@RCSR2    ;CLEAR INTERRUPT ENABLE
 23150  126346  012777  126364  176116          MOV     #4$,@RVECT2     ;POINT RCVR VECTOR TO ERROR REPORT
 23151  126354  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
 23152  126360  000240                          NOP                     ;GIVE TIME FOR ANY INTERRUPT
 23153  126362  000401                          BR      5$
 23154  126364                          4$:
 23155  126364  104000                          EMT                     ;RCVR INTERRUPT REQUEST PASSED WITH BIT6 CLEAR
 23156  126366  005777  176072          5$:     TST     @RBUF2          ;CLEAR CHARACTER FROM RECEIVER BUFFER
 23157  126372  010377  176074                  MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
 23158
 23159
 23160                                  ;*************************************************************************
 23161                                  ;TEST 657       TEST RECEIVER FOR DOUBLE INTERRUPTS
 23162                                  ;*************************************************************************
 23163  126376                          TS657:
 23164  126376  017703  176070                  MOV     @RVECT2,R3      ;SAVE RECEIVE VECTOR
 23165  126402  017704  176066                  MOV     @RPSW2,R4       ;SAVE RECEIVE PSW VECTOR
 23166  126406  012777  126452  176056          MOV     #2$,@RVECT2     ;POINT RCV VECTOR TO CONTINUE TEST
 23167  126414  012777  000340  176052          MOV     #340,@RPSW2     ;SET PRIORITY TO 7 AFTER INTERRUPT
 23168  126422  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
 23169  126426  005077  176036                  CLR     @TBUF2          ;SEND A CHARACTER
 23170  126432  105777  176024          1$:     TSTB    @RCSR2          ;WAIT FOR RCVR DONE
 23171  126436  100375                          BPL     1$
 23172  126440  052777  000100  176014          BIS     #BIT6,@RCSR2    ;ENABLE RCV INTERRUPTS
 23173  126446  000240                          NOP                     ;GIVE SOME TIME
```

```
23174  126450  104000                          EMT                     ;
23175  126452  022626                  2$:     CMP     (SP)+,(SP)+     ;RESTORE SP AFTER INTERRUPT
23176  126454  012777  126510  176010          MOV     #3$,@RVECT2     ;POINT RCV VECTOR TO ERROR REPORT
23177  126462  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
23178  126466  000240                          NOP                     ;GIVE SOME TIME
23179  126470  042777  000100  175764          BIC     #BIT6,@RCSR2    ;CLEAR INTERRUPT ENABLE
23180  126476  010377  175770                  MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
23181  126502  010477  175766                  MOV     R4,@RPSW2       ;RESTORE RECEIVE PSW VECTOR
23182  126506  000401                          BR      4$
23183  126510                          3$:
23184  126510  104000                          EMT                     ;
23185  126512  005777  175746          4$:     TST     @RBUF2          ;CLEAR CHARACTER FROM RECEIVER BUFFER
23186  126516  010377  175750                  MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
23187
23188
23189                                  ;*****************************************************************************
23190                                  ;TEST 660       TEST THAT RCVR INTERRUPT CLEARS BY READING RBUF2
23191                                  ;*****************************************************************************
23192  126522                          TS660:
23193  126522  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
23194  126526  017703  175740                  MOV     @RVECT2,R3      ;SAVE RECEIVE VECTOR
23195  126532  012777  126602  175732          MOV     #2$,@RVECT2     ;POINT RCV VECTOR TO ERROR REPORT
23196  126540  052777  000100  175714          BIS     #BIT6,@RCSR2    ;SET RCVR INTERRUPT ENABLE
23197  126546  005077  175716                  CLR     @TBUF2          ;SEND A CHARACTER
23198  126552  105777  175704          1$:     TSTB    @RCSR2          ;WAIT FOR DONE (INTERRUPT)
23199  126556  100375                          BPL     1$
23200  126560  005777  175700                  TST     @RBUF2          ;READ RBUF TO CLEAR PENDING INTERRPUT
23201  126564  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
23202  126570  000240                          NOP                     ;ALLOW TIME FOR ANY ERRONEOUS INTERRUPT
23203  126572  042777  000100  175662          BIC     #BIT6,@RCSR2    ;NO INTERRUPT-CLEAR INT. ENABLE
23204  126600  000401                          BR      3$
23205  126602                          2$:
23206  126602  104000                          EMT                     ;
23207  126604  010377  175662          3$:     MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
23208
23209
23210
23211                                  ;*****************************************************************************
23212                                  ;TEST 661       TEST THAT RESET CLEARS RECEIVE INTERRUPT
23213                                  ;*****************************************************************************
23214  126610                          TS661:
23215  126610  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
23216  126616  001403                          BEQ     70$             ;IF NO THEN DO TEST
23217  126620  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
23218  126624  001036                          BNE     TS662           ;IF NO THEN SHIP TO NEXT TEST
23219  126626                          70$:
23220  126626  106427  000340                  MTPS    #340            ;SET PSW TO PRIORITY 7
23221  126632  017703  175634                  MOV     @RVECT2,R3      ;SAVE RECEIVE VECTOR
23222  126636  012777  126714  175626          MOV     #2$,@RVECT2     ;POINT RCV VECTOR TO ERROR REPORT
23223  126644  052777  000100  175610          BIS     #BIT6,@RCSR2    ;SET RCV INTERRUPT ENABLE
23224  126652  012777  000377  175610          MOV     #377,@TBUF2     ;SEND AN ALL 1'S CHARACTER
23225  126660  105777  175576          1$:     TSTB    @RCSR2          ;WAIT FOR RCV DONE
23226  126664  100375                          BPL     1$
23227  126666  000005                          RESET                   ;CLEAR RCV INTERRUPT & RBUF2
23228  126670  052777  000100  175564          BIS     #BIT6,@RCSR2    ;SET RECEIVER INTERRUPT
23229  126676  106427  000140                  MTPS    #140            ;SET PSW TO PRIORITY 3
```

```
23230  126702  000240                          NOP                     ;ALLOW TIME FOR AN ERRONEOUS INTERRUPT
23231  126704  042777  000100  175550          BIC     #BIT6,@RCSR2    ;NO INTERRUPT-CLEAR INT. ENABLE
23232  126712  000401                          BR      3$
23233  126714                          2$:
23234  126714  104000                          EMT                     ;
23235  126716  010377  175550          3$:     MOV     R3,@RVECT2      ;RESTORE RECEIVE VECTOR
23236
23237
23238                                  ;*************************************************************************
23239                                  ;TEST 662       TEST THAT THE "OR" ERROR (BIT14) & "ERROR" (BIT15) CAN BE SET
23240                                  ;*************************************************************************
23241  126722                          TS662:
23242  126722  012700  000003                  MOV     #3,R0           ;SET CHARACTER COUNT TO SEND 3 CHAR.
23243  126726  005077  175536          1$:     CLR     @TBUF2          ;LOAD TRANSMIT BUFFER
23244  126732  105777  175530          2$:     TSTB    @TCSR2          ;WAIT FOR TRANSMIT DONE
23245  126736  100375                          BPL     2$
23246  126740  005300                          DEC     R0              ;DECREMENT CHARACTER COUNT
23247  126742  001371                          BNE     1$              ;BR IF ALL CHARACTERS NOT TRANSMITTED
23248  126744  032777  040000  175512          BIT     #BIT14,@RBUF2   ;TEST FOR "OR" ERROR FLAG
23249  126752  001001                          BNE     3$
23250  126754  104000                          EMT                     ;
23251  126756  032777  100000  175500  3$:     BIT     #BIT15,@RBUF2   ;TEST "ERROR" FLAG
23252  126764  001001                          BNE     4$
23253  126766  104000                          EMT                     ;
23254  126770  005000                  4$:     CLR     R0              ;CLEAR LOOP COUNTER
23255  126772  005200                  5$:     INC     R0              ;INCREMENT LOOP COUNTER
23256  126774  001376                          BNE     5$              ;  UNTIL COUNTER = 0
23257  126776  005777  175462                  TST     @RBUF2          ;CLEAR CHARACTER FROM RECEIVER BUFFER
23258
23259
23260                                  ;*************************************************************************
23261                                  ;TEST 663       TEST THAT BREAK TRANSMITS ALL ZEROES
23262                                  ;*************************************************************************
23263  127002                          TS663:
23264  127002  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
23265  127010  001403                          BEQ     70$             ;IF NO THEN DO TEST
23266  127012  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
23267  127016  001027                          BNE     TS664           ;IF NO THEN SHIP TO NEXT TEST
23268  127020                          70$:
23269  127020  012777  177777  175442          MOV     #-1,@TBUF2      ;TRANSMIT ALL ONES TO RCVR
23270  127026  105777  175430          1$:     TSTB    @RCSR2          ;WAIT FOR RCVR DONE
23271  127032  100375                          BPL     1$
23272  127034  005777  175424                  TST     @RBUF2          ;CLEAR DONE (LEAVING ALL ONES IN RBUF)
23273  127040  052777  000001  175420          BIS     #BIT0,@TCSR2    ;TRANSMIT BREAK
23274  127046  005000                          CLR     R0              ;CLEAR A TIMER
23275  127050  105777  175406          2$:     TSTB    @RCSR2          ;WAIT FOR RCVR DONE
23276  127054  100403                          BMI     CONT42          ;BR IF DONE
23277  127056  005200                          INC     R0              ;IF NOT, INCREMENT TIMER
23278  127060  001373                          BNE     2$
23279  127062  104000                          EMT                     ;BREAK DID NOT TRANSMIT ANYTHING
23280
23281  127064  105777  175374          CONT42: TSTB    @RBUF2          ;CHECK RECEIVE BUFFER FOR ZERO
23282  127070  001401                          BEQ     3$
23283  127072  104000                          EMT                     ;BREAK DID NOT TRANSMIT ALL ZEROES
23284
23285  127074  000005                  3$:     RESET                   ;CLEAR ERRORS
```

```
23286
23287
23288                                   ;*****************************************************************************
23289                                   ;TEST 664       TEST THAT "FR" ERROR CAN BE SET DURING BREAK
23290                                   ;*****************************************************************************
23291  127076                           TS664:
23292  127076  052777  000001  175362           BIS     #BIT0,@TCSR2    ;SEND BREAK
23293  127104  005077  175360                   CLR     @TBUF2          ;TRANSMIT A CHARACTER TO TIME BREAK
23294  127110  105777  175346           1$:     TSTB    @RCSR2          ;WAIT FOR RCVR DONE
23295  127114  100375                           BPL     1$
23296  127116  042777  000001  175342           BIC     #BIT0,@TCSR2    ;CLEAR BREAK BITS
23297  127124  032777  020000  175332           BIT     #BIT13,@RBUF2   ;CHECK FOR FRAMING ERROR FLAG
23298  127132  001001                           BNE     2$
23299  127134  104000                           EMT                     ;BREAK DID NOT SET FRAMING ERROR
23300  127136  032777  100000  175320   2$:     BIT     #BIT15,@RBUF2   ;TEST "ERROR" FLAG
23301  127144  001001                           BNE     3$
23302  127146  104000                           EMT                     ;"ERROR" FLAG DID NOT SET WITH "OR" FLAG
23303  127150  005777  175310           3$:     TST     @RBUF2          ;CLEAR RECEIVER BUFFER
23304
23305                                   ;*****************************************************************************
23306                                   ;TEST 665       TEST DATA PATHS USING WRAP CABLE
23307                                   ;*****************************************************************************
23308  127154                           TS665:
23309  127154  005001                           CLR     R1              ;CLEAR REGISTER FOR TEST DATA
23310  127156  105201                   1$:     INCB    R1              ;INCREMENT THE TEST DATA
23311  127160  010177  175304                   MOV     R1,@TBUF2       ;XMIT A CHARACTER
23312  127164  005000                           CLR     R0              ;CLEAR A TIMER
23313  127166  105777  175270           2$:     TSTB    @RCSR2          ;WAIT FOR RECEIVER DONE
23314  127172  100403                           BMI     3$              ;BR IF DONE
23315  127174  005200                           INC     R0              ;INCREMENT TIMER IF NOT
23316  127176  001373                           BNE     2$
23317  127200  104000                           EMT                     ;
23318  127202  017702  175256           3$:     MOV     @RBUF2,R2       ;GET RECEIVED CHARACTER
23319  127206  020102                           CMP     R1,R2           ;COMPARE DATA
23320  127210  001401                           BEQ     4$
23321  127212  104000                           EMT                     ;
23322  127214  105701                   4$:     TSTB    R1              ;TEST XMIT DATA FOR ZERO
23323  127216  001357                           BNE     1$              ;BR, IF NOT FINISHED
23324  127220  000167  000102                   JMP     UNIQUE          ;FINISHED TESTING DEVICES SEPARATELY
23325                                                                   ;GO TEST THEM ALL TOGETHER
23326  127224  000000                   $BDADR: 0
23327  127226  000000                   $BDDAT: 0
23328  127230  000000                   $GDADR: 0
23329  127232  000000                   $GDDAT: 0
23330
23331
23332  127234  012737  127266  000004   ERROR7: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
23333  127242  012737  000340  000006           MOV     #340,@#6
23334  127250  005737  177766                   TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
23335                                                                   ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
23336                                                                   ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
23337                                                                   ;MAP BOARD
23338  127254  001404                           BEQ     1$              ;NO,GO REPORT THE ERROR
23339  127256  012737  000177  001002           MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
23340  127264  000403                           BR      2$              ; AND GO SET FATAL ERROR FLAG
23341  127266  012737  000006  001002   1$:     MOV     #6,@#$FATAL                     ;SET UP FATAL ERROR NUMBER
```

```
23342  127274  012767  000001  051476  2$:     MOV     #1,$MSGTY                       ;SET FATAL ERROR FLAG
23343  127302  000777                  SL2HLT: BR      .
23344
23345
23346  127304  177560                  DADTBL: .WORD   177560
23347  127306  177562                          .WORD   177562
23348  127310  177564                          .WORD   177564
23349  127312  177566                          .WORD   177566
23350  127314  176500                          .WORD   176500
23351  127316  176502                          .WORD   176502
23352  127320  176504                          .WORD   176504
23353  127322  176506                          .WORD   176506
23354  127324  177564                  TBLEND: .WORD   177564
23355
23356
23357  127326  032777  000034  071770  UNIQUE: BIT     #34,@SWR
23358  127334  001402                          BEQ     1$
23359  127336  000167  002112                  JMP     ENDPAS
23360  127342  012737  000007  001004  1$:     MOV     #7,@#$TESTN     ;UPDATE TEST NUMBER FOR APT
23361  127350  012737  130404  000030          MOV     #ERROR8,@#30    ;SET UP FOR CORRECT ERROR CALL
23362
23363                                  ;*****************************************************************************
23364                                  ;TEST 666       UNIQUE INTERNAL ADDRESS TEST
23365                                  ;*****************************************************************************
23366  127356                  TS666:
23367  127356  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
23368  127364  001403                          BEQ     70$             ;IF NO THEN DO TEST
23369  127366  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
23370  127372  001044                          BNE     TS667           ;IF NO THEN SHIP TO NEXT TEST
23371  127374                  70$:
23372  127374  012767  000340  050374          MOV     #340,PS         ;WE WILL BE PLAYING WITH BIT6
23373                                                                  ;SO LOCK OUT EXTRAINEOUS INTERRUPTS
23374  127402  012700  127304                  MOV     #DADTBL,R0      ;GET LOCATION OF FIRST REGISTER ADDRESS
23375  127406  012703  127304          1$:     MOV     #DADTBL,R3      ;MAKE R3 POINT TO LOCATION OF FIRST
23376                                                                  ;REGISTER ADDRESS
23377  127412  012701  000011                  MOV     #11,R1          ;SET LOOP COUNTER TO CLEAR ALL REG.
23378  127416  005033                  2$:     CLR     @(R3)+          ;CLEAR A REGISTER
23379  127420  077102                          SOB     R1,2$           ;LOOP UNTIL ALL REGISTERS CLEARED
23380  127422  012770  000100  000000          MOV     #BIT6,@(R0)     ;SET TEST BIT IN DEVICE REGISTERS
23381  127430  012701  127304                  MOV     #DADTBL,R1      ;GET LOCATION OF FIRST REGISTER ADDRESS
23382  127434  012702  000011                  MOV     #11,R2          ;SET UP TEST LOOP COUNTER
23383  127440  032731  000100          3$:     BIT     #BIT6,@(R1)+    ;IS TEST BIT SET IN THIS REGISTER
23384  127444  001006                          BNE     5$              ;IF YES GO SEE IF THERE IS AN ERROR
23385  127446  077204                  4$:     SOB     R2,3$           ;LOOP UNTIL ALL REGISTER CHECKED
23386  127450  005030                          CLR     @(R0)+          ;CLEAR REGISTER JUST TESTED AND POINT
23387                                                                  ;TO NEXT ONE
23388  127452  020027  127324                  CMP     R0,#TBLEND              ;ARE WE DONE TESTING
23389  127456  001407                          BEQ     7$              ;IF YES GO TO NEXT TEST
23390  127460  000752                          BR      1$              ;CONTINUE TESTING
23391  127462  021041                  5$:     CMP     (R0),-(R1)      ;DID WE COMPARE THE REGISTER TO ITSELF?
23392  127464  001401                          BEQ     6$
23393  127466  104000                          EMT                     ;WRITE TO 1 INTERNAL ADDRESS MODIFIED
23394                                                                  ;ANOTHER SO ADDRESS NOT UNIQUE
23395  127470  062701  000002          6$:     ADD     #2,R1           ;RESTORE POINTER
23396  127474  000764                          BR      4$              ;GET BACK IN TEST LOOP
23397  127476  005000                  7$:     CLR     R0              ;INITIALIZE LOOP COUNTER
```

```
23398  127500  005200                  8$:     INC     R0              ;INCREMEMT COUNTER
23399  127502  001376                          BNE     8$              ;  UNTIL LOOP COUNTER = 0
23400
23401
23402
23403                                  ;*****************************************************************************
23404                                  ;TEST 667       TEST ALL INTERNAL OPTIONS SIMULTANEOUSLY
23405                                  ;*****************************************************************************
23406  127504                          TS667:
23407  127504  032737  000001  001020          BIT     #1, @#$ENV      ;ARE WE RUNNING UNDER APT
23408  127512  001405                          BEQ     70$             ;IF NO DO TEST
23409  127514  005737  001006                  TST     @#$PASS         ;IS THIS FIRST PASS
23410  127520  001402                          BEQ     70$             ;IF YES DO TEST
23411  127522  000167  001726                  JMP     ENDPAS          ;IF NO THEN SKIP THIS TEST
23412  127526  000005                  70$:    RESET                   ;CLEAR EVERY BODY
23413  127530  012767  000340  050240          MOV     #340,PS         ;SET PROCESSOR PRIORITY TO 7
23414  127536  017767  174734  107616          MOV     @TVECT2,$TMP0
23415  127544  017767  174722  107612          MOV     @RVECT2,$TMP1
23416  127552  017767  170770  107606          MOV     @TVECT,$TMP2
23417  127560  017767  170756  107602          MOV     @RVECT,$TMP3
23418  127566  017767  170762  107576          MOV     @RTCVT,$TMP4
23419  127574  005067  000572                  CLR     XMTCT1          ;INITIALIZE COUNTERS
23420  127600  005067  000570                  CLR     XMTCT2
23421  127604  005067  000566                  CLR     RECCT1
23422  127610  005067  000564                  CLR     RECCT2
23423  127614  005067  000562                  CLR     TICKS
23424  127620  012777  130020  170720          MOV     #XMIT1,@TVECT   ;SET UP SLU1 TRANSMIT VECTOR
23425  127626  012777  000340  170714          MOV     #340, @TPSW     ;AND PSW
23426  127634  012777  130054  170700          MOV     #REC1, @RVECT   ;SET UP SLU1 RECEIVER VECTOR
23427  127642  012777  000340  170674          MOV     #340, @RPSW     ;AND PSW
23428  127650  012777  130102  174620          MOV     #XMIT2, @TVECT2 ;SET UP SLU2 TRANSMIT VECTOR
23429  127656  012777  000340  174614          MOV     #340, @TPSW2    ;AND PSW
23430  127664  012777  130136  174600          MOV     #REC2, @RVECT2  ;SET UP SLU2 RECEIVER VECTOR
23431  127672  012777  000340  174574          MOV     #340, @RPSW2    ;AND PSW
23432  127700  012777  130010  170646          MOV     #TICKER, @RTCVT ;SET UP RTC VECTOR
23433  127706  012777  000340  170642          MOV     #340, @RTCPSW   ;AND PSW
23434  127714  052777  000004  170614          BIS     #BIT2, @TCSR    ;ENABLE SLU1 MAINTENANCE WRAP
23435  127722  052777  000100  170606          BIS     #BIT6, @TCSR    ;ENABLE SLU1 XMIT INTERRUPT
23436  127730  052777  000100  170574          BIS     #BIT6, @RCSR    ;ENABLE SLU1 RECEIVER INTERRUPT
23437  127736  012702  130454                  MOV     #BUF1, R2       ;SET UP RECEIVER BUFFER
23438  127742  052777  000100  174516          BIS     #BIT6, @TCSR2   ;ENABLE SLU2 XMIT INTERRUPT
23439  127750  052777  000100  174504          BIS     #BIT6, @RCSR2   ;ENABLE SLU2 RECEIVER INTERRUPT
23440  127756  012703  131054                  MOV     #BUF2, R3       ;SET UP RECEIVER BUFFER
23441  127762  052777  000100  170562          BIS     #BIT6, @LKS     ;ENABLE RTC INTERRUPTS
23442  127770  012700  177777          3$:     MOV     #-1, R0         ;INITIALIZE DATA FOR SLU1
23443  127774  012701  177777                  MOV     #-1, R1         ;INITIALIZE DATA FOR SLU2
23444  130000  005067  047772                  CLR     PS              ;DROP PROCESSOR PRIORITY TO 0
23445  130004  000001                  WAITIO: WAIT                    ;WAIT FOR INTERRUPT
23446  130006  000776                          BR      WAITIO
23447
23448  130010  005267  000366          TICKER: INC     TICKS           ;UPDATE COUNT
23449  130014  000167  000140                  JMP     IOHAND          ;GO TO INTERRUPT HANDLER
23450  130020  005267  000346          XMIT1:  INC     XMTCT1          ;UPDATE XMIT INTERRUPT COUNT
23451  130024  005200                          INC     R0              ;UPDATE XMIT DATA
23452  130026  010077  170506                  MOV     R0, @TBUF       ;SEND NEXT CHARACTER
23453  130032  026727  000334  000400          CMP     XMTCT1,#400     ;IF 256 CHARACTERS HAVE NOT BEEN
```

```
23454  130040  002403                  BLT     1$              ;TRANSFERRED CONTINUE
23455  130042  042777  000100  170466  BIC     #100,  @TCSR    ;ELSE NO MORE TRANSMITTER INTERRUPTS
23456  130050  000167  000104          1$:     JMP     IOHAND          ;GO TO INTERRUPT HANDLER
23457
23458  130054  005267  000316          REC1:   INC     RECCT1          ;UPDATE RECEIVER INTERUPT COUNT
23459  130060  005777  170450                  TST     @RBUF           ;BIT 15 SET IF ANY ERRORS OCCURRED
23460  130064  100002                  BPL     3$              ;IF BIT IS CLEAR NO ERROR
23461  130066  000005                  RESET                   ;CLEAR THE WORLD STOP ALL
23462                                                          ;INTERRUPTS
23463  130070  104000                  EMT                     ;RECEIVER STATUS ERROR
23464  130072  117722  170436          3$:     MOVB    @RBUF, (R2)+    ;GET DATA AND STORE IT
23465  130076  000167  000056          JMP     IOHAND          ;GO TO INTERRUPT HANDLER
23466
23467  130102  005267  000266          XMIT2:  INC     XMTCT2          ;UPDATE XMIT INTERRUPT COUNT
23468  130106  005201                  INC     R1              ;UPDATE XMIT DATA
23469  130110  010177  174354          MOV     R1, @TBUF2      ;SEND NEXT CHARACTER
23470  130114  026727  000254  000400  CMP     XMTCT2, #400    ;IF 256 CHARACTERS HAVE NOT
23471  130122  002403                  BLT     1$              ;BEEN TRANSFERRED CONTINUE
23472  130124  042777  000100  174334  BIC     #BIT6, @TCSR2   ;ELSE NO MORE XMIT INTERRUPTS
23473  130132  000167  000022          1$:     JMP     IOHAND          ;GO TO INTERRUPT HANDLER
23474
23475  130136  005267  000236          REC2:   INC     RECCT2          ;UPDATE RECEIVER INTERRUPT COUNT
23476  130142  005777  174316                  TST     @RBUF2          ;BIT 15 SETS IF ANY ERRORS OCCURRED
23477  130146  100002                  BPL     3$              ;IF BIT IS CLEAR NO ERRORS
23478  130150  000005                  RESET                   ;CLEAR THE WORLD - STOP ALL
23479                                                          ;INTERRUPTS
23480  130152  104000                  EMT                     ;RECEIVER STATUS ERROR
23481  130154  117723  174304          3$:     MOVB    @RBUF2, (R3)+   ;GET DATA AND STORE IT
23482
23483  130160  026727  000216  000074  IOHAND: CMP     TICKS, #74      ;HAS 1 SEC ELAPSED
23484  130166  001401                  BEQ     1$              ;IF YES STOP TEST
23485  130170  000002                  RTI                     ;RETURN FROM INTERRUPT TO AWAIT NEXT
23486  130172  042777  000100  170336  1$:     BIC     #BIT6, @TCSR    ;IF YES STOP TRANSMISSIONS
23487  130200  042777  000100  174260          BIC     #BIT6, @TCSR2   ;
23488  130206  042777  000100  170336          BIC     #BIT6,  @LKS    ;TURN OFF LINE CLOCK
23489
23490  130214  106427  000000          WAITER: MTPS    #0              ;LOWER PRIORITY TO ALLOW TIME FOR RECEIVER TO FINISH
23491  130220  012705  140000                  MOV     #-40000,R5      ;SET UP LOOP COUNTER
23492  130224  062705  000001          1$:     ADD     #1, R5          ;DO LOOP UNTIL R5 = 0
23493  130230  001375                  BNE     1$
23494  130232  000005                  RESET                   ;STOP EVERYONE SHOULD BE DONE
23495
23496  130234  026767  000132  000134  CHECK1: CMP     XMTCT1,RECCT1   ;# OF XMIT INTERRUPTS = REC INTERRUPTS
23497  130242  001401                  BEQ     1$
23498  130244  104000                  EMT                     ;INTERRUPT COMPARISON ERROR
23499  130246  012702  130454          1$:     MOV     #BUF1, R2       ;POINT TO FIRST DATA
23500  130252  005000                  CLR     R0              ;INITIALIZE TO FIRST DATA XMIT
23501  130254  016704  000112          MOV     XMTCT1, R4      ;GET # OF BYTES TRANSFERRED
23502  130260  122200                  2$:     CMPB    (R2)+, R0       ;IS RECEIVED DATA = EXPECTED
23503  130262  001401                  BEQ     3$
23504  130264  104000                  EMT                     ;SLU1 DATA COMPARISON ERROR
23505  130266  005200                  3$:     INC     R0              ;UPDATE TO NEXT GOOD DATA
23506  130270  077405                  SOB     R4,2$           ;LOOP UNTIL ALL DATA CHECKED
23507  130272  026767  000076  000100  CHECK2: CMP     XMTCT2, RECCT2  ;#OF XMIT INTERRUPTS = REC INTERRUPTS
23508  130300  001401                  BEQ     1$
23509  130302  104000                  EMT                     ;INTERRUPT COMPARISON ERROR
```

```
23510  130304  012703  131054          1$:     MOV     #BUF2, R3       ;INITIALIZE TO FIRST RECEIVED DATA
23511  130310  005001                          CLR     R1              ;INITIALIZE TO FIRST XMIT DATA
23512  130312  016704  000056                  MOV     XMTCT2, R4      ;GET # OF BYTES TRANSFERRED
23513  130316  122301                  2$:     CMPB    (R3)+, R1       ;IS RECEIVED DATA = EXPECTED DATA
23514  130320  001401                          BEQ     3$
23515  130322  104000                          EMT                     ;SLU2 DATA COMPARISON ERROR
23516  130324  005201                  3$:     INC     R1              ;UPDATE TO NEXT GOOD DATA
23517  130326  077405                          SOB     R4,2$           ;LOOP UNTIL ALL DATA CHECKED
23518  130330  016777  107026  174140  FINIE:  MOV     $TMP0, @TVECT2  ;RESTORE VECTORS
23519  130336  016777  107022  174126          MOV     $TMP1, @RVECT2
23520  130344  016777  107016  170174          MOV     $TMP2, @TVECT
23521  130352  016777  107012  170162          MOV     $TMP3, @RVECT
23522  130360  016777  107006  170166          MOV     $TMP4, @RTCVT
23523  130366  000167  001062                  JMP     ENDPAS          ;FINISHED TESTING GO TO END OF PASS
23524
23525  130372  000000                  XMTCT1: .WORD   0
23526  130374  000000                  XMTCT2: .WORD   0
23527  130376  000000                  RECCT1: .WORD   0
23528  130400  000000                  RECCT2: .WORD   0
23529  130402  000000                  TICKS:  .WORD   0
23530
23531  130404  012737  130436  000004  ERROR8: MOV     #1$,@#4         ;SET UP THE TIMEOUT VECTOR
23532  130412  012737  000340  000006          MOV     #340,@#6
23533  130420  005737  177766                  TST     @#177766        ;CHECK TO SEE IF THE POWER FAILED,WILL TRAP
23534                                                                  ;TO 1$ IF UNIBUS MAP BOARD IS NOT PRESENT
23535                                                                  ;SINCE THE CPUERR(177766)IS ON THE UNIBUS
23536                                                                  ;MAP BOARD
23537  130424  001404                          BEQ     1$              ;NO,GO REPORT THE ERROR
23538  130426  012737  000177  001002          MOV     #177,@#$FATAL   ;YES,FLAG THAT THE POWER FAILED
23539  130434  000403                          BR      2$              ; AND GO SET FATAL ERROR FLAG
23540  130436  012737  000007  001002  1$:     MOV     #7,@#$FATAL                     ;SET UP FATAL ERROR NUMBER
23541  130444  012767  000001  050326  2$:     MOV     #1,$MSGTY                       ;SET FATAL ERROR FLAG
23542  130452  000777                  COMHLT: BR      .
23543
23544  130454  000200                  BUF1:   .BLKW   200
23545  131054  000200                  BUF2:   .BLKW   200
23546
23547
23548
23549
23550  131454  005327                  ENDPAS: DEC     (PC)+           ;DECREMENT TEST LOOP COUNTER
23551  131456  000001                  $EOPCT: .WORD   1
23552  131460  003043                          BGT     $DOAGN          ;IF COUNTER NOT 0 DO TEST AGAIN
23553  131462  005267  047320                  INC     $PASS           ;INCREMENT PASS COUNTER
23554  131466  042767  100000  047312          BIC     #100000,$PASS   ;DON'T LET IT BE NEGATIVE
23555  131474  016767  047324  177754          MOV     $USWR,$EOPCT    ;RESET TEST LOOP COUNTER
23556  131502  012700  131713                  MOV     #ENDMSG,R0      ;LET R0 POINT TO ENDPASS MESSAGE
23557  131506  004767  000126                  JSR     PC,TYPE         ;GO TYPE END PASS MESSAGE
23558  131512  016700  046324                  MOV     42,R0           ;GET MONITOR ADDRESS
23559  131516  001405                          BEQ     DOAGIN          ;IF = 0 NO MONITOR SO DON'T STOP
23560  131520  000005                          RESET                   ;IF MONITOR CLEAR THE WORLD
23561  131522  004710                  $ENDAD: JSR     PC,(R0)         ;GO TO MONITOR
23562  131524  000240                          NOP                     ;THESE THREE LOCATIONS RESERVED
23563  131526  000240                          NOP
23564  131530  000240                          NOP
23565  131532  013737  000004  037362  DOAGIN: MOV     @#4,@#$TMP0
```

```
CJKDE-B  11/24 CPU CLUSTER DIAG.        MACY11 30(1046)  05-AUG-82  15:03  PAGE 430
CJKDEB.P11     05-AUG-82 15:01          T667    TEST ALL INTERNAL OPTIONS SIMULTANEOUSLY

23566  131540  012737  131556  000004          MOV     #1$,@#4
23567  131546  012737  000001  164000          MOV     #1,@#164000
23568  131554  000402                          BR      2$
23569  131556  062706  000004          1$:     ADD     #4,SP
23570  131562  013737  037362  000004  2$:     MOV     @#$TMP0,@#4
23571  131570  000137                  $DOAGN: JMP     @(PC)+          ;RETURN TO TEST AT LOCATION RESTRT
23572  131572  001206                          .WORD   RESTRT
23573
23574
23575
23576                                   ;*********************************************************************************
23577                                   ;*COMMON SUBROUTINES THAT ARE NEEDED BY THE PROGRAM
23578                                   ;*
23579                                   ;*********************************************************************************
23580
23581  131574  012737  131604  000024  PWRDN:  MOV     #PWRUP,@#24     ;SET UP POWER FAIL VECTOR FOR POWER UP
23582  131602  000000                          HALT
23583
23584  131604  012737  131574  000024  PWRUP:  MOV     #PWRDN,@#24     ;SET UP POWER FAIL VECTOR FOR POWER DOWN
23585  131612  012706  001000                  MOV     #STBOT,SP       ;SET UP STACK
23586  131616  005737  000172                  TST     @#MTFLAG        ;ARE WE ON MULTI-OPTION TESTER
23587  131622  001004                          BNE     1$              ;IF YES SKIP TYPE OUT
23588  131624  012700  131674                  MOV     #PWRMSG,R0      ;POINT R0 TO POWER FAIL MESSAGE
23589  131630  004767  000004                  JSR     PC,TYPE         ;GO TYPE IT
23590  131634  000167  047346          1$:     JMP     RESTRT          ;GO RESTART TEST
23591
23592
23593  131640  132767  000040  047153  TYPE:   BITB    #40,$ENVM       ;TYPE OUTS DISABLED
23594  131646  001011                          BNE     3$              ;IF YES GET TO EXIT
23595  131650  105737  177564          1$:     TSTB    @#TTCSR         ;TEST FOR PRINTER READY BIT
23596  131654  100375                          BPL     1$              ;IF NOT READY WAIT FOR IT
23597  131656  112037  177566                  MOVB    (R0)+,@#TPB     ;WHEN READY PRINT A CHARACTER
23598  131662  001372                          BNE     1$              ;IF LAST CHARACTER NOT NULL CONTINUE TYPING
23599  131664  105737  177564          2$:     TSTB    @#TTCSR         ;WAIT FOR PRINTER TO FINISH
23600  131670  100375                          BPL     2$
23601  131672  000207                  3$:     RTS     PC
23602
23603                                   ;*********************************************************************************
23604                                   ;*MESSAGES
23605                                   ;*
23606                                   ;*********************************************************************************
23607
23608  131674  047520  042527  020122  PWRMSG: .ASCIZ  /POWER FAILED/<12><15>
23609  131702  040506  046111  042105
23610  131710  006412     000
23611  131713     105  042116  047440  ENDMSG: .ASCIZ  /END OF PASS CJKDEB0/<12><15>
23612  131720  020106  040520  051523
23613  131726  041440  045512  042504
23614  131734  030102  006412     000
23615
23616
23617          000001                  .END
```

```
A       020370          5744#   5750*   5751    5754    5758    5768*   5769    5772    5776    5786*   5787*   5788*   5789
                        5792    5796    5800    5805    5813*   5814*   5815    5816*   5819    5823    5829    5833    5859
                        5861    5869*   5870    5872    5880*   5881*   5882    5890*   5891*   5892
AAADON  070110          15378   15441#
AAA1    067310          15213#
AAA10   067640          15323#
AAA11   067670          15337#
AAA12   067720          15351#
AAA13   067750          15365#
AAA2    067340          15223#
AAA3    067370          15234#
AAA4    067420          15245#
AAA5    067450          15257#
AAA6    067500          15268#
AAA7    067530          15282#
AAA8    067560          15296#
AAA9    067610          15310#
AABBF0  104106          18629   18633   18640   18646   18655#
AABDON  104126          18648   18664#
AABTP1  104116          18628   18660#
AAB2    104104          18642   18645   18647   18651#
AACDON  110750          19998   20007#
AACTP1  110742          19986   19994   20002#
AAC10   110746          19989   19995   19997   20004#
AAC2    110716          19988   19990#
AADAT0  061572          13813   13832   13854   13863#
AADBF   120066          21807*  21808   21811   21815#
AADDON  120072          21812   21818#
AADONE  061672          13862   13895#
AAD1    120012          21801#
AAPAT0  061602          13807   13827   13845   13867#
AAPAT1  061612          13810   13829   13871#
AAPAT2  061622          13815   13875#
AAPAT3  061632          13834   13879#
AAPAT4  061642          13883#
AAPAT5  061652          13848   13887#
AAPAT6  061662          13856   13891#
AA11    061462          13830#
AA12    061464          13832#
AA13    061502          13836#  13839
AA2     061412          13811#
AA20    061510          13837   13839#
AA22    061534          13849#
AA23    061536          13851#
AA24    061556          13858#  13861
AA27    061564          13859   13861#
AA3     061414          13813#
AA4     061432          13817#  13820
AA7     061440          13818   13820#
ABASE = 000000            564
ACDW1 = 000000            564
ACDW2 = 000000            564
ACPUOP= 000000            564     579
ADC1    014334          4549    4550    4552#
ADC2    014336          4551    4554#
ADC3    014356          4558    4559    4561#
```

```
ADC4    014360            4560    4563#
ADC5    014376            4566    4567    4568    4570#
ADDW0 = 000000             564
ADDW1 = 000000             564
ADDW10= 000000             564
ADDW11= 000000             564
ADDW12= 000000             564
ADDW13= 000000             564
ADDW14= 000000             564
ADDW15= 000000             564
ADDW2 = 000000             564
ADDW3 = 000000             564
ADDW4 = 000000             564
ADDW5 = 000000             564
ADDW6 = 000000             564
ADDW7 = 000000             564
ADDW8 = 000000             564
ADDW9 = 000000             564
ADD1    014216            4504    4505    4507#
ADD2    014220            4506    4509#
ADD3    014234            4512    4513    4515#
ADD4    014236            4514    4517#
ADD5    014254            4520    4521    4523#
ADD6    014256            4522    4525#
ADD7    014270            4526    4527    4529#
ADD8    014272            4528    4531#
ADD9    014312            4534    4535    4536    4538#
ADEVCT= 000000             564     570
ADEVM = 000000             564
ADONE   050644           11581#
AENV  = 000000             564     575
AENVM = 000000             564     576
AERR1   050634           11558   11559   11560   11576#
AFATAL= 000000             564     567
AMADR1= 000000             564
AMADR2= 000000             564
AMADR3= 000000             564
AMADR4= 000000             564
AMAMS1= 000000             564
AMAMS2= 000000             564
AMAMS3= 000000             564
AMAMS4= 000000             564
AMSGAD= 000000             564     572
AMSGLG= 000000             564     573
AMSGTY= 000000             564     566
AMTYP1= 000000             564
AMTYP2= 000000             564
AMTYP3= 000000             564
AMTYP4= 000000             564
APASS = 000000             564     569
APRIOR= 000000             564
APTENV= 000001             549#    6650
AROUN   001514             726     729#
AROUND  025046            6793    6804#
ASLB1   015714            5016    5018#
ASLB2   015702            5010    5011    5013#
```

```
ASLB3   015704            5012    5015#
ASLB4   015726            5019    5020    5021    5023#
ASL1    015306            4866    4867    4868    4870#
ASL2    015310            4869    4872#
ASL3    015326            4875    4876    4877    4879#
ASL4    015330            4878    4881#
ASL5    015344            4884    4885    4887#
ASL6    015346            4886    4889#
ASL7    015372            4892    4893    4894    4895    4898#
ASRB1   015752            5036    5038#
ASRB2   015764            5039    5040    5041    5043#
ASRB3   015766            5042    5045#
ASRB4   015774            5046    5048#
ASRB5   015776            5047    5050#
ASRB6   016016            5053    5054    5055    5057#
ASRB7   016020            5056    5059#
ASR1    015416            4908    4909    4910    4912#
ASR2    015420            4911    4914#
ASR3    015442            4918    4919    4920    4922#
ASR4    015444            4921    4924#
ASR5    015460            4927    4928    4929    4931#
ASR6    015462            4930    4933#
ASR7    015512            4937    4938    4939    4940    4943#
ASTART  025536            6961#   7135    7139
ASWREG= 000000             564     577
ATESTN= 000000             564     568
ATRAP   023440            6477    6496#
AUNIT = 000000             564     571
AUSWR = 000000             564     578
AUTO1   023532            6522#
AVECT1= 000000             564
AVECT2= 000000             564
A1      050604           11564#  11580
A11     050604           11565#
A12     050620           11570#
A2      050636           11575   11579#
BBBDON  070364           15530   15540#
BBBER1  070160           15460   15473#
BBBP1   070344           15461   15463   15486   15509   15533#
BBBP2   070354           15484   15505   15535#
BBB0    070114           15456#
BBB1    070142           15465#
BBB2    070174           15477   15481#
BBB3    070214           15487#
BBB4    070246           15498   15502#
BBB5    070274           15511#  15514
BBB6    070302           15508   15514#
BBB7    070162           15472   15475#
BBCDON  111024           20033   20044#
BBCTP1  111016           20021   20029   20038#
BBC10   111022           20023   20030   20032   20042#
BBC2    110772           20025#
BBDATO  063152           14089   14109   14130   14150   14169   14188   14199#
BBDDON  120372           21885   21894#
BBDONE  063302           14197   14243#
BBD1    120152           21848#
```

```
BBPAT0  063162          14121   14132   14203#
BBPAT1  063172          14086   14106   14126   14146   14166   14185   14207#
BBPAT2  063202          14084   14091   14211#
BBPAT3  063212          14142   14215#
BBPAT4  063222          14104   14219#
BBPAT5  063232          14164   14223#
BBPAT6  063242          14183   14190   14227#
BBP10   063262          14111   14235#
BBP11   063272          14171   14239#
BBP7    063252          14152   14231#
BB10    062630          14113#  14116
BB13    062636          14114   14116#
BB14    062646          14118   14121#
BB15    062666          14127#
BB16    062712          14134#  14137
BB17    062720          14135   14137#
BB2     062526          14087#
BB20    062730          14139   14142#
BB21    062750          14147#
BB22    062774          14154#  14157
BB25    063002          14155   14157#
BB26    063012          14159   14162#
BB27    063032          14167#
BB3     062532          14089#
BB30    063054          14173#  14176
BB31    063062          14174   14176#
BB32    063072          14178   14181#
BB33    063112          14186#
BB34    063134          14192#  14195
BB35    063142          14193   14195#
BB4     062550          14093#  14096
BB5     062556          14094   14096#
BB6     062566          14099   14102#
BB7     062606          14107#
BDONE   050700          11607#
BELL  = 000240            537#
BIC1    013576           4297    4298    4300#
BIC2    013600           4299    4302#
BIC3    013616           4305    4306    4308#
BIS1    013642           4318    4319    4320    4322#
BIS2    013644           4321    4324#
BIS3    013664           4327    4328    4329    4331#
BITCHK  020044           5626#
BITCLR  017772           5612#
BITCON  020120           5639    5642#
BITSET  020010           5619#
BITST1  013532           4275    4276    4278#
BITST2  013534           4277    4281#
BITST3  013552           4284    4285    4287#
BIT0  = 000001           9280#   9851    9875    9899    9924    9945    9975    9999   10023   10047   10089   21932#  22871
                        22874   22875   22878   22879   22888   22890   23273   23292   23296
BIT1  = 000002          21933#
BIT10 = 002000          21942#
BIT11 = 004000          21943#
BIT12 = 010000          21944#
BIT13 = 020000          21945#  23297
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 436
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
BIT14  = 040000          21946#  22438   23248
BIT15  = 100000          21947#  22441   23251   23300
BIT2   = 000004          21934#  22074   22077   22078   22081   22082   22085   22087   22256   22263   22279   22284   22297
                         22304   22307   22326   22333   22339   22342   22357   22361   22387   22391   22411   22430   22437
                         22456   22464   22468   23434
BIT3   = 000010          21935#
BIT4   = 000020           9898    9944    9974    9998   10022   10046   10088   21936#
BIT5   = 000040          21937#
BIT6   = 000100          21862   21876   21938#  22099   22103   22104   22107   22108   22112   22114   22127   22131   22132
                         22135   22136   22140   22142   22153   22163   22168   22177   22183   22188   22202   22210   22219
                         22230   22234   22241   22295   22296   22310   22313   22330   22335   22362   22369   22386   22395
                         22410   22416   22419   22511   22515   22516   22519   22520   22528   22530   22574   22592   22600
                         22623   22637   22655   22661   22676   22682   22700   22902   22906   22907   22910   22911   22919
                         22921   22934   22938   22939   22942   22943   22951   22953   22964   22974   22979   22988   22994
                         22999   23013   23021   23030   23046   23050   23057   23113   23114   23125   23128   23144   23149
                         23172   23179   23196   23203   23223   23228   23231   23380   23383   23435   23436   23438   23439
                         23441   23472   23486   23487   23488
BIT7   = 000200          21939#  22548   22549   22551   22552   22573   22591   22622   22654   22675   22679
BIT8   = 000400          21940#
BIT9   = 001000          21941#
BRCT     001540            713*    741#    747*
BRH      001524            714*    734#
BRTAB    021162            711    5956#
BR1      021362           6043    6046#
BR10     021524           6089    6092#
BR11     021604           6107    6110#
BR12     021644           6116    6119#
BR13     021704           6125    6128#
BR14     021744           6134    6137#
BR15     022022           6151    6154#
BR16     022034           6155    6158#
BR17     022046           6159    6162#
BR2      021402           6049    6052#
BR20     022060           6163    6165#
BR21     022072           6166    6169#
BR22     022104           6170    6173#
BR23     022116           6174    6177#
BR3      021416           6055    6058#
BR4      021434           6062    6065#
BR5      021452           6069    6072#
BR6      021470           6076    6078#
BR7      021506           6082    6085#
BR70     023260           6441#
BR71     024016           6571    6578#
BTCON    020156           5658    5661#
BTERR    020150           5659#
BTRAP    023506           6504    6516#
BUF1     130454          23437   23499   23544#
BUF2     131054          23440   23510   23545#
B1       050654          11595#  11606
B2       050656          11598#
B3       050676          11604   11606#
CARRY1   003206           1084    1086#
CC     = 177776            544#   6828*
CCBDON   104166          18685   18689#
CCB10    104164          18682   18684   18687#
```

```
CCB2    104140          18677#
CCCDON  071116          15659   15719#
CCC1    070370          15555#
CCC10   070654          15627#
CCC11   070700          15635#
CCC12   070724          15644#
CCC13   070750          15652#
CCC2    070414          15563#
CCC3    070440          15571#
CCC4    070464          15578#
CCC5    070510          15586#
CCC6    070534          15594#
CCC7    070560          15602#
CCC8    070604          15611#
CCC9    070630          15619#
CCDATO  062342          13913   13932   13952   13972   13991   14010   14021#
CCERR   020342           5727#
CCP0    062352          13908   13927   13944   13986   14005   14025#
CCP1    062362          13929   14029#
CCP10   062452          13974   14057#
CCP11   062462          13993   14061#
CCP12   062472          14065#
CCP2    062372          13910   13915   14033#
CCP3    062402          13964   13988   14037#
CCP4    062412          14007   14012   14041#
CCP5    062422          13968   14045#
CCP6    062432          13948   13954   14049#
CCP7    062442          13934   14053#
CCXDON  062502          14019   14070#
CCX12   062026          13937   13939#
CCX13   062036          13941   13944#
CCX14   062056          13949#
CCX15   062102          13956#  13959
CCX18   062110          13957   13959#
CCX19   062120          13961   13964#
CCX2    061716          13911#
CCX20   062140          13969#
CCX21   062164          13976#  13979
CCX24   062172          13977   13979#
CCX25   062202          13981   13984#
CCX26   062222          13989#
CCX27   062244          13995#  13998
CCX3    061740          13917#  13920
CCX30   062252          13996   13998#
CCX31   062262          14000   14003#
CCX32   062302          14008#
CCX33   062324          14014#  14017
CCX36   062332          14015   14017#
CCX6    061746          13918   13920#
CCX7    061756          13922   13925#
CCX8    061776          13930#
CCX9    062020          13936#  13939
CC1     001520            716*    718*    732#
CC2     020252           5701*   5709#   5712*   5718*
CC3     020236           5700*   5705#   5713*   5714    5716
CDONE   051130          11692   11694#
```

```
CHECK1  130234  23496#
CHECK2  130272  23507#
CHKAPT  050426   9549  11498#  21848
CIS     025334   6816   6870#
CISADR  025040   6799#  6808   6809
CISTRP  025024   6796#  6806
CLRCD   020234   5704#  5715   5719
CLR1    014072   4435   4436   4437   4439#
CMPARE  124364  22716  22719#
CMPREG  050244   9718   9725   9732   9739  11434#
CMPSUB  070004  15213  15223  15234  15245  15257  15268  15282  15296  15310  15323  15337  15351  15365
                15404#
CMPTMP  070100  15425  15436#
CMP1    014514   4626   4627   4629#
CMP2    014516   4628   4631#
CMP3    014540   4635   4636   4638#
CMP4    014542   4637   4640#
CMP5    014566   4644   4645   4646   4648#
CMP6    014570   4647   4650#
CMP7    014610   4653   4654   4656#
COMHLT  130452    683*  23542#
COM1    014632   4667   4668   4670#
CONCIS  025100   6797   6812#
CONT    001542    724    728    742#
CONT1   123520  22556#  22559
CONT42  127064  23276   23281#
CON1    020260   5710   5712#
CON2    020344   5726   5729#
CORH    023500   6497*  6510#
COUNT   025414   6901#  6902   6938*  6973*  6978   7002*  7007   7030*  7035   7058*  7063   7087*  7093
                 7117*  7122   7388*  7410*  7420   7447*  7456   7484*  7493
CPUHLT  002130    677*   816    832#
CTRAP   023456   6502#  6521
C15     050710  11621#
C2      050724  11626  11628#
C25     050732  11631#
C3      050750  11636  11638#
C35     050756  11641#
C4      050774  11646  1 ,48#
C45     051000  11650#
C5      051016  11655  11657#
C55     051022  11660#
C6      051036  11665  11667#
C65     051044  11669#
C?      051062  11674  11676#
C75     051070  11678#
C8      051106  11683  11685#
C85     051112  11687#
DADTBL  127304  23346#  23374  23375  23381
DAERR   020116   5627   5629   5631   5633   5635   5637   5640#
DALTB1  044126  10439  10495#
DALTB2  044162  10453  10513#
DALTB3  044412  10533  10589#
DALTB4  044446  10547  10607#
DBE     024646   6745#  6749
DBE1    024654   6740   6749#
```

DBE2	024652	6742	6747#						
DBE3	024666	6750	6752#						
DBE4	024700	6753	6755#						
DBE5	024710	6756	6758#						
DDBBF0	104352	18744	18767#						
DDBDON	104362	18753	18772#						
DDBTP1	104332	18730	18758#						
DDBTP2	104342	18734	18762#						
DDB2	104266	18739#							
DDB5	104330	18749	18752	18754#					
DDCDON	111124	20068	20077#						
DDCTP1	111110	20058	20064	20072#					
DDC10	111122	20061	20065	20067	20075#				
DDC2	111056	20060	20062#						
DDDATO	064052	14261	14281	14301	14321	14340	14359	14379	14391#
DDDDON	071610	15811	15874#						
DDDONE	064202	14389	14435#						
DDD1	071122	15734#							
DDD2	071162	15745#							
DDD3	071222	15756#							
DDD4	071262	15767#							
DDD5	071322	15778#							
DDD6	071362	15790#							
DDD7	071422	15801#							
DDONE	051276	11729	11752#						
DDP0	064062	14283	14303	14395#					
DDP1	064072	14256	14258	14278	14296	14399#			
DDP2	064102	14276	14298	14403#					
DDP3	064112	14316	14337	14407#					
DDP4	064122	14354	14376	14411#					
DDP5	064132	14356	14374	14415#					
DDP6	064142	14318	14335	14419#					
DDP7	064152	14323	14342	14423#					
DDP8	064162	14361	14381	14427#					
DDP9	064172	14263	14431#						
DD10	063434	14285#	14288						
DD11	063442	14286	14288#						
DD12	063456	14291	14294#						
DD13	063476	14299#							
DD14	063520	14305#	14308						
DD15	063526	14306	14308#						
DD16	063542	14311	14314#						
DD17	063562	14319#							
DD18	063604	14325#	14328						
DD2	063326	14259#							
DD21	063612	14326	14328#						
DD22	063622	14330	14333#						
DD23	063642	14338#							
DD24	063664	14344#	14347						
DD27	063672	14345	14347#						
DD3	063350	14265#	14268						
DD30	063702	14349	14352#						
DD31	063722	14357#							
DD32	063744	14363#	14366						
DD35	063752	14364	14366#						
DD36	063766	14369	14372#						

```
DD37    064006          14377#
DD38    064030          14383#  14386
DD41    064036          14384   14386#
DD6     063356          14266   14268#
DD7     063372          14271   14274#
DD8     063412          14279#
DEC1    013772           4385    4386    4387    4389#
DEC2    013774           4388    4391#
DEC3    014010           4394    4395    4397#
DEC4    014012           4396    4399#
DEC5    014026           4402    4403    4405#
DEC6    014030           4404    4407#
DEC7    014052           4411    4412    4413    4415#
DERR1   051232          11708   11733#
DERR2   051200          11707   11720#
DISPRE  000174            638#
DIVDSU  071466          15734   15745   15756   15767   15778   15790   15801   15840#
DIVDT   071600          15856   15860   15871#
DIVFSU  071000          15555   15563   15571   15578   15586   15594   15602   15611   15619   15627   15635   15644   15652
                        15687#
DIVFT   071106          15703   15716#
DL11W   023600           6532    6535#
DNMB0A  007412           2941    2942    2943    2945#
DNMB0B  007414           2944    2947#
DNMB2A  007546           3000    3001    3002    3004#
DNMB2B  007550           3003    3006#
DNMB2C  007556           3007    3009#
DNMB2D  007572           3011    3012    3014#
DNMB2E  007574           3013    3016#
DNMB2F  007604           3018    3020#
DNMB3A  007650           3037    3038    3039    3041#
DNMB3B  007652           3040    3043#
DNMB3C  007662           3044    3046#
DNMB3D  007700           3049    3050    3052#
DNMB3E  007702           3051    3054#
DNMB4A  010022           3092    3093    3094    3096#
DNMB4B  010024           3095    3098#
DNMB4C  010034           3099    3101#
DNMB4D  010044           3102    3104#
DNMB4E  010046           3103    3106#
DNMB4F  010054           3107    3109#
DNM03A  007012           2688    2689    2690    2692#
DNM03B  007014           2691    2694#
DNM03C  007024           2695    2698#
DNM1    006724           2655    2657#
DNM1A   007444           2959    2960    2961    2963#
DNM1B   007446           2962    2965#
DNM2    006732           2658    2660#
DNM2A   007476           2977    2978    2980#
DNM2B   007500           2979    2982#
DNM2C   007506           2985#
DNM2D   007510           2984    2987#
DNM3    006742           2662    2664#
DNM4    006756           2668    2670#
DNM4A   007746           3069    3070    3071    3073#
DNM4B   007750           3072    3075#
```

```
DNM4C   007756          3076    3078#
DNM5A   010116          3123    3124    3125    3127#
DNM5B   010120          3126    3129#
DNM5C   010130          3130    3132#
DNM6A   010172          3145    3146    3147    3149#
DNM6B   010174          3148    3151#
DNM6C   010204          3152    3154#
DNM7A   010250          3167    3168    3169    3171#
DNM7B   010252          3170    3173#
DNM7C   010262          3174    3176#
DOAGIN  131532         23559   23565#
DOPB2A  007232          2851    2853#
DOPB2B  007264          2874    2876#
DOP0A   006560          2587    2589#
DOP0B   006576          2594    2596#
DOP0C   006610          2599    2601#
DOP0D   006632          2608    2610#
DOP03A  006672          2631    2632    2633    2635#
DOP03B  006674          2634    2637#
DOP1    007132          2782    2784#
DOP2    007202          2826    2828#
DOP4    011244          3491#
DOP5    011312          3520#
DPAT3   056024         12922#
DTRAP1  023476          6508#   6520
DUMMY = 000000          6897#   7613    7633    7654    7675    7695    7716    7737
D1      051154         11710#  11725   11731
D2      051166         11713*  11714#
D3      051170         11715#  11733
D4      051174         11717#
D5      051202         11722#  11748
D6      051216         11723   11727#
D7      051226         11728   11730#
D8      051262         11742#
D9      051274         11747   11750#
EDONE   051344         11776   11779#
EEBBF0  104476         18813#
EEBBF1  104506         18785   18791   18796   18802   18817#
EEBDON  104520         18806   18823#
EEBTP1  104466         18784   18809#
EEB10   104516         18792   18799   18803   18805   18821#
EEB2    104426         18793#
EECDON  111232         20097   20110#
EECTP1  111206         20088   20089*  20103#  20105
EECTP2  111216         20087   20093   20105#
EEC10   111230         20090   20094   20096   20108#
EEC2    111154         20091#
EEDAT0  064356         14453   14473   14485#
EEDONE  064440         14483   14510#
EEEDON  072342         15992   16052#
EEE1    071614         15889#
EEE10   072100         15961#
EEE11   072124         15969#
EEE12   072150         15977#
EEE13   072174         15985#
EEE2    071640         15897#
```

```
EEE3    071664          15905#
EEE4    071710          15913#
EEE5    071734          15921#
EEE6    071760          15929#
EEE7    072004          15937#
EEE8    072030          15945#
EEE9    072054          15953#
EEP0    064366          14455   14475   14489#
EEP1    064400          14448   14450   14494#
EEP2    064410          14498#
EEP3    064420          14468   14470   14502#
EEP4    064430          14506#
EERR0   051342          11763   11772   11777#
EE12    064342          14478   14480#
EE2     064226          14451#
EE3     064250          14457#  14460
EE6     064256          14458   14460#
EE7     064272          14463   14466#
EE8     064312          14471#
EE9     064334          14477#  14480
EISEND  037342           9214    9216#
EMTA  = 104377            547#    885
ENDMSG  131713          23556   23611#
ENDPAS  131454          23359   23411   23523   23550#
ENT176  031224           7595    7602#
ENT51   027150           7194    7198#
ER      001536            725     727    739#
ERROR1  002062            740     768    770     772     774     776     782     784     786     797     799     801     803
                          805     811    813     815     821#    843     845     847     849     851     857     859     861
                          872     874    876     878     880     886     888     890     896    1004    6240    6250    6261
                         6262    6272   6282    6292    6305
ERROR2  002400            891     896#   909     911     913     915     917     923     925     927     944     946     948
                          950     952    958     960     962     973     975     977     979     981     987     989     991
ERROR3  050452           9310   11511#
ERROR4  120424          11549   21905#  21922
ERROR5  123150          21967   22471#
ERROR6  124412          22489   22731#
ERROR7  127234          22759   23332#
ERROR8  130404          23361   23531#
ERRVEC= 000004           9281#  10258*  10271*  11560*  11707*  11803*  11836*  12717*  13017*  13079*  13145*  15063*  17934*
                        17996*  18057*  18110*  18157*  18203*  18792*  18843*  18890*  18941*  18992*  19044*  19090*  19139*
                        19183*  19989*  20023*  20061*  20090*  20123*  20155*  20188*  20222*  21016*  21055*  21094*  21132*
                        21173*  21213*  21253*  21923*
E1      051310          11765#
E3      051316          11767#
E4      051320          11768#
F     = 000063           6898#   7206    7223#   7240#   7257#   7274#   7291#   7308#   7325#   7342#   7359#   7376#
FDATI0  051620          11795   11817   11864#
FDATI1  051622          11865#
FDATI2  051624          11866#
FDATI3  051626          11867#
FDATI4  051630          11802   11811   11868#
FDATI5  051632          11869#
FDATI6  051634          11870#
FDATI7  051636          11871#
FDATO0  051642          11831   11850   11873#
```

```
FDAT01  051644          11874#
FDAT02  051646          11875#
FDAT03  051650          11876#
FDAT04  051652          11835   11844   11877#
FDAT05  051654          11878#
FDAT06  051656          11879#
FDAT07  051660          11880#
FDONE   051704          11860   11892#
FERR20  051616          11803   11836   11861#
FFB8F1  104634          18836   18842   18848   18854   18865#
FFBDON  104646          18858   18871#
FFBTP1  104624          18835   18861#
FFB10   104644          18843   18851   18855   18857   18869#
FFB2    104564          18845#
FFCDON  111332          20130   20142#
FFCTP1  111310          20121   20122*  20135#  20137
FFCTP2  111320          20120   20126   20137#
FFC10   111330          20123   20127   20129   20140#
FFC2    111264          20124#
FFDAT0  064604          14528   14548   14561#
FFDONE  064664          14557   14587#
FFFDON  072674          16110   16173#
FFF1    072346          16067#
FFF2    072406          16078#
FFF3    072446          16089#
FFF4    072506          16100#
FFP0    064614          14543   14566#
FFP1    064624          14545   14570#
FFP2    064634          14523   14574#
FFP3    064644          14525   14578#
FFP4    064654          14530   14550   14582#
FF10    064574          14553   14555#
FF2     064464          14526#
FF3     064506          14532#  14535
FF4     064514          14533   14535#
FF5     064524          14537   14541#
FF6     064544          14546#
FF7     064566          14552#  14555
FINIE   130330          23518#
FINISH  025400           6792*   6822    6888#
FOVER   022700           6314    6326#
FPEXIT  120420          21849   21902#
FPHLT   120472            679*  21916#
FPP     025370           6792    6820    6884#
FPSTRT  050522           9309   11357   11545#
FPVECT= 000244          11533#  11558*  11708*  11763*  12712*  12742*  13322*  13400*  14784*  14806*  14842*  14864*  14898*
                        14920*  15460*  15508*  16274*  16419*  16549*  16700*  17737*  21922*
FXDAT0  051664          11796   11818   11851   11882#
FXDAT1  051666          11883#
FXDAT2  051670          11884#
FXDAT3  051672          11885#
FXDAT4  051674          11886#
FXDAT5  051676          11887#
FXDAT6  051700          11888#
FXDAT7  051702          11889#
F10     051532          11840#
```

```
F11     051534          11841#
F12     051550          11845   11847#
F13     051574          11853#  11856
F135    051560          11848   11850#
F14     051602          11854   11856#
F2      051372          11799#  11800
F22     051604          11857#
F3      051412          11807#
F4      051414          11808#
F5      051430          11812   11814#
F6      051476          11827   11829#
F7      051512          11832#  11833
GAND0   054272          12482#
GAND1   054274          12483#
GAND2   054276          12484#
GAND3   054300          12485#
GCMP    054222          12124   12150   12176   12202   12228   12254   12280   12306   12332   12358   12384   12410   12457#
GDAT00  054312          12116   12142   12168   12194   12220   12246   12272   12298   12324   12350   12376   12402   12444
                        12450   12457   12492#
GDAT01  054314          12493#
GDAT02  054316          12494#
GDAT03  054320          12495#
GDONE   054322          12427   12498#
GFLAG1  054246          12126   12128*  12152   12154*  12178   12180*  12204   12206*  12230   12232*  12256   12258*  12282
                        12284*  12308   12310*  12334   12336*  12360   12362*  12386   12388*  12412   12414*  12430   12469#
GFLAG2  054250          12470#
GGBBF0  104762          18883   18895   18901   18912#
GGBBF1  104772          18889   18916#
GGBDON  105004          18905   18922#
GGBTP1  104752          18882   18908#
GGB10   105002          18890   18898   18902   18904   18920#
GGB2    104712          18892#
GGCDON  111426          20164   20174#
GGCTP1  111412          20152   20153*  20160   20169#
GGC10   111424          20155   20159   20161   20163   20172#
GGC2    111360          20156#
GGDAT0  066322          14790   14820   14848   14876   14904   14934   14952#
GGDONE  066442          14950   14994#
GGER0   065570          14784   14812#  14842
GGER14  066226          14898   14926#
GGGDON  075460          16879   16964#
GGG1    074530          16755#
GGG10   075060          16836#
GGG11   075110          16845#
GGG12   075140          16854#
GGG13   075170          16863#
GGG14   075220          16872#
GGG2    074560          16764#
GGG3    074610          16773#
GGG4    074640          16782#
GGG5    074670          16791#
GGG6    074720          16800#
GGG7    074750          16809#
GGG8    075000          16818#
GGG9    075030          16827#
GGP1    066332          14957#
```

```
GGP2    066342          14843   14865   14899   14921   14961#
GGP3    066352          14845   14867   14965#
GGP4    066362          14969#
GGP5    066372          14785   14787   14807   14809   14973#
GGP6    066402          14792   14822   14850   14906   14977#
GGP7    066412          14878   14982#
GGP8    066422          14901   14923   14986#
GGP9    066432          14936   14990#
GG10    065664          14836   14840#
GG11    065712          14846#
GG12    065734          14852#  14855
GG13    065742          14853   14855#
GG14    065756          14858   14862#
GG15    066004          14868#  14870
GG16    066010          14864   14870#
GG17    066044          14880#  14883
GG18    066052          14881   14883#
GG19    066102          14892   14896#
GG2     065472          14788#
GG20    066130          14902#
GG21    066152          14908#  14911
GG22    066160          14909   14911#
GG23    066174          14914   14918#
GG24    066222          14924#  14928
GG25    066230          14920   14928#
GG26    066264          14938#  14941
GG27    066272          14939   14941#
GG3     065514          14794#  14797
GG4     065522          14795   14797#
GG5     065536          14800   14804#
GG6     065564          14810#  14814
GG7     065572          14806   14814#
GG8     065626          14824#  14827
GG9     065634          14825   14827#
GIN1    025112           6814#   6821    6845
GIN2    025154           6825#   6846
GIN3    025202           6823    6830#
GOR0    054302          12487#
GOR1    054304          12488#
GOR2    054306          12489#
GOR3    054310          12490#
GPAT00  054252          12115   12167   12219   12271   12323   12375   12440   12472#
GPAT01  054254          12473#
GPAT02  054256          12474#
GPAT03  054260          12475#
GPAT10  054262          12141   12193   12245   12297   12349   12401   12435   12477#
GPAT11  054264          12478#
GPAT12  054266          12479#
GPAT13  054270          12480#
GRESET  054202          12136   12162   12188   12214   12240   12266   12292   12318   12344   12370   12396   12422   12450#
GSETUP  054124          12117   12143   12169   12195   12221   12247   12273   12299   12325   12351   12377   12403   12430#
GS1     054154          12440#  12454
G1      052540          12119#  12138
G10     052772          12179   12183#
G11     052774          12182   12184#
G12     053040          12197#  12216
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 446
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
G13     053072          12205   12209#
G14     053074          12208   12210#
G15     053140          12223#  12242
G16     053172          12231   12235#
G17     053174          12234   12236#
G2      052572          12127   12131#
G20     053240          12249#  12268
G21     053272          12257   12261#
G22     053274          12260   12262#
G23     053340          12275#  12294
G24     053372          12283   12287#
G25     053374          12286   12288#
G26     053440          12301#  12320
G27     053472          12309   12313#
G3      052574          12130   12132#
G30     053474          12312   12314#
G31     053540          12327#  12346
G32     053572          12335   12339#
G33     053574          12338   12340#
G34     053640          12353#  12372
G35     053672          12361   12365#
G36     053674          12364   12366#
G37     053740          12379#  12398
G4      052640          12145#  12164
G40     053772          12387   12391#
G41     053774          12390   12392#
G42     054040          12405#  12424
G43     054072          12413   12417#
G44     054074          12416   12418#
G5      052672          12153   12157#
G6      052674          12156   12158#
G7      052740          12171#  12190
HADR    055014          12643*  12651   12660#
HA1R    055070          12621   12645   12654   12674#
HA1W    055020          12511   12521   12548   12644   12663#
HA2R    055100          12625   12676#
HA2W    055030          12525   12561   12665#
HA3R    055110          12629   12678#
HA3W    055040          12529   12574   12667#
HA4R    055120          12633   12680#
HA4W    055050          12533   12587   12669#
HA5R    055130          12637   12682#
HA5W    055060          12537   12600   12671#
HCLR    054776          12517   12619   12654#
HCLR1   055006          12656#  12657
HCMP    054742          12543   12555   12568   12581   12594   12607   12643#
HCMP1   054762          12647#  12650
HCMP2   054770          12648   12650#
HDAT1   055140          12512   12685#
HDAT2   055150          12687#
HDAT3   055160          12689#
HDAT4   055170          12691#
HDAT5   055200          12693#
HDONE   055210          12613   12696#
HERE  = 000000           6018#   6041*   6047*   6093
HFLAG   055016          12510*  12611   12615*  12661#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 447
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
HHBBF0  105130          18934   18946   18961   18963#
HHBBF1  105140          18940   18951   18967#
HHBDON  105152          18955   18973#
HHBTP1  105110          18933   18958#
HHB10   105150          18941   18949   18952   18954   18971#
HHB2    105050          18943#
HHCDON  111536          20197   20208#
HHCTP1  111514          20185   20186*  20202#
HHCTP2  111524          20184   20193   20204#
HHC10   111534          20188   20192   20194   20196   20206#
HHC2    111462          20189#
HHDATO  065270          14617   14641   14664   14684   14704   14716#
HHDONE  065440          14714   14768#
HHHDON  076674          17147   17230#
HHH1    075464          16980#
HHH10   076234          17097#
HHH11   076304          17110#
HHH12   076354          17123#
HHH13   076424          17136#
HHH2    075534          16993#
HHH3    075604          17006#
HHH4    075654          17019#
HHH5    075724          17032#
HHH6    075774          17045#
HHH7    076044          17058#
HHH8    076114          17071#
HHH9    076164          17084#
HHP0    065300          14612   14720#
HHP1    065310          14614   14724#
HHP10   065420          14686   14760#
HHP11   065430          14706   14764#
HHP2    065320          14619   14728#
HHP3    065330          14732#
HHP4    065340          14643   14736#
HHP5    065350          14636   14699   14701   14740#
HHP6    065360          14638   14744#
HHP7    065370          14666   14748#
HHP8    065400          14659   14679   14681   14752#
HHP9    065410          14661   14756#
HH10    065020          14646   14648#
HH11    065034          14651   14656#
HH12    065054          14662#
HH13    065076          14668#  14671
HH16    065104          14669   14671#
HH17    065120          14674   14677#
HH18    065140          14682#
HH19    065162          14688#  14691
HH2     064710          14615#
HH20    065170          14689   14691#
HH21    065204          14694   14697#
HH22    065224          14702#
HH23    065246          14708#  14711
HH24    065254          14709   14711#
HH3     064732          14621#  14624
HH6     064740          14622   14624#
HH7     064750          14626   14633#
```

```
HH8      064770          14639#
HH9      065012          14645#  14648
HICORE   023372           6481#   6499
HLT    = 000000            525#
HSTD     054664          12541   12554   12567   12580   12593   12606   12619#
HXDATO   067174          15018   15046   15080   15097   15121   15143   15157#
HXDONE   067304          15154   15197#
HXER9    066700          15063   15071#
HXP1     067204          15009   15034   15112   15116   15124   15140   15145   15162#
HXP2     067214          15011   15013   15037   15040   15077   15167#
HXP3     067224          15171#
HXP4     067234          15094   15175#
HXP5     067244          15100   15179#
HXP6     067254          15075   15092   15138   15183#
HXP7     067264          15020   15082   15188#
HXP8     067274          15049   15192#
HX10     066576          15041   15044#
HX11     066620          15051#  15054
HX14     066626          15052   15054#
HX15     066642          15058   15061#
HX16     066660          15065#
HX165    066664          15066#
HX17     066702          15070   15073#
HX18     066722          15078#
HX19     066742          15084#  15087
HX2      066466          15012#
HX20     066750          15085   15087#
HX22     066772          15095#
HX23     067012          15102#  15105
HX26     067020          15103   15105#
HX28     067044          15117#
HX29     067066          15126#  15129
HX3      066500          15014   15016#
HX30     067074          15127   15129#
HX31     067110          15133   15136#
HX32     067130          15141#
HX33     067152          15147#  15150
HX34     067160          15148   15150#
HX4      066520          15022#  15025
HX7      066526          15023   15025#
HX8      066542          15028   15031#
HX9      066564          15039#
H1       054326          12510#
H10      054570          12590#  12595
H11      054622          12603#  12608
H12      054654          12612   12615#
H2       054346          12514#  12515
H3       054356          12519#  12616
H4       054430          12541#
H5       054452          12551#  12556
H6       054504          12564#  12569
H7       054536          12577#  12582
IDATI0   052176          11906   11912   11927   11937   11942   11968   11991#
IDATI1   052200          11992#
IDATI2   052202          11965*  11993#
IDATI3   052204          11966*  11994#
```

```
IDAT00  052166          11923   11926   11962   11967   11986#
IDAT01  052170          11987#
IDAT02  052172          11988#
IDAT03  052174          11989#
IDONE   052206          11974   11996#
IIBBF0  105276          18985   18997   19012   19014#
IIBBF1  105306          18991   19002   19018#
IIBDON  105320          19006   19025#
IIBTP1  105256          18984   19009#
IIB10   105316          18992   19000   19003   19005   19023#
IIB2    105216          18994#
IICDON  111602          20234   20238#
IIC2    111560          20227#
IIC20   111600          20222   20235#
IIIDON  073176          16224   16305#
III1    072700          16188#
III2    072730          16198#
III3    072760          16207#
III4    073010          16216#
IJMP    013014           4083    4086#
IJMP4   012632           4044    4047#   4055
IJMP5   012764           4075    4078#
ILLA  = 004700            542#
ILLB  = 000100            543#
INC1    013706           4353    4354    4356#
INC2    013710           4355    4358#
INC3    013732           4362    4363    4364    4366#
INC4    013734           4365    4369#
INC5    013750           4372    4373    4375#
INST    025402           6824*   6825*   6829    6837    6844    6889#
IOHAND  130160          23449   23456   23465   23473   23483#
IPAT10  052146          11907   11936   11976#
IPAT11  052150          11977#
IPAT12  052152          11978#
IPAT13  052154          11979#
IPAT20  052156          11915   11945   11981#
IPAT21  052160          11982#
IPAT22  052162          11983#
IPAT23  052164          11984#
ITRAP5= 000004            527#
I1      051710          11904#
I105    052010          11930   11932#
I12     052012          11936#
I13     052026          11939#  11940
I14     052054          11951#
I15     052056          11952#
I16     052060          11953#
I17     052074          11957   11959#
I2      051726          11909#  11910
I20     052134          11970#  11973
I23     052142          11971   11973#
I3      051752          11919#
I4      051754          11920#
I5      051756          11921#
I6      052002          11929#  11932
JBUF0   055622          12825   12841#
```

```
JBUF1   055624          12842#
JBUF2   055626          12843#
JBUF3   055630          12844#
JDATI0  055632          12815   12828   12836   12846#
JDATI1  055634          12847#
JDATI2  055636          12848#
JDATI3  055640          12849#
JDATO0  055642          12822   12829   12851#
JDATO   055652          12812   12856#
JDATO1  055644          12852#
JDATO2  055646          12853#
JDATO3  055650          12854#
JDAT1   055654          12857#
JDAT2   055656          12858#
JDAT3   055660          12859#
JDONE   055662          12839   12862#
JJBBFO  105440          19037   19043   19049   19054   19065#
JJBDON  105452          19058   19071#
JJBTP1  105426          19036   19061#
JJB10   105450          19044   19052   19055   19057   19069#
JJB2    105364          19046#
JJJDON  073560          16371   16450#
JJJ1    073202          16321#
JJJ2    073246          16334#
JJJ3    073312          16347#
JJJ4    073356          16360#
JMPCK   013016           4086    4088#
JMPERR  020202           5676    5677    5678    5680#
JMPSEQ  013030           4035*   4041    4045*   4049    4052*   4058    4062*   4065    4069*   4072    4076*   4080    4084*
                         4088    4091#
JMPT    020172           5675    5676#
JMP2    012634           4036    4049#
JMP2A   012644           4050    4052#
JMP3    012576           4038#   4053
JMP3A   012606           4039    4041#
JMP3B   012620           4042    4044#
JMP4    012656           4047    4055#
JMP4A   012666           4056    4058#
JMP4B   012700           4059    4061#
JMP5    012740           4061    4072#
JMP5A   012752           4073    4075#
JMP6    012712           4065#   4078
JMP6A   012724           4066    4068#
JMP7    012766           4068    4080#
JMP7A   013000           4081    4083#
JSRCK   013400           4200    4203#
JSRCKA  013374           4197    4200#
JSRCK1  013416           4114    4204    4207#
JSRSEQ  013376           4118*   4127    4139*   4142    4154*   4158    4164*   4168    4176*   4178    4186*   4190    4196*
                         4201#   4203
JSR0    013034           4114#
JSR1    013040           4113    4116#
JSR1A   013062           4124#   4144
JSR2    013136           4117    4142#   4160
JSR2A   013166           4143    4145    4147    4150#
JSR2B   013170           4149    4152#
```

```
JSR3    013064          4127#   4135    4155
JSR3A   013124          4128    4130    4132    4134    4137#
JSR3B   013126          4136    4139#
JSR4    013212          4129    4140    4158#
JSR4A   013230          4159    4162#
JSR4B   013232          4161    4164#
JSR5    013302          4165    4178#   4182    4192
JSR5A   013326          4179    4181    4184#
JSR5B   013330          4183    4186#
JSR6    013244          4168#   4180    4199
JSR6A   013270          4169    4171    4174#
JSR6AD  013372          4172    4187    4199#   4205
JSR6B   013272          4173    4176#
JSR7    013342          4170    4177    4190#
JSR7A   013360          4191    4194#
JSR7B   013362          4193    4196#
J1      055522         12809#
J2      055540         12818#
J3      055542         12819#
J4      055544         12820#
J5      055600         12831#  12834
J6      055606         12832   12834#
J7      055620         12837   12839#
KBUF0   055776         12879   12888   12899   12909#
KBUF1   056000         12910#
KBUF2   056002         12911#
KBUF3   056004         12912#
KDATI0  055766         12891   12904#
KDATI1  055770         12905#
KDATI2  055772         12906#
KDATI3  055774         12907#
KDATO0  056006         12885   12892   12914#
KDATO1  056010         12915#
KDATO2  056012         12916#
KDATO3  056014         12917#
KDONE   056026         12902   12924#
KERSTK= 001000           545#   9386    9390    9716    9723    9730    9737   10260   10443   10464   10537   10558   10640
                       10693   10698   10751   10768   10811   10857   10939   11206   11307   11336   11355
KFIRST  124406         22717*  22719   22727#
KIPAR0= 172340          9266#   9428    9568    9640    9722    9767    9831   10905*  11411   11448
KIPAR1= 172342          9267#  10906*
KIPAR2= 172344          9268#  10907*
KIPAR3= 172346          9269#  10146   10292*  10628*  10908*
KIPAR4= 172350          9270#   9848*   9872*   9896*   9921*   9943*   9972*   9996*  10020*  10044*  10073*  10119*  10126*
                       10293*  10629*  10909*  10928*  11044*  11192*
KIPAR5= 172352          9271#  10074*  10120*  10127*  10671*
KIPAR6= 172354          9272#  10270*
KIPAR7= 172356          9273#  10910*
KIPDR0= 172300          9255#   9440    9602    9677    9714    9756    9838   10150   10153   10166   10914   11407   11435
KIPDR1= 172302          9256#
KIPDR2= 172304          9257#
KIPDR3= 172306          9258#  10296*  10437*  10630*
KIPDR4= 172310          9259#  10117*  10124*  10303*  10362*  10446*  10457*  10540*  10551*  10631*  10656*  10672*  10739*
                       10927*  10933*  11042*  11067*  11069*  11083*  11085*  11097*  11099*  11114*  11116*  11131*  11133*
                       11147*  11149*  11165*  11167*  11191*
KIPDR5= 172312          9260#  10118*  10125*  10438*  10673*  10740*
```

```
KIPDR6= 172314          9261#  10257*  10261   10269*
KIPDR7= 172316          9262#  10247*  10250   10802*  10831*
KKBBF0  105600         19083   19095   19110   19112#
KKBBF1  105610         19089   19100   19116#
KKBDON  105622         19104   19122#
KKBTP1  105560         19082   19107#
KKB10   105620         19090   19098   19101   19103   19120#
KKB2    105516         19092#
KKCDON  112700         20457   20521#
KKC1    111704         20293#
KKC10   112136         20354#
KKC11   112164         20362#
KKC12   112212         20370#
KKC13   112240         20378#
KKC14   112266         20386#
KKC15   112314         20394#
KKC16   112342         20402#
KKC17   112370         20410#
KKC2    111732         20303#
KKC20   112416         20418#
KKC21   112444         20426#
KKC22   112472         20434#
KKC23   112520         20442#
KKC24   112546         20450#
KKC3    111760         20313#
KKC4    112006         20322#
KKC5    112034         20330#
KKC6    112062         20338#
KKC7    112110         20346#
KKKDON  074112         16504   16588#
KKK1    073564         16466#
KKK3    073614         16476#
KKK4    073644         16486#
KKK5    073674         16496#
KPAT0   056016         12876   12919#
KPAT1   056020         12920#
KPAT2   056022         12921#
KWSTRT  123220         21965   22005   22469   22485#
KX2     055704         12881#
KX3     055706         12882#
KX4     055710         12883#
KX5     055744         12894#  12897
KX6     055752         12895   12897#
KX7     055764         12900   12902#
K1      021300          6020#   6102*   6103    6106    6111*   6112    6115    6119*   6121    6128*   6130    6137*   6139
                        6142
K10     021316          6027#   6158    6162    6165    6169    6173    6177
K11     021320          6028#
K12     021322          6029#
K2      021302          6021#
K3      021304          6022#
K4      021306          6023#
K5      021310          6024#   6101*   6104    6110*   6120*   6122    6124    6129*   6131    6133    6138*   6140
K6      021312          6025#   6113    6162
K7      021314          6026#   6150    6154    6158    6165    6177
LDATI0  056202         12942   12949   12967   12987#
```

```
LDATI1  056204          12988#
LDATI2  056206          12962   12965*  12989#
LDATI3  056210          12966*  12990#
LDATO0  056214          12959   12968   12992#
LDATO1  056216          12993#
LDATO2  056220          12994#
LDATO3  056222          12995#
LDCDSU  113362          20534   20544   20554   20564   20574   20584   20594   20604   20615   20625   20667#
LDCFSU  112576          20293   20303   20313   20322   20330   20338   20346   20354   20362   20370   20378   20386   20394
                        20402   20410   20418   20426   20434   20442   20450   20490#
LDCT    112670          20498   20503   20518#  20674   20680
LDONE   056224          12975   12997#
LDXSUB  114622          20708   20721   20734   20747   20761   20774   20788   20801   20814   20827   20840   20853   20867
                        20881   20695   20909   20956#
LDXT    114750          20972   20974   20993#
LKS     120552          21959#  22498   22511   22515*  22516   22519*  22520   22528*  22530   22545   22548*  22549   22551*
                        22552   22556   22573*  22574*  22575   22581*  22584   22591*  22592*  22593   22600*  22622*  22623*
                        22624   22637*  22654*  22655*  22656   22661*  22675*  22676*  22677   22679*  22682*  22700*  22705*
                        22706   22708*  22709   22712*  23441*  23488*
LKSTST  123250          22491#
LLBBF0  105726          19133   19141*  19144   19158#
LLBDON  105740          19151   19165#
LLBTP1  105716          19132   19154#
LLB10   105736          19139   19147   19150   19163#
LLB2    105662          19141#
LLCDON  113454          20634   20694#
LLC1    112704          20534#
LLC10   113226          20604#
LLC11   113264          20615#
LLC12   113322          20625#
LLC2    112742          20544#
LLC3    113000          20554#
LLC4    113036          20564#
LLC5    113074          20574#
LLC6    113132          20584#
LLC7    113170          20594#
LLLDON  074524          16654   16738#
LLL1    074116          16604#
LLL2    074162          16617#
LLL3    074226          16630#
LLL4    074272          16643#
LPAT10  056160          12939   12977#
LPAT11  056162          12978#
LPAT12  056164          12979#
LPAT13  056166          12980#
LPAT20  056170          12943   12982#
LPAT21  056172          12983#
LPAT22  056174          12984#
LPAT23  056176          12985#
LTCHLT  124460            680*  22742#
L1      056032          12936#
L2      056072          12953#
L3      056074          12954#
L4      056076          12956#
L5      056146          12971#  12974
L6      056154          12972   12974#
```

MBDM2A	010404	3245	3246	3248#	
MBDM2B	010406	3247	3250#		
MBDM2C	010416	3251	3253#		
MBDM2D	010430	3254	3255	3257#	
MBDM2E	010432	3256	3259#		
MBDM2F	010442	3260	3262#		
MBDM4A	010652	3343	3345#		
MBDM4B	010662	3346	3348#		
MBDM4C	010674	3349	3350	3352#	
MBDM4D	010676	3351	3354#		
MBDM4E	010704	3355	3357#		
MDATO0	056352	13029	13032	13053#	
MDATO1	056354	13054#			
MDATO2	056356	13055#			
MDATO3	056360	13056#			
MDM1A	010314	3195	3196	3198#	
MDM1B	010316	3197	3200#		
MDM2A	010344	3219	3220	3222#	
MDM2B	010346	3221	3224#		
MDM2C	010354	3227#			
MDM2D	010356	3226	3229#		
MDM3A	010500	3279	3280	3282#	
MDM3B	010502	3281	3284#		
MDM3C	010512	3285	3287#		
MDM3D	010524	3288	3290#		
MDM3E	010544	3292	3294#		
MDM4A	010606	3314	3315	3317#	
MDM4B	010610	3316	3319#		
MDM4C	010616	3320	3322#		
MDM5A	010736	3378	3379	3381#	
MDM5B	010740	3380	3383#		
MDM5C	010750	3384	3386#		
MDM5D	010760	3387	3389#		
MDM5E	011000	3392	3394#		
MDM6A	011032	3414	3415	3417#	
MDM6B	011034	3416	3419#		
MDM6C	011044	3420	3422#		
MDM6D	011056	3423	3425#		
MDM6E	011100	3428	3430#		
MDM7A	011136	3449	3450	3452#	
MDM7B	011140	3451	3454#		
MDM7C	011150	3455	3457#		
MDM7D	011162	3458	3460#		
MDM7E	011200	3462	3464#		
MDONE	056362	13041	13058#		
MERR3	056270	13017	13027#		
MFPI0	017670	5571	5574#		
MFPI0A	017710	5576	5578#		
MFPS1	016760	5345	5348#		
MFPS2A	017032	5364	5365	5366	5368#
MFPS2B	017034	5367	5370#		
MFPS2C	017046	5371	5373#		
MFPS3A	017106	5385	5386	5387	5389#
MFPS3B	017110	5388	5391#		
MFPS3C	017122	5392	5394#		
MFPS4A	017162	5406	5407	5408	5410#

```
MFPS4B  017164            5409    5412#
MFPS4C  017176            5413    5415#
MFPS5A  017236            5427    5428    5429    5431#
MFPS5B  017240            5430    5433#
MFPS5C  017252            5434    5436#
MFPS6A  017314            5448    5449    5450    5452#
MFPS6B  017316            5451    5454#
MFPS6C  017330            5455    5457#
MFPS7A  017372            5469    5470    5471    5473#
MFPS7B  017374            5472    5475#
MFPS7C  017406            5476    5478#
MFPT  = 000007            5904#   5906
MMBBF0  106054           19177   19188   19201   19203#
MMBBF1  106064           19185*  19207#
MMBDON  106076           19195   19214#
MMBTP1  106034           19176   19198#
MMB10   106074           19183   19191   19194   19212#
MMB2    106000           19185#
MMCDON  114760           20921   20996#
MMC1    113460           20708#
MMC10   114072           20801#
MMC11   114140           20814#
MMC12   114206           20827#
MMC13   114254           20840#
MMC14   114322           20853#
MMC15   114370           20867#
MMC16   114436           20881#
MMC17   114504           20895#
MMC2    113526           20721#
MMC20   114552           20909#
MMC3    113574           20734#
MMC4    113642           20747#
MMC5    113710           20761#
MMC6    113756           20774#
MMC7    114024           20788#
MMMDON  077334           17300   17390#
MMM1    076700           17246#
MMM2    076734           17257#
MMM3    076770           17268#
MMM4    077024           17279#
MMM5    077060           17290#
MMUHLT  050520             678*  11522#
MMUTST  037374            9216    9302#
MMVEC = 000250            9222#   9303*   9304*  10087*  10130*  10302*  10348*  10361*  10400*  10442*  10455*  10490*  10536*
                         10549*  10584*  10634*  10657*  10690*  10696*  10741*  10932*  11035*  11046*  11176*  11199*  11297*
MODDD0  100020           17516   17520   17548#
MODDD1  100030           17518   17528   17551#
MODDOV  077624           17406   17421   17435   17450   17498#
MODDSU  076500           16980   16993   17006   17019   17032   17045   17058   17071   17084   17097   17110   17123   17136
                         17182#
MODDT0  076654           17199   17203   17224#
MODDT1  076664           17201   17211   17227#
MODFD0  077314           17354   17358   17384#
MODFD1  077324           17356   17365   17387#
MODFOV  077120           17246   17257   17268   17279   17290   17336#
MODFSU  075254           16755   16764   16773   16782   16791   16800   16809   16818   16827   16836   16845   16854   16863
```

```
                    16872  16915#
MODFT0  075430      16932  16936  16955#
MODFT1  075440      16934  16943  16958#
MODP1   075450      16920  16961# 17187  17341  17503
MOR0    020376       5733   5745#
MOR1    020420       5755   5758#
MOR2    020454       5773   5776#
MOR3    020522       5793   5796#
MOR4    020534       5797   5800#
MOR5    020546       5802   5805#
MOR6    020612       5820   5823#
MOR7    020624       5825   5829#
MOR8    020636       5830   5833#
MOV1    013466       4253   4254   4256#
MOV2    013470       4255   4259#
MOV3    013506       4262   4263   4265#
MPAT10  056332      13013  13043#
MPAT11  056334      13044#
MPAT12  056336      13045#
MPAT13  056340      13046#
MPAT20  056342      13048#
MPAT21  056344      13049#
MPAT22  056346      13050#
MPAT23  056350      13051#
MRK1    016274       5181   5186#
MRK2    016316       5186   5187   5188   5190   5193#
MRK3    016320       5192   5195#
MRK4    016342       5198   5200#
MRK5    016346       5199   5202#
MRK6    016362       5203   5206#
MTFLAG  000172        637#   668* 23586
MTPI0   017756       5591   5594#
MTPS1   016406       5226   5228#
MTPS1A  016426       5232   5233   5234   5236#
MTPS2   016456       5248   5250#
MTPS3   016522       5264   5266#
MTPS4   016564       5279   5281#
MTPS5   016620       5294   5296#
MTPS6   016664       5309   5311#
MTPS7   016730       5324   5326#
MULDSU  072552      16067  16078  16089  16100  16137#
MULDT   072664      16155  16159  16171#
MULFSU  072224      15889  15897  15905  15913  15921  15929  15937  15945  15953  15961  15969  15977  15985
                    16020#
MULFT   072332      16036  16049#
M1      056230      13010#
M15     056250      13019#
M2      056254      13022#
M3      056256      13023#
M4      056260      13024#
M5      056314      13034  13036#
M6      056320      13037# 13040
M7      056326      13038  13040#
M8      056272      13026  13029#
N     = 000307       6899#  7608   7628#  7648#  7670#  7690#  7710#  7732#  7752#  7775#  7780   7803#  7826#
                     7849#  7872#  7895#  7918#  7941#  7964#  7987#  8010#  8024   8045#  8066#  8087#  8110#
```

		8131#	8152#	8175#	8196#	8217#	8238#	8261#	8282#	8303#	8324#	8347#	8368#	8389#
		8412#	8416	8437#	8458#	8479#	8500#	8521#	8542#	8563#	8584#	8605#	8626#	8632
		8653#	8674#	8697#	8718#	8739#	8762#	8783#	8804#	8825#	8848#	8869#	8890#	8913#
		8934#	8955#	8973#	8989#	8993	9014#	9035#	9056#	9077#	9098#	9119#	9140#	9161#
		9182#	9203#											
NATBF1	110654	19927	19933	19950	19967#									
NATINS	110560	19937	19940#											
NATSUB	110504	19716	19735	19754	19773	19792	19811	19830	19849	19868	19924#			
NBR	001530	724*	727*	736#										
NDATI0	056526	13093	13109	13119#										
NDATI1	056530	13120#												
NDATI2	056532	13121#												
NDATI3	056534	13122#												
NDATO0	056464	13086	13092	13102#										
NDATO1	056466	13103#												
NDATO2	056470	13104#												
NDATO3	056472	13105#												
NDONE	056536	13100	13124#											
NEGAT	026550	6989	7017	7045	7073	7103	7132	7136#						
NEG00	004570	1714	1715	1716	1718#									
NEG01	004572	1717	1721#											
NEG02	004600	1722	1725#											
NEG03	004614	1727	1728	1729	1731#									
NEG04	004616	1730	1733#											
NEG1	014422	4591	4592	4593	4595#									
NEG10	004644	1744	1745	1746	1748#									
NEG11	004646	1747	1751#											
NEG12	004650	1752	1754#											
NEG13	004672	1756	1757	1758	1760#									
NEG14	004674	1759	1762#											
NEG2	014424	4594	4597#											
NEG20	004724	1773	1774	1775	1777#									
NEG21	004726	1776	1779#											
NEG22	004746	1785	1787#											
NEG3	014446	4601	4602	4603	4605#									
NEG30	005156	1911	1912	1913	1915#									
NEG31	005160	1914	1917#											
NEG32	005166	1918	1920#											
NEG33	005204	1923	1925#											
NEG34	005212	1926	1928#											
NEG4	014450	4604	4607#											
NEG40	005446	2062	2063	2064	2066#									
NEG41	005450	2065	2068#											
NEG42	005456	2069	2071#											
NEG5	014470	4611	4612	4613	4615#									
NEG50	005514	2086	2087	2088	2090#									
NEG51	005516	2089	2092#											
NEG52	005524	2093	2095#											
NEG60	005564	2110	2111	2112	2114#									
NEG61	005566	2113	2116#											
NEG70	005620	2128	2129	2130	2132#									
NEG71	005622	2131	2134#											
NERR0	056456	13079	13097#											
NNBBF0	106210	19234	19236	19255#										
NNBDON	106222	19244	19262#											
NNBTP1	106170	19227	19247#											

```
NNBTP2  106200          19237   19251#
NNB10   106220          19240   19243   19260#
NNB2    106116          19229#
NNCDON  115072          21027   21036#
NNCTB0  115054          21011   21030#
NNCTB1  115060          21018   21021   21023   21025   21031#
NNC10   115070          21016   21022   21024   21026   21033#
NNC2    115022          21020#
NNNDON  100040          17463   17554#
NNN1    077340          17406#
NNN2    077414          17421#
NNN3    077470          17435#
NNN4    077544          17450#
NODL    023566           6530    6533#
NODL2   024236           6622#
NOP   = 000240            511     538#
NOR     023366           6479#   6482
NOSUB   023462           6501    6504#
NPAT10  056516          13074   13114#
NPAT11  056520          13115#
NPAT12  056522          13116#
NPAT13  056524          13117#
NPAT20  056504          13077   13089   13109#
NPAT21  056506          13110#
NPAT22  056510          13111#
NPAT23  056512          13112#
N1      056366          13071#
N12     056436          13090   13092#
N13     056452          13095#  13099
N14     056460          13096   13099#
N2      056412          13082#
N3      056414          13083#
N4      056416          13084#
ODATI0  056702          13161   13175   13186#
ODATI1  056704          13187#
ODATI2  056706          13188#
ODATI3  056710          13189#
ODATO0  056640          13153   13160   13169#
ODATO1  056642          13170#
ODATO2  056644          13171#
ODATO3  056646          13172#
ODONE   056712          13167   13191#
OERR0   056610          13145   13158#
OOBDON  106352          19295   19309#
OOBTP1  106330          19273   19278   19285   19291   19298#
OOBTP2  106340          19274   19286   19302#
OOB10   106350          19289   19292   19294   19307#
OOB2    106264          19283#
OOCDON  115204          21066   21075#
OOCTB0  115166          21050   21069#
OOCTB1  115172          21057   21060   21062   21064   21070#
OOC10   115202          21055   21061   21063   21065   21072#
OOC2    115134          21059#
OOODON  101032          17763   17766#
OOOT    100766          17737   17748#
OOO2    100764          17744#  17749
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 459
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
0003    101000          17753#
0004    101024          17760   17762#
OPAT10  056672          13140   13181#
OPAT11  056674          13182#
OPAT12  056676          13183#
OPAT13  056700          13184#
OPAT20  056656          13156   13175#
OPAT21  056660          13143   13176#
OPAT22  056662          13177#
OPAT23  056664          13178#
OPAT24  056666          13179#
OVDNTT  073550          16430   16432   16447#
OVDTT   074514          16717   16719   16735#
OVFNTT  073166          16285   16287   16302#
OVFTT   074102          16566   16568   16585#
OVUNDN  073426          16321   16334   16347   16360   16411#
OVUNDT  074342          16604   16617   16630   16643   16692#
OVUNFN  073044          16188   16198   16207   16216   16266#
OVUNFT  073730          16466   16476   16486   16496   16542#
01      056542          13137#
012     056612          13157   13160#
013     056626          13163#  13166
014     056634          13164   13166#
02      056566          13149#
03      056570          13150#
04      056572          13151#
PCN01   020652           5850#   5851
PCN1    024512           6689#   6691
PCN2    020670           5860#   5861
PCN3    020720           5871#   5872
PCN4    020744           5881#   5882
PCN5    020766           5891#   5892
PDATI0  057014          13210   13218   13224   13233#
PDATI1  057016          13234#
PDATI2  057020          13235#
PDATI3  057022          13236#
PDATO0  057024          13215   13219   13238#
PDATO1  057026          13239#
PDATO2  057030          13240#
PDATO3  057032          13241#
PDONE   057034          13227   13243#
PDRTB1  044144          10440   10504#
PDRTB2  044176          10454   10521#
PDRTB3  044430          10534   10598#
PDRTB4  044462          10548   10615#
PPAT10  057004          13207   13228#
PPAT11  057006          13229#
PPAT12  057010          13230#
PPAT13  057012          13231#
PPBDON  106502          19343   19357#
PPBTP1  106460          19320   19325   19333   19339   19346#
PPBTP2  106470          19321   19334   19350#
PPB10   106500          19337   19340   19342   19355#
PPB2    106414          19330#
PPCDON  115316          21105   21113#
PPCTB0  115300          21089   21108#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 460
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
PPCTB1  115304          21096   21099   21101   21103   21109#
PPC10   115314          21094   21100   21102   21104   21111#
PPC2    115246          21098#
PPPBF0  101152          17783   17815#
PPPBF1  101166          17793   17799   17803   17818#
PPPDON  101214          17813   17826#
PPPTP1  101202          17790   17804   17821#
PPP10   101212          17806   17808   17810   17812   17824#
PPP2    101052          17785#  17786
PPP3    101102          17797#
PPP4    101114          17800   17803#
PS    = 177776            514#  1393*   1394    1402*   1403    1411*   1412    1420*   1421    5208#   5225    5245*   5247
                         5261*   5263    5276*   5278    5293    5306*   5308    5321*   5323    5342*   5350*   5362*   5383*
                         5404*   5425*   5446*   5467*   5499*   5501    5515*   5521*   5523*   5537*   5541*   5543*   5548*
                         5550*   5554*   5567*   5570    5572*   5574*   5584*   5586*   5590    5592*   5594*   5654*   5655*
                         5656    5659*   5661*   5706    5722    5933*   5936*   5945*   5951*   9277    21857*  23372*  23413*
                        23444*
PSW   = 177776           9277#   9339*   9340*   9341    9351*   9357*   9359*   9360    9369*   9371*   9372    9385*   9387*
                         9389*   9522*   9532*   9917    9939    10070*  10094   10111   10121*  10123*  10193*  10238*  10306
                        10339*  10345*  10347*  10365   10397*  10399*  10750*  10755*  10767*  10770*  10772*  10782*  10786
                        10788*  10847*  10856*  10858*  10860*  10936*  10952*  10963*  10974*  10984*  10997*  11010*  11022*
                        11049*  11060*  11079*  11094*  11110*  11126*  11143*  11159*  11190*  11201*  11215*  11227*  11238*
                        11248*  11260*  11273*  11285*  11298*  11304*  11335*  11369   11371   11601
PSWORD  025416           6903#   6904    6969*   6970    6998*   6999    7026*   7027    7054*   7055    7083*   7084    7113*
                         7114    7212*   7213    7229*   7230    7246*   7247    7263*   7264    7280*   7281    7297*   7298
                         7314*   7315    7331*   7332    7348*   7349    7365*   7366    7406*   7407    7443*   7444    7480*
                         7481    7617*   7618    7637*   7638    7658*   7659    7679*   7680    7699*   7700    7720*   7721
                         7741*   7742    7761*   7762    7789*   7790    7812*   7813    7835*   7836    7858*   7859    7881*
                         7882    7904*   7905    7927*   7928    7950*   7951    7973*   7974    7996*   7997    8031*   8032
                         8052*   8053    8073*   8074    8095*   8096    8117*   8118    8138*   8139    8160*   8161    8182*
                         8183    8203*   8204    8224*   8225    8246*   8247    8268*   8269    8289*   8290    8310*   8311
                         8332*   8333    8354*   8355    8375*   8376    8397*   8398    8423*   8424    8444*   8445    8465*
                         8466    8486*   8487    8507*   8508    8528*   8529    8549*   8550    8570*   8571    8591*   8592
                         8612*   8613    8640*   8641    8661*   8662    8683*   8684    8705*   8706    8726*   8727    8748*
                         8749    8770*   8771    8791*   8792    8812*   8813    8834*   8835    8856*   8857    8877*   8878
                         8899*   8900    8921*   8922    8942*   8943    8964*   8965*   8966    8981*   8982*   8983    9001*
                         9002    9022*   9023    9043*   9044    9064*   9065    9085*   9086    9106*   9107    9127*   9128
                         9148*   9149    9169*   9170    9190*   9191
PUSRM = 030000            518#
PWRDN   131574            663   23581#  23584
PWRMSG  131674          23588   23608#
PWRUP   131604          23581   23584#
P1      056716          13204#
P2      056732          13212#  13213
P3    = 056734          13213#
P4      056736          13215#
P5      056760          13220#  13223
QDATI0  057156          13272   13288   13298#
QDATI1  057160          13299#
QDATI2  057162          13300#
QDATI3  057164          13301#
QDATO0  057146          13267   13271   13293#
QDATO1  057150          13294#
QDATO2  057152          13295#
QDATO3  057154          13296#
QDONE   057166          13281   13303#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 461
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
QPAT10  057126          13259   13283#
QPAT11  057130          13284#
QPAT12  057132          13285#
QPAT13  057134          13286#
QPAT20  057136          13262   13278   13288#
QPAT21  057140          13289#
QPAT22  057142          13290#
QPAT23  057144          13291#
QQBDON  106644          19390   19406#
QQBTP1  106612          19367   19372   19380   19386   19393#
QQBTP2  106632          19368   19381   19399#
QQB10   106642          19384   19387   19389   19404#
QQB2    106546          19377#
QQCDON  115440          21144   21153#
QQCTB0  115416          21127   21147#
QQCTB1  115422          21135   21140   21142   21148#
QQCTB2  115432          21134   21138   21142   21150#
QQC10   115436          21132   21139   21141   21143   21151#
QQC2    115364          21137#
QQQBF0  101334          17844   17874#  17888
QQQBF1  101350          17854   17859   17863   17876#  17897   17900   17903
QQQDON  101502          17909   17913#
QQQTP1  101364          17851   17864   17878#  17895   17904
QQQ10   101374          17866   17868   17870   17872   17883#
QQQ2    101234          17846#  17847
QQQ20   101376          17873   17888#
QQQ22   101410          17891#  17892
QQQ23   101442          17898   17899#
QQQ24   101454          17901   17903#
QQQ25   101500          17907   17911#
QQQ3    101264          17857#
QQQ4    101276          17861   17863#
Q1      057040          13256#
Q2      057054          13264#  13265
Q3    = 057056          13265#
Q4      057060          13267#
Q5      057102          13273#  13276
RBUF    120534          21950#  22059   22249   22283   22316   22345   22376   22392   22438   22441   22447   22461   23459
                        23464
RBUF2   124464          22747#  22856   23065   23092   23102   23130   23156   23185   23200   23248   23251   23257   23272
                        23281   23297   23300   23303   23318   23476   23481
RCSR    120532          21949#  22046   22127   22131*  22132   22135*  22136   22140*  22142   22259   22268   22281   22285
                        22296*  22302   22310*  22313*  22328   22330*  22335*  22359   22362*  22369*  22386*  22389   22395*
                        22410*  22413   22416*  22419*  22459   23436*
RCSR2   124462          22746#  22843   22934   22938*  22939   22942*  22943   22951*  22953   23074   23086   23100   23103
                        23114*  23119   23125*  23128*  23142   23144*  23149*  23170   23172*  23179*  23196*  23198   23203*
                        23223*  23225   23228*  23231*  23270   23275   23294   23313   23439*
RECCT1  130376          23421*  23458*  23496   23527#
RECCT2  130400          23422*  23475*  23507   23528#
REC1    130054          23426   23458#
REC2    130136          23430   23475#
REGR1   025664           6988    6991#
REGR2   026012           7016    7019#
REGR23  030106           7431    7434#
REGR3   026140           7044    7047#
REGR4   026264           7072    7075#
```

```
REGR5   026414            7102    7105#
REG01   027726            7396#   7508
REG1    003422            1195#   1198
REG1A   003450            1210#   1213
REG1E   003434            1196    1200#
REG2    003502            1225#   1228
REG2B   003530            1240#   1243
REG2E   003514            1226    1230#
REG3    003562            1256#   1259
REG3A   003610            1271#   1274
REG3E   003574            1257    1261#
REG4    003642            1287#   1290
REG4A   003670            1302#   1305
REG4E   003654            1288    1292#
REG45   030262            7467    7470#
REG5    003722            1319#   1322
REG5A   003750            1334#   1337
REG5E   003734            1320    1324#
REG6    004002            1350#   1353
REG6A   004030            1365#   1368
REG6E   004014            1351    1355#
RESET2  024306            6633    6641#
RESET3  024304            6639#
REST    017456            5504#
RESTRT  001206             663#   23572   23590
RET     025214            6826    6834#
RETA    050450           11501   11503#
RETAT   022744            6335    6341#
RETBT   022774            6347    6353#
RETCT   023030            6361    6366#
RETR1   024520            6688    6691#
RETR2   024556            6703    6707#
RETR3   024602            6720    6724#
RET1    025224            6835    6837#
RET2    025236            6838    6840#
RET3    025246            6841    6844#
RET4    025244            6842#
RITSH   030446            7432    7468    7506    7509#
ROL1    015076            4785    4786    4787    4789#
ROL2    015100            4788    4791#
ROL3    015116            4794    4795    4796    4798#
ROL4    015120            4797    4800#
ROL5    015134            4803    4804    4806#
ROL6    015136            4805    4808#
ROL7    015160            4811    4812    4813    4816#
RORB1   015536            4956    4958#
RORB10  015620            4982    4983    4985#
RORB11  015622            4984    4987#
RORB12  015634            4988    4990#
RORB13  015646            4991    4992    4993    4995#
RORB14  015650            4994    4997#
RORB2   015550            4959    4960    4961    4963#
RORB3   015552            4962    4965#
RORB4   015562            4966    4967    4969#
RORB5   015564            4968    4971#
RORB7   015574            4972    4974#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 463
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
ROR1    015204          4826    4827    4828    4830#
ROR2    015206          4829    4832#
ROR3    015224          4835    4836    4837    4839#
ROR4    015226          4838    4841#
ROR5    015244          4844    4845    4846    4848#
ROR6    015246          4847    4850#
ROR7    015262          4853    4854    4856#
ROTX    012160          3768    3770*   3774    3780#   3793*   3795*   3797    3813*   3814    3818
ROTXAD  012250          3814*   3816*   3822#
ROT0A   011464          3586    3587    3590#
ROT0B   011466          3589    3592#
ROT0C   011510          3595    3596    3599#
ROT1A   011540          3619    3620    3623#
ROT1B   011542          3622    3625#
ROT1C   011566          3628    3629    3632#
ROT1D   011570          3631    3634#
ROT1E   011620          3639    3640    3643#
ROT2A   011654          3661    3663    3667#
ROT2B   011656          3666    3669#
ROT2C   011706          3673    3675    3678#
ROT2D   011710          3677    3680#
ROT2E   011744          3685    3687    3691#
ROT3A   011774          3708    3711#
ROT3B   011776          3710    3713#
ROT3C   012024          3716    3719#
ROT3D   012026          3718    3721#
ROT3E   012054          3724    3727#
ROT4    012112          3746    3748    3751#
ROT5    012156          3773    3775    3778#
ROT6    012210          3796    3799#
ROT7    012246          3817    3820#
RPSW    120544         21954#  22353   22355*  22371*  23427*
RPSW2   124474         22751#  23165   23167*  23181*  23431*
RRBDON  107004          19442   19457#
RRBTP1  106760          19418   19424   19425*  19432   19445#  19453
RRBTP2  106770          19419   19433   19449#
RRBTP3  107000          19423   19438   19453#
RRB10   107002          19436   19439   19441   19455#
RRB2    106714          19429#
RRCDON  115564          21185   21194#
RRCTB0  115542          21168   21188#
RRCTB1  115546          21176   21181   21183   21189#
RRCTB2  115556          21175   21179   21183   21191#
RRC10   115562          21173   21180   21182   21184   21192#
RRC2    115510          21178#
RRRDON  101654          17957   17975#
RRREXP  101644          17948   17971#
RRRTP1  101624          17926   17961#
RRRTP2  101634          17932   17966#
RRR10   101622          17934   17952   17955   17958#
RRR2    101554          17943#
RRR3    101556          17925   17944#  17949
RRR4    101602          17951#  17953
RTCPSW  120556         21961#  22570   22572*  22602*  22618   22620*  22639*  23433*
RTCVT   120554         21960#  22508   22509*  22533*  22569   22571*  22582*  22590*  22601*  22617   22619*  22631*  22638*
                        22652   22653*  22665*  22673   22674*  22687*  23418   23432*  23522*
```

```
RTI1     023200          6414    6418#
RTI2     023204          6415    6420#
RTRAP  = 000010           541#    763*    764*    778*    779*   6742*
RTRAP1= 000034            532#    792*    793*    807*    808*
RTRAP2= 000020            531#    838*    839*    853*    854*
RTRAP3= 000030            530#    867*    868*    882*    883*
RTRAP4= 000014            529#    904*    905*    919*    920*   6335*   6347*   6361*
RTRAP5= 000004            528#    939*    940*    954*    955*    968*    969*    983*    984*   6688*   6703*   6720*   6740*
RTS1     013440          4224    4229#
RTT1     023070          6379    6382#
RTT2     023076          6380    6386#
RTT3     023130          6394    6398#
RTT4     023140          6395    6402#
RTT5     023102          6392#   6400    6405
RTT6     023152          6403    6407#
RVECT    120542         21953#  22124   22125*  22145*  22298   22299*  22309*  22315*  22324   22325*  22336*  22344*  22352
                        22354*  22366*  22370*  22375*  22384   22385*  22399*  22408   22409*  22423*  23417   23426*  23521*
RVECT2   124472         22750#  22931   22932*  22956*  23115   23116*  23124*  23131*  23139   23140*  23150*  23157*  23164
                        23166*  23176*  23180*  23186*  23194   23195*  23207*  23221   23222*  23235*  23415   23430*  23519*
ROTRAP   023412          6483    6488#
R1ERR    003466          1211    1216#
R2ERR    003546          1241    1246#
R3ERR    003626          1272    1277#
R4ERR    003706          1303    1308#
R5ERR    003766          1335    1340#
R6ERR    004046          1366    1371#
SADR     055472         12767*  12778   12783*  12786#
SBC1     014770          4733    4734    4735    4737#
SBC2     014772          4736    4739#
SBC3     015010          4742    4743    4744    4746#
SBC4     015012          4745    4748#
SBC5     015030          4751    4752    4753    4755#
SBC6     015032          4754    4757#
SBC7     015052          4761    4762    4764#
SB0      012264          3838    3840#
SB2      012344          3878    3880#
SB4      012426          3918    3920#
SB5      012470          3946#
SB5A     012462          3942    3944#
SB5X     012472          3939*   3941    3948#   3949
SB5XAD   012474          3938    3944    3949#
SB6      012524          3970#
SB6X     012526          3965*   3966    3972#
SB7      012556          3994#
SB7X     012560          3989*   3996#   3997
SB7XAD   012562          3990    3997#
SCOPE  = 000240           511#
SC3      020322          5702*   5721#   5730*   5731
SC4      020336          5703*   5725#   5729*
SDATO0   055506         12725   12728   12751   12754   12793#
SDATO1   055510         12794#
SDATO2   055512         12795#
SDATO3   055514         12796#
SDONE    055516         12783   12798#
SECND    124410         22728#
SERR0    055402         12712   12764#
```

```
SERR1   055310          12717   12735#  12772   12777
SERR10  055420          12768#  12784
SERR4   055452          12742   12780#
SETBR   001410            714#    751
SETCC   001430            718#    746
SETCD   020320           5717    5720#   5732
SETREG  050152           9715    9754   11406#
SETUP   001372            711#
SET2BR  001500            723     727#
SHL     003234           1097#   1100
SHLE    003250           1098    1102#
SHR     003314           1123#   1126
SHRE    003330           1124    1128#
SKTST2  024324           6644#
SLU1ST  120560           6534    6554   11548   21902   21963#
SLU2ST  124502          22487   22698   22724   22755#
SL1HLT  123216            681*  22482#
SL2HLT  127302            682*  23343#
SNMB0A  005736           2206    2207    2209#
SNMB1A  006006           2253    2254    2256#
SNMB1B  006010           2255    2258#
SNMB1C  006032           2263    2264    2265    2267#
SNMB2A  006112           2315    2316    2318#
SNMB2B  006114           2317    2320#
SNMB2C  006122           2321    2323#
SNMB2D  006142           2327    2328    2329    2331#
SNMB2E  006144           2330    2333#
SNMB3A  006244           2389    2390    2392#
SNMB3B  006246           2391    2394#
SNMB3C  006264           2397    2398    2399    2401#
SNMB3D  006266           2400    2403#
SNM0A   005714           2182    2183    2184    2186#
SNM1A   005762           2229    2230    2231    2233#
SNM2A   006056           2286    2287    2288    2290#
SNM2B   006060           2289    2292#
SNM3A   006202           2356    2357    2358    2360#
SNM3B   006204           2359    2362#
SNM4A   006320           2425    2426    2428#
SNM4B   006322           2427    2430#
SNM5A   006356           2453    2454    2456#
SNM5B   006360           2455    2458#
SNM6A   006416           2481    2482    2484#
SNM6B   006420           2483    2486#
SNM7A   006454           2508    2509    2511#
SNM7B   006456           2510    2513#
SOB1    016210          5152#   5159
SOB2    016216          5152    5153    5155#
SOB3    016220          5154    5157#
SOB4    016240          5160    5161    5162    5165#
SOPA  - 005650          2155    2157#
SOPB    005670          2159    2162#
SOPB0A  004244          1513    1515#
SOPB0B  004254          1516    1519#
SOPB1A  004316          1561    1563#
SOPB1B  004334          1564    1567    1570#
SOPB1C  004354          1592    1594#
```

```
SOPB1D  004374            1599    1602#
SOPB2A  004460            1658    1660#
SOPB2B  004500            1664    1668#
SOPB2C  004524            1687    1689#
SOPB2D  004550            1695    1699#
SOPB3A  005034            1848    1850#
SOPB3B  005060            1853    1855    1860#
SOPB3C  005102            1886    1888#
SOPB3D  005124            1894    1897#
SOPX    005642            2154#   2157*   2158*   2164
SOPXAD  005672            2160*   2164#
SOPZA   004416            1625    1627#
SOP0A   004160            1460    1462#
SOP0B   004172            1465    1467#
SOP0C   004210            1487    1489#
SOP0D   004234            1491    1494    1499#
SOP1A   004266            1536    1538#
SOP1B   004300            1539    1543#
SOP2B   004436            1630    1635#
SOP3A   004774            1814    1816#
SOP3B   005010            1819    1822#
SOP4A   005244            1950    1952#
SOP4B   005264            1955    1960#
SOP5A   005316            1991    1993#
SOP5B   005332            1996    1999#
SOP6A   005352            2018    2020#
SOP6B   005366            2021    2024#
SOP7A   005410            2045    2047#
SOP7B   005424            2048    2051#
SPAT10  055476            12709   12729   12740   12755   12788#
SPAT11  055500            12789#
SPAT12  055502            12790#
SPAT13  055504            12791#
SR0     = 177572          9226#   9306*   9415    9476    9523*   9525    9531*   9851*   9853*   9875*   9877*   9899*   9901*
                          9924*   9926*   9945*   9947*   9975*   9977*   9999*   10001*  10023*  10025*  10047*  10049*  10089*
                          10132*  10248   10249*  10320   10335*  10378   10393*  10465   10481*  10484*  10559   10575*  10578*
                          10648*  10694   10699   10715*  10716   10730*  10812   10828*  10853   10855*  11356*
SR1     = 177574          9227#   9539
SR2     = 177576          9228#   9485    9505    10321   10379   10466   10560   10641   10674   10682   10695   10700   10720
                          10731   10813   10854
SR3     = 172516          9229#   9545*   9546    9553*   9554    9850*   9874*   9898*   9923*   9944*   9974*   9998*   10022*
                          10046*  10088*
SSBDON  107146            19492   19507#
SSBTP1  107122            19468   19474   19475*  19482   19495#  19503
SSBTP2  107132            19469   19483   19499#
SSBTP3  107142            19473   19488   19503#
SSB10   107144            19486   19489   19491   19505#
SSB2    107056            19479#
SSCDON  115710            21227   21235#
SSCTB0  115672            21208   21230#
SSCTB1  115676            21216   21221   21223   21225   21231#
SSC10   115706            21213   21220   21222   21224   21226   21233#
SSC2    115630            21218#
SSSA1   102016            17997   18010   18022#
SSSBF0  102006            17988   18001   18003   18018#
SSSDON  102040            18015   18035#
```

```
SSSTP1  102026  17994  18004  18028#
SSS10   102036  17996  18002  18007  18013  18033#
SSS2    101726  17999#
START   001200    654   662#
STATUS= 177776    539#   765*   769   780*   783   794*   798   809*   812   840*   844   855*   858
                  869*   873   884*   887   906*   910   921*   924   941*   945   956*   959   970*
                  974   985*   988  6488*  6489  6516*  6517  6547*  6553*  6567*  6574*  6588*  6641*
                 6667*  6670
STBOT   001000    545   546   651#   655   664   671   762   771   773   775   785   791   800
                  802   804   814   837   846   848   850   860   866   875   877   879   889
                  903   912   914   916   926   938   947   949   951   961   967   976   978
                  980   990  1392  4116  4131  4146  4152  4222  5178  5191  5202  5553  5555
                 5566  5575  5588  5595  5905  6149  6313  6334  6346  6353  6360  6366  6376
                 6392  6412  6430  6449  6455  6478  6492  6505  6520  6529  6566  6587  6632
                 6656  6673  6687  6691  6758  6774  6779  6827  6834  6837  6840  6940  9302
                11545 21818 21926 23585
STCDFS  103606  18428  18447  18466  18485  18504  18554#
STCDT   103736  18560  18566  18573  18589#
STCFDS  103154  18248  18267  18286  18305  18324  18378#
STCFT   103304  18384  18390  18397  18413#
STCIBF  117272  21559  21565  21572  21590#
STCSUB  117144  21347  21357  21367  21377  21388  21398  21408  21418  21429  21439  21449  21459  21469
                21479  21489  21500  21511  21554#  21608
STP     022702   6325   6328#
STP3    023336   6457#
STP3D   023340   6456   6459#
STP4    024462   6675#
STP4E   024464   6653   6674   6677#
STXBF   117666  21722* 21723* 21730  21733  21740  21746#
STXSUB  117554  21631  21640  21649  21659  21669  21679  21720#
SUB0    006540   2563   2564   2565   2567#
SUB0A   006542   2566   2569#
SUB1    014656   4692   4693   4695#
SUB2    014660   4694   4697#
SUB3    014702   4701   4702   4704#
SUB4    014704   4703   4706#
SUB5    014722   4710   4711   4713#
SUB6    014724   4712   4715#
SUB7    014744   4718   4719   4720   4722#
SWB1    014154   4472   4473   4475#
SWB2    014156   4474   4477#
SWB3    014174   4480   4481   4482   4484#
SWR     021324   6030#  6034*  6796*  6811*  6818   9307  11546  21963  22485  22755  23357
SWREG   000176    639#
SXT0    016056   5079   5080   5081   5082   5085#
SXT1    016060   5084   5087#
SXT2    016110   5093   5094   5095   5096   5099#
SX10    055344  12749#
SX11    055370  12757#  12760
SX12    055376  12758   12760#
SX2     055246  12720#
SX3     055250  12721#  12764
SX4     055254  12723#
SX5     055300  12731#  12734
SX6     055306  12732   12734#
SX7     055312  12739#  12767
```

```
SX8     055336          12746#
SX9     055340          12747#  12780
S1      025434           6915#   6916    7204    7245    7777    7788    7834
S10     025456           6924#   8991    9021
S11     025460           6925#
S2      025436           6916#   7205    7228    7778    7811
S3      025440           6917#
S4      025442           6918#
S5      025444           6919#   6920    8413    8422    8464
S6      025446           6920#   8414    8443
S7      025450           6921#
S8      025452           6922#
S9      025454           6923#   6924    8990    9000    9042
TABLE   025260           6813    6848#
TBIT  = 000020           9278#  11369   11374   11387
TBITPS  037360           9293#   9305*  11372*  11387   11389   11390*
TBLEND  127324          23354#  23388
TBL1    011256           3484    3485*   3486*   3487*   3488*   3489    3498#   3514*   3515*   3516*   3517*   3518    3522
                         3523    3524    3525    3526    3541    3542*   3543*   3544*   3545*   3546    3564*   3565*   3566*
                         3567*   3568
TBL2    011324           3513    3526#   3563
TBUF    120540          21952#  21990   22006*  22011*  22028*  22031*  22235*  22238*  22258*  22280*  22301*  22327*  22358*
                        22388*  22412*  22432*  22458*  23452*
TBUF2   124470          22749#  22782   22798*  22803*  22825*  22828*  23051*  23054*  23073*  23099*  23118*  23141*  23169*
                        23197*  23224*  23243*  23269*  23293*  23311*  23469*
TCCBF0  111660          20253   20261   20271#
TCCBF1  111670          20257   20273#
TCCDON  111700          20266   20276#
TCC2    111620          20254#
TCC3    111650          20262   20265#
TCSR    120536          21951#  21976   22007   22012   22016   22029   22034   22074   22077*  22078   22081*  22082   22085*
                        22087   22099   22103*  22104   22107*  22108   22112*  22114   22153*  22156   22163*  22168*  22177*
                        22181   22183*  22188*  22202*  22208   22210*  22219*  22230*  22234*  22236   22241*  22256*  22263*
                        22279*  22284*  22295*  22297*  22304*  22307*  22326*  22333*  22339*  22342*  22357*  22361*  22387*
                        22391*  22411*  22430*  22433   22437*  22456*  22464*  22468*  23434*  23435*  23455*  23486*
TCSR2   124466          22748#  22768   22799   22804   22808   22826   22831   22871   22874*  22875   22878*  22879   22888*
                        22890   22902   22906*  22907   22910*  22911   22919*  22921   22964*  22967   22974*  22979*  22988*
                        22992   22994*  22999*  23013*  23019   23021*  23030*  23046*  23050*  23052   23057*  23113*  23244
                        23273*  23292*  23296*  23438*  23472*  23487*
TDATI0  052502          12010   12015   12030   12040   12045   12071   12095#
TDATI1  052504          12096#
TDATI2  052506          12068*  12097#
TDATI3  052510          12069*  12098#
TDATO0  052472          12026   12029   12065   12070   12090#
TDATO1  052474          12091#
TDATO2  052476          12092#
TDATO3  052500          12093#
TDEC1   022162           6190    6193#
TDEC2   022176           6200    6202#
TDEC3   022242           6215    6217#
TDEC4   022274           6222    6225#
TDEC6   022310           6228#
TDEC7   022312           6226    6230#
TDEC77  023704           6549    6558#
TDEC8   023702           6551    6556#
TDONE   052512          12077   12100#
```

```
TEMP1   025420          6550* 6561  6568* 6581  6591* 6603  6657* 6677  6905# 6906  6941* 6961  6991
                        7019  7047  7075  7106  7136* 7142* 7157* 7164* 7182* 7195* 7389* 7397  7434
                        7471  7510* 7518* 7532* 7540* 7547* 7552* 7558* 7589* 7596*
TEMP2   025422          6907# 6908  6942* 6964  6968  6985* 6994  6997  7013* 7022  7025  7041* 7050
                        7053  7069* 7079  7082  7099* 7109  7112  7129* 7137* 7143* 7149* 7153* 7158*
                        7165* 7170* 7176* 7183* 7189* 7390* 7398  7435  7472  7511* 7559* 7566* 7577*
                        7582* 7590* 7597*
TEMP3   025424          6909# 6910  6943* 6974  6986* 7003  7014* 7031  7042* 7059  7070* 7088  7100*
                        7118  7130* 7138* 7144* 7159* 7166* 7171* 7177* 7184* 7190* 7391* 7402  7405
                        7426* 7439  7442  7462* 7476  7479  7500* 7512* 7524* 7528* 7533* 7553* 7560*
                        7571* 7578* 7583* 7598*
TEMP4   025426          6911# 6912  6944* 6970  6999  7027  7055  7084  7114  7145* 7160* 7172* 7178*
                        7185* 7191* 7196* 7392* 7411  7429* 7448  7465* 7485  7503* 7513* 7519* 7534*
                        7541* 7567* 7572* 7584* 7599*
TEMP5   025430          6913# 7393* 7414  7428* 7451  7464* 7488  7502* 7514* 7535* 7542* 7548* 7561*
                        7585* 7591*
TEMP6   025432          6914# 7394* 7407  7444  7481  7520* 7536* 7543* 7554* 7562* 7573* 7592* 7600*
TENSAV  025044          6788* 6801# 6812
TESTN1  021326          5953  6032#
TEST1   014112          4449  4450  4451  4453#
TEST2   014114          4452  4455#
TEST3   014132          4459  4460  4462#
THRPRT  025466          6831  6935#
TICKER  130010          23432 23448#
TICKS   130402          23423* 23448* 23483 23529#
TKB   = 177562           535#  6616
TOFF    050064          10144 10194 10245 10749 10838 11369#
TOLER   124376          22721 22723#
TON     050120          10187 10237 10272 10774 10892 11387#
TONT1   023262           6434  6443#
TO10    021260            616  1007  5999# 6241  6760  6780  6830  21924
TO114   021272            628  6009#
TO14    021262            618  1008  6001# 6283  6443  6459  6643
TO20    021264            620  1010  6003# 6251  6444
TO244   021274            631  6011#
TO250   021276            633  6013#  9303 10130 10348 10400 10490 10584 10657 10741 10830 10890 11035
                        11176 11297
TO30    021266            623  6005#
TO34    021270            625  1009  6007# 6273  6602
TO4     021256            614   669  1006  5997# 6293  6306  6328  6524  6533  6535  6559  6759  10271
                        10773 10829 10888 21923
TPAT10  052452          12009 12039 12080#
TPAT11  052454          12081#
TPAT12  052456          12082#
TPAT13  052460          12083#
TPAT20  052462          12018 12048 12085#
TPAT21  052464          12086#
TPAT22  052466          12087#
TPAT23  052470          12088#
TPB   = 177566            516#   536#  6662* 6665* 21858* 21861* 21872* 21875* 23597*
TPS   = 177564            515#
TPSW    120550          21956# 22204 22206* 22224* 23425*
TPSW2   124500          22753# 23015 23017* 23035* 23429*
TRACE   023256           6431  6439#
TRAPA = 000077            540#   766   781  6745
TRAPB   023534           6493  6511  6524#
```

```
TRAPC = 104777            548#    810
TRAPPC  037350           9289#
TRAPPS  037352           9290#
TRAP10  025046           6789    6802#
TRCSR = 177560            534#   6617*   6619
TRC1    023326           6450    6453    6455#
TRPADR  023410           6485#   6492
TRT   = 000003            526#    907     922
TR0     024014           6569    6576#
TR2     024020           6572    6580#
TR3     024126           6590    6597#
TR4     024132           6592    6600#
TR5     024130           6594    6598#
TSTSPC  037310           9207#
TST160  030502           7433    7469    7507    7516#
TST161  030530           7517    7522#
TST162  030546           7523    7526#
TST163  030564           7527    7530#
TST164  030626           7531    7538#
TST165  030664           7539    7545#
TST166  030710           7546    7550#
TST167  030740           7551    7556#
TST170  030776           7557    7564#
TST171  031022           7565    7569#
TST172  031050           7570    7575#
TST173  031072           7576    7580#
TST174  031130           7581    7587#
TST175  031164           7588    7594#
TST176  031236           7612#
TST177  031304           7632#
TST200  031352           7652#
TST201  031424           7674#
TST202  031472           7694#
TST203  031540           7714#
TST204  031612           7736#
TST205  031660           7756#
TST206  031752           7784#
TST207  032030           7807#
TST210  032106           7830#
TST211  032164           7853#
TST212  032240           7876#
TST213  032314           7899#
TST214  032370           7922#
TST215  032446           7945#
TST216  032524           7968#
TST217  032600           7991#
TST220  032654           8028#
TST221  032724           8049#
TST222  032774           8070#
TST223  033044           8091#
TST224  033120           8114#
TST225  033170           8135#
TST226  033240           8156#
TST227  033314           8179#
TST230  033364           8200#
TST231  033434           8221#
```

TST232	033504	8242#						
TST233	033560	8265#						
TST234	033630	8286#						
TST235	033700	8307#						
TST236	033750	8328#						
TST237	034024	8351#						
TST240	034074	8372#						
TST241	034144	8393#						
TST242	034234	8420#						
TST243	034304	8441#						
TST244	034354	8462#						
TST245	034424	8483#						
TST246	034472	8504#						
TST247	034540	8525#						
TST250	034606	8546#						
TST251	034656	8567#						
TST252	034726	8588#						
TST253	034774	8609#						
TST254	035042	8636#						
TST255	035116	8657#						
TST256	035172	8678#						
TST257	035252	8701#						
TST260	035326	8722#						
TST261	035402	8743#						
TST262	035462	8766#						
TST263	035536	8787#						
TST264	035612	8808#						
TST265	035666	8829#						
TST266	035746	8852#						
TST267	036022	8873#						
TST270	036076	8894#						
TST271	036156	8917#						
TST272	036232	8938#						
TST273	036306	8959#						
TST274	036354	8977#						
TST275	036432	8997#						
TST276	036506	9018#						
TST277	036562	9039#						
TST300	036636	9060#						
TST301	036710	9081#						
TST302	036762	9102#						
TST303	037034	9123#						
TST304	037110	9144#						
TST305	037164	9165#						
TST306	037236	9186#						
TST37	026576	6990	7018	7046	7074	7104	7134	7140#
TST40	026632	7141	7147#					
TST41	026646	7148	7151#					
TST42	026664	7152	7155#					
TST43	026720	7156	7162#					
TST44	026752	7163	7168#					
TST45	027004	7169	7174#					
TST46	027036	7175	7180#					
TST47	027074	7181	7187#					
TST50	027124	7188	7193#					
TST51	027176	7210#						

TST52	027236	7227#	
TST53	027276	7244#	
TST54	027336	7261#	
TST55	027374	7278#	
TST56	027432	7295#	
TST57	027470	7312#	
TST60	027530	7329#	
TST61	027570	7346#	
TST62	027626	7363#	
TS1	001372	676	710#
TS10	002646	966#	
TS100	005716	2185	2200#
TS101	005740	2208	2223#
TS102	005764	2232	2246#
TS103	006034	2266	2280#
TS104	006070	2294	2308#
TS105	006154	2335	2348#
TS106	006214	2364	2379#
TS107	006276	2405	2418#
TS11	003042	1016#	
TS110	006330	2431	2444#
TS111	006370	2460	2473#
TS112	006426	2487	2500#
TS113	006464	2514	2526#
TS114	006502	2532	2542#
TS115	006520	2548	2558#
TS116	006550	2570	2584#
TS117	006644	2613	2624#
TS12	003060	1020	1026#
TS120	006710	2639	2650#
TS121	006766	2672	2682#
TS122	007026	2697	2710#
TS123	007046	2717	2729#
TS124	007066	2736	2749#
TS125	007106	2756	2773#
TS126	007142	2786	2799#
TS127	007164	2807	2820#
TS13	003100	1030	1036#
TS130	007212	2830	2845#
TS131	007242	2854	2866#
TS132	007274	2878	2891#
TS133	007320	2896	2908#
TS134	007344	2913	2925#
TS135	007370	2930	2936#
TS136	007422	2948	2954#
TS137	007454	2966	2972#
TS14	003120	1040	1046#
TS140	007520	2988	2994#
TS141	007614	3021	3028#
TS142	007714	3056	3062#
TS143	007770	3079	3085#
TS144	010064	3110	3116#
TS145	010142	3133	3139#
TS146	010216	3155	3161#
TS147	010274	3177	3189#
TS15	003140	1049	1069#

TS150	010324	3201	3213#
TS151	010366	3230	3241#
TS152	010454	3263	3274#
TS153	010564	3296	3309#
TS154	010626	3323	3337#
TS155	010714	3358	3373#
TS156	011010	3395	3409#
TS157	011112	3431	3444#
TS16	003166	1074	1080#
TS160	011212	3465	3483#
TS161	011260	3490	3512#
TS162	011326	3519	3540#
TS163	011374	3547	3562#
TS164	011442	3569	3582#
TS165	011512	3598	3614#
TS166	011622	3642	3656#
TS167	011746	3690	3704#
TS17	003220	1087	1093#
TS170	012056	3726	3741#
TS171	012114	3750	3767#
TS172	012162	3777	3792#
TS173	012212	3798	3812#
TS174	012252	3819	3835#
TS175	012274	3841	3854#
TS176	012320	3859	3873#
TS177	012354	3881	3895#
TS2	001614	761#	
TS20	003252	1101	1108#
TS200	012400	3899	3913#
TS201	012434	3921	3937#
TS202	012476	3945	3964#
TS203	012530	3969	3988#
TS204	012564	3993	4034#
TS205	013032	4089	4112#
TS206	013420	4206	4221#
TS207	013450	4230	4249#
TS21	003300	1113	1119#
TS210	013510	4264	4270#
TS211	013554	4286	4292#
TS212	013620	4307	4313#
TS213	013666	4330	4348#
TS214	013752	4374	4381#
TS215	014054	4414	4431#
TS216	014074	4438	4445#
TS217	014134	4461	4467#
TS22	003332	1127	1154#
TS220	014176	4483	4500#
TS221	014314	4537	4544#
TS222	014400	4569	4586#
TS223	014472	4614	4621#
TS224	014612	4655	4662#
TS225	014634	4669	4687#
TS226	014746	4721	4728#
TS227	015054	4763	4780#
TS23	003344	1158	1164#
TS230	015162	4815	4821#

```
TS231   015264          4855    4861#
TS232   015374          4897    4903#
TS233   015514          4942    4950#
TS234   015662          4998    5005#
TS235   015730          5022    5030#
TS236   016030          5060    5074#
TS237   016112          5098    5112#
TS24    003360          1167    1173#
TS240   016200          5135    5148#
TS241   016242          5164    5177#
TS242   016364          5205    5221#
TS243   016430          5235    5242#
TS244   016466          5251    5257#
TS245   016532          5267    5273#
TS246   016572          5282    5288#
TS247   016630          5297    5303#
TS25    003374          1176    1182#
TS250   016674          5312    5318#
TS251   016740          5327    5341#
TS252   017006          5353    5359#
TS253   017056          5374    5380#
TS254   017132          5395    5401#
TS255   017206          5416    5422#
TS256   017262          5437    5443#
TS257   017340          5458    5464#
TS26    003410          1185    1191#
TS260   017416          5479    5493#
TS261   017456          5497    5502    5514#
TS262   017516          5536#
TS263   017630          5565#
TS264   017710          5583#
TS265   017772          5596    5611#
TS266   020124          5653#
TS267   020162          5672#
TS27    003436          1199    1206#
TS270   020204          5679    5699#
TS271   020376          5749#
TS272   020432          5761    5767#
TS273   020466          5779    5785#
TS274   020556          5806    5812#
TS275   020646          5834    5848#
TS276   020664          5852    5858#
TS277   020706          5862    5868#
TS3     001736           790#
TS30    003470          1215    1221#
TS300   020736          5873    5879#
TS301   020762          5883    5889#
TS302   021004          5893    5903#
TS303   021022          5908    5918#
TS304   021052          5924    5930#
TS305   021114          5938    5944#
TS306   021344          6039#
TS307   021544          6095    6100#
TS31    003516          1229    1236#
TS310   022004          6143    6148#
TS311   022130          6178    6185#
```

TS312	022162	6198#			
TS313	022206	6203	6209#		
TS314	022312	6235#			
TS315	022346	6245#			
TS316	022402	6256#			
TS317	022436	6267#			
TS32	003550	1245	1252#		
TS320	022472	6277#			
TS321	022526	6287#			
TS322	022572	6295	6300#		
TS323	022626	6311#			
TS324	022714	6333#			
TS325	022744	6345#			
TS326	023004	6354	6359#		
TS327	023042	6367	6374#		
TS33	003576	1260	1267#		
TS330	023076	6383	6390#		
TS331	023152	6411#			
TS332	023212	6422	6428#		
TS333	023276	6448#			
TS334	023346	6474#			
TS335	023606	6540#			
TS336	023730	6565#			
TS337	024040	6586#			
TS34	003630	1276	1283#		
TS340	024172	6610#			
TS341	024236	6545	6614	6620	6626#
TS342	024324	6630	6649#		
TS343	024500	6682#			
TS344	024532	6692	6701#		
TS345	024562	6708	6719#		
TS346	024612	6725	6739#		
TS347	024730	6772#			
TS35	003656	1291	1298#		
TS350	024766	6785#			
TS351	037456	9318#			
TS352	037512	9337#			
TS353	037554	9356#			
TS354	037642	9375	9384#		
TS355	037700	9391	9414#		
TS356	037724	9426#			
TS357	037744	9438#			
TS36	003710	1307	1315#		
TS360	037764	9450#			
TS361	040004	9462#			
TS362	040024	9474#			
TS363	040142	9520#			
TS364	040176	9537#			
TS365	040260	9556	9566#		
TS366	040350	9593	9600#		
TS367	040446	9629	9638#		
TS37	003736	1323	1330#		
TS370	040552	9668	9675#		
TS371	040656	9704	9711#		
TS372	041022	9746#			
TS373	041206	9752	9829#		

TS374	041662	9952	9964#	
TS375	042212	10068#		
TS376	042560	10131	10142#	
TS377	042734	10192#		
TS4	002132	836#		
TS40	003770	1339	1346#	
TS400	043122	10243#		
TS401	043244	10289#		
TS402	043522	10308	10354#	
TS403	043712	10436#		
TS404	044212	10459	10492	10532#
TS405	044476	10553	10586	10627#
TS406	044652	10664#		
TS407	045244	10669	10748#	
TS41	004016	1354	1361#	
TS410	045402	10779#		
TS411	045446	10790	10800#	
TS412	045600	10837#		
TS413	046104	10904#		
TS414	046600	11041#		
TS415	047332	11102	11183#	
TS416	047732	11303#		
TS417	050014	11334#		
TS42	004050	1370	1391#	
TS420	050556	11556#		
TS421	050650	11592#		
TS422	050704	11617#		
TS423	051134	11705#		
TS424	051302	11762#		
TS425	051350	11790#		
TS426	051710	11903#		
TS427	052212	12007#		
TS43	004072	1395	1401#	
TS430	052516	12112#		
TS431	054326	12509#		
TS432	055214	12707#		
TS433	055522	12808#		
TS434	055666	12873#		
TS435	056032	12935#		
TS436	056230	13008#		
TS437	056366	13069#		
TS44	004112	1404	1410#	
TS440	056542	13135#		
TS441	056716	13202#		
TS442	057040	13254#		
TS443	057172	13313#		
TS444	057760	13458#		
TS445	060334	13561#		
TS446	060730	13671#		
TS447	061160	13738#		
TS45	004132	1413	1419#	
TS450	061372	13804#		
TS451	061676	13904#		
TS452	062506	14080#		
TS453	063306	14252#		
TS454	064206	14444#		

TS455	064444	14519#	
TS456	064670	14606#	
TS457	065444	14779#	
TS46	004152	1422	1458#
TS460	066446	15005#	
TS461	067310	15210#	
TS462	070114	15454#	
TS463	070370	15552#	
TS464	071122	15731#	
TS465	071614	15886#	
TS466	072346	16064#	
TS467	072700	16185#	
TS47	004200	1468	1484#
TS470	073202	16318#	
TS471	073564	16463#	
TS472	074116	16601#	
TS473	074530	16752#	
TS474	075464	16977#	
TS475	076700	17243#	
TS476	077340	17403#	
TS477	100044	17565#	
TS5	002254	865#	
TS50	004236	1498	1511#
TS500	100742	17732#	
TS501	101036	17750	17779#
TS502	101220	17839#	
TS503	101506	17923#	
TS504	101660	17985#	
TS505	102044	18045#	
TS506	102210	18098#	
TS507	102354	18148#	
TS51	004256	1518	1533#
TS510	102512	18194#	
TS511	102666	18245#	
TS512	103320	18425#	
TS513	103752	18600#	
TS514	104012	18627#	
TS515	104132	18674#	
TS516	104172	18699#	
TS517	104232	18726#	
TS52	004302	1542	1556#
TS520	104366	18782#	
TS521	104524	18833#	
TS522	104652	18880#	
TS523	105010	18931#	
TS524	105156	18982#	
TS525	105324	19034#	
TS526	105456	19080#	
TS527	105626	19131#	
TS53	004336	1569	1586#
TS530	105744	19174#	
TS531	106102	19223#	
TS532	106226	19271#	
TS533	106356	19318#	
TS534	106506	19366#	
TS535	106650	19416#	

TS536	107010	19467#	
TS537	107152	19516#	
TS54	004376	1601	1618#
TS540	107302	19563#	
TS541	107436	19609#	
TS542	107600	19661#	
TS543	107752	19714#	
TS544	110672	19982#	
TS545	110754	20018#	
TS546	111030	20055#	
TS547	111130	20086#	
TS55	004440	1634	1651#
TS550	111236	20119#	
TS551	111336	20151#	
TS552	111432	20183#	
TS553	111542	20220#	
TS554	111606	20249#	
TS555	111704	20288#	
TS556	112704	20532#	
TS557	113460	20705#	
TS56	004502	1667	1679#
TS560	114764	21008#	
TS561	115076	21047#	
TS562	115210	21087#	
TS563	115322	21125#	
TS564	115444	21165#	
TS565	115570	21205#	
TS566	115714	21246#	
TS567	116052	21287#	
TS57	004552	1698	1710#
TS570	116130	21315#	
TS571	116206	21344#	
TS572	117306	21604#	
TS573	117346	21628#	
TS574	117704	21759#	
TS575	120012	21800#	
TS576	120102	21830#	
TS577	120152	21847#	
TS6	002402	902#	
TS60	004624	1734	1739#
TS600	120610	21973#	
TS601	120636	21987#	
TS602	120664	22000#	
TS603	120752	22027#	
TS604	121004	22035	22043#
TS605	121032	22056#	
TS606	121060	22073#	
TS607	121154	22088	22095#
TS61	004704	1763	1768#
TS610	121272	22123#	
TS611	121410	22152#	
TS612	121502	22176#	
TS613	121602	22201#	
TS614	121720	22229#	
TS615	122026	22255#	
TS616	122076	22278#	

```
TS617   122140          22286   22294#
TS62    004756           1788    1808#
TS620   122272          22322#
TS621   122424          22351#
TS622   122564          22382#
TS623   122666          22406#
TS624   122770          22429#
TS625   123064          22453#
TS626   123250          22495#
TS627   123276          22507#
TS63    005012           1821    1840#
TS630   123432          22538#
TS631   123534          22543   22567#
TS632   123722          22611#
TS633   124056          22615   22645#
TS634   124162          22649   22671#
TS635   124260          22694#
TS636   124532          22765#
TS637   124560          22779#
TS64    005062           1859    1879#
TS640   124606          22792#
TS641   124670          22796   22819#
TS642   124740          22823   22832   22840#
TS643   124766          22853#
TS644   125014          22870#
TS645   125126          22886   22891   22898#
TS646   125262          22930#
TS647   125416          22963#
TS65    005126           1896    1902#
TS650   125510          22987#
TS651   125610          23012#
TS652   125726          23040#
TS653   126052          23044   23071#
TS654   126136          23098#
TS655   126164          23104   23112#
TS656   126274          23137#
TS657   126376          23163#
TS66    005230           1931    1945#
TS660   126522          23192#
TS661   126610          23214#
TS662   126722          23218   23241#
TS663   127002          23263#
TS664   127076          23267   23291#
TS665   127154          23308#
TS666   127356          23366#
TS667   127504          23370   23406#
TS67    005266           1959    1981#
TS7     002524            937#
TS70    005334           1998    2013#
TS71    005370           2023    2039#
TS72    005426           2050    2057#
TS73    005464           2072    2077#
TS74    005534           2097    2102#
TS75    005574           2117    2122#
TS76    005640           2138    2152#
TS77    005674           2161    2177#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 480
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
TTBDON  107276          19540   19554#
TTBTP1  107254          19517   19522   19530   19536   19543#
TTBTP2  107264          19518   19531   19547#
TTB10   107274          19534   19537   19539   19552#
TTB2    107210          19527#
TTCDON  116046          21268   21277#
TTCSR = 177564            533#   6531    6552*   6558*   6570*   6582*   6589*   6605*   6655*   6660    6663    6666*   6678*
                         6786*  21859   21862*  21871*  21873   21876*  21894*  23595   23599
TTCTB0  116024          21248   21271#
TTCTB1  116030          21257   21264   21266   21272#
TTCTB2  116040          21256   21262   21274#
TTC10   116044          21253   21261   21263   21265   21267   21275#
TTC2    115762          21259#
TTTA1   102166          18078#
TTTA2   102170          18052*  18058   18062   18079#
TTTBF0  102154          18047   18052   18064   18073#  18079
TTTDON  102204          18070   18088#
TTTTP1  102172          18055   18065   18080#
TTT10   102202          18057   18063   18068   18085#
TTT2    102120          18060#
TTT3    102144          18067#  18069
TVECT   120546          21955#  22096   22097*  22117*  22154   22155*  22162*  22170*  22179   22180*  22189*  22195*  22203
                        22205*  22216*  22223*  22232   22233*  22245*  23416   23424*  23520*
TVECT2  124476          22752#  22899   22900*  22924*  22965   22966*  22973*  22981*  22990   22991*  23000*  23006*  23014
                        23016*  23027*  23034*  23048   23049*  23061*  23414   23428*  23518*
TYPE    131640          23557   23589   23593#
T105    052312          12033   12035#
T12     052314          12039#
T13     052330          12042#  12043
T14     052356          12053#
T15     052360          12054#
T16     052362          12055#
T17     052400          12060   12062#
T2      052230          12012#  12013
T20     052440          12073#  12076
T23     052446          12074   12076#
T3      052254          12022#
T4      052256          12023#
T5      052260          12024#
T6      052304          12032#  12035
UDONE   057760          13419   13452#
UERR0   057314          13322   13338#
UERR3   057646          13400   13412#
UFLAG   057744          13314*  13388   13395*  13446#
UIPAR0= 177640           9244#   9452    9594    9669    9736    9791    10075   10752*  10769*  10921*  11419   11475
UIPAR1= 177642           9245#  10922*
UIPAR2= 177644           9246#  10923*
UIPAR3= 177646           9247#  10196   10294*  10839*  10924*
UIPAR4= 177650           9248#  10092*  10113*  10128*  10295*  10840*  10929*  11045*  11193*
UIPAR5= 177652           9249#  10093*  10114*  10129*
UIPAR6= 177654           9250#
UIPAR7= 177656           9251#   9592    9667    10925*
UIPDR0= 177600           9233#   9464    9630    9705    9729    9779    10082   10200   10203   10216   10918   11187   11415
                        11462
UIPDR1= 177602           9234#
UIPDR2= 177604           9235#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 481
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
UIPDR3= 177606            9236#  10297*  10841*  10891*
UIPDR4= 177610            9237#  10090*  10115*  10304*  10363*  10842*  11043*  11200*
UIPDR5= 177612            9238#  10091*  10116*
UIPDR6= 177614            9239#
UIPDR7= 177616            9240#   9628    9703
UNIQUE  127326           22757   23324   23357#
UPAT00  057674           13315   13325   13343   13360   13375   13391   13403   13421#
UPAT01  057676           13422#
UPAT02  057700           13423#
UPAT03  057702           13424#
UPAT10  057704           13331   13426#
UPAT11  057706           13427#
UPAT12  057710           13428#
UPAT13  057712           13429#
UPAT20  057714           13349   13431#
UPAT21  057716           13432#
UPAT22  057720           13433#
UPAT23  057722           13434#
UPAT30  057724           13365   13436#
UPAT31  057726           13437#
UPAT32  057730           13438#
UPAT33  057732           13439#
UPAT40  057734           13380   13405   13441#
UPAT41  057736           13442#
UPAT42  057740           13443#
UPAT43  057742           13444#
UROM1   057752           13327*  13345*  13362*  13377*  13449#
UROM2   057754           13328*  13346*  13363*  13378*  13450#
UROM3   057756           13329*  13347*  13364*  13379*  13451#
USESTK= 000600             546#   5568    5575    5587    5934    5937    5946    9388   10756   10771   10859   10942   11061
                         11203   11310   11328
USP1    017472            5518#   5519
USP1A   017510            5520    5523#
USP2    017546            5540    5543#
USP3    017564            5545    5547#
USP4    017612            5551    5553#
USRM  = 140000             517#   5515    5521    5523    5537    5541    5543    5548    5550    5554    5567    5572    5574
                           5586   5590    5592
UTMP1   057746           13320*  13327   13377   13396*  13447#
UTMP2   057750           13321*  13345   13362   13397*  13448#
UUBDON  107432           19590   19600#
UUBTP1  107346           19565   19569   19570*  19576#  19580
UUBTP2  107420           19564   19581   19593#
UUB10   107430           19584   19587   19589   19598#
UUB2    107344           19575#
UUCBF0  116116           21292   21296   21303#
UUCDON  116124           21297   21305#
UUCTP1  116104           21290   21300#
UUC2    116072           21294#
UUUA1   102332           18105*  18129#
UUUA2   102334           18111   18113   18130#
UUUBF0  102320           18100   18105   18115   18124#  18129
UUUDON  102350           18121   18138#
UUUTP1  102336           18108   18116   18131#
UUU10   102346           18110   18114   18119   18136#
UUU2    102264           18112#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 482
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
UUU3    102310          18118#  18120
U0      057206          13317#  13318
U1      057230          13322#  13398
U10     057520          13381#
U11     057522          13382#
U12     057540          13386   13388#
U13     057556          13393#  13394
U14     057610          13389   13400#
U15     057636          13406#
U16     057640          13407#  13412
U2      057300          13332#
U3      057316          13337   13340#
U4      057360          13351#
U5      057376          13356   13358#
U6      057440          13367#
U7      057456          13371   13373#
VDEC    022340           6238    6241#
VDEC10  022514           6279    6282#
VDEC11  022550           6289    6292#
VDEC12  022554           6290    6293#
VDEC13  022614           6302    6305#
VDEC14  022620           6303    6306#
VDEC2   022334           6237    6240#
VDEC3   022374           6248    6251#
VDEC4   022370           6247    6250#
VDEC5   022430           6259    6262#
VDEC6   022424           6258    6261#
VDEC7   022464           6270    6273#
VDEC8   022460           6269    6272#
VDEC9   022520           6280    6283#
VVBDON  104226          18712   18716#
VVB10   104224          18709   18711   18713#
VVB2    104200          18703#
VVCBF0  116174          21321   21325   21332#
VVCDON  116202          21326   21334#
VVCTP1  116162          21319   21329#
VVC2    116150          21323#
VVVBF0  102464          18152   18160   18164   18166   18173#
VVVDON  102506          18172   18184#
VVVTP1  102474          18158   18167   18177#
VVV10   102504          18157   18165   18170   18182#
VVV2    102426          18162#
WAITER  130214          23490#
WAITIO  130004          23445#  23446
WASR6   037346           9288#
WASSR0  037354           9291#  10320*  10322   10378*  10380   10465*  10468   10559*  10562   10699*  10701   10716*  10717
                        10812*  10815   10853*  10872
WASSR2  037356           9292#   9485*   9487    9505*   9506   10321*  10329   10379*  10387   10466*  10475   10560*  10569
                        10641*  10642   10674*  10676   10682*  10684   10700*  10704   10720*  10721   10731*  10733   10813*
                        10822   10854*  10875
WATE    024442           6658    6670#
WATE1   024374           6660#   6661
WATE2   024410           6663#   6664
WATE3   024436           6668#   6673
WBIT  = 000100           9279#  10159   10167   10178   10209   10217   10228
WDAP00  060320          13545#
```

```
WDAT01  060322          13546#
WDAT02  060324          13547#
WDAT03  060326          13548#
WDONE   060330          13537   13550#
WDONE1  122042          22259#  22262
WDONE2  126060          23074#  23077
WPAT00  060310          13461   13463   13467   13469   13480   13484   13488   13490   13501   13503   13507   13509   13520
                        13524   13528   13530   13540#
WPAT01  060312          13541#
WPAT02  060314          13542#
WPAT03  060316          13543#
WWBDON  110666          19886   19970#
WWB1    107752          19716#
WWB10   110364          19849#
WWB11   110432          19868#
WWB2    110020          19735#
WWB3    110066          19754#
WWB4    110134          19773#
WWB5    110202          19792#
WWB6    110250          19811#
WWB7    110316          19830#
WWCDON  117302          21520   21593#
WWC1    116206          21347#
WWC10   116512          21418#
WWC11   116546          21429#
WWC12   116602          21439#
WWC13   116636          21449#
WWC14   116672          21459#
WWC15   116726          21469#
WWC16   116762          21479#
WWC17   117016          21489#
WWC2    116242          21357#
WWC20   117052          21500#
WWC21   117106          21511#
WWC3    116276          21367#
WWC4    116332          21377#
WWC5    116366          21388#
WWC6    116422          21398#
WWC7    116456          21408#
WWWBF0  102630          18198   18208   18213   18220#
WWWBF1  102650          18206   18208*  18211   18228#
WWWDON  102662          18219   18235#
WWWTP1  102640          18204   18214   18224#
WWW10   102660          18203   18212   18217   18233#
WWW2    102572          18209#
W10     060122          13493   13495#
W11     060134          13497   13499#
W12     060154          13504#
W13     060200          13511#  13514
W14     060206          13512   13514#
W15     060220          13516   13518#
W16     060244          13525#
W17     060270          13532#  13535
W2      060000          13464#
W20     060276          13533   13535#
W3      060024          13471#  13474
```

```
W4      060032          13472   13474#
W5      060044          13476   13478#
W6      060070          13485#
W7      060114          13492#  13495
X       120364          21890#
XAPT11  060706          13653#
XBJF    100626          17608   17610   17622   17624   17637   17639   17685   17687   17700#
XDAT00  060664          13570   13590   13610   13630   13642#
XDAT01  060666          13643#
XDAT02  060670          13644#
XDAT03  060672          13645#
XDONE   060724          13640   13661#
XMIT1   130020          23424   23450#
XMIT2   130102          23428   23467#
XMTCT1  130372          23419*  23450*  23453   23496   23501   23525#
XMTCT2  130374          23420*  23467*  23470   23507   23512   23526#
XOR1    016146           5118    5119    5120    5121    5124#
XOR2    016150           5123    5126#
XOR3    016176           5130    5131    5132    5133    5136#
XPAT0   100726          17645*  17646   17652*  17653   17716#
XPAT0   100636          17578   17580   17588   17590   17601   17630   17659   17702#
XPAT00  060674          13564   13572   13604   13612   13647#
XPAT01  060676          13648#
XPAT02  060700          13649#
XPAT03  060702          13650#
XPAT1   100646          17704#
XPAT10  060704          13566   13586   13606   13626   13652#
XPAT12  060710          13654#
XPAT13  060712          13655#
XPAT2   100656          17684   17706#
XPAT20  060714          13584   13592   13624   13632   13656#
XPAT21  060716          13657#
XPAT22  060720          13658#
XPAT23  060722          13659#
XPAT3   100666          17602   17616   17631   17708#
XPAT4   100676          17644   17651   17660   17667   17668   17675   17676   17683   17710#
XPAT5   100706          17692   17712#
XPAT6   100716          17693   17714#
XTDONE  100736          17696   17719#
XT1     100044          17566#
XT1A    100060          17566   17569#
XT10    100470          17663   17666#
XT11    100516          17671   17674#
XT12    100544          17679   17682#
XT13    100600          17688   17691#
XT2     100062          17568   17572#
XT2A    100102          17576   17578#
XT2B    100120          17581   17583#
XT3     100132          17585   17587#
XT3A    100154          17591   17593#
XT4     100164          17595   17598#
XT4A    100214          17599   17604#
XT4B    100226          17606   17608#
XT5     100244          17611   17614#
XT5A    100264          17614   17618#
XT5B    100276          17620   17622#
```

```
XT6     100314          17625   17628#
XT6A    100340          17628   17633#
XT6B    100352          17635   17637#
XT7     100370          17640   17643#
XT8     100416          17647   17650#
XT9     100444          17654   17658#
XXBDON  107574          19636   19651#
XXBTP1  107552          19610   19615   19616*  19626   19632   19639#
XXBTP2  107562          19611   19627   19643#
XXB10   107572          19625   19630   19633   19635   19649#
XXB2    107500          19621#
XXCDON  117342          21617#
XXXDON  103314          18341   18415#
XXX1    102666          18248#
XXX2    102732          18267#
XXX3    102776          18286#
XXX4    103042          18305#
XXX5    103106          18324#
X10     060474          13595   13597#
X11     060510          13600   13602#
X12     060530          13607#
X13     060554          13614#  13617
X14     060562          13615   13617#
X15     060576          13620   13622#
X16     060616          13627#
X17     060642          13634#  13637
X2      060354          13567#
X20     060650          13635   13637#
X3      060400          13574#  13577
X4      060406          13575   13577#
X5      060422          13580   13582#
X6      060442          13587#
X7      060466          13594#  13597
Y       120366          21867   21891#
YBR     001534            725*    728*    738#
YDAT00  061114          13684   13709#
YDAT01  061116          13710#
YDAT02  061120          13711#
YDAT03  061122          13712#
YDONE   061154          13702   13729#
YFLAG   061104          13672*  13695   13697*  13704#
YNTAB   021220            712    5973#
YPAT00  061124          13673   13699   13714#
YPAT01  061126          13715#
YPAT02  061130          13716#
YPAT03  061132          13717#
YPAT10  061134          13674   13698   13719#
YPAT11  061136          13720#
YPAT12  061140          13721#
YPAT13  061142          13722#
YPAT20  061144          13678   13724#
YPAT21  061146          13725#
YPAT22  061150          13726#
YPAT23  061152          13727#
YTMP1   061106          13673*  13680   13698*  13705#
YTMP2   061110          13674*  13687   13699*  13706#
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 486
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- USER SYMBOLS

```
YTMP3   061112          13675* 13692  13700* 13707#
YYBDON  107746          19690  19705#
YYBTP1  107722          19663  19669  19670* 19680  19693#  19701
YYBTP2  107732          19664  19681  19697#
YYBTP3  107742          19668  19686  19701#
YYB10   107744          19679  19684  19687  19689  19702#
YYB2    107650          19675#
YYCDON  117700          21687  21749#
YYC1    117346          21631#
YYC2    117374          21640#
YYC3    117422          21649#
YYC4    117450          21659#
YYC5    117476          21669#
YYC6    117524          21679#
YYYDON  103746          18521  18591#
YYY1    103320          18428#
YYY2    103364          18447#
YYY3    103430          18466#
YYY4    103474          18485#
YYY5    103540          18504#
Y1      060756          13676# 13701
Y2      060776          13681#
Y3      061022          13688# 13691
Y4      061042          13693  13695#
Y5      061102          13696  13702#
Z       120370          21868* 21886* 21887  21892#
ZDAT00  061326          13750  13773#
ZDAT01  061330          13774#
ZDAT02  061332          13775#
ZDAT03  061334          13776#
ZDONE   061366          13767  13793#
ZFLAG   061320          13739* 13761  13763* 13769#
ZPAT00  061336          13740  13778#
ZPAT01  061340          13779#
ZPAT02  061342          13780#
ZPAT03  061344          13781#
ZPAT10  061346          13764  13783#
ZPAT11  061350          13784#
ZPAT12  061352          13785#
ZPAT13  061354          13786#
ZPAT20  061356          13744  13788#
ZPAT21  061360          13789#
ZPAT22  061362          13790#
ZPAT23  061364          13791#
ZTMP1   061322          13740* 13746  13753  13764* 13770#
ZTMP2   061324          13741* 13758  13765* 13771#
ZZCBF   117774          21766  21772  21785#
ZZCDON  120006          21779  21789#
ZZC10   117770          21774  21776  21778  21780#
ZZC2    117712          21764# 21775
ZZC3    117732          21769#
ZZZDON  104006          18612  18617#
ZZZ10   104004          18609  18611  18614#
ZZZ2    103760          18604#
Z1      061200          13742# 13766
Z2      061220          13747#
```

```
Z3      061244          13754# 13757
Z4      061252          13755  13757#
Z5      061264          13759  13761#
Z6      061316          13762  13767#
$APTHD  001030            597   603#
$BDADR  127224          23326#
$BDDAT  127226          23327#
$CPUOP  001026            579#
$DEVCT  001010            570#
$DOAGN  131570          23552  23571#
$ENDAD  131522            556  23561#
$ENV    001020            575#   675  5494  6032  6541  6611  6627  6650  9749 10666 11498 22001 22523
                        22540  22612 22646 22695 22793 22820 22883 22914 22946 23041 23080 23215 23264
                        23367  23407
$ENVM   001021            576# 23593
$EOPCT  131456          23551# 23555*
$ETABL  001020            574#
$ETEND  001030            586#   609
$FATAL  001002            567#   673*  828*  830* 11518* 11520* 21912* 21914* 22478* 22480* 22738* 22740* 23339*
                        23341* 23538* 23540*
$GDADR  127230          23328#
$GDDAT  127232          23329#
$HIBTS  001030            604#
$MAIL   001000            565#   605   609
$MBADR  001032            605#
$MSGAD  001014            572#
$MSGLG  001016            573#
$MSGTY  001000            566#   674*  831* 11521* 21915* 22481* 22741* 23342* 23541*
$PASS   001006            569#   662*  5496  6543  6613  6629  6652  6962  6992  7020  7048  7077  7107
                          7400   7437  7474  9751 10668 11500 22003 22525 22542 22614 22648 22697 22795
                         22822  22885 22916 22948 23043 23082 23217 23266 23369 23409 23553* 23554*
$PASTM  001036            607#
$SETUP= 000020           6929#
$STUP = 177777           6929#
$SVPC = 000400            554#   559
$SWR  = 000000            507#
$SWREG  001022            577#  6034
$TESTN  001004            568#   656   672*  5642  6937  9311* 11550* 21966* 22488* 22758* 23360*
$TMP0   037362           9294#  9849*  9855  9873* 9879  9897* 9903  9973* 9979  9997* 10003 10021* 10027
                        10045* 10051 10094* 10306* 10336 10365* 10394 10694* 10701 10861* 10867* 10871* 10874*
                        10878* 10879 21853* 21895 23414* 23518 23565* 23570
$TMP1   037364           9295# 10691* 10703* 10706* 10707 10713* 10719* 10723* 10724 21854* 21896 23415* 23519
$TMP2   037366           9296# 10695* 10704  10998* 10999 11023* 11024  11128 11129* 11161* 11163 11261* 11262
                        11286* 11287  17738* 17898* 19988* 20060* 23416* 23520
$TMP3   037370           9297# 23417* 23521
$TMP4   037372           9298# 23418* 23522
$TN   = 000670            507#   707   711#  758   762#  787   791#  833   837#  862   866#  899   903#
                           934   938#  963   967#  1013  1017# 1020  1023  1027# 1030  1033  1037# 1040
                          1043  1047# 1049  1066  1070# 1074  1077  1081# 1087  1090  1094# 1101  1105
                          1109# 1113  1116  1120# 1127  1151  1155# 1158  1161  1165# 1167  1170  1174#
                          1176  1179  1183# 1185  1188  1192# 1199  1203  1207# 1215  1218  1222# 1229
                          1233  1237# 1245  1249  1253# 1260  1264  1268# 1276  1280  1284# 1291  1295
                          1299# 1307  1312  1316# 1323  1327  1331# 1339  1343  1347# 1354  1358  1362#
                          1370  1388  1392# 1395  1398  1402# 1404  1407  1411# 1413  1416  1420# 1422
                          1455  1459# 1468  1481  1485# 1498  1508  1512# 1518  1530  1534# 1542  1553
                          1557# 1569  1583  1587# 1601  1615  1619# 1634  1648  1652# 1667  1676  1680#
```

1698	1707	1711#	1734	1736	1740#	1763	1765	1769#	1788	1805	1809#	1821
1837	1841#	1859	1876	1880#	1896	1899	1903#	1931	1942	1946#	1959	1978
1982#	1998	2010	2014#	2023	2036	2040#	2050	2054	2058#	2072	2074	2078#
2097	2099	2103#	2117	2119	2123#	2138	2149	2153#	2161	2174	2178#	2185
2197	2201#	2208	2220	2224#	2232	2243	2247#	2266	2277	2281#	2294	2305
2309#	2335	2345	2349#	2364	2376	2380#	2405	2415	2419#	2431	2441	2445#
2460	2470	2474#	2487	2497	2501#	2514	2523	2527#	2532	2539	2543#	2548
2555	2559#	2570	2581	2585#	2613	2621	2625#	2639	2647	2651#	2672	2679
2683#	2697	2707	2711#	2717	2726	2730#	2736	2746	2750#	2756	2770	2774#
2786	2796	2800#	2807	2817	2821#	2830	2842	2846#	2854	2863	2867#	2878
2888	2892#	2896	2905	2909#	2913	2922	2926#	2930	2933	2937#	2948	2951
2955#	2966	2969	2973#	2988	2991	2995#	3021	3025	3029#	3056	3059	3063#
3079	3082	3086#	3110	3113	3117#	3133	3136	3140#	3155	3158	3162#	3177
3186	3190#	3201	3210	3214#	3230	3238	3242#	3263	3271	3275#	3296	3306
3310#	3323	3334	3338#	3358	3370	3374#	3395	3406	3410#	3431	3441	3445#
3465	3480	3484#	3490	3509	3513#	3519	3537	3541#	3547	3559	3563#	3569
3579	3583#	3598	3611	3615#	3642	3653	3657#	3690	3701	3705#	3726	3738
3742#	3750	3764	3768#	3777	3789	3793#	3798	3809	3813#	3819	3832	3836#
3841	3851	3855#	3859	3870	3874#	3881	3892	3896#	3899	3910	3914#	3921
3934	3938#	3945	3961	3965#	3969	3985	3989#	3993	4031	4035#	4089	4109
4113#	4206	4218	4222#	4230	4246	4250#	4264	4267	4271#	4286	4289	4293#
4307	4310	4314#	4330	4345	4349#	4374	4378	4382#	4414	4428	4432#	4438
4442	4446#	4461	4464	4468#	4483	4497	4501#	4537	4541	4545#	4569	4583
4587#	4614	4618	4622#	4655	4659	4663#	4669	4684	4688#	4721	4725	4729#
4763	4777	4781#	4815	4818	4822#	4855	4858	4862#	4897	4900	4904#	4942
4947	4951#	4998	5002	5006#	5022	5027	5031#	5060	5071	5075#	5098	5109
5113#	5135	5145	5149#	5164	5174	5178#	5205	5218	5222#	5235	5239	5243#
5251	5254	5258#	5267	5270	5274#	5282	5285	5289#	5297	5300	5304#	5312
5315	5319#	5327	5338	5342#	5353	5356	5360#	5374	5377	5381#	5395	5398
5402#	5416	5419	5423#	5437	5440	5444#	5458	5461	5465#	5479	5490	5494#
5497	5502	5511	5515#	5533	5537#	5562	5566#	5580	5584#	5596	5608	5612#
5650	5654#	5669	5673#	5679	5696	5700#	5746	5750#	5761	5764	5768#	5779
5782	5786#	5806	5809	5813#	5834	5845	5849#	5852	5855	5859#	5862	5865
5869#	5873	5876	5880#	5883	5886	5890#	5893	5900	5904#	5908	5915	5919#
5924	5927	5931#	5938	5941	5945#	6036	6040#	6095	6097	6101#	6143	6145
6149#	6178	6182	6186#	6195	6199#	6203	6206	6210#	6232	6236#	6242	6246#
6253	6257#	6264	6268#	6274	6278#	6284	6288#	6295	6297	6301#	6308	6312#
6330	6334#	6342	6346#	6354	6356	6360#	6367	6371	6375#	6383	6387	6391#
1 6408	6412#	6422	6425	6429#	6445	6449#	6471	6475#	6537	6541#	6562	6566#
6583	6587#	6607	6611#	6614	6620	6623	6627#	6630	6646	6650#	6679	6683#
6692	6698	6702#	6708	6716	6720#	6725	6736	6740#	6769	6773#	6782	6786#
9315	9319#	9334	9338#	9353	9357#	9375	9381	9385#	9391	9411	9415#	9423
9427#	9435	9439#	9447	9451#	9459	9463#	9471	9475#	9517	9521#	9534	9538#
9556	9563	9567#	9593	9597	9601#	9629	9635	9639#	9668	9672	9676#	9704
9708	9712#	9743	9747#	9752	9826	9830#	9952	9961	9965#	10065	10069#	10131
10139	10143#	10189	10193#	10240	10244#	10286	10290#	10308	10351	10355#	10433	10437#
10459	10492	10529	10533#	10553	10586	10624	10628#	10661	10665#	10669	10745	10749#
10776	10780#	10790	10797	10801#	10834	10838#	10901	10905#	11038	11042#	11102	11180
11184#	11300	11304#	11331	11335#	11553	11557#	11589	11593#	11614	11618#	11702	11706#
11759	11763#	11787	11791#	11900	11904#	12004	12008#	12109	12113#	12506	12510#	12704
12708#	12805	12809#	12870	12874#	12932	12936#	13005	13009#	13066	13070#	13132	13136#
13199	13203#	13251	13255#	13310	13314#	13455	13459#	13558	13562#	13668	13672#	13735
13739#	13801	13805#	13901	13905#	14077	14081#	14249	14253#	14441	14445#	14516	14520#
14603	14607#	14776	14780#	15002	15006#	15207	15211#	15451	15455#	15549	15553#	15728
15732#	15883	15887#	16061	16065#	16182	16186#	16315	16319#	16460	16464#	16598	16602#
16749	16753#	16974	16978#	17240	17244#	17400	17404#	17562	17566#	17729	17733#	17750

```
                    17776   17780#  17836   17840#  17920   17924#  17982   17986#  18042   18046#  18095   18099#  18145
                    18149#  18191   18195#  18242   18246#  18422   18426#  18597   18601#  18624   18628#  18671   18675#
                    18696   18700#  18723   18727#  18779   18783#  18830   18834#  18877   18881#  18928   18932#  18979
                    18983#  19031   19035#  19077   19081#  19128   19132#  19171   19175#  19220   19224#  19268   19272#
                    19315   19319#  19363   19367#  19413   19417#  19464   19468#  19513   19517#  19560   19564#  19606
                    19610#  19658   19662#  19711   19715#  19979   19983#  20015   20019#  20052   20056#  20083   20087#
                    20116   20120#  20148   20152#  20180   20184#  20217   20221#  20246   20250#  20285   20289#  20529
                    20533#  20702   20706#  21005   21009#  21044   21048#  21084   21088#  21122   21126#  21162   21166#
                    21202   21206#  21243   21247#  21284   21288#  21312   21316#  21341   21345#  21601   21605#  21625
                    21629#  21756   21760#  21797   21801#  21827   21831#  21844   21848#  21970   21974#  21984   21988#
                    21997   22001#  22024   22028#  22035   22040   22044#  22053   22057#  22070   22074#  22088   22092
                    22096#  22120   22124#  22149   22153#  22173   22177#  22198   22202#  22226   22230#  22252   22256#
                    22275   22279#  22286   22291   22295#  22319   22323#  22348   22352#  22379   22383#  22403   22407#
                    22426   22430#  22450   22454#  22492   22496#  22504   22508#  22535   22539#  22543   22564   22568#
                    22608   22612#  22615   22642   22646#  22649   22668   22672#  22691   22695#  22762   22766#  22776
                    22780#  22789   22793#  22796   22816   22820#  22823   22832   22837   22841#  22850   22854#  22867
                    22871#  22886   22891   22895   22899#  22927   22931#  22960   22964#  22984   22988#  23009   23013#
                    23037   23041#  23044   23068   23072#  23095   23099#  23104   2310°   23113#  23134   23138#  23160
                    23164#  23189   23193#  23211   23215#  23218   23238   23242#  23260   23264#  23267   23288   23292#
                    23305   23309#  23363   23367#  23370   23403   23407#

$TPB    025462      6926#
$TPS    025464      6927#
$TSTM   001034       606#
$UNIT   001012       571#
$UNITM  001040       608#
$USWR   001024       578#   23555
$X    = 127504       711#    762#    791#    837#    866#    903#    938#    967#   1017#   1027#   1037#   1047#   1070#
                    1081#   1094#   1109#   1120#   1155#   1165#   1174#   1183#   1192#   1207#   1222#   1237#   1253#
                    1268#   1284#   1299#   1316#   1331#   1347#   1362#   1392#   1402#   1411#   1420#   1459#   1485#
                    1512#   1534#   1557#   1587#   1619#   1652#   1680#   1711#   1740#   1769#   1809#   1841#   1880#
                    1903#   1946#   1982#   2014#   2040#   2058#   2078#   2103#   2123#   2153#   2178#   2201#   2224#
                    2247#   2281#   2309#   2349#   2380#   2419#   2445#   2474#   2501#   2527#   2543#   2559#   2585#
                    2625#   2651#   2683#   2711#   2730#   2750#   2774#   2800#   2821#   2846#   2867#   2892#   2909#
                    2926#   2937#   2955#   2973#   2995#   3029#   3063#   3086#   3117#   3140#   3162#   3190#   3214#
                    3242#   3275#   3310#   3338#   3374#   3410#   3445#   3484#   3513#   3541#   3563#   3583#   3615#
                    3657#   3705#   3742#   3768#   3793#   3813#   3836#   3855#   3874#   3896#   3914#   3938#   3965#
                    3989#   4035#   4113#   4222#   4250#   4271#   4293#   4314#   4349#   4382#   4432#   4446#   4468#
                    4501#   4545#   4587#   4622#   4663#   4688#   4729#   4781#   4822#   4862#   4904#   4951#   5006#
                    5031#   5075#   5113#   5149#   5178#   5222#   5243#   5258#   5274#   5289#   5304#   5319#   5342#
                    5360#   5381#   5402#   5423#   5444#   5465#   5494#   5515#   5537#   5566#   5584#   5612#   5654#
                    5673#   5700#   5750#   5768#   5786#   5813#   5849#   5859#   5869#   5880#   5890#   5904#   5919#
                    5931#   5945#   6040#   6101#   6149#   6186#   6199#   6210#   6236#   6246#   6257#   6268#   6278#
                    6288#   6301#   6312#   6334#   6346#   6360#   6375#   6391#   6412#   6429#   6449#   6475#   6541#
                    6566#   6587#   6611#   6627#   6650#   6683#   6702#   6720#   6740#   6773#   6786#   9319#   9338#
                    9357#   9385#   9415#   9427#   9439#   9451#   9463#   9475#   9521#   9538#   9567#   9601#   9639#
                    9676#   9712#   9747#   9830#   9965#   10069#  10143#  10193#  10244#  10290#  10355#  10437#  10533#
                    10628#  10665#  10749#  10780#  10801#  10838#  10905#  11042#  11184#  11304#  11335#  11557#  11593#
                    11618#  11706#  11763#  11791#  11904#  12008#  12113#  12510#  12708#  12809#  12874#  12936#  13009#
                    13070#  13136#  13203#  13255#  13314#  13459#  13562#  13672#  13739#  13805#  13905#  14081#  14253#
                    14445#  14520#  14607#  14780#  15006#  15211#  15455#  15553#  15732#  15887#  16065#  16186#  16319#
                    16464#  16602#  16753#  16978#  17244#  17404#  17566#  17733#  17780#  17840#  17924#  17986#  18046#
                    18099#  18149#  18195#  18246#  18426#  18601#  18628#  18675#  18700#  18727#  18783#  18834#  18881#
                    18932#  18983#  19035#  19081#  19132#  19175#  19224#  19272#  19319#  19367#  19417#  19468#  19517#
                    19564#  19610#  19662#  19715#  19983#  20019#  20056#  20087#  20120#  20152#  20184#  20221#  20250#
                    20289#  20533#  20706#  21009#  21048#  21088#  21126#  21166#  21206#  21247#  21288#  21316#  21345#
                    21605#  21629#  21760#  21801#  21831#  21848#  21974#  21988#  22001#  22028#  22044#  22057#  22074#
```

```
                22096#  22124#  22153#  22177#  22202#  22230#  22256#  22279#  22295#  22323#  22352#  22383#  22407#
                22430#  22454#  22496#  22508#  22539#  22568#  22612#  22646#  22672#  22695#  22766#  22780#  22793#
                22820#  22841#  22854#  22871#  22899#  22931#  22964#  22988#  23013#  23041#  23072#  23099#  23113#
                23138#  23164#  23193#  23215#  23242#  23264#  23292#  23309#  23367#  23407#
.       = 131741  550#    554     555#    557#    559#    560#    593     594#    596#    598#    613#    622#    627#
                630#    636#    644#    650#    653#    660#    711     722     745     750     762     791     832
                837     866     903     938     967     1017    1027    1037    1047    1070    1081    1094    1109
                1120    1155    1165    1174    1183    1192    1207    1222    1237    1253    1268    1284    1299
                1316    1331    1347    1362    1392    1402    1411    1420    1459    1485    1512    1534    1557
                1587    1619    1652    1680    1711    1740    1769    1809    1841    1880    1903    1946    1982
                2014    2040    2058    2078    2103    2123    2153    2178    2201    2224    2247    2281    2309
                2349    2380    2419    2445    2474    2501    2527    2543    2559    2585    2625    2651    2683
                2711    2730    2750    2774    2800    2821    2846    2867    2892    2909    2926    2937    2955
                2973    2995    3029    3063    3086    3117    3140    3162    3190    3214    3242    3275    3310
                3338    3374    3410    3445    3484    3513    3541    3563    3583    3615    3657    3705    3742
                3768    3793    3813    3836    3855    3874    3896    3914    3938    3965    3989    4035    4038
                4113    4222    4250    4271    4293    4314    4349    4382    4432    4446    4468    4501    4545
                4587    4622    4663    4688    4729    4781    4822    4862    4904    4951    5006    5031    5075
                5113    5149    5178    5222    5243    5258    5274    5289    5304    5319    5342    5360    5381
                5402    5423    5444    5465    5494    5515    5537    5566    5584    5612    5654    5673    5700
                5750    5768    5786    5813    5849    5859    5869    5880    5890    5904    5919    5931    5945
                5956    5957    5958    5959    5960    5961    5962    5963    5964    5965    5966    5967    5968
                5969    5970    6040    6101    6149    6186    6199    6210    6236    6246    6257    6268    6278
                6288    6301    6312    6334    6337    6346    6349    6360    6363    6366    6375    6391    6412
                6429    6436    6449    6475    6541    6566    6587    6611    6627    6650    6683    6702    6720
                6740    6773    6786    6888    6902#   6904#   6906#   6908#   6910#   6912#   9319    9338    9357
                9385    9415    9427    9439    9451    9463    9475    9521    9538    9567    9601    9639    9676
                9712    9747    9830    9965    10069   10143   10193   10244   10290   10355   10437   10533   10628
                10665   10749   10780   10801   10838   10905   11042   11184   11304   11335   11522   11557   11593
                11618   11706   11763   11791   11904   12008   12113   12510   12708   12809   12874   12936   13009
                13020#  13070   13136   13203   13255   13314   13459   13562   13672   13739   13805   13905   14081
                14253   14445   14520   14607   14780   15006   15211   15455   15553   15732   15887   16065   16186
                16319   16464   16602   16753   16978   17244   17404   17566   17733   17780   17840   17924   17986
                18046   18099   18149   18195   18246   18426   18601   18628   18675   18700   18727   18783   18834
                18881   18932   18983   19035   19081   19132   19175   19224   19272   19319   19367   19417   19468
                19517   19564   19610   19662   19715   19983   20019   20056   20087   20120   20152   20184   20221
                20250   20289   20533   20706   21009   21048   21088   21126   21166   21206   21247   21288   21316
                21345   21605   21629   21760   21801   21831   21848   21916   21974   21988   22001   22028   22044
                22057   22074   22096   22124   22153   22177   22202   22230   22256   22279   22295   22323   22352
                22383   22407   22430   22454   22482   22496   22508   22539   22568   22612   22646   22672   22695
                22742   22766   22780   22793   22820   22841   22854   22871   22899   22931   22964   22988   23013
                23041   23072   23099   23113   23138   23164   23193   23215   23242   23264   23292   23309   23343
                23367   23407   23542   23544#  23545#
.RSET   120474  11582   11608   11695   11753   11780   11893   11997   12101   12499   12697   12799   12863   12925
                12998   13059   13125   13192   13244   13304   13551   13662   13730   13794   13896   14071   14244
                14436   14511   14588   14769   14995   15198   15442   15541   15720   15875   16053   16174   16306
                16451   16589   16739   16965   17231   17391   17555   17720   17767   17827   17914   17976   18036
                18089   18139   18185   18236   18416   18592   18618   18665   18690   18717   18773   18824   18872
                18923   18974   19026   19072   19123   19166   19215   19263   19310   19358   19407   19458   19508
                19555   19601   19652   19706   19971   20008   20045   20078   20111   20143   20175   20209   20239
                20277   20522   20695   20997   21037   21076   21114   21154   21195   21236   21278   21306   21335
                21594   21618   21750   21790   21819   21897   21922#
.$X     = 001030  593#    598
```

```
ACCMAC  11532#  12114  12140  12166  12192  12218  12244  12270  12296  12322  12348  12374  12400
ADDTST   9286#   9844   9868   9892   9968   9992  10016  10040
APTSKP    507#   5494   6611   6627   9749  10665  22539  22612  22646  22793  22820  22882  23041  23215  23264
         23367
COMMEN      1#
ENDCOM      1#
ERROR     507#    739    767    782    796    811    842    857    871    886    908    923    943    958    972
           987   1020   1030   1040   1049   1074   1084   1087   1101   1113   1127   1158   1167   1176   1185
          1199   1215   1229   1245   1260   1276   1291   1307   1323   1339   1354   1370   1395   1404   1413
          1422   1460   1465   1468   1487   1498   1513   1518   1536   1542   1561   1569   1592   1601   1625
          1634   1658   1667   1687   1698   1717   1722   1730   1734   1747   1752   1759   1763   1776   1785
          1788   1814   1821   1848   1859   1886   1896   1914   1918   1923   1926   1931   1950   1959   1991
          1998   2018   2023   2045   2050   2065   2069   2072   2089   2093   2097   2113   2117   2131   2138
          2155   2161   2185   2208   2232   2255   2266   2289   2294   2317   2321   2330   2335   2359   2364
          2391   2400   2405   2427   2431   2455   2460   2483   2487   2510   2514   2532   2548   2566   2570
          2587   2594   2599   2608   2613   2634   2639   2655   2658   2662   2668   2672   2691   2697   2717
          2736   2756   2782   2786   2807   2826   2830   2851   2854   2874   2878   2896   2913   2930   2944
          2948   2962   2966   2979   2984   2988   3003   3007   3013   3018   3021   3040   3044   3051   3056
          3072   3076   3079   3095   3099   3103   3107   3110   3126   3130   3135   3148   3152   3155   3170
          3174   3177   3197   3201   3221   3226   3230   3247   3251   3256   3260   3263   3281   3285   3288
          3292   3296   3316   3320   3323   3343   3346   3351   3355   3358   3380   3384   3387   3392   3395
          3416   3420   3423   3428   3431   3451   3455   3458   3462   3465   3490   3519   3547   3569   3589
          3598   3622   3631   3642   3666   3677   3690   3710   3718   3726   3750   3777   3798   3819   3838
          3841   3859   3878   3881   3899   3918   3921   3942   3945   3969   3993   4039   4042   4050   4056
          4059   4066   4073   4081   4089   4124   4136   4149   4161   4173   4183   4193   4206   4228   4230
          4255   4264   4277   4286   4299   4307   4321   4330   4355   4365   4374   4388   4396   4404   4414
          4438   4452   4461   4474   4483   4506   4514   4522   4528   4537   4551   4560   4569   4594   4604
          4614   4628   4637   4647   4655   4669   4694   4703   4712   4721   4736   4745   4754   4763   4788
          4797   4805   4815   4829   4838   4847   4855   4869   4878   4886   4897   4911   4921   4930   4942
          4956   4962   4968   4972   4984   4988   4994   4998   5012   5016   5022   5036   5042   5047   5056
          5060   5084   5098   5123   5135   5154   5164   5185   5192   5201   5205   5226   5235   5248   5251
          5264   5267   5279   5282   5294   5297   5309   5312   5324   5327   5345   5353   5367   5371   5374
          5388   5392   5395   5409   5413   5416   5430   5434   5437   5451   5455   5458   5472   5476   5479
          5502   5522   5542   5545   5552   5573   5577   5593   5596   5639   5660   5679   5710   5726   5755
          5761   5773   5779   5793   5797   5802   5806   5820   5825   5830   5834   5852   5862   5873   5883
          5893   5908   5924   5938   5953   5997   5999   6001   6003   6005   6007   6009   6011   6013   6043
          6049   6055   6062   6069   6076   6082   6089   6095   6107   6116   6125   6134   6143   6151   6155
          6159   6163   6166   6170   6174   6178   6192   6203   6218   6224   6228   6295   6325   6340   6352
          6354   6367   6383   6401   6405   6419   6422   6439   6441   6456   6485   6490   6493   6511   6518
          6521   6556   6576   6578   6598   6620   6639   6669   6671   6674   6690   6692   6707   6723   6725
          6746   6747   6750   6753   6756   6836   6839   6841   6971   6975   7000   7004   7028   7032   7056
          7060   7085   7089   7115   7119   7199   7214   7217   7231   7234   7248   7251   7265   7268   7282
          7285   7299   7302   7316   7319   7333   7336   7350   7353   7367   7370   7408   7412   7417   7421
          7445   7449   7454   7457   7482   7486   7491   7494   7603   7619   7622   7639   7642   7660   7663
          7681   7684   7701   7704   7722   7725   7743   7746   7763   7766   7769   7791   7794   7797   7814
          7817   7820   7837   7840   7843   7860   7863   7866   7883   7886   7889   7906   7909   7912   7929
          7932   7935   7952   7955   7958   7975   7978   7981   7998   8001   8004   8033   8036   8039   8054
          8057   8060   8075   8078   8081   8097   8100   8103   8119   8122   8125   8140   8143   8146   8162
          8165   8168   8184   8187   8190   8205   8208   8211   8226   8229   8232   8248   8251   8254   8270
          8273   8276   8291   8294   8297   8312   8315   8318   8334   8337   8340   8356   8359   8362   8377
          8380   8383   8399   8402   8405   8425   8428   8431   8446   8449   8452   8467   8470   8473   8488
          8491   8494   8509   8512   8515   8530   8533   8536   8551   8554   8557   8572   8575   8578   8593
          8596   8599   8614   8617   8620   8642   8645   8648   8663   8666   8669   8685   8688   8691   8707
          8710   8713   8728   8731   8734   8750   8753   8756   8772   8775   8778   8793   8796   8799   8814
          8817   8820   8836   8839   8842   8858   8861   8864   8879   8882   8885   8901   8904   8907   8923
          8926   8929   8944   8947   8950   8967   8984   9003   9006   9009   9024   9027   9030   9045   9048
```

```
                9051    9066    9069    9072    9087    9090    9093    9108    9111    9114    9129    9132    9135    9150    9153
                9156    9171    9174    9177    9192    9195    9198    9211    9214    9325    9344    9364    9375    9391    9480
                9488    9499    9508    9526    9540    9547    9555    9572    9582    9606    9618    9648    9660    9685    9696
                9760    9772    9783    9796    9858    9882    9906    9931    9952    9982   10006   10030   10054   10100   10133
               10160   10170   10179   10210   10220   10229   10252   10264   10308   10315   10323   10330   10367   10373   10381
               10388   10459   10469   10476   10485   10553   10563   10570   10579   10643   10677   10685   10708   10725   10734
               10763   10790   10807   10816   10823   10880   10944   10957   10968   10978   10989   11003   11015   11029   11055
               11072   11088   11102   11104   11119   11136   11152   11170   11208   11221   11232   11242   11253   11266   11278
               11291   11312   11323   11343   11350   11441   11455   11468   11482   11575   11604   11626   11636   11646   11655
               11665   11674   11683   11692   11720   11734   11739   11751   11776   11812   11815   11821   11827   11845   11848
               11854   11860   11930   11957   11971   12033   12060   12074   12461   12648   12732   12735   12758   12761   12765
               12781   12826   12832   12837   12889   12895   12900   12963   12972   13026   13034   13038   13090   13096   13157
               13164   13221   13225   13274   13279   13337   13356   13371   13386   13409   13413   13419   13472   13476   13493
               13497   13512   13516   13533   13537   13575   13580   13595   13600   13615   13620   13635   13640   13689   13693
               13755   13759   13818   13837   13859   13918   13922   13937   13941   13957   13961   13977   13981   13996   14000
               14015   14019   14094   14099   14114   14118   14135   14139   14155   14159   14174   14178   14193   14197   14266
               14271   14286   14291   14306   14311   14326   14330   14345   14349   14364   14369   14384   14389   14458   14463
               14478   14483   14533   14537   14553   14557   14622   14626   14646   14651   1466?   14674   14689   14694   14709
               14714   14795   14800   14812   14816   14825   14830   14836   14853   14858   14872   14881   14886   14892   14909
               14914   14926   14930   14939   14944   14950   15014   15023   15028   15041   15052   15058   15070   15085   15103
               15127   15133   15148   15154   15423   15430   15472   15477   15494   15498   15513   15518   15526   15530   15706
               15709   15712   15863   15868   16039   16042   16045   16162   16167   16292   16298   16437   16443   16556   16559
               16573   16578   16581   16707   16711   16724   16728   16731   16938   16941   16945   16948   16951   17208   17216
               17220   17254   17276   17298   17360   17363   17367   17370   17373   17418   17447   17525   17533   17537   17569
               17576   17581   17585   17591   17595   17603   17606   17611   17617   17620   17625   17632   17635   17640   17647
               17654   17663   17671   17679   17688   17696   17745   17750   17760   17763   17800   17824   17861   17883   17901
               17911   17957   18033   18085   18136   18182   18233   18411   18587   18614   18651   18687   18713   18754   18821
               18869   18920   18971   19023   19069   19120   19163   19212   19260   19307   19355   19404   19455   19505   19552
               19598   19649   19702   19963   20004   20042   20075   20108   20140   20172   20206   20234   20262   20266   20514
               20691   20989   21033   21072   21111   21151   21192   21233   21275   21297   21326   21586   21734   21737   21741
               21780   21809   21812   21866   21882   21977   21991   22013   22019   22035   22047   22060   22075   22079   22083
               22088   22100   22105   22109   22115   22128   22133   22137   22143   22159   22166   22185   22192   22213   22220
               22242   22264   22271   22286   22308   22312   22334   22343   22364   22372   22396   22420   22439   22442   22465
               22499   22512   22517   22521   22531   22546   22553   22559   22578   22587   22597   22628   22634   22662   22683
               22724   22769   22783   22805   22811   22832   22844   22857   22872   22876   22880   22891   22903   22908   22912
               22922   22935   22940   22944   22954   22970   22977   22996   23003   23024   23031   23058   23077   23087   23104
               23121   23127   23146   23153   23174   23182   23204   23232   23249   23252   23278   23282   23298   23301   23316
               23320   23392   23463   23480   23497   23503   23508   23514

ESCAPE          1#
GETPRI          1#
GETSWR          1#
HMAC1       11528#  12520   12524   12528   12532   12536
HMAC2       11530#  12620   12624   12628   12632   12636
HMAC3       11531#  12545   12558   12571   12584   12597
JNE           507#    720     743     748
MSG         11553#  11589#  11614#  11702#  11759#  11787#  11900#  12003#  12108#  12506#  12704#  12805#  12869#  12931#  13004#
            13065#  13131#  13198#  13250#  13310#  13455#  13558#  13668#  13735#  13801#  13901#  14077#  14249#  14441#  14516#
            14603#  14775#  15001#  15206#  15450#  15548#  15727#  15882#  16060#  16181#  16314#  16459#  16597#  16748#  16973#
            17239#  17399#  17561#  17728#  17775#  17835#  17920#  17982#  18042#  18095#  18145#  18191#  18242#  18422#  18597#
            18624#  18671#  18695#  19711#  20216#  20245#  20284#  20528#  20701#  21284#  21312#  21341#  21601#  21625#  21756#
MSG1         9315#  18723#  19220#  19978#
MSG10        9447#
MSG11        9459#
MSG12        9471#
MSG13        9517#
MSG14        9534#
```

MSG15	9559#														
MSG16	9597#														
MSG17	9635#														
MSG2	9334#	21004#													
MSG20	9672#														
MSG21	9708#														
MSG21A	9743#														
MSG22	9826#														
MSG23	9961#														
MSG24	10065#														
MSG25	10139#														
MSG26	10189#														
MSG27	10240#														
MSG3	9353#														
MSG30	10286#														
MSG31	10351#														
MSG32	10432#														
MSG33	10528#														
MSG34	10623#														
MSG35	10660#														
MSG36	10744#														
MSG36A	10776#														
MSG37	10796#														
MSG4	9381#														
MSG40	10833#														
MSG41	10901#														
MSG42	11038#														
MSG43	11180#														
MSG44	11300#														
MSG45	11331#														
MSG5	9410#														
MSG6	9423#														
MSG7	9435#														
MULT	1#														
NEWTST	1#	507#	707	758	787	833	862	899	934	963	1013	1023	1033	1043	1066
	1077	1090	1105	1116	1151	1161	1170	1179	1188	1203	1218	1233	1249	1264	1280
	1295	1312	1327	1343	1358	1388	1398	1407	1416	1455	1481	1508	1530	1553	1583
	1615	1648	1676	1707	1736	1765	1805	1837	1876	1899	1942	1978	2010	2036	2054
	2074	2099	2119	2149	2174	2197	2220	2243	2277	2305	2345	2376	2415	2441	2470
	2497	2523	2539	2555	2581	2621	2647	2679	2707	2726	2746	2770	2796	2817	2842
	2863	2888	2905	2922	2933	2951	2969	2991	3025	3059	3082	3113	3136	3158	3186
	3210	3238	3271	3306	3334	3370	3406	3441	3480	3509	3537	3559	3579	3611	3653
	3701	3738	3764	3789	3809	3832	3851	3870	3892	3910	3934	3961	3985	4031	4109
	4218	4246	4267	4289	4310	4345	4378	4428	4442	4464	4497	4541	4583	4618	4659
	4684	4725	4777	4818	4858	4900	4947	5002	5027	5071	5109	5145	5174	5218	5239
	5254	5270	5285	5300	5315	5338	5356	5377	5398	5419	5440	5461	5490	5511	5533
	5562	5580	5608	5650	5669	5696	5745	5764	5782	5809	5845	5855	5865	5876	5886
	5900	5915	5927	5941	6035	6097	6145	6182	6195	6206	6232	6242	6253	6264	6274
	6284	6297	6308	6330	6342	6356	6371	6387	6408	6425	6445	6471	6537	6562	6583
	6607	6623	6646	6679	6698	6716	6736	6769	6782	9315	9334	9353	9381	9411	9423
	9435	9447	9459	9471	9517	9534	9563	9597	9635	9672	9708	9743	9826	9961	10065
	10139	10189	10240	10286	10351	10433	10529	10624	10661	10745	10776	10797	10834	10901	11038
	11180	11300	11331	11553	11589	11614	11702	11759	11787	11900	12004	12109	12506	12704	12805
	12870	12932	13005	13066	13132	13199	13251	13310	13455	13558	13668	13735	13801	13901	14077
	14249	14441	14516	14603	14776	15002	15207	15451	15549	15728	15883	16061	16182	16315	16460
	16598	16749	16974	17240	17400	17562	17729	17776	17836	17920	17982	18042	18095	18145	18191

```
        18243   18422   18597   18624   18671   18696   18723   18779   18830   18877   18928   18979   19031   19077   19128
        19171   19220   19268   19315   19363   19413   19464   19513   19560   19606   19658   19711   19979   20015   20052
        20083   20116   20148   20180   20217   20246   20285   20529   20702   21005   21044   21084   21122   21162   21202
        21243   21284   21312   21341   21601   21625   21756   21797   21827   21844   21970   21984   21997   22024   22040
        22053   22070   22092   22120   22149   22173   22198   22226   22252   22275   22291   22319   22348   22379   22403
        22426   22450   22492   22504   22535   22564   22608   22642   22668   22691   22762   22776   22789   22816   22837
        22850   22867   22895   22927   22960   22984   23009   23037   23068   23095   23109   23134   23160   23189   23211
        23238   23260   23288   23305   23363   23403
NXTTST   507#    9593    9629    9668    9704   10131   10492   10586
POP        1#
PUSH       1#
REPORT     1#
RSET   11525#  11581   11607   11694   11752   11779   11892   11996   12100   12498   12696   12798   12862   12924   12997
        13058   13124   13191   13243   13303   13550   13661   13729   13793   13895   14070   14243   14435   14510   14587
        14768   14994   15197   15441   15540   15719   15874   16052   16173   16305   16450   16588   16738   16964   17230
        17390   17554   17719   17766   17826   17913   17975   18035   18088   18138   18184   18235   18415   18591   18617
        18664   18689   18716   18772   18823   18871   18922   18973   19025   19071   19122   19165   19214   19262   19309
        19357   19406   19457   19507   19554   19600   19651   19705   19970   20007   20044   20077   20110   20142   20174
        20208   20238   20276   20521   20694   20996   21036   21075   21113   21153   21194   21235   21277   21305   21334
        21593   21617   21749   21789   21819   21897
SETPRI     1#
SETUP      1#
SKIP       1#
SLASH      1#
STARS      1#    507#    552    563    590    592    599    610    612    641    643    648    685    707    709
          758    760    787    789    817    820    833    835    862    864    892    895    899    901    934
          936    963    965    993   1013   1015   1023   1025   1033   1035   1043   1045   1052   1066   1068
         1077   1079   1090   1092   1105   1107   1116   1118   1131   1151   1153   1161   1163   1170   1172
         1179   1181   1188   1190   1203   1205   1218   1220   1233   1235   1249   1251   1264   1266   1280
         1282   1295   1297   1312   1314   1327   1329   1343   1345   1358   1360   1374   1388   1390   1398
         1400   1407   1409   1416   1418   1424   1439   1443   1455   1457   1472   1481   1483   1502   1508
         1510   1522   1530   1532   1546   1553   1555   1574   1583   1585   1605   1615   1617   1638   1648
         1650   1671   1676   1678   1702   1707   1709   1736   1738   1765   1767   1791   1805   1807   1825
         1837   1839   1863   1876   1878   1899   1901   1934   1942   1944   1963   1978   1980   2002   2010
         2012   2027   2036   2038   2054   2056   2074   2076   2099   2101   2119   2121   2141   2149   2151
         2166   2174   2176   2189   2197   2199   2212   2220   2222   2236   2243   2245   2270   2277   2279
         2297   2305   2307   2338   2345   2347   2367   2376   2378   2407   2415   2417   2434   2441   2443
         2463   2470   2472   2490   2497   2499   2517   2523   2525   2535   2539   2541   2551   2555   2557
         2573   2581   2583   2616   2621   2623   2641   2647   2649   2674   2679   2681   2700   2707   2709
         2720   2726   2728   2739   2746   2748   2759   2770   2772   2789   2796   2798   2810   2817   2819
         2833   2842   2844   2856   2863   2865   2880   2888   2890   2898   2905   2907   2915   2922   2924
         2933   2935   2951   2953   2969   2971   2991   2993   3025   3027   3059   3061   3082   3084   3113
         3115   3136   3138   3158   3160   3180   3186   3188   3204   3210   3212   3233   3238   3240   3266
         3271   3273   3299   3306   3308   3326   3334   3336   3361   3370   3372   3398   3406   3408   3434
         3441   3443   3468   3480   3482   3500   3509   3511   3527   3537   3539   3549   3559   3561   3571
         3579   3581   3602   3611   3613   3646   3653   3655   3694   3701   3703   3730   3738   3740   3754
         3764   3766   3782   3789   3791   3802   3809   3811   3825   3832   3834   3844   3851   3853   3863
         3870   3872   3885   3892   3894   3903   3910   3912   3925   3934   3936   3952   3961   3963   3975
         3985   3987   4000   4031   4033   4093   4109   4111   4211   4218   4220   4232   4246   4248   4267
         4269   4289   4291   4310   4312   4334   4345   4347   4378   4380   4419   4428   4430   4442   4444
         4464   4466   4487   4497   4499   4541   4543   4573   4583   4585   4618   4620   4659   4661   4674
         4684   4686   4725   4727   4767   4777   4779   4818   4820   4858   4860   4900   4902   4947   4949
         5002   5004   5027   5029   5063   5071   5073   5101   5109   5111   5138   5145   5147   5167   5174
         5176   5209   5218   5220   5239   5241   5254   5256   5270   5272   5285   5287   5300   5302   5315
         5317   5330   5338   5340   5356   5358   5377   5379   5398   5400   5419   5421   5440   5442   5461
         5463   5482   5490   5492   5506   5511   5513   5526   5533   5535   5557   5562   5564   5580   5582
```

CJKDE-B 11/24 CPU CLUSTER DIAG. MACY11 30(1046) 05-AUG-82 15:03 PAGE 496
CJKDEB.P11 05-AUG-82 15:01 CROSS REFERENCE TABLE -- MACRO NAMES

```
        5601  5608  5610  5644  5650  5652  5663  5669  5671  5682  5696  5698  5735  5746  5748
        5764  5766  5782  5784  5809  5811  5838  5845  5847  5855  5857  5865  5867  5876  5878
        5886  5888  5895  5899  5900  5902  5913  5915  5917  5927  5929  5941  5943  5991  5995
        6015# 6036  6038  6097  6099  6145  6147  6182  6184  6195  6197  6206  6208  6232  6234
        6242  6244  6253  6255  6264  6266  6274  6276  6284  6286  6297  6299  6308  6310  6330
        6332  6342  6344  6356  6358  6371  6373  6387  6389  6408  6410  6425  6427  6445  6447
        6471  6473  6537  6539  6562  6564  6583  6585  6607  6609  6623  6625  6646  6648  6679
        6681  6698  6700  6716  6718  6736  6738  6769  6771  6782  6784  9315  9317  9334  9336
        9353  9355  9381  9383  9397  9408  9411  9413  9423  9425  9435  9437  9447  9449  9459
        9461  9471  9473  9517  9519  9534  9536  9563  9565  9597  9599  9635  9637  9672  9674
        9708  9710  9743  9745  9826  9828  9961  9963 10065 10067 10139 10141 10189 10191 10240
       10242 10274 10284 10286 10288 10351 10353 10414 10429 10433 10435 10529 10531 10624 10626
       10661 10663 10745 10747 10776 10778 10797 10799 10834 10836 10893 10898 10901 10903 11038
       11040 11180 11182 11300 11302 11331 11333 11361 11368 11380 11386 11396 11404 11425 11433
       11492 11507 11509 11553 11555 11589 11591 11614 11616 11702 11704 11759 11761 11787 11789
       11900 11902 12004 12006 12109 12111 12506 12508 12704 12706 12805 12807 12870 12872 12932
       12934 13005 13007 13066 13068 13132 13134 13199 13201 13251 13253 13310 13312 13455 13457
       13558 13560 13668 13670 13735 13737 13801 13803 13901 13903 14077 14079 14249 14251 14441
       14443 14516 14518 14603 14605 14776 14778 15002 15004 15207 15209 15451 15453 15549 15551
       15728 15730 15883 15885 16061 16063 16182 16184 16315 16317 16460 16462 16598 16600 16749
       16751 16974 16976 17240 17242 17400 17402 17562 17564 17729 17731 17776 17778 17836 17838
       17920 17922 17982 17984 18042 18044 18095 18097 18145 18147 18191 18193 18242 18244 18422
       18424 18597 18599 18624 18626 18671 18673 18696 18698 18723 18725 18779 18781 18830 18832
       18877 18879 18928 18930 18979 18981 19031 19033 19077 19079 19128 19130 19171 19173 19220
       19222 19268 19270 19315 19317 19363 19365 19413 19415 19464 19466 19513 19515 19560 19562
       19606 19608 19658 19660 19711 19713 19979 19981 20015 20017 20052 20054 20083 20085 20116
       20118 20148 20150 20180 20182 20217 20219 20246 20248 20285 20287 20529 20531 20702 20704
       21005 21007 21044 21046 21084 21086 21122 21124 21162 21164 21202 21204 21243 21245 21284
       21286 21312 21314 21341 21343 21601 21603 21625 21627 21756 21758 21797 21799 21827 21829
       21844 21846 21918 21970 21972 21984 21986 21997 21999 22024 22026 22040 22042 22053 22055
       22070 22072 22092 22094 22120 22122 22149 22151 22173 22175 22198 22200 22226 22228 22252
       22254 22275 22277 22291 22293 22319 22321 22348 22350 22379 22381 22403 22405 22426 22428
       22450 22452 22492 22494 22504 22506 22535 22537 22564 22566 22608 22610 22642 22644 22668
       22670 22691 22693 22762 22764 22776 22778 22789 22791 22816 22818 22837 22839 22850 22852
       22867 22869 22895 22897 22927 22929 22960 22962 22984 22986 23009 23011 23037 23039 23068
       23070 23095 23097 23109 23111 23134 23136 23160 23162 23189 23191 23211 23213 23238 23240
       23260 23262 23288 23290 23305 23307 23363 23365 23403 23405 23576 23579 23603 23606
SWRSU    1#
TIMMSG  9286#
TIMTST  9286#  9427  9439  9451  9463
TRAPTS   756#   758   787   833   862   899   934   963
TYPBIN   1#
TYPDEC   1#
TYPNAM   1#
TYPNUM   1#
TYPOCS   1#
TYPOCT   1#
TYPTXT   1#
USER    9286#  9287
VTRP    6231#  6232  6242  6264  6274  6284  6297
WMSG    9286#
WTST    9286# 10143 10194
$ASHC   6934#  7608  7628  7648  7670  7690  7710  7732  7752
$ASHC$  6934#  7780  7803  7826  7849  7872  7895  7918  7941  7964  7987
$ASH$   6934#  7206  7223  7240  7257  7274  7291  7308  7325  7342  7359
$DIV    8017#  8632  8653  8674  8697  8718  8739  8762  8783  8804  8825  8848  8869  8890  8913
```

	8934	8955	8973	8993	9014	9035	9056	9077	9098	9119	9140	9161	9182			
$MUL	8017#	8024	8045	8066	8087	8110	8131	8152	8175	8196	8217	8238	8261	8282	8303	
	3324	8347	8368	8389	8416	8437	8458	8479	8500	8521	8542	8563	8584	8605		
$SKIP	507#	5497	6614	6630	9752	10669	22543	22615	22649	22796	22823	22886	23044	23218	23267	
	23370															
$$ERCD	507#	740	768	782	797	811	843	857	872	886	909	923	944	958	973	
	987	1021	1031	1041	1050	1075	1085	1088	1103	1114	1129	1159	1168	1177	1186	
	1201	1217	1231	1247	1262	1278	1293	1309	1325	1341	1356	1372	1396	1405	1414	
	1423	1461	1466	1469	1488	1500	1514	1520	1537	1544	1562	1571	1593	1603	1626	
	1636	1659	1669	1688	1700	1719	1723	1732	1735	1749	1753	1761	1764	1778	1786	
	1789	1815	1823	1849	1861	1887	1898	1916	1919	1924	1927	1932	1951	1961	1992	
	2000	2019	2025	2046	2052	2067	2070	2073	2091	2094	2098	2115	2118	2133	2139	
	2156	2163	2187	2210	2234	2257	2268	2291	2295	2319	2322	2332	2336	2361	2365	
	2393	2402	2406	2429	2432	2457	2461	2485	2488	2512	2515	2533	2549	2568	2571	
	2588	2595	2600	2609	2614	2636	2640	2656	2659	2663	2669	2673	2693	2699	2718	
	2737	2757	2783	2787	2808	2827	2831	2852	2855	2875	2879	2897	2914	2931	2946	
	2949	2964	2967	2981	2986	2989	3005	3008	3015	3019	3022	3042	3045	3053	3057	
	3074	3077	3080	3097	3100	3105	3108	3111	3128	3131	3134	3150	3153	3156	3172	
	3175	3178	3199	3202	3223	3228	3231	3249	3252	3258	3261	3264	3283	3286	3289	
	3293	3297	3318	3321	3324	3344	3347	3353	3356	3359	3382	3385	3388	3393	3396	
	3418	3421	3424	3429	3432	3453	3456	3459	3463	3466	3492	3521	3548	3570	3591	
	3600	3624	3633	3644	3668	3679	3692	3712	3720	3728	3752	3779	3800	3821	3839	
	3842	3860	3879	3882	3900	3919	3922	3943	3947	3971	3995	4040	4043	4051	4057	
	4060	4067	4074	4082	4090	4125	4138	4151	4163	4175	4185	4195	4208	4228	4231	
	4257	4266	4279	4288	4301	4309	4323	4332	4357	4367	4376	4390	4398	4406	4416	
	4440	4454	4743	4476	4485	4508	4516	4524	4530	4539	4553	4562	4571	4596	4606	
	4616	4630		4649	4657	4671	4696	4705	4714	4723	4738	4747	4756	4765	4790	
	4799	4807		4831	4840	4849	4857	4871	4880	4888	4899	4913	4923	4932	4944	
	4957	4964	4970	4973	4986	4989	4996	4999	5014	5017	5024	5037	5044	5049	5058	
	5061	5086	5100	5125	5137	5156	5166	5185	5194	5201	5207	5227	5237	5249	5252	
	5265	5268	5280	5283	5295	5298	5310	5313	5325	5328	5346	5354	5369	5372	5375	
	5390	5393	5396	5411	5414	5417	5432	5435	5438	5453	5456	5459	5474	5477	5480	
	5503	5522	5542	5546	5552	5573	5577	5593	5597	5641	5660	5681	5711	5728	5756	
	5762	5774	5780	5794	5798	5803	5807	5821	5826	5831	5835	5853	5863	5874	5884	
	5894	5909	5925	5939	5954	5998	6000	6002	6004	6006	6008	6010	6012	6014	6044	
	6050	6056	6063	6070	6077	6083	6090	6096	6108	6117	6126	6135	6144	6152	6156	
	6160	6164	6167	6171	6175	6179	6192	6204	6219	6224	6229	6296	6327	6340	6352	
	6355	6368	6384	6401	6406	6419	6423	6440	6442	6458	6486	6491	6494	6512	6519	
	6523	6557	6577	6579	6599	6621	6640	6669	6672	6676	6690	6693	6709	6723	6726	
	6746	6748	6751	6754	6757	6836	6839	6843	6972	6977	7001	7006	7029	7034	7057	
	7062	7086	7091	7116	7121	7200	7215	7218	7232	7235	7249	7252	7266	7269	7283	
	7286	7300	7303	7317	7320	7334	7337	7351	7354	7368	7371	7409	7413	7418	7422	
	7446	7450	7455	7458	7483	7487	7492	7495	7604	7620	7623	7640	7643	7661	7664	
	7682	7685	7702	7705	7723	7726	7744	7747	7764	7767	7770	7792	7795	7798	7815	
	7818	7821	7838	7841	7844	7861	7864	7867	7884	7887	7890	7907	7910	7913	7930	
	7933	7936	7953	7956	7959	7976	7979	7982	7999	8002	8005	8034	8037	8040	8055	
	8058	8061	8076	8079	8082	8098	8101	8104	8120	8123	8126	8141	8144	8147	8163	
	8166	8169	8185	8188	8191	8206	8209	8212	8227	8230	8233	8249	8252	8255	8271	
	8274	8277	8292	8295	8298	8313	8316	8319	8335	8338	8341	8357	8360	8363	8378	
	8381	8384	8400	8403	8406	8426	8429	8432	8447	8450	8453	8468	8471	8474	8489	
	8492	8495	8510	8513	8516	8531	8534	8537	8552	8555	8558	8573	8576	8579	8594	
	8597	8600	8615	8618	8621	8643	8646	8649	8664	8667	8670	8686	8689	8692	8708	
	8711	8714	8729	8732	8735	8751	8754	8757	8773	8776	8779	8794	8797	8800	8815	
	8818	8821	8837	8840	8843	8859	8862	8865	8880	8883	8886	8902	8905	8908	8924	
	8927	8930	8945	8948	8951	8968	8985	9004	9007	9010	9025	9028	9031	9046	9049	
	9052	9067	9070	9073	9088	9091	9094	9109	9112	9115	9130	9133	9136	9151	9154	

```
                9157    9172    9175    9178    9193    9196    9199    9212    9215    9326    9345    9365    9376    9392    9481
                9489    9500    9509    9527    9541    9548    9557    9573    9583    9607    9619    9649    9661    9686    9697
                9761    9773    9784    9797    9859    9883    9907    9932    9953    9983   10007   10031   10055   10101   10133
               10161   10171   10180   10211   10221   10230   10253   10265   10309   10316   10324   10331   10367   10374   10382
               10389   10460   10470   10477   10485   10554   10564   10571   10579   10644   10678   10686   10709   10726   10735
               10763   10791   10807   10817   10824   10881   10946   10958   10969   10979   10990   11004   11016   11031   11056
               11073   11089   11103   11105   11120   11137   11153   11172   11210   11222   11233   11243   11254   11267   11279
               11293   11314   11324   11344   11351   11442   11456   11469   11483   11577   11605   11627   11637   11647   11656
               11666   11675   11684   11693   11721   11735   11740   11751   11778   11813   11816   11822   11828   11846   11849
               11855   11862   11931   11958   11972   12034   12061   12075   12462   12649   12733   12736   12759   12761   12766
               12782   12827   12833   12838   12890   12896   12901   12964   12973   13028   13035   13039   13091   13098   13159
               13165   13222   13226   13275   13280   13339   13357   13372   13387   13409   13414   13420   13473   13477   13494
               13498   13513   13517   13534   13538   13576   13581   13596   13601   13616   13621   13636   13641   13690   13694
               13756   13760   13819   13838   13860   13919   13923   13938   13942   13958   13962   13978   13982   13997   14001
               14016   14020   14095   14100   14115   14119   14136   14140   14156   14160   14175   14179   14194   14198   14267
               14272   14287   14292   14307   14312   14327   14331   14346   14350   14365   14370   14385   14390   14459   14464
               14479   14484   14534   14538   14554   14558   14623   14627   14647   14652   14670   14675   14690   14695   14710
               14715   14796   14801   14813   14817   14826   14831   14837   14854   14859   14873   14882   14887   14893   14910
               14915   14927   14931   14940   14945   14951   15015   15024   15029   15042   15053   15059   15072   15086   15104
               15128   15134   15149   15155   15424   15431   15474   15478   15495   15499   15513   15519   15527   15531   15707
               15710   15713   15864   15869   16040   16043   16046   16163   16168   16294   16299   16439   16444   16556   16560
               16574   16579   16582   16707   16711   16725   16729   16732   16939   16942   16946   16949   16952   17209   17217
               17221   17254   17277   17299   17361   17364   17368   17371   17374   17419   17448   17526   17534   17538   17570
               17577   17582   17586   17592   175 6   17603   17607   17612   17617   17621   17626   17632   17636   17641   17648
               17655   17664   17672   17680   176o9   17697   17745   17751   17761   17764   17801   17825   17862   17884   17902
               17912   17959   18034   18086   18137   18183   18234   18412   18588   18615   18652   18688   18714   18755   18822
               18870   18921   18972   19024   19070   19121   19164   19213   19261   19308   19356   19405   19456   19506   19553
               19599   19650   19703   19964   20005   20043   20076   20109   20141   20173   20207   20236   20263   20267   20515
               20692   20990   21034   21073   21112   21152   21193   21234   21276   21298   21327   21587   21735   21738   21742
               21781   21810   21813   21866   21882   21979   21993   22014   22020   22036   22049   22062   22076   22080   22084
               22089   22102   22106   22110   22116   22130   22134   22138   22144   22161   22166   22187   22194   22213   22222
               22244   22264   22271   22287   22308   22312   22334   22343   22364   22374   22398   22422   22440   22443   22465
               22501   22514   22518   22522   22532   22547   22554   22560   22580   22589   22597   22628   22636   22664   22685
               22725   22771   22785   22806   22812   22833   22846   22859   22873   22877   22881   22892   22905   22909   22913
               22923   22937   22941   22945   22955   22972   22977   22998   23005   23024   23033   23060   23078   23088   23105
               23123   23127   23148   23155   23174   23184   23206   23234   23250   23253   23279   23283   23299   23302   23317
               23321   23393   23463   23480   23498   23504   23509   23515
$$ERRO          507#    1020    1030    1040    1049    1074    1087    1101    1113    1127    1158    1167    1176    1185    1199
                1215    1229    1245    1260    1276    1291    1307    1323    1339    1354    1370    1395    1404    1413    1422
                1468    1498    1518    1542    1569    1601    1634    1667    1698    1734    1763    1788    1821    1859    1896
                1931    1959    1998    2023    2050    2072    2097    2117    2138    2161    2185    2208    2232    2266    2294
                2335    2364    2405    2431    2460    2487    2514    2532    2548    2570    2613    2639    2672    2697    2717
                2736    2756    2786    2807    2830    2854    2878    2896    2913    2930    2948    2966    2988    3021    3056
                3079    3110    3133    3155    3177    3201    3230    3263    3296    3323    3358    3395    3431    3465    3490
                3519    3547    3569    3598    3642    3690    3726    3750    3777    3798    3819    3841    3859    3881    3899
                3921    3945    3969    3993    4089    4206    4230    4264    4286    4307    4330    4374    4414    4438    4461
                4483    4537    4569    4614    4655    4669    4721    4763    4815    4855    4897    4942    4998    5022    5060
                5098    5135    5164    5205    5235    5251    5267    5282    5297    5312    5327    5353    5374    5395    5416
                5437    5458    5479    5502    5596    5679    5761    5779    5806    5834    5852    5862    5873    5883    5893
                5908    5924    5938    6095    6143    6178    6203    6295    6354    6367    6383    6422    6620    6692    6708
                6725    9375    9391    9556    9952   10308   10459   10553   10790   11102   17750   22035   22088   22286   22832
               22891   23104
$$ESCA          1#
$$NEWT          1#     507#     707     758     787     833     862     899     934     963    1013    1023    1033    1043    1066
                1077    1090    1105    1116    1151    1161    1170    1179    1188    1203    1218    1233    1249    1264    1280
                1295    1312    1327    1343    1358    1388    1398    1407    1416    1455    1481    1508    1530    1553    1583
```

1615 1648 1676 1707 1736 1765 1805 1837 1876 1899 1942 1978 2010 2036 2054
2074 2099 2119 2149 2174 2197 2220 2243 2277 2305 2345 2376 2415 2441 2470
2497 2523 2539 2555 2581 2621 2647 2679 2707 2726 2746 2770 2796 2817 2842
2863 2888 2905 2922 2933 2951 2969 2991 3025 3059 3082 3113 3136 3158 3186
3210 3238 3271 3306 3334 3370 3406 3441 3480 3509 3537 3559 3579 3611 3653
3701 3738 3764 3789 3809 3832 3851 3870 3892 3910 3934 3961 3985 4031 4109
4218 4246 4267 4289 4310 4345 4378 4428 4442 4464 4497 4541 4583 4618 4659
4684 4725 4777 4818 4858 4900 4947 5002 5027 5071 5109 5145 5174 5218 5239
5254 5270 5285 5300 5315 5338 5356 5377 5398 5419 5440 5461 5490 5511 5533
5562 5580 5608 5650 5669 5696 5746 5764 5782 5809 5845 5855 5865 5876 5886
5900 5915 5927 5941 6036 6097 6145 6182 6195 6206 6232 6242 6253 6264 6274
6284 6297 6308 6330 6342 6356 6371 6387 6408 6425 6445 6471 6537 6562 6583
6607 6623 6646 6679 6698 6716 6736 6769 6782 9315 9334 9353 9381 9411 9423
9435 9447 9459 9471 9517 9534 9563 9597 9635 9672 9708 9743 9826 9961 10065
10139 10189 10240 10286 10351 10433 10529 10624 10661 10745 10776 10797 10834 10901 11038
11180 11300 11331 11553 11589 11614 11702 11759 11787 11900 12004 12109 12506 12704 12805
12870 12932 13005 13066 13132 13199 13251 13310 13455 13558 13668 13735 13801 13901 14077
14249 14441 14516 14603 14776 15002 15207 15451 15549 15728 15883 16061 16182 16315 16440
16598 16749 16974 17240 17400 17562 17729 17776 17836 17920 17982 18042 18095 18145 18191
18242 18422 18597 18624 18671 18696 18723 18779 18830 18877 18928 18979 19031 19077 19128
19171 19220 19268 19315 19363 19413 19464 19513 19560 19606 19658 19711 19979 20015 20052
20083 20116 20148 20180 20217 20246 20285 20529 20702 21005 21044 21084 21122 21162 21202
21243 21284 21312 21341 21601 21625 21756 21797 21827 21844 21970 21984 21997 22024 22040
22053 22070 22092 22120 22149 22173 22198 22226 22252 22275 22291 22319 22348 22379 22403
22426 22450 22492 22504 22535 22564 22608 22642 22668 22691 22762 22776 22789 22816 22837
22850 22867 22895 22927 22960 22984 23009 23037 23068 23095 23109 23134 23160 23189 23211
23238 23260 23288 23305 23363 23403

$$SKIP	1#		
.EQUAT	1#		
.HEADE	1#		
.KT11	1#	9217#	9218
.MSG	21826#		
.SETUP	1#	550#	6929
.SWRHI	1#		
.$ACT1	1#	550#	
.$APTB	1#	550#	561
.$APTH	1#	550#	588
.$APTY	1#		
.$ASTA	1#		
.$CATC	1#		
.$CMTA	1#		
.$DB2D	1#		
.$DB2O	1#		
.$DIV	1#		
.$EOP	1#		
.$ERRO	1#		
.$ERRT	1#		
.$MULT	1#		
.$POWE	1#		
.$RAND	1#		
.$RDDE	1#		
.$RDOC	1#		
.$READ	1#		
.$R2AZ	1#		
.$SAVE	1#		
.$SB2D	1#		

```
.$SB20      1#
.$SCOP      1#
.$SIZE      1#
.$SUPR      1#
.$TRAP      1#
.$TYPB      1#
.$TYPD      1#
.$TYPE      1#
.$TYPO      1#
.$40CA      1#
.1170       1#


. ABS.  131741     000


 ERRORS DETECTED:  0

 CJKDEB.BIN,CJKDEB.LST/CRF/NL:TOC/SOL=SYSMAC.SML,CJKDEB.P11
 RUN-TIME: 63 75 11 SECONDS
 RUN-TIME RATIO: 432/150=2.8
 CORE USED:  51K  (102 PAGES)
```