

.REM

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

IDENTIFICATION

PRODUCT CODE: AC-9431D-MC
PRODUCT NAME: CZTRBD0 TR79 UTILITY PROGRAMS
PRODUCT DATE: FEBURARY 1982
MAINTAINER: MERRIMACK DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976,1982
DIGITAL EQUIPMENT CORPORATION, MAYNARD MASS.

CZTRBD.P11 18-NOV-81 09:16

41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92

.REM

TR79 UTILITY PROGRAM

TABLE OF CONTENTS

SECTION	SUBJECT
1.	ABSTRACT
2.	REQUIREMENTS
3.	LOADING PROCEDURE
4.	STARTING PROCEDURE
5.	RESTRICTIONS
6.	CONSOLE SETTINGS
7.	OPERATION
8.	LISTING

1. ABSTRACT

THIS PROGRAM IS IN TWO PARTS, AND IS INTENDED TO PROVIDE THE USER WITH A TOOL FOR TROUBLE-SHOOTING THE TR79 MAGTAPE SUBSYSTEM ON A PDP-11 COMPUTER SYSTEM. THE FIRST PART OF THE PROGRAM ALLOWS THE USER TO GIVE THE MAGTAPE, COMMANDS, TO SIMULATE USER ROUTINES BY MERELY INSERTING THESE COMMANDS IN THE CORE LOCATIONS PROVIDED. THE USER MAY EXECUTE ONE OR SEVERAL INSTRUCTIONS IN ANY LEGAL SEQUENCE. WHILE THE CODE FOR THE DRIVER IS SIMPLE AND USES NO INTERRUPTS, DUE TO THE DESIGN OF THE HARDWARE CERTAIN ERROR CONDITIONS MUST BE IDENTIFIED IN ORDER TO PREVENT MISINTERPRITATION OF THE DESIRED RESULTS.

PART TWO OF THE PROGRAM CONSIST OF SELF CONTAINED ROUTINES TO PERMIT THE USER TO SET UP AND CHECK THE DELAYS CONTAINED WITHIN THE TR79 CONTROLLER, BY USING THE SWITCH REGISTER TO SELECT THE APPROPRIATE ROUTINE.

x

CZTRBD.P11 18-NOV-81 09:16

.REM

93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143

2. REQUIREMENTS

2.1 HARDWARE

- A. PDP-11 PROCESSOR
- B. TR79 MAGTAPE TRANSPORT (HP-7970E DRIVE)
- C. TR79F MAGTAPE CONTROLLER

2.2 STORAGE

THIS PROGRAM REQUIRES A MINIMUM OF 4K OF CORE

3. LOADING

USE STANDARD BINARY LOADING PROCEDURE

4.0 STARTING PROCEDURE

THERE ARE TWO STARTING ADRESSES THAT MAY BE USED

- 4.1 200 (8): LA 200 SR=0 A START AT THIS ADRESS WILL RESULT IN A PROGRAMMED DEFAULT OPERATION OF A WRITE FORWARD WITH A WORD COUNT OF -20 AND A DATA PATTERN OF ALL 1'S. TO MODIFY THESE PARAMETERS SEE SECTION 7.1 PROGRAM OPERATION NOTE: ALSO SEE SECTION 5.0 PROGRAM RESTRICTIONS, THE DEFAULT OF WRITE WILL NOT WORK IF TAPE IS AT B.O.T..

- 4.2 204 (8) LA 204 SR=0 A START AT THIS ADRESS WILL EXECUTE THE SPECIALLY DESIGNED SETUP ROUTINES TO ALLOW THE USER TO SETUP OR VERIFY THE DELAYS WITHIN THE TR79 CONTROLLER.
NOTE: ALLWAYS USE SCRATCH TAPES WHEN TAPE MOTION IS INDICATED.

CZTRBD.P11 18-NOV-81 09:16

.REM

144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195

5.0 RESTRICTIONS

- 5.1 A. A PSEUDO-OP OF A 20(8) HAS BEEN PROVIDED TO ALLOW THE USER TO POWER CLEAR BETWEEN OPERATIONS IF DESIRED, HOWEVER THE PROGRAM CAN RECOVER FROM ERRORS. THIS IS A POWER CLEAR AND TAKES 900 MILI-SECONDS TO COMPLETE. ANY ATTEMPTS TO ISSUE INSTRUCTIONS TO THE CONTROLLER WHILE A POWER CLEAR IS IN PROGRESS WILL RESULT IN ILLEGAL COMMAND BIT SETTING WHICH WILL INHIBIT ANY FURTHER INSTRUCTIONS FROM BEING EXECUTED. A POWER CLEAR IS ALSO GENERATED FROM A BUS INIT WHICH OCCURS FROM A RESET INSTRUCTION. THE DRIVER USES NO RESETS. (USE CAUTION IF YOU MODIFY THE DRIVER PACKAGE.)
- B. THE TR79 CONTROLLER CHECKS FOR CERTAIN ILLEGAL FUNCTIONS DUE TO TAPE POSITION OR STATUS, THE DRIVER PACKAGE WILL CHECK THESE CONDITIONS AND HALT AT APPROPRIATE LOCATIONS WITH MEANINGFULL DATA DISPLAYED (SEE SECTION 7.2 ERROR CHECKS). THE LISTED CONDITIONS WILL PRODUCE ILLEGAL COMMAND ERRORS:
1. ATTEMPT TO WRITE DATA FROM LOAD POINT WITHOUT AN I.D.B.
 2. ATTEMPT TO WRITE A TAPE MARK FROM LOAD POINT
 3. ATTEMPT TO MOVE TAPE IN REVERSE FROM LOAD POINT
 4. ATTEMPT TO WRITE AN I.D.B. AT OTHER THAN LOAD POINT
 5. ATTEMPT TO WRITE DATA WITH THE WRITE RING REMOVED
 6. ISSUE A COMMAND WHILE THE MAGTAPE IS NOT READY
 7. ISSUE A COMMAND WHILE THE CONTROLLER IS NOT READY
 8. ISSUE A COMMAND WITH INHIBIT BIT SET
 9. ILLEGAL FUNCTION CODES 00,03,05,06,11,12,14
- C. THE PROGRAM DOES NO DATA CHECKS ON READ OR WRITE DATA TRANSFERRED. IT IS THE RESPONSIBILITY OF THE OPERATOR TO MANUALLY EXAMINE THE BUFFER LOCATIONS TO DETERMINE IF THERE HAVE BEEN ANY PICKED OR DROPPED BITS IF DESIRED.
- D. NOTE: HARDWARE OPERATION OF THE TR-79 SPECIFIES THAT EACH CORE WORD LOCATION CONTAIN ONE BYTE (BITS 0-7) OF DATA AND PARITY (BIT 8). THEREFORE WHEN CALCULATING THE WORD COUNT FOR A TRANSFER THE ACTUAL NUMBER OF CORE BYTE LOCATIONS ACCESSED IS EQUAL TO 2X THE NUMBER LOADED IN THE WORD COUNT REGISTER. ALSO NOTE THAT THE CONTROLLER DOES NOT APPEND PARITY TO THE BYTE BEFORE DOING A WRITE OPERATION. PARITY MUST BE CORRECT IN CORE OTHERWISE ERRORS WILL OCCUR ON THE TRANSFER (ODD PARITY) IS ALWAYS USED.

2

CZTRBD.P11

18-NOV-81 09:16

.REM

6.0 CONSOLE SWITCH SETTINGS

SW 15 = 1 STOP AFTER EACH OPERATION (ONLY WITH START 200)
0 PROCEED

SW 14 = 1 STOP AT THE END OF EACH PROGRAM PASS (ONLY WITH START 200)
0 PROCEED

SW 7 = 1 ENABLE FOR DELAY ROUTINES (EXECUTE ROUTINE ONLY WITH START 204)
0 ALLOW SELECTION OF DELAY ROUTINES WITH SW 0-3

SW 0 THU 3 = DELAY ROUTINE TO BE EXECUTED (ONLY WITH START 204)

6.1 DELAY SETUP TABLE

SWITCH SETING	DELAY NAME	MOBLOC TYPE	LOCATION	PRINT PAGE	INPUT PIN	OUTPUT PIN	TIME
00	NO-OP						
01	P CLR	M-302	C-06	T02-2	H2	F2	20 MILI SEC.
02	P CLR OFF	M-306	D-09	T04-1	H2	T2	900 MILI SEC.
03	ERROR CLK	M-302	C-10	T04-2	H2	F2	200 NANO SEC.
04	WRITE ENAB	M-302	C-10	T09-3	M2	T2	40 MICRO SEC.
05	BUFF CONT	M-304	B-18	T11-1	E1	J1	1 MICRO SEC.
06	END WR DAT	M-302	A-16	T11-1	M2	T2	18 MICRO SEC.
07	1ST WD REQ	M-302	A-22	T11-2	H2	F2	100 MICRO SEC.
10	ERASE	M-304	B-18	T09-3	S1	M1	1 MICRO SEC.
11	WRITE IDB	M-302	A-16	T09-1	H2	F2	17 MILI SEC.
12	IDB TIMING	M-302	D-13	T09-1	H2	F2	75 MILI SEC.
13	ABORT	M-306	A-25	T09-3	H2	T2	1.5 SEC.
14	BUSY DELAY	M-304	B-18	T05-1	R1	P1	100 NANO SEC.
15	GO BIT DEL	M-304	B-18	T06-1	D1	H1	1 MICRO SEC.
16	M.S.D.	M-302	A-22	T09-2	M2	T2	900 MILI SEC.
17	NO-OP						

x

196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249

CZTRBD.P11

18-NOV-81 09:16

.REM

 * DELAY CONDITION NOTES *

6.2	<u>DELAY</u>	\$\$=FIXED DELAYS
	00	NO OPERATION PERFORMED WAITING SWITCH SELECTION AND ENABLE
	01	POWER CLEAR PERFORMED NO TAPE MOTION DELAY PULSE IS POSITIVE GOING
	02	POWER CLEAR PERFORMED NO TAPE MOTION DELAY PULSE IS POSITIVE GOING
	03	NO TAPE MOTION, PROGRAM FORCES AN ERROR WITH THE BGL BIT IN THE TR STATUS REGISTER (BIT 11) DELAY PULSE IS POSITIVE GOING
	04	TAPE MOTION, PROGRAM DOES A SHORT ERASE WHILE MOVING TAPE TAPE MOTION IS NOT READILY NOTICIBLE WHILE EXECUTING THIS ROUTINE DELAY PULSE IS POSITIVE GOING
\$\$	05	TAPE MOTION, PROGRAM DOES A 10 BYTE WRITE, PROGRAM CHECKS FOR LOAD POINT AND WILL WRITE AN I.D.B. BEFORE ENTERING THE DELAY LOOP. DELAY PULSE IS POSITIVE GOING
	06	SAME CONDITIONS AS 05 DELAY PULSE IS POSITIVE GOING
	07	SAME CONDITIONS AS 05 DELAY PULSE IS POSITIVE GOING
\$\$	10	TAPE MOTION, PROGRAM WILL CHECK FOR LOAD POINT THEN DO A MAXIMUM ERASE TO MAKE THE OPERATION CONTINUOUS THE PROGRAM WILL CLEAR THE ERASE COUNT BEFORE THE OPERATION IS DONE. DELAY PULSE IS NEGATIVE GOING
	11	TAPE MOTION, PROGRAM WILL CONTINUOUSLY WRITE THE I.D.B. DELAY PULSE IS POSITIVE GOING
	12	SAME CONDITIONS AS DELAY 11. DELAY PULSE IS POSITIVE GOING
	13	PROGRAM WILL REWIND TAPE TO L.P. AND FORCE AN ERROR BY DOING A WRITE DATA. DELAY PULSE IS POSITIVE GOING.
\$\$	14	TAPE WILL MOVE TO L.P. , AND DO A MAXIMUM ERASE. WHILE THIS IS HAPPENING PROGRAM WILL LOAD THE COMMAND REGISTER TO PRODUCE A LD CTRL PULSE. DELAY PULSE IS POSITIVE GOING
\$\$	15	SAME CONDITIONS AS DELAY 04. DELAY PULSE IS NEGATIVE GOING
	16	PROGRAM WILL MOVE TAPE TO E.O.T. AND ATTEMPT TO DO A FAST FORWARD TO PRODUCE THE MOTION STOP DELAY. DELAY IS POSITIVE. NOTE: AFTER COMPLETION OF THIS ROUTINE A MANUAL REWIND SHOULD BE PERFORMED.
	17	THIS IS A NO OPERATION SAME AS 00

250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304

CZTRBD.P11

18-NOV-81 09:16

305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343

7.0 OPERATION

THE PROGRAM IS QUITE SIMPLE HOWEVER IT DOES REQUIRE KNOWLEGE OF THE OF THE TR-79 MAGTAPE SYSTEM AND AN UNDERSTANDING OF THE PROGRAM FUNCTIONS AND RESTRICTIONS. THE CODE HAS BEEN ASSEMBLED IN IMMEDIATE AND ABSOLUTE MODES USING PC ADRESSING. IT IS RECOMMENDED THAT THE USER READ AND UNDERSTAND THE RESTRICTIONS AND OPERATIONS SECTIONS.

THE DRIVER PROGRAM (LOAD ADRESS 200, START SWITCHES =0) CAN BE MADEB TO EXECUTE ANY LEGAL SEQUENCE OF OPERATIONS (SEE SECTION 7.3) BY INSERTING THE COMMANDS IN THE OPERATIONS TABLE, (CORE LOCATIONS 722 THRU 766). EACH COMMAND SHOULD OCCUPY ONE CORE LOCATION BITS 0-4 ONLY. THE TOTAL NUMBER OF COMMANDS TO BE EXECUTED SHOULD THEN BE ENTERED IN LOCATION 720. THE PROGRAM PARAMETERS MAY BE ALTERED BY CHANGING THE APPROPRIATE CORE LOCATIONS (SEE SECTION 7.1). PROGRAM DEFAULT IS A SINGLE WRITE COMMAND OF 20 WORDS OF ALL 1'S FROM LOCATION 2700 WITH MINIMUM DELAY BETWEEN OPERATIONS. THIS DEFAULT WILL NOT WORK IF THE TAPE IS POSITIONED AT LOAD POINT.

THE DELAY PROGRAM (LOAD 204, START SWITCHES=0) WILL EXECUTE THE DELAY SET-UP ROUTINES TO ALLOW SET-UP OF ALL THE DELAYS IN THE TR-79 CONTROLLER THE PROGRAM HAS AN ACTIVE SWITCH REGISTER AFTER STARTING. BY SELECTING THE DESIRED DELAY ROUTINE IN SWITCH REGISTER 0 THRU 3, AND THEN SETTING BIT 7 =1 THE ROUTINE WILL BEGIN EXECUTION. TO CHANGE THE DELAY ROUTINE SET BIT 7=0, WAIT A FEW SECONDS FOR COMPLETION OF THE ROUTINE, THEN ENTER THE NEW ROUTINE NUMBER IN BITS 0-3 AND SET BIT 7=1. THE DELAY PROGRAM CONTAINS NO ERROR HALTS, HOWEVER IF ERRORS ARE DETECTED THE PROGRAM WILL INFORM THE USER BY OUTPUTTING A BELL CODE TO THE CONSOLE TERMINAL. THE PROGRAM WILL THEN DO A CONTROL RESET AND CONTINUE.

NOTE: THE PROGRAM BUILDS THE CORE DATA BUFFERS EACH TIME THE PROGRAM IS STARTED. THE PROGRAM DEFAULT IS LOCATION 2700 HOWEVER THIS MAY BE CHANGED BY MODIFYING LOCATION 242 IN THE CORE BUILD ROUTINE TO PUT THE BUFFERS ANYPLACE IN THE LOWER 28K. THIS PROGRAM DOES NOT PROGRAM THE KT AND DOES NOT RELOCATE ABOVE THE LOWER 28K OF MEMORY.

CZTRBD.P11

18-NOV-81 09:16

344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397

7.1 PROGRAM PARAMETER LIST AND CORE ADDRESSES

PARAMETER	LOCATION	DESCRIPTION
EXTENDED CORE ADDRESS	700	BITS 12 AND 13 OF THIS LOCATION REPRESENT XBA 16 AND XBA 17 OF THE TR CONTROL REGISTER THESE BITS ALLOW RELOCATION OF THE DATA BUFFER.
UNIT SELECT	702	BITS 8+9 IN THIS LOCATION REPRESENT THE UNIT NUMBERS OF THE TAPE DRIVES. A MAXIMUM OF 4 DRIVES PER CONTROLLER DEFAULT IS UNIT 0.
WORD COUNT	704	THIS IS THE 2'S COMPLIMENT OF THE NUMBER OF WORDS TRANSFERRED. SINCE EACH BYTE OCCUPIES A WORD LOCATION THE NUMBER OF CORE LOCATIONS USED IS 2X THE WORD COUNT. PROGRAM DEFAULT IS -20 WORDS.
READ ADDRESS	706	CONTAINS ADDRESS OF THE READ BUFFER. PROGRAM DEFAULT IS LOCATION 6700.
WRITE ADDRESS	710	CONTAINS ADDRESS OF THE WRITE BUFFER. THE PROGRAM CONTAINS 4 WRITE PATTERNS CONTIGIOUS IN CORE. LOCATION 2700 = ALL 1'S PATTERN LOCATION 3700 = ALTERNATE 1 AND 0 BYTES LOCATION 4700 = ALTERNATE 1 AND 0 BITS LOCATION 5700 = SLIDING 1 BIT PATTERN PROGRAM DEFAULT IS LOCATION 2700
ERASE COUNT	712	CONTAINS A 2'S COMPLIMENT NUMBER PROPORTIONAL TO THE AMOUNT OF TAPE TO BE ERASED. THIS NUMBER IS LOADED INTO THE WORD COUNT REGISTER PRIOR TO AN ERASE COMMAND BEING PERFORMED. PROGRAM DEFAULT IS 77777. EACH INCREMENT CAUSES .02 INCHES OF TAPE TO BE ERASED.
OPERATION DELAY	714	CONTAINS A NUMBER USED IN A TIMER BETWEEN OPERATIONS DEFAULT = 000001 MINIMUM DELAY
OPERATION DELAY MULT.	716	THIS IS USED IN CONJUNCTION WITH LOC. 714 AS A MULTIPLIER IN THE DELAY TIMER. DEFAULT IS 000004 MINIMUM DELAY. INCREASING THIS NUMBER WILL ALLOW MORE TIME BETWEEN OPERATIONS.
OPERATIONS NUMBER	720	THIS LOCATION CONTAINS THE NUMBER OF OPERATIONS TO BE PERFORMED IN THE OP TABLE. DEFAULT = 1.
OPERATIONS TABLE	722 THRU 766	THIS IS THE BEGINNING OF THE OPERATIONS TABLE. ALL OPERATIONS TO BE PERFORMED SHOULD BE ENTERED IN THE DESIRED SEQUENCE IN THIS TABLE. DEFAULT IS A WRITE OPERATION.

C:\TRBD.P11 18-NOV-81 09:16

398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430

7.2 ERROR CHECKS AND HALTS

LOCATION	DESCRIPTION
1320	HALT HERE IF THERE WAS AN ATTEMPT TO EXECUTE AN ILLEGAL FUNCTION, DUE TO TAPE POSITION OR SEQUENCE OF INSTRUCTIONS. THE ILLEGAL COMMAND IS DISPLAYED IN RO WHEN THE PROGRAM HALTS. SEE SECTION 5.1B FOR ILLEGAL FUNCTIONS
1332	HALT HERE IF THERE WAS A HARDWARE ERROR ON THE PREVIOUS OPERATION IF IT IS DESIRED TO BYPASS THE ERROR FLAG NOP THIS LOCATION. THE COMMAND AND STATUS REGISTER SHOULD BE EXAMINED AT THIS TIME TO DETERMINE THE PROBABLE CAUSE OF THE ERROR. PRESSING CONTINUE WILL CLEAR THE ERROR BY EXECUTING A CONTROL RESET.
1350	HALT HERE IF YOUR OPERATION TABLE LOC.722-766 HAS AN OPERATION THAT IS NOT DEFINED IN THE LEGAL FUNCTION CODES. RO HAS THE BAD CODE IN IT,CHECK YOUR TABLE IN LOCATIONS 722 THRU 766.
1406	HALT HERE IF BIT 15 OF THE SWR IS SET. THIS IS THE HALT BETWEEN INSTRUCTIONS.
1432	HALT HERE IF BIT 14 OF THE SWR IS SET. THIS IS THE HALT BETWEEN PASSES OF INSTRUCTIONS IN THE OP TABLE.

CZTRBD.P11

18-NOV-81 09:16

431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472

7.3 TABLE OF LEGAL FUNCTIONS AND CODES FOR USE IN OPERATIONS TABLE (LOC 722-766)

<u>CODE</u>	<u>FUNCTION</u>
00	**** ILLEGAL ****
01	WRITE DATA (ILLEGAL IF EXECUTED FROM LOAD POINT)
02	READ (DATA, TAPE MARK OR I.D.B.)
03	**** ILLEGAL ****
04	SPACE REVERSE (ILLEGAL IF ISSUED FROM LOAD POINT)
05	**** ILLEGAL ****
06	**** ILLEGAL ****
07	ERASE
10	REWIND (TAPE MOVES AT 160 I.P.S.) ILLEGAL IF ISSUED FROM LOAD POINT.
11	**** ILLEGAL ****
12	**** ILLEGAL ****
13	FAST FORWARD (TAPE MOVES FORWARD AT 160 I.P.S.)
14	**** ILLEGAL ****
15	WRITE I.D.B. (ILLEGAL IF ISSUED AT OTHER THAN LOAD POINT)
16	WRITE TAPE MARK (ILLEGAL IF ISSUED FROM LOAD POINT)
17	OFFLINE (REQUIRES MANUAL INTERVENTION)
20	CONTROL RESET (PROGRAM PSEUDO OP)

CZTRBD.P11 18-NOV-81 09:16

8. PROGRAM LISTING

```

473
474
475
476
477
478
479
480
481      000000
482
483
484
485
486
487
488      000000
489      000001
490      000002
491      000003
492      000004
493      000005
494      000006
495      000007
496
497
498
499
500
501
502
503      164000
504      164002
505      164004
506      164006
507
508
509
510
511
512
513      177776
514      177570
515
516
517
518
519
520
521      177564
522      177566
523
524
525
526
527

```

```

.ENABLE ABS,AMA
.TITLE TR79 UTILITY DRIVER
.ASECT

```

```

*****
* GENERAL REGISTER DEFINITIONS *
*****

```

```

R0=%0
R1=%1
R2=%2
R3=%3
R4=%4
R5=%5
SP=%6
PC=%7

```

```

*****
* TR79 REGISTER DEFINITIONS *
*****

```

```

TRCOM=164000
TRSTAT=164002
TRWC=164004
TRBA=164006

```

```

*****
* PROCESSOR REGISTER DEFINITIONS *
*****

```

```

PSW=177776
SWR=177570

```

```

*****
* TTY REGISTERS *
*****

```

```

TTSTAT=177564
TTBUF=177566

```


CZTRBD.P11 18-NOV-81 09:16

```

571
572
573 000300 001361
574 000302 005000
575 000304 005001
576 000306 005200
577 000310 005201
578 000312 010022
579 000314 022702 006700
580 000320 001405
581 000322 022701 000011
582 000326 001765
583 000330 006300
584 000332 000765
585 000334 005737 000356
586 000340 001404
587 000342 005037 000356
588 000346 000137 001462
589 000352 000137 001000
590 000356 000000
591
592
593
594
595
596 000500 000500
597 000500 000000
598
599
600
601 000600
602
603
604
605

```

```

:
:
SLB:      BNE  X2          ;NOT DONE YET
          CLR  R0          ;CLEAR THE PATTERN GENERATOR
          CLR  R1          ;CLEAR THE PATTERN COUNTER
SLB1:     INC  R0          ;SET BIT IN PATTERN
          INC  R1          ;KEEP COUNT
          MOV  R0,(R2)+    ;PUT IT IN CORE
          CMP  #6700,R2    ;SEE IF WERE FINISHED
          BEQ  SLBDON      ;YES JUMP OUT
          CMP  #11,R1     ;CHECK ON THE BIT POSITION
          BEQ  SLB         ;RESET THE SLIDING BIT
          ASL  R0          ;SHIFT THE BIT
          BR   SLB1        ;LOOP AGAIN
SLBDON:   TST  @#NORST     ;SEE WHERE THE START CAME FROM
          BEQ  ALD         ;IF = 0 MUST HAVE BEEN START 200
          CLR  @#NORST     ;CLEAR IT OUTFOR NEXT TIME
          JMP  @#DRTN      ;NOT = GO TO 204 START
ALD:      JMP  @#START     ;GO TO A 200 START
NORST:    000000         ;TEMPORARY LOCATION
:
:
:          *****
:          *   STACKS   *
:          *****
:
SUBSTK:   000000         .=500
:
:
:          .=600
:STACK:   000000         ;SET STACK HERE
:
:
:

```


CZTRBD.P11 18-NOV-81 09:16

```

655
656
657
658
659
660
661 001000 001000
662 001004 012737 000600 177776 START: MOV #600,SP      .=1000
663 001012 032737 004000 164000 1$: BIT #400,@#TRCOM  :SET UP STACK AT LOC. 600
664 001020 001374
665 001022 013701 000720
666 001026 042737 176377 000702 UNUM: MOV #340,@#PSW    :SET PRIORITY LEVEL 7 NO INTERRUPTS ALLOWED
667
668
669
670
671
672
673 001034 012702 000722
674 001040 012737 000011 000674 LOOP: MOV #9,@#TEMP1   :R2 CONTAINS THE POINTER TO THE START OF THE OPERATINS
675 001046 012703 001440
676 001052 012237 000676
677 001056 023723 000676 2$: MOV #LEGOPS,R3    :THE NUMBER OF LEAGAL OPERATIONS
678 001062 001422
679 001064 005337 000674
680 001070 001372

```

* HOUSE KEEPING AND INITIAL PROGRAM PARAMETERS *

* SET UP OPERATIONS, COMPARITOR *

MOV #OPTBL,R2 :R2 CONTAINS THE POINTER TO THE START OF THE OPERATINS
MOV #9,@#TEMP1 :THE NUMBER OF LEAGAL OPERATIONS
MOV #LEGOPS,R3 :POINTER TO THE BEGINNING OF THE LEGAL OPERATIONS COMPA
MOV (R2)+,@#TEMP2 :GET THE OPERATION AND PUT IT IN TEMP 2
CMP @#TEMP2,(R3)+ :CHECK IT AGAINST THE LEGAL FUNCTIONS
BEQ CLINH :IF ITS LEGAL CONTINUE TO EXECUTE IT
DEC TEMP1 :WASN'T THAT OPERATION SUBTRACT 1
BNE 2\$:TRY NEXT ONE

CZTRBD.P11 18-NOV-81 09:16

```

720
721
722
723
724
725
726
727 001162 006337 000676
728 001166 053737 000702 000676
729 001174 053737 000700 000676
730 001202 005237 000676
731 001206 000417
732
733
734
735
736
737
738
739
740
741 001210 013737 000710 164006
742 001216 000403
743 001220 013737 000706 164006
744 001226 013737 000704 164004
745 001234 000752
746 001236 013737 000712 164004
747 001244 000746
748
749
750
751
752
753
754
755 001246 000240
756 001250 013737 000676 164000
757 001256 105737 164000
758 001262 100375
759

```

```

*****
*   SET UP UNIT NUMBER AND GO BIT   *
*****

SGOB:  ASL  @#TEMP2           ;SHIFT THE FUNCTION INTO THE PROPER BIT POSITIONS
        BIS  @#UNIT,@#TEMP2   ;SET THE UNIT # BITS
        BIS  @#EXTCOR,@#TEMP2 ;SET THE MEMORY EXTENSION BITS
        INC  @#TEMP2           ;SET THE GO BIT
        BR   EXECUT           ;JUMP TO THE EXECUTION ROUTINE

*****
*   OPERATIONS SETUP ROUTINES   *
*****

WRITE:  MOV  @#WADDR,@#TRBA    ;SET UP WRITE BUFFER AREA
        BR   WR1WC            ;CONTINUE ON TO SET UP W.C.
READ:   MOV  @#RADDR,@#TRBA    ;SET UP READ BUFFER ADDRESS
WR1WC:  MOV  @#WCNT,@#TRWC     ;SET UP WORD COUNT
        BR   SGOB            ;SET UP GO BIT
ERSE:   MCV  @#ERSCNT,@#TRWC   ;SET NUMBER TO INDICATE AMOUNT OF TAPE TO BE ERASED
        BR   SGOB            ;SET UP GO BIT

*****
*   ROUTINE TO EXECUTE THE FUNCTION AND CHECK FOR DONE   *
*****

EXECUT: NOP
7$:     MOV  @#TEMP2,@#TRCOM    ;DO THE FUNCTION
        TSTB @#TRCO%          ;SEE IF DONE YET
        BPL 7$                ;WAIT FOR IT

```

CZTRBD.P11 18-NOV-81 09:16

```

760
761
762
763
764
765
766
767 001264 013737 164002 000672 FUDONE: MOV @#TRSTAT,@#STEM ;SAVE STATUS
768 001272 013737 164000 000670 MOV @#TRCOM,@#COMTEM ;SAVE COMMAND REGISTER
769 001300 032737 040000 000670 BIT #40000,@#COMTEM ;WAS IT AN ILLEGAL COMMAND DUE TO SEQUENCE OR TAPE POSI
770 001306 001405 BEQ ERDONE ;NO ERROR HERE
771 001310 006237 000676 ILLCOM: ASR @#TEMP2 ;STRIP OFF THE GO BIT
772 001314 013700 000676 MOV @#TEMP2,R0 ;PUT BAD COMMAND IN R0
773 001320 000000 ERR14: HALT ; STOP WITH BAD COMMAND DISPLAYED
774 001322 032737 100000 000670 ERDONE: BIT #100000,@#COMTEM ;SEE IF ERROR BIT IS SET
775 001330 001410 BEQ OPDEL ;NO ERRORS CONTINUE
776 001332 000000 ERR15: HALT ;GOT AN ARORR NOP THIS HALT TO CONTINUE
777 001334 000137 001106 JMP @#CRES ;IF YOU GOT AN ERROR ONLY RECOVERY IS WITH A CONTROL RE
778 001340 006237 000676 ILLFUN: ASR @#TEMP2 ;STRIP OFF GO BIT
779 001344 013700 000676 ILFUT: MOV @#TEMP2,R0 ;PUT THE BAD CODE IN R0 TO DISPLAY WHEN HALTED
780 001350 000000 ERRIF: HALT ;GOT AN ILLEGAL FUNCTION CHECK YOUR PROGRAM LOCATION 72
781
782

```

```

*****
* ROUTINE TO CHECK FUNCTION WHEN DONE *
*****

```

```

783
784
785
786
787
788
789 001352 013737 000716 000666 OPDEL: MOV @#OPDLX,@#TIMMUL ;SET OP OPERATIONS DELAY MULTIPLIER
790 001360 013700 000714 MOV @#OPDLY,R0 ;SET UP OPERATIONS DELAY TIMER
791 001364 005300 8$: DEC R0 ;TIMER IS TICKING
792 001366 001376 BNE 8$ ;GET MORE TIME
793 001370 005337 000666 DEC @#TIMMUL ;COUNT DOWN THE MULTIPLIER
794 001374 001373 BNE 8$ ;GET MORE TIME
795 001376 032737 100000 177570 BIT #100000,@#SWR ;TIMES UP CHECK SWITCHES TO SEE IF WE HALT OR CONTINUF
796 001404 001401 BEQ .+4 ;DONT STOP NOW SKIP THE HALT
797 001406 000000 INSHLT: HALT ;STOP BETWEEN INSTRUCTIONS
798 001410 005301 DEC R1 ;-1 FROM THE NUMBER OF OPERATIONS IN R1
799 001412 001001 BNE 9$ ;GO AND DO THE NEXT INSTRUCTION
800 001414 000401 BR .+4 ;SKIP THE JUMP
801 001416 000137 001040 9$: JMP @#LOOP ;DO THE LOOP AGAIN
802 001422 032737 040000 177570 BIT #40000,@#SWR ;CHECK SWITCHES TO SEE IF WE WANT TO STOP AT END OF PAS
803 001430 001401 BEQ REST ;DO THE NEXT PASS SKIP THE HALT
804 001432 000000 PASHLT: HALT ;STOP BETWEEN PASSES
805 001434 000137 001000 REST: JMP @#START ;GO DO IT AGAIN (NEXT PASS)
806
807
808
809
810
811
812 001440 000001 LEGOPS: 00001 ;WRITE
813 001442 000002 00002 ;READ
814 001444 000004 00004 ;SPACE REVERSE
815 001446 000007 00007 ;ERASE
816 001450 000010 00010 ;REWIND
817 001452 000013 00013 ;FAST FORWARD
818 001454 000015 00015 ;WRITE IDB
819 001456 000016 00016 ;WRITE TAPE MARK
820 001460 000017 00017 ;OFFLINE
821

```

* OPERATION DELAY BETWEEN INSTRUCTIONS *

* LEGAL OPERATIONS COMPARITOR TABLE *

CZTRBD.P11 18-NOV-81 09:16

* ROUTINE FOR DELAY 10 *

```

949
950
951
952
953
954
955 002150 004537 002654 BR10: JSR R5,@WETS ;CHECK FOR E.O.T.
956 002154 004537 002570 JSR R5,@WFLP ;GET US OFF LOAD POINT
957 002160 005037 164002 CLR @TRSTAT ;CLEAR INHIBIT
958 002164 012737 000017 164000 MOV #17,@TRCOM ;DO A MAXIMUM ERASE
959 002172 012700 005000 BR10A: MOV #5000,R0 ;SET UP COUNTER
960 002176 012701 000004 MOV #4,R1 ;SET TIMING LOOP MULTIPLIER
961 002202 005300 BR10B: DEC R0 ;START COUNTDOWN
962 002204 001376 BNE BR10B ;TIMER IS TICKING
963 002206 005301 DEC R1 ;ONCE THROUGH TIMING LOOP
964 002210 001374 BNE BR10B ;REPEAT LOOP IF MULTIPLIER IS NON ZERO
965 002212 005037 164004 CLR @TRWC ;RE ESTABLISH THE ERASE COUNT TO 0
966 002216 105737 177570 TSTB @SWR ;SEE IF WE LOOP HERE
967 002222 100763 BMI BR10A ;DO IT AGAIN
968 002224 004537 002502 JSR R5,@WPCL ;DO A POWER CLEAR
969 002230 000137 001510 JMP @WBR1 ;GET OUT AND GET THE NEXT DELAY DIRECTIVE
970
971
972
973
974

```


CZTRBD.P11 18-NOV-81 09:16

```

1038
1039
1040
1041
1042
1043
1044
1045
1046 002502 052737 004000 164000 PCL:   BIS   #4000,@#TRCOM      ;SET POWER CLEAR
1047 002510 032737 004000 164000 PCL1:  BIT   #4000,@#TRCOM      ;WAIT FOR 900 MILI SECONDS
1048 002516 001374                BNE   PCL1                ;STILL WAITING
1049 002520 000205                RTS    R5                  ;RETURN TO MAIN ROUTINE
1050
1051
1052
1053
1054
1055
1056
1057
1058 002522 105737 164000      RDY:   TSTB  @#TRCOM        ;CHECK ON DONE BIT
1059 002526 100375                BPL   RDY                  ;WAIT TILL DONE
1060 002530 042737 000001 164002 IHB:   BIC   #1,@#TRSTAT       ;CLEAR THE INHIBIT BIT
1061 002536 000205                RTS    R5                  ;RETUN TO MAIN ROUTINE
1062
1063
1064
1065
1066
1067
1068
1069
1070 002540 005737 164000      ERCK:  TST   @#TRCOM        ;SEE IF ERROR IS UP
1071 002544 100010                BPL   ERCK2                ;NO ERRORS JUMP OUT
1072 002546 012737 000007 177566 ERCK1: MOV   #7,@#TTBUF         ;GOT AN ERROR RING A BELL
1073 002554 105737 177564                TSTB  @#TTSTAT            ;WAIT HERE
1074 002560 100375                BPL   ERCK1                ;WAIT HERE
1075 002562 004537 002502      ERCK2: JSR   R5,@#PCL        ;CLEAR THE ERROR WITH A POWER CLEAR
1076 002566 000205                RTS    R5                  ;GO BACK TO MAIN
1077

```

* SUBROUTINE FOR POWER CLEAR *

* SUBROUTINE FOR READY AND CLEAR INHIBIT *

* SUBROUTINE TO CHECK FOR ERRORS *

CZTRBD.P11 18-NOV-81 09:16

```

1078
1079
1080
1081
1082
1083
1084
1085 002570 032737 0J0040 164002 OFLP: BIT #40,@#TRSTAT ;SEE IF LOAD POINT IS UP
1086 002576 001411 BEQ OFLP1 ;NO LP JUMP OUT
1087 002600 005037 164002 CLR @#TRSTAT ;CLEAR THE INHIBIT
1088 002604 012737 000033 164000 MOV #33,@#TRCOM ;WRITE AN I.D.B.
1089 002612 004537 002522 JSR R5,@#RDY ;WAIT FOR READY
1090 002616 004537 002540 JSR R5,ERCK ;CHECK FOR ERRORS
1091 002522 000205 OFLP1: RTS R5 ;GO BACK TO MAIN
1092
1093
1094
1095
1096
1097
1098
1099 002624 032737 000040 164002 REW: BIT #40,@#TRSTAT ;AT LOAD POINT??
1100 002632 001007 BNE REW2 ;YES DON'T NEED REWIND
1101 002634 005037 164002 REW1: CLR @#TRSTAT ;CLR THE INHIBIT
1102 002640 012737 000021 164000 MOV #21,@#TRCOM ;DO A REWIND
1103 002646 004537 002522 JSR R5,@#RDY ;WAIT TILL DONE
1104 002652 000205 REW2: RTS R5 ;GO BACK
1105
1106
1107
1108
1109
1110 002654 105737 164002 ETS: TSTB @#TRSTAT ;IS END OF TAPE UP ?
1111 002660 100002 BPL ETS1 ;NOT AT E.O.T.
1112 002662 004537 002624 JSR R5,@#REW ;DO A REWIND
1113 002666 000205 ETS1: RTS R5 ;GET BACK
1114
1115
1116

```

* SUBROUTINE TO GET OFF LOAD POINT LEGALLY *

* SUBROUTINE FOR REWIND AND L.P. *

* SUBROUTINE FOR E.O.T. *

CZTRBD.P11 18-NOV-81 09:16

1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166

* WRITE BUFFER PATTERNS *

. =2700
. REPT 1000 :ALL 1'S
. WORD 000777 :PATTERN = 0 000 000 111 111 111
. ENDR

. =3700
. REPT 1000 :1'S AND 0'S ALTERNATE WORDS
. WORD 000400 :PATTERN = 0 000 000 100 000 000
. WORD 000777 :PATTERN = 0 000 000 111 111 111
. ENDR

. =4700
. REPT 1000 :ALTERNATE BITS
. WORD 000525 :PATTERN = 0 000 000 101 010 101
. WORD 000652 :PATTERN = 0 000 000 110 101 010
. ENDR

. =5700
. REPT 1000 :SLIDING 1 BIT
. WORD 000001 :PATTERN = 0 000 000 000 000 001
. WORD 000002 :PATTERN = 0 000 000 000 000 010
. WORD 000004 :PATTERN = 0 000 000 000 000 100
. WORD 000010 :PATTERN = 0 000 000 000 001 000
. WORD 000020 :PATTERN = 0 000 000 000 010 000
. WORD 000040 :PATTERN = 0 000 000 000 100 000
. WORD 000100 :PATTERN = 0 000 000 001 000 000
. WORD 000200 :PATTERN = 0 000 000 010 000 000
. WORD 000400 :PATTERN = 0 000 000 100 000 000
. ENDR

* READ BUFFER AREA *

. =6700 :1000 WORD LOCATIONS RESERVED FOR READ BUFFER

.END

000001

CZTRBD.P11 18-NOV-81 09:16

CROSS REFERENCE TABLE -- USER SYMBOLS

NORST	000356	550*	585	587*	590#													
OFLP	002570	920	956	1021	1085#													
OFLP1	002622	1086	1091#															
OPDEL	001352	775	789#															
OPDLX	000716	626#	789															
OPDLY	000714	625#	790															
OPNUM	000720	627#	665															
OPTBL	000722	633#	673															
PASHLT	001432	804#																
PCL	002502	875	900	947	968	986	1007	1032	1035	1046#	1075							
PCL1	002510	1047#	1048															
PSW =	177776	513#	662*	832*														
R	001144	713#																
RADDR	000706	622#	743															
RDY	002522	907	910	925	982	1001	1004	1019	1058#	1059	1089	1103						
READ	001220	713	743#															
REST	001434	803	805#															
REW	002624	936	980	1015	1020	1099#	1112											
REWD	001152	716#																
REW1	002634	1101#																
REW2	002652	1100	1104#															
SGOB	001162	727#	745	747														
SLB	000302	574#	582															
SLBDON	000334	580	585#															
SLB1	000310	577#	584															
SR	001146	714#																
START	001000	589	661#	805														
STTEM	000672	616#	767*															
SUBSTK	000500	597#																
SWR =	177570	514#	795	802	835	882	898	912	927	942	966	984	1005	1033				
SWRTEM	000664	613#	835*	836	838*	839*	840*	841										
TABLE	001546	851#																
TEMP1	000674	617#	674*	679*														
TEMP2	000676	618#	676*	677	688	727*	728*	729*	730*	756	771*	772	778*	779				
TIMMUL	000666	614#	789*	793*														
TRBA =	164006	506#	741*	743*	923*	1023*												
TRCOM =	164000	503#	663	691*	692	756*	757	768	833	909*	924*	940*	941*	944				
		958*	981*	1000*	1003*	1018*	1025*	1046*	1047	1058	1070	1088*	1102*					
TRSTAT=	164002	504#	702*	767	892*	895*	921*	938*	957*	997	999*	1002*	1016*	1024*				
		1060*	1085	1087*	1099	1101*	1110											
TRWC =	164004	505#	744*	746*	908*	922*	939*	965*	1017*	1022*								
TTBUF =	177566	522#	1072*															
TTSTAT=	177564	521#	1073															
UNIT	000702	620#	666*	728														
UNUM	001026	666#																
W	001142	712#																
WADDR	000710	623#	741	923														
WCNT	000704	621#	744															
WRITE	001210	712	741#															
WR1WC	001226	742	744#															
WTRM	001160	719#																
X1	000240	560#																
X2	000244	561#	573															
X3	000250	562#	567															
X4	000264	564	568#															
.	= 002670	536#	541	548#	596#	601#	612#	660#	714	796	800	829#						

CZTRDD.P11 18-NOV-81 09:16

CROSS REFERENCE TABLE -- USER SYMBOLS

. ABS. 002670 000

ERRORS DETECTED: 0

CZTRBD/I,CZTRBD.SEQ/CRF/SOL/NL:TOC=CZTRBD.P11

RUN-TIME: 1 2 .2 SECONDS

RUN-TIME RATIO: 6/4=1.4

CORE USED: 16K (31 PAGES)