

IDENTIFICATION

B 1

EG 0001

PRODUCT CODE: AC-7962D-MC
PRODUCT NAME: CEKBAD0 11/70 CPU #1
DATE CREATED: MAY, 1980
MAINTAINER: DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975,1980 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL	PDP	UNIBUS	MASBUS
DEC	DECUS	DECTAPE	DECX/11

CONTENTS

1. ABSTRACT
2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
 - 3.1 METHOD
4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS
 - 4.3 PROGRAM AND OPERATOR ACTION
5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUBROUTINE ABSTRACTS
 - 5.3 OPERATOR ACTION
6. ERRORS
 - 6.1 ERROR HALTS AND DESCRIPTION
 - 6.2 ERROR RECOVERY
7. RESTRICTIONS
 - 7.1 STARTING RESTRICTIONS
 - 7.2 OPERATING RESTRICTIONS
8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 PASS COUNT
 - 8.4 ITERATIONS
 - 8.5 SPECIAL REGISTERS
 - 8.6 T BIT TRAPPING
 - 8.7 OSCILLOSCOPE SYNC POINTS
 - 8.8 CACHE CONTROL
9. PROGRAM DESCRIPTION AND HISTORY
 - 9.1 CEKBA
10. LISTINGS
 - 10.1 CEKBA

1. ABSTRACT

CEKBA/B ARE PROGRAMS DESIGNED TO DETECT AND REPORT LOGIC FAULTS IN THE PDP 11/70 CENTRAL PROCESSING UNIT. THEY CONSISTS OF 210(8) INDIVIDUAL TESTS CAREFULLY DESIGNED AND SEQUENCED TO DETECT AND ATTEMPT TO IDENTIFY LOGIC FAULTS AT A MINIMUM HARDWARE/SOFTWARE LEVEL. THESE TESTS ARE PARTITIONED INTO TWO STAND-ALONE PROGRAMS AS DESCRIBED BELOW.

A. BASIC INSTRUCTION TESTS

CEKBA CONSISTS OF A LOGICALLY SEQUENCED SET OF INSTRUCTION TESTS DESIGNED TO VERIFY THE INTEGRITY OF THOSE INSTRUCTIONS AND LOGIC OPERATIONS USED BY THE UTILITY ROUTINES THAT PROVIDE ERROR REPORTING AND SCOPE LOOPING FACILITIES FOR CEKBB.

ANY FAULT DETECTED IN THIS PROGRAM CAUSES THE PROGRAM TO 'HALT' WITH THE CONSOLE ADDRESS LIGHTS INDICATING THE ERROR PROGRAM COUNTER AND THE CONSOLE DATA LIGHTS SHOWING THE TEST NUMBER (FOR TESTS 24 AND ABOVE). ADDITIONAL FAULT IDENTIFICATION INFORMATION IS AVAILABLE IN THE PROGRAM ANNOTATION FOR THE FAILING TEST.

IF THE PROGRAM HALTS AT LOCATION 6 OR 12 (ADDRESS LIGHTS OF 10 OR 14) THE PROGRAM ANNOTATION FOR THE INDICATED TEST NUMBER, SHOULD GIVE A CLUE TO THE PROBLEM. TO LOOP ON THE ERROR THE HALT MUST BE REPLACED BY THE OCTAL CODE SHOWN IN THE COMMENT FIELD OF THE HALT AND THE PROGRAM RESTARTED AT 200, OR THE START ADDRESS OF THAT PARTICULAR TEST.

DURING THE FIRST PASS THE PROGRAM WILL TYPE 'AA' AND THE PROGRAM TITLE.

B. ADVANCED INSTRUCTION AND MISCELLANEOUS LOGIC TESTS

CEKBB CONSISTS OF A LOGICALLY SEQUENCED SET OF INSTRUCTION TESTS FOLLOWED BY A SET OF MISCELLANEOUS LOGIC TESTS. THE INSTRUCTION TESTS COMPLETE THE TEST OF THE PDP 11/70 INSTRUCTION REPERTOIRE. THE LOGIC TESTS VERIFY SUCH THINGS AS: 1) THE INTERNAL REGISTERS; 2) REGISTERS SET 1; 3) INTERNAL INTERRUPTS; 4) BUS REQUEST LEVELS 4, 5, AND 6; 5) INTERNAL TRAPS, AND ABORTS; 6) OUTER MODE SELECTION; AND 7) EXTERNAL TRAPS AND ABORTS. EACH TEST IN THIS PROGRAM CALLS A 'SCOPE LOOP' UTILITY THAT FACILITATES USER CONTROL OF TEST SELECTION AND EXECUTION VIA THE CONSOLE SWITCH REGISTER.

UPON DETECTION OF A LOGIC FAULT EACH TEST IN THIS SECTION CALLS AN 'ERROR SERVICE' THAT REPORTS IT AS HARD COPY ON THE CONSOLE TERMINAL DEVICE. THE ERROR SERVICE ROUTINE ALSO FACILITATES USER CONTROL OF THE PROGRAM SEQUENCE VIA

E 1

CONSOLE SWITCH REGISTER OPTIONS. AFTER REPORTING THE ERROR THE PROGRAM CONTINUES ON ITS NORMAL SEQUENCE UNLESS MODIFIED BY THE USER ACTIVATING THE 'HALT ON ERROR' SWITCH OPTION.

SEQ 0004

C. IMPORTANT NOTE

THE PROGRAM ANNOTATION IN CEKBA AND THE TYPED ERROR REPORTS IN CEKBB ARE BASED UPON THE KNOWLEDGE THAT ALL PREVIOUS TESTS WERE FAULTLESS AND THAT THERE IS ONLY ONE SINGLE POINT FAILURE IN THE PROCESSOR. THIS MEANS THAT IF EITHER PROGRAM, OR THE PROGRAMS THEMSELVES, ARE NOT RUN IN SEQUENCE, THE ERROR MESSAGE MAY NOT BE VALID.

ALTHOUGH EACH ERROR ANNOTATION AND TYPED MESSAGE CONCLUSION HAS BEEN PROVEN BY PHYSICAL FAULT INSERTION (ONE SIGNAL STUCK LOW), IT IS HUMANLY IMPOSSIBLE TO GUARANTEE THAT THE ERROR REPORT IS 100% CORRECT. THE SOLE FUNCTION OF THE ERROR REPORT IS TO DIRECT THE USER TO THE MOST PROBABLE AREA OF FAILURE.

2. REQUIREMENTS

2.1 EQUIPMENT

PDP 11/70 CPU WITH OPERATORS CONSOLE
LA30 OR EQUIVALENT TERMINAL
NOTE: THIS DIAGNOSTIC SUPPORTS THE PDP-11/74, AN EXPERIMENTAL, IN-HOUSE PROCESSOR.

2.2 STORAGE

CEKBA REQUIRES 16K TO LOAD AND RUN
CEKBB REQUIRES 16K TO LOAD AND 32K TO RUN

2.3 PRELIMINARY PROGRAMS

CEKBA REQUIRES THAT TWO INSTRUCTIONS WORK:
'BR' AND 'HALT'

CEKBB REQUIRES THAT CEKBA RUN

3. LOADING PROCEDURE

3.1 METHOD

BOTH CEKBA AND CEKBB ARE LOADED FROM THE XXDP MEDIA.
REFER TO THE XXDP MANUAL FOR FURTHER INFORMATION.

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS

SEE 5.1

4.2 STARTING ADDRESS

200

4.3 PROGRAM AND OPERATOR ACTION

A. CEKBA

1. LOAD PROGRAM INTO MEMORY (SEE SECTION 3)
2. LOAD ADDRESS 200
4. THE PROGRAM WILL PRINT 'AA' AND THE TITLE THE FIRST TIME THROUGH.
3. PRESS START
5. THE PROGRAM WILL LOOP AND END OF PASS WILL BE TYPED AFTER THE REQUIRED PASSES.

B. CEKBB

1. LOAD PROGRAM INTO MEMORY (SEE SECTION 3)
2. ENSURE RH CONTROLLER IS ENABLED, IF SW<5>=0
3. IF AN RK05 IS AVAILABLE (AND THERE WAS NO RH) ENSURE AT LEAST ONE DRIVE IS ENABLED; IF SW<5>=0
4. LOAD ADDRESS 200
5. SET SWITCHES (SEE SECTION 5.1)
6. PRESS START
7. THE PROGRAM WILL LOOP AND AN END OF PASS MESSAGE WILL BE TYPED EVERY PASS.

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

A. CEKBA

NONE

B. CEKBB

WITH SW<15:0>=0 THE PROGRAM WILL PRINT OUT ON ERRORS AND CONTINUE. 'END OF PASS' WILL BE TYPED AT THE COMPLETION OF EACH PASS.

THE SWITCH SETTINGS ARE:

SW<15>=1 ... HALT ON ERROR
 SW<14>=1 ... LOOP ON TEST
 SW<13>=1 ... INHIBIT ERROR TYPEOUTS
 SW<12>=1 ... INHIBIT 7 BIT TRAPPING
 SW<11>=1 ... INHIBIT ITERATIONS
 SW<10>=1 ... RING BELL ON ERROR
 SW<9> =1 ... LOOP ON ERROR
 SW<8> =1 ... LOOP ON TEST IN SW<7:0>
 SW<7> =1 ... NO ACTION
 SW<6> =1 ... SKIP BUS REQUEST 6 TESTING
 SW<5> =1 ... SKIP BUS REQUEST 5 TESTING
 SW<4> =1 ... SKIP BUS REQUEST 4 TESTING
 SW<0> =1 ... SKIP OPERATOR INTERVENTION TESTING

5.2 SUBROUTINE ABSTRACTS

A. CEKBA

SEE 5.2.4 AND 5.2.5

B. CEKBB

5.2.1 SPURIOUS ERROR HANDLER

THIS ROUTINE IS CALLED BY AN UNEXPECTED TRAP TO LOCATION 4 OR 114. IT PRINTS A SHORT MESSAGE FOLLOWED BY THE PROGRAM COUNTER AT THE TIME OF THE TRAP AND THE APPROPRIATE ERROR REGISTER (I.E. THE CPU ERROR REGISTER IN CASES OF A TRAP TO 4 AND THE MEMORY ERROR REGISTER IN CASES OF A TRAP TO 114).

5.2.2 SCOPE

THIS SUBROUTINE CALL (VIA AN IOT INSTRUCTION) IS PLACED BETWEEN EACH TEST. IT RECORDS THE STARTING ADDRESS OF EACH TEST IN LOCATION 'SLPADR' AND 'SLPERR' AS IT IS BEING ENTERED. IT ALSO CONTROLS TEST ITERATION, LOOPING, AND SEQUENTIAL FLOW CHECKS (SEE 5.2.8).

5.2.3 ERROR

THIS SUBROUTINE CALL (VIA A EMT INSTRUCTION) IS USED TO REPORT ALL ERRORS. (REFER TO 6)

5.2.4 TRAP CATCHER

A '.+2' - 'HALT' SEQUENCE IS REPEATED FROM LOCATION 0 TO

LOCATION 776 TO CATCH ANY UNEXPECTED TRAPS (EXCEPT 4 AND 114). THUS, ANY UNEXPECTED TRAPS WILL HALT AT THE DEVICE TRAP VECTOR +2.

H 1

SEQ 0007

5.2.5 TRAP

A NUMBER OF SUBROUTINES ARE CALLED BY THE TRAP INSTRUCTION. FOLLOWING ARE THE CALLS USED AND THE LABEL OF THE STARTING ADDRESS OF THE SUBROUTINES.

5.2.5.1 TYPE (\$TYPE)

ROUTINE TO TYPE AN ASCII STRING ON THE TTY.

THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.

5.2.5.2 TYPEOC (\$TYPOC)

ROUTINE TO CONVERT A 16-BIT BINARY NUMBER TO A 6-DIGIT OCTAL NUMBER AND TYPE IT.

5.2.5.3 TYPEDS (\$TYPDS)

ROUTINE TO CONVERT A 16-BIT BINARY NUMBER TO A 5-DIGIT SIGNED DECIMAL NUMBER AND TYPE IT.

5.2.6 POWER DOWN AND UP

THIS SUBROUTINE CALL (VIA A POWER DOWN) SAVES THE RETURN PC UPON A POWER DOWN. WHEN POWER IS RESTORED A MESSAGE IS TYPED AND THE TEST WILL RESTART.

5.2.7 MONITOR RESTORE (QUIT)

THIS SUBROUTINE IS ENTERED BY TYPING A 'CONTROL C' OR WHEN THE END OF PASS IS REACHED AND THE PROGRAM IS RUNNING UNDER A MONITOR. SEE 7.2 FOR DETAILS.

5.2.8 CHECK TEST SEQUENCE (SEQENC)

THIS ROUTINE IS CALLED IN THE SCOPE ROUTINE. IT COMPARES THE ADDRESS OF THE SCOPE CALL WITH THE ADDRESS POINTED TO BY \$STNM IN THE 'TEST ADDRESS TABLE'. IF THEY DON'T COMPARE, A MESSAGE IS TYPED, INDICATING THAT A TEST WAS SKIPPED.

5.2.9 PERIPHERAL DETERMINATOR AND INTERRUPT ENABLE ROUTINES

5.2.9.1 PERIPHERAL DETERMINATOR

THIS ROUTINE IS EXECUTED, IN LINE, BETWEEN TESTS 32 AND 33 OF CEKBB. IT CHECKS THE SYSTEM TO DETERMINE IF ONE OF FOUR PERIPHERALS IS AVAILABLE (RS04, RP04, TM, OR RK05) FOR BUS REQUEST LEVEL 5 TESTING AND IF A LINE CLOCK IS AVAILABLE FOR LEVEL 6 TESTING. IF A DEVICE IS FOUND, THE ADDRESS OF 'INT5SU' (INTERRUPT 5 SUBROUTINE) AND \$KW11L/P (LINE CLOCK INTERRUPT SUBROUTINE) IS PLACED IN LOCATIONS 'INTER5' AND 'INTER6' RESPECTIVELY.

5.2.9.2 INTERRUPT ENABLE ROUTINES

THESE ROUTINES ARE CALLED VIA A 'JSR PC,@INTERX' (X=5 OR 6). THE ROUTINE SETS UP AND RESPONDS TO A BUS REQUEST. IF THE BR DOES NOT WORK THE RETURN PC IS INCREMENTED BY 2 AND THE RETURN IS MADE.

5.3 OPERATOR ACTION

THE LAST TEST OF CEKBB REQUIRES OPERATOR INTERVENTION. THIS TEST IS ONLY EXECUTED ON PASS 1, IF SW<0>=0. QUESTIONS ARE TYPED ON THE TELETYPE AND THE OPERATOR MUST RESPOND EITHER ON THE CONSOLE OR ON THE TELETYPE.

IF LOCATION 42 IS NON-ZERO, INDICATING THAT THE PROGRAM WAS LOADED BY A MONITOR, THIS TEST IS SKIPPED ON ALL PASSES.

6. ERRORS

6.1 ERROR HALTS AND DESCRIPTION

A. CEKBA

EVERY ERROR IN CEKBA HALTS THE PROCESSOR. THE COMMENT FIELD OF THE HALT INSTRUCTION CONTAINS THE NAME OF THE SIGNAL THAT WAS MOST LIKELY TO HAVE CAUSED THE ERROR. ALSO, IN THE COMMENT FIELD, IS THE OCTAL CODE THAT SHOULD REPLACE THE HALT IF LOOP ON ERROR IS DESIRED. IF THE PROGRAM HALTS AT LOCATION 6 OR 12 THE USER SHOULD LOOK IN THE TEST DESCRIPTION, OF THE TEST THAT FAILED, TO FIND THE MOST LIKELY CAUSE OF THE ERROR.

B. CEKBB

NONE OF THE ERRORS IN CEKBB HALT THE PROCESSOR IF SW<15>=0.

THERE ARE OVER 450(8) UNIQUE ERRORS THAT CAN OCCUR IN THIS PROGRAM. WHEN AN ERROR IS ENCOUNTERED THE CALL TO THE ERROR ROUTINE IS MADE AND IF SW<13> IS NOT SET, AN ERROR MESSAGE PERTAINING TO THE ERROR WILL BE TYPED. EACH ERROR TYPE OUT WILL CONTAIN THE FOLLOWING:

1. AN ERROR MESSAGE
2. A DATA HEADER
3. A DATA STRING

THE DATA STRING WILL CONTAIN, AT A MINIMUM, THE ERROR PC AND THE TEST NUMBER. IN SOME CASES THE EXPECTED AND ACTUAL VALUES OF A REGISTER ARE ALSO INCLUDED.

REFER TO THE LISTING UNDER SERRTB FOR THE TYPES OF ERRORS THAT CAN OCCUR.

SEE SECTION 7.1 FOR NON-STANDARD CONFIGURATION.

6.2 ERROR RECOVERY

A. CEKBA

ERROR RECOVERY IS STRICTLY BY USER INTERVENTION.

B. CEKBB

SW<15:9>=0 - MOST ERRORS WILL CAUSE EXECUTION TO GO TO THE START OF THE NEXT TEST AFTER THE MESSAGE IS TYPED. A FEW TESTS ARE DIVIDED INTO SECTIONS. IN THESE TESTS AN ERROR WILL CAUSE EXECUTION TO GO TO THE NEXT SECTION.

SW<15>=1 - PRESSING THE CONSOLE CONTINUE WILL CAUSE THE PROGRAM TO TYPE AN ERROR MESSAGE AND HALT. PRESSING THE CONSOLE CONTINUE AGAIN WILL CAUSE THE PROGRAM TO CONTINUE AS IF SW<15>=0.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

A. CEKBA

NONE

B. CEKBB

IF THE USER WANTS TO RUN THE BUS REQUEST 5 TEST HE MUST ENSURE THAT EITHER AN RH CONTROLLER IS ACTIVE OR THAT A UNIBUS DEVICE (RX, RS, RP, TM) IS ACTIVE.

IF A RP11-E IS SHIPPED IN PLACE OF A RP04, THIS REPRESENTS A NON-STANDARD CONFIGURATION AND LOCATION 1244 SHOULD BE CHANGED FROM 176700 TO 176714.

SEQ 0010

7.2 OPERATING RESTRICTIONS

A. CEKBA

NONE

B. CEKBB

SINCE THE PROGRAM COULD POSSIBLY DESTROY A MONITOR, IN PAGE 6, ALL LOCATIONS BETWEEN 152000 AND 157776 ARE SAVED AT THE BOTTOM OF THE PROGRAM. TO RESTORE THESE LOCATIONS A 'CONTROL C' SHOULD BE TYPED ON THE TERMINAL. THE LOCATIONS WILL BE RESTORED, A MESSAGE TYPED, AND THE PROCESSOR WILL HALT.

IF THE PROGRAM IS RUNNING UNDER A MONITOR THE LOCATIONS ARE RESTORED AND CONTROL IS RETURNED TO THE MONITOR THRU THE END OF PASS LINKAGE.

8. MISCELLANEOUS

8.1 EXECUTION TIME

A. CEKBA

FIVE(5) SECONDS PER END OF PASS MESSAGE IF RUNNING UNDER A MONITOR. 2 MINUTES IF THE PROGRAM WAS DUMPED.

B. CEKBB

THE FIRST PASS TAKES APPROXIMATELY 8 SECONDS. ALL SUBSEQUENT PASSES TAKE APPROXIMATELY 3 MINUTES.

8.2 STACK POINTER

STACK IS INITIALLY SET TO 1100.

8.3 PASS COUNT

A PROGRAM PASS THRU COUNT IS KEPT IN '\$PASS'.

A. CEKBA

IF THE PROGRAM IS RUNNING UNDER A MONITOR OR WAS LOADED BY AC1 11 THE PROGRAM MAKES 144(8) PASSES FOR EACH END OF PASS MESSAGE. IF THE PROGRAM WAS DUMPED, 4000(8) PASSES ARE MADE FOR EACH END OF PASS MESSAGE. THE PASS COUNT IS DISPLAYED IN THE DATA LIGHTS WHEN DISPLAY IS SELECTED BY THE ROTARY SWITCH.

B. CEKBB

THE PROGRAM MAKES 1 PASS FOR EACH END OF PASS MESSAGE.

8.4 ITERATIONS

A. CEKBA

NONE

B. CEKBB

THE FIRST PASS OF THE PROGRAM WILL AUTOMATICALLY INHIBIT ITERATIONS. ALL SUBSEQUENT PASSES WILL PERFORM FULL, (2000 DECIMAL) ITERATIONS.

8.5 SPECIAL REGISTERS

A. CEKBA

R0 IS RESERVED FOR THE TEST NUMBER.

B. CEKBB

NONE

8.6 T BIT TRAPPING

A. CEKBA

NONE

B. CEKBB

EVERY OTHER PASS, STARTING WITH PASS 2, RUNS WITH THE T BIT ON. THIS CAUSES EVERY INSTRUCTION TO T BIT TRAP THEREFORE, IT IS NOT POSSIBLE TO 'SINGLE INSTRUCTION' THE TEST WITHOUT TURNING THE T BIT OFF.

CERTAIN TESTS AUTOMATICALLY TURN IT OFF IF IT WAS ON. THESE TESTS WILL ALSO TURN IT BACK ON UNLESS THE FOLLOWING TEST REQUIRES THAT IT ALSO BE OFF.

8.7 OSCILLOSCOPE SYNC POINTS

A. CEKBA

BEGINNING WITH TEST 24 EACH TEST HAS AN OSCILLOSCOPE SYNC INSTRUCTION. THE ADDRESS OF THE CONDITION CODE ROM STATE (44) IS IN THE PROCESSOR MICROBREAK REGISTER (ADDRESS 17777770). THIS WILL CAUSE PIN AE1 (SLOT 10) ON THE BACKPLANE TO GO HIGH EACH TIME A CONDITION CODE (OR NOP) INSTRUCTION IS EXECUTED. THEREFORE, IF THE OSCILLOSCOPE EXTERNAL SYNC IS CONNECTED TO THIS PIN AND THE SYNC SELECT PUT ON EXTERNAL

M 1

THE OSCILLOSCOPE WILL BE SYNCHRONIZED WITH THE INSTRUCTION
IMMEDIATELY PRECEDING THE INSTRUCTION UNDER TEST (IUT).

SEQ 0012

B. CEKBB

ONLY TESTS 1 THRU 20 CONTAIN SYNC INSTRUCTIONS.

8.8 CACHE CONTROL

THE FIRST PASS OF BOTH PROGRAMS RUN WITH THE CACHE
DISABLED (FORCING MISSES IN BOTH GROUPS). ALL
SUBSEQUENT PASSES RUN WITH THE CACH ENABLED.

9. PROGRAM DESCRIPTION

- 9.1 CEKBAB - DIAGNOSTIC ENHANCED TO TEST THE SOB INSTRUCTION MORE
THOROUGHLY.
- CEKBAC - PROGRAM ENHANCED TO HANDLE A MAIN MEMORY TIME OUT
WHEN THE SYSTEM SIZE REGISTER IS GREATER THAN
ACTUAL PHYSICAL MEMORY. DIAGNOSTIC MADE 11/74 COMPATABLE.
- CEKBAD - DOCUMENTATION CHANGES ONLY.

DOCUMENT

11/70 CPU #1

COPYRIGHT 1975, 1980
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

TABLE OF CONTENTS

28	BASIC DEFINITIONS
153	CACHE REGISTER DEFINITIONS
164	CPU REGISTER DEFINITIONS
178	MEMORY MANAGEMENT DEFINITIONS
327	UNIBUS MAP REGISTER DEFINITIONS
419	TRAP CATCHER
426	STARTING ADDRESS(ES)
432	ACT11 HOOKS
458	COMMON TAGS
506	ERROR POINTER TABLE
1509	
1559	
1616	
2311	
2681	
2950	
3259	
3460	
3543	
3815	END OF PASS ROUTINE
3851	TYPE ROUTINE
3924	BINARY TO OCTAL (ASCII) AND TYPE

TABLE OF CONTENTS

4002 CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
4070 TRAP DECODER
4085 TRAP TABLE

17 COPYRIGHT (C) JULY 21, 1975
DIGITAL EQUIPMENT CORP.
MAYNARD, MASS. 01754

PROGRAM BY DONALD W. MONROE

THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
PACKAGE (MAINDEC-11-DZQAC-A5).

28

BASIC DEFINITIONS

- 30 INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
- 44 MISCELLANEOUS DEFINITIONS
- 50 GENERAL PURPOSE REGISTER DEFINITIONS
- 71 PRIORITY LEVEL DEFINITIONS
- 81 'SWITCH REGISTER' SWITCH DEFINITIONS
- 109 DATA BIT DEFINITIONS (BIT00 TO BIT15)
- 137 BASIC 'CPU' TRAP VECTOR ADDRESSES

153

CACHE REGISTER DEFINITIONS

164

CPU REGISTER DEFINITIONS

178

MEMORY MANAGEMENT DEFINITIONS

- 181 MEMORY MANAGEMENT STATUS REGISTER ADDRESSES
- 192 USER 'I' PAGE DESCRIPTOR REGISTERS
- 203 USER 'D' PAGE DESCRIPTOR REGISTORS
- 214 USER 'I' PAGE ADDRESS REGISTERS
- 225 USER 'D' PAGE ADDRESS REGISTERS

- 236 SUPERVISOR 'I' PAGE DESCRIPTOR REGISTERS
- 247 SUPERVISOR 'D' PAGE DESCRIPTOR REGISTERS
- 258 SUPERVISOR 'I' PAGE ADDRESS REGISTERS
- 269 SUPERVISOR 'D' PAGE ADDRESS REGISTERS
- 280 KERNEL 'I' PAGE DESCRIPTOR REGISTERS
- 291 KERNEL 'D' PAGE DESCRIPTOR REGISTERS
- 302 KERNEL 'I' PAGE ADDRESS REGISTERS
- 313 KERNEL 'D' PAGE ADDRESS REGISTERS

327 *****
 UNIBUS MAP REGISTER DEFINITIONS

330 THE LOWER 16 BITS OF THE MAP REGISTERS ARE LABELED 'MAPLXX'
 THE UPPER 6 BITS OF THE MAP REGISTERS ARE LABELED 'MAPHXX'

419 *****
 TRAP CATCHER

422 ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A '+2,HALT'
 SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
 LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS

426 *****
 STARTING ADDRESS(ES)

432 *****
 ACT11 HOOKS

434 THE FOLLOWING LOCATIONS ARE SETUP TO BE USED WITH ACT11

LOCATION 46 WILL CONTAIN THE ADDRESS OF THE LOGICAL
 END OF THE PROGRAM.
 LOCATION 52 IS USED TO SPECIFY PROGRAM OPERATING REQUIREMENTS
 AND/OR RESTRICTIONS. THIS IS ACCOMPLISHED BY SETTING VARIOUS BITS
 TO A ONE OR A ZERO. THE BITS USED AND THERE MEANING ARE:

BIT 15=1 PROGRAM SHOULD BE POWER FAILED WHILE RUNNING
 =0 NO POWER FAIL DESIRED

BIT 14=1 PROGRAM RUN TIME IS MEMORY SIZE DEPENDENT.
 =0 RUN TIME IS NOT MEMORY SIZE DEPENDENT

BITS 13-0 MUST BE ZERO'S

458

 COMMON TAGS

460 THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
 USED IN THE PROGRAM.

506

 ERROR POINTER TABLE

508 THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
 THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
 LOCATION \$ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
 NOTE1: IF \$ITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
 NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

- 514 EM ::POINTS TO THE ERROR MESSAGE
- DH ::POINTS TO THE DATA HEADER
- DT ::POINTS TO THE DATA
- DF ::POINTS TO THE DATA FORMAT

522 FOLLOWING IS AN INDEX OF THE POSSIBLE FAILURES THAT
 CAUSE A TRAP TO LOCATIONS 4, 10, 14, OR 24 OR THAT
 CAUSE THE PROCESSOR TO HANG (H). NGT=NOT GETTING THRU

TEST NUMBER	EFFECT	CAUSE
25	10	RACH NEG.B*DM0 NOT GOING HIGH
25	24	RACH A2 RAB00 NOT GOING LOW
25	H	RACH E59(6) NOT GOING LOW OR NGT RACL RAD07
26	H	RACL RAD00 NOT GOING LOW
26	4	EITHER IRCC SP357 STUCK H OR RACL E70 BAD
26	14	IRCC C0 RAB03 NOT GOING H OR RACL RAD03 INPUT STUCK LOW
26	4	SRC CONST ADDED 1 OR 3
27	H	RACK RAD01 NOT GOING LOW
31	10	RACK A0 RAB01 NOT GOING LOW OR NGT RACL RAD01
31	4	RACK BRCAB05 NOT GOING LOW OR NGT PACL RAD05 1\$ ON TOP OF STACK
31	4	DST CONST ADDED 1 OR 3
32	10	RACE A0 RAB00 DOES NOT GO LOW
33	10	RACE A0 RAB02 DOES NOT GO LOW
34	10	RACE E44 IS BAD
34	10	IRCB K/CLASS STUCK LOW
34	H	GRAB OBD(1) STUCK H OR NGT RACL E71

558

34	H	G 2	GRAB DRMX00 STUCK H OR GRAB E50 BAD
35	10		RACE BIN+SMD H DID NOT GO HIGH
35	10		IR DECODE ROM WORD BAD
36	10		RACE BIN+SMD FAILED
36	10		IR DECODE ROM WORD BAD
37	10		RACE E45 BAD
40	10		RACE A0 RAB00 DOES NOT GO LOW
40	10		IRCB(JMP+JSR) IS STUCK LOW
40	H		IRCB FJ CLASS IS STUCK HIGH
41	10		RACE E45 IS BAD
42	10		RACE E33 IS BAD
43	10		RACH U/CLASS NOT GOING HIGH
43	10		SS-2 ON TOP OF STACK
			EITHER RACE E10 BAD OR
			RACE BIN NOT GOING H
			SS ON TOP OF STACK
44	10		RACJ AFIR 14(1) NGT RACE E42
44	10		IRCB E38(6) STUCK HIGH
45	H		GRAB OBD(0) STUCK H OR NGT RACK E51
46	10		RACE E33 BAD
54	10		RACF E3 DOES NOT GO HIGH
56	10		PART PCLASS FIELD BAD IN IR DECODE ROM
60	10		PART PCLASS FIELD BAD IN IR DECODE ROM
62	10		IRCC C0 RAB03 STUCK H OR NGT RACL RADR03
			OR FORK C MUX INPUT B0 STUCK H
65	10		B FORK MUX SELECT STUCK LOW
65	H		IRCB B0 RAB04 NGT RADR05
65	H		B FORK MUX INPUT B0 STUCK H OR
			IRCC B0 RAB00 STUCK H
65	4		B FORK MUX INPUT B3 OR
			IRCB B0 RAB00 STUCK L
65	H		IRCB E46(10) STUCK L-MICRO ADR 170
67	10		RACE E35(1) BAD
70	10		B FORK MUX STROBE STUCK L (CHIP FAILURE)
75	10		RACE JMP+JSR+SWAB NOT GOING HIGH

SEQ 0019

75 10

H 2

IRCB E63 BAD-R5 CONTAINS 'T67+2'

SEQ 0020

105 4
105 4

RACE (HALT:OP CODE 7) DOES NOT GO HIGH
RACE E7 BAD-ODD ADR BIT SET IN ERROR REG

613 THE FOLLOWING FIVE CONDITION CODE AND BRANCH TESTS ARE A
FUNCTION OF RACK F TRUE 1. SECTION 1 OF EACH TEST IS
DEPENDENT ON TRUE 1 NOT GOING HIGH, WHILE SECTION 2 IS
DEPENDENT ON TRUE ONE GOING HIGH.

620 TEST 1 CCC*BRANCH THRU FET.13

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:

SECTION 1		
BCS	E58(13,12)	L,H
BMI	E59(10,11,9)	H,L,H
BVS	E48(5,3,4)	H,L,H
BLOS	E57(4,3,5)	H,L,H

642 TEST 2 SEC*BRANCH THRU FET.13 AND FET.11

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:

SECTION 1		
BMI	E58(13,12)	H,L
BVS	E58(13,12)	H,L
SECTION 2		
BCC	E58(13,12)	H,H

667 TEST 3 SEV*BRANCH THRU FET.13 AND FET.11

THE FOLLOWING IS A LIST OF PATTERNS PUT ON THE GATES OF TRUE 1:

SECTION 1		
BCS	E48(5,3,4)	L,H,H
BMI	E48(5,3,4)	H,H,L
SECTION 2		
BVC	E48(5,3,4)	H,H,H

692 TEST 4 SEZ*BRANCH THRU FET.13 AND FET.11

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:

SECTION 1		
BCS	E59(4,3,5)	H,H,L
BMI	E59(4,3,5)	L,H,H
SECTION 2		
BHI	E59(4,3,5)	H,H,H

717 TEST 5 SEN*BRANCH THRU FET.13 AND FET.11

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:

720

SECTION 1		
BLOS	E59(10,11,9)	H,H,L
BVS	E59(10,11,9)	L,H,H
SECTION 2		
BPL	E59(10,11,9)	H,H,H

742

THE FOLLOWING SEVEN TESTS ARE A FUNCTION OF RACF TRUE 2.
SECTION 1 OF EACH TEST IS DEPENDENT ON TRUE 2 NOT GOING HIGH
WHILE SECTION 2 IS DEPENDENT ON TRUE 2 GOING HIGH.

TEST 6 BRANCHES THRU FET.13

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:

SECTION 1			
BLE	E58(2,1)H,L	E59(13,1,2)L,H,H	E48(1,13,2)H,H,L
BLT	E59(13,1,2)L,H,H	E48(1,13,2)H,H,L	E58(10,9)L,H
BEQ	E58(2,1)H,L	E58(10,9)H,L	

764

TEST 7 BRANCH THRU FET.13 AND FET.12

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:

SECTION 1		
BEQ	E48(1,13,2)	L,H,H
SECTION 2		
BGT	E48(1,13,2)	H,H,H

788

TEST 10 BRANCH THRU FET.13 AND FET.12

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:

SECTION 1		
BLT	E58(2,1)	L,H
SECTION 2		
BNE	E58(2,1)	H,H

811

TEST 11 BRANCH THRU FET.13 AND FET.12

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:

SECTION 1		
BEQ	E59(13,1,2)	H,H,L
SECTION 2		
BGE	E59(13,1,2)	H,H,H

834

TEST 12 BRANCHES THRU FET.13 AND FET.12

THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:

SECTION 1			
BEQ	E58(2,1)H,L	E58(10,9)H,L	
BLT	E59(13,1,2)H,L,H	E48(1,13,2)H,L,H	E58(10,9)L,H

- 850 TEST 13 UNIARY AND BINARY (SMO)
- THE FOLLOWING TEST TESTS ALL THE E/CLASS INSTRUCTIONS WITH A DESTINATION MODE OF 0 AND DESTINATION FIELD OF NOT 7. THIS CLASS CONSISTS OF ALL THE UNIARY (EXCEPT NEG) INSTRUCTIONS AND ALL THE BINARY INSTRUCTIONS WITH A SOURCE MODE OF 0.
- 1143 TEST 14 REGISTER SELECTION TEST
- THIS TEST ENSURES THAT THE 6 ADDRESS LINES INTO THE GENERAL PURPOSE REGISTERS (GPR) ARE NOT STUCK. THE LABELS OF THE ADDRESS LINES ARE:
 GSAX GENERAL SOURCE ADDRESS LINE
 GDAX GENERAL DESTINATION ADDRESS LINE
 WHERE X STANDS FOR LINE 0,1, OR 2.
 THE CLASSES OF ERRORS DESCRIBED IN THIS TEST
- 1152 ARE DEFINED AS FOLLOWS:
 CLASS A=GDAX OK
 GSAX STUCK
 CLASS B=GSAX OK
 GDAX STUCK
 CLASS C=GSAX STUCK
 GDAX STUCK
- 1248 TEST 15 GPR1 STUCK BIT TEST
- LOADS GPR1 WITH ZEROS AND ONES AND COMPARES R1 SOURCE AND DESTINATIONS WITH R0. IF THE COMPARISON FAILS A BIT IS STUCK.
- 1274 TEST 16 GPR2 STUCK BIT TEST
- LOADS GPR2 WITH ZEROS AND ONES AND COMPARES R2 SOURCE AND DESTINATION WITH R0.
- 1300 TEST 17 GPR3 STUCK BIT TEST
- LOADS GPR3 WITH ZEROS AND ONES AND COMPARES R3 SOURCE AND DESTINATION WITH R0.
- 1326 TEST 20 GPR4 STUCK BIT TEST
- LOADS GPR4 WITH ZEROS AND ONES AND COMPARES R4 SOURCE AND DESTINATION WITH R0.
- 1352 TEST 21 GPR5 STUCK BIT TEST
- LOADS R5 WITH ZEROS AND ONES AND COMPARES R5 SOURCE AND DESTINATION WITH R0.

1378 TEST 22 GPR6 STUCK BIT TEST

LOADS R6 WITH ZEROS AND ONES AND COMPARES R6 SOURCE AND DESTINATION WITH R0.

1404 TEST 23 GPR SHORTED BIT TEST

TEST IF GPR'S 1 THRU 6 HAVE TWO BITS TIED TOGETHER

NOTE: R0 IS CONSIDERED 'HARDCORE'

1509

1511 TEST 24 ONE MICROSTATE (E/CLASS*DMO*DF7)

THIS TEST EXECUTES AN ADD INSTRUCTION WITH SMO,DMO, AND DF7. IF THE TEST FAILS THE SAME FLOW (EXC. 90) IS TRIED WITH A PENDING BRQ (T BIT TRAP) INSTEAD OF A DF7. IF THIS TEST FAILS A FORK A FAILURE IS REPORTED. IF IT PASSES, A TEST 1 FAILURE IS REPORTED.

ROM FLOW-30

1559

1561 TEST 25 TWO MICROSTATES (NEG*DMO)

THIS TEST EXECUTES A NEGATE INSTRUCTION WITH DMO.

IF FORK A FAILS EXECUTION WOULD GO TO EITHER RSD.00, ZAP.00, OR FOP.00.

FOP.00 WILL CAUSE THE PROCESSOR TO HANG.
RSD.00 WOULD CAUSE A TRAP TO LOCATION 10. THIS WOULD ONLY HAPPEN IF RACH NEG.B*DMO DID NOT GO HIGH.
ZAP.00 WOULD CAUSE A TRAP TO LOCATION 24. THIS WOULD ONLY HAPPEN IF RACH A2 RAB00 DID NOT GO LOW.

ROM FLOW-301,210

1616

1618 TEST 26 THREE MICROSTATES (BIN*SM1*DMO*--DF7*SRO(0))

IF FORK A FAILS EXECUTION WILL GO TO EITHER EXEC.80 OR D12.00.
EXC.80 WILL HANG THE PROCESSOR IN THE PAUSE STATE AT MICRO ADDRESS 343.
THIS WILL ONLY HAPPEN IF RACL RADROO IS NOT GOING LOW DUE
TO RACF A1 RAB00 (AFIR59(1)*[-BIN*SM01]*U/CLASS).
D12.00 WOULD MOV THE PC TO LOCATION 0.

IF FORK C FAILS EXECUTION WOULD GO FROM S13.10 TO D00.80 OR
D45.01 OR S13.20 OR D12.00 OR JSR.10 OR ASC.80 OR RTI.50 OR ASH.20 OR FOP.50.
D00.80 WOULD SWAP THE BYTES OF THE SOURCE OPERAND BEFORE
PUTTING THEM IN R5.
D45.01 WOULD MOVE THE PC TO LOCATION 0.
S13.20 WILL EXECUTE A SPS (AND NO AUTO INC) INSTR. THIS WILL CAUSE
AN ODD ADDRESS TRAP SINCE LOCATION POSERR CONTAINS AN ODD WORD.
JSR.10 WOULD PUSH THE ADDR OF POSERR ONTO THE STACK.
ASC.80 WILL HALT AT 8\$.
RTI.50 WILL CAUSE 1004XX TO BE PLACED IN THE PS WORD
AND THE PROCESSOR WILL TRAP TO LOCATION 14.
FOP.50 WILL ?????.

1638

ASH.20 WOULD CAUSE A BAD CC.
IF THE SRC CONST FAILS IN STATE S13.00 AND ADDS 1 OR 3, AN ODD
ADDRESS TRAP WILL OCCUR.
IF THE SRC CONSTANT ADDS 2, THE ERROR AT 6\$ WILL REPORT THE FAILURE.

ROM FLOW-21,27,205

1700

TEST 27 THREE MICROSTATES (BIN*SM2*DMO*--DF7*SRO(0))

THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT FOR THE
SM. A WORD AND BYTE INSTRUCTION IS EXECUTED TO VERIFY THAT STATE
S13.01 ADDS THE CORRECT SOURCE CONSTANT.

IF FORK A FAILS EXECUTION WILL GO TO EXC.80.
EXC.80 WILL HANG THE PROCESSOR IN THE PAUSE STATE AT MICRO ADDRESS 343.
THIS WILL ONLY HAPPEN IF RACL RADRO1
IS NOT GOING LOW DUE TO RACF A1 RAB01 (AFIR10(1)*U/CLASS).

ROM FLOW-22,27,205

1752

TEST 30 ALU CARRY FUNCTIONAL TEST

THIS TEST DOES A COMPLETE CHECK OF THE ALU CARRY FUNCTIONS
THE FIRST SECTION ENSURES THAT ALL THE INPUT AND OUTPUT LINES ARE
OK AND THE REST OF THE TEST ENSURES THAT THE CARRY LOGIC IS OK.
FOLLOWING ARE THE LOGIC EQUATIONS FOR A 74S181 AND 74S182 THAT
DICTATED THE PATTERNS USED IN EACH SECTION:

74S181
 $G=A3*B3+A2*B2*(A3+B3)+A1*B1*(A2+B2)*(A3+B3)+A0*B0*(A1+B1)*(A2+B2)*(A3+B3)$

$$P=(A3+B3)*(A2+B2)*(A1+B1)*(A0+B0)$$

$$COUT=G+P*CIN$$

74S182

$$CX=G0+P0*CIN$$

$$CY=G1+P1*G0+P1*P0*CIN$$

$$CZ=G2+P2*G1+P2*P1*G0+P2*P1*P0*CIN$$

1882 TEST 31 THREE MICROSTATES (DAC*DM2*0/CLASS)

IF FORK A FAILS EXECUTION WILL GO TO RSD.00. THIS WILL ONLY HAPPEN IF RACE A0 RAB01 DOES NOT GO LOW OR DOES NOT GET THRU TO RACL RADR01. THIS WILL CAUSE A TRAP TO LOCATION 10.

IF BEN15 FAILS EXECUTION WILL GO TO D45.80. THIS WILL CAUSE A TRAP TO 4 WITH THE ADDRESS OF 1\$ ON THE STACK.

IF THE DESTINATION CONSTANT FAILS(ADDS 1 OR 3) IN STATE D12.60 AN ODD ADDRESS TRAP WILL OCCUR.
IF THE DST CONST ADDS 0, THE ERROR AT 3\$ WILL REPORT THE FAILURE.
IF THE DESTINATION IS NOT LOADED WITH THE SOURCE, THE ERROR AFTER 5\$ WILL REPORT THE FAILURE.

ROM FLOW-2,155,312

1943 TEST 32 THREE MICROSTATES (DAC*DM1*0/CLASS)

THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT FOR THE DM. IF FORK A FAILS, EXECUTION WILL GO TO RSD.00. THIS WILL CAUSE A TRAP TO LOCATION 10 WITH AN ODD ADDRESS ERROR. THIS WILL ONLY HAPPEN IF RACE A0 RAB00 DOES NOT GO LOW OR DOES NOT GET TO RACL. EITHER E44 OR E6 IS BAD.

IF THE INSTRUCTION FAILS TO MOVE R5 TO THE PC INDIRECT, THE ERROR AFTER 1\$ WILL REPORT THE FAILURE.

ROM FLOW-1,155,312

1976 TEST 33 THREE MICROSTATES (DAC*DM4*0/CLASS)

IF FORK A FAILS EXECUTION WILL GO TO RSD.00. THIS WILL CAUSE A TRAP TO LOCATION 10. THIS WILL ONLY HAPPEN IF RACE A0 RAB02 IS NOT GOING LOW. EITHER RACE E33 OR E6(928) IS BAD.

IF THE DST CONST FAILS TO SUBTRACT 2, THE ERROR AT EITHER 1\$ OR 1\$-2 WILL REPORT THE FAILURE.

IF BEN01 FAILS (CAUSED BY IRCD DM357 STUCK HIGH) EXECUTION WILL GO TO D10.00 WHICH WILL EXECUTE A MODE 5 INSTEAD OF MODE 4.

IF THE DESTINATION IS NOT LOADED PROPERLY, THE ERROR AT 3\$ WILL REPORT THE FAILURE.

ROM FLOW-4,122,157

2037 TEST 34 THREE MICROSTATES (DAC*DM1*TST.B*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
THIS WILL ONLY HAPPEN IF RA SAME?

2055

IF BEN15 FAILS EXECUTION WILL GO TO STATE D12.60.

IF B FORK FAILS (AFTER STATE D12.10) CAUSED BY IRCB
K/CLASS STUCK LOW EXECUTION WILL GO TO STATE RSD.00 CAUSING A TRAP TO 10.
IF IRCB B1 RAB00 IS STUCK HIGH EXECUTION WILL GO FROM
D12.10 TO JSR.40. THIS WILL CAUSE THE PROCESSOR TO HANG.
IF EITHER GRAB OBD(1) IS STUCK HIGH OR NOT GETTING THRU TO RACL E71,
EXECUTION WILL GO TO STATE D12.30.
IF GRAB DRMX00 IS STUCK HIGH OR GRAB E50 IS BAD, EXECUTION
WILL GO TO D10.60 WHICH WILL HANG THE PROCESSOR.

ROM FLOW-1,175,33

2093 TEST 35 THREE MICROSTATES (DAC*DM1*BIT.B*DR0(0))

THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT A BIT INSTRUCTION IS USED.
IF FORK A FAILS RACE BIN*SMD H FAILED.

IF FORK B FAILS THE INSTRUCTION DECODE ROM WORD IS BAD.

IF THE RESULTANT DATA IS BAD STATE TST.10 FAILED.

ROM FLOW-1,175,33

2116 TEST 36 THREE MICROSTATES (DAC*DM1*CMP.B*DR0(0))

THIS TEST IS THE SAME AS THE PREVIOUS TWO TESTS
EXCEPT A CMP INSTRUCTION IS USED.

ROM FLOW-1,175,33

2135 TEST 37 THREE MICROSTATES (DAC*DM2*TST.B*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
THIS WILL ONLY HAPPEN IF RACE E45 IS BAD (AFIRO4(1)*R/CLASS).

BEN15 & FORK B HAVE ALREADY BEEN TESTED
IF THE AUTO INC FAILS IT WILL BE DUE TO A BAD
FIELD IN ROM STATE D12.10.

ROM FLOW-2,175,33

- 2165 THE LOGICAL SEQUENCE WOULD NEXT TEST THE BIT.B AND CMP.B INSTRUCTIONS BUT THESE WILL NOT BE TESTED WITH INDIVIDUAL TESTS SINCE THEY DO NOT USE ANY HARDWARE THAT HAS NOT ALREADY BEEN TESTED.
- 2172 TEST 40 THREE MICROSTATES (JMP+DM1)
- IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10. THIS WILL ONLY HAPPEN IF RACE A0 RAB00 DOES NOT GO LOW (AFIRO3(1)*[JMP+JSR+SWAB]).
- 2178 A FORK B FAILURE WOULD BE ONE OF THE FOLLOWING:
 IF IRCB (JMP+JSR) IS STUCK LOW EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
 IF IRCB IR(14:9) 04 IS STUCK LOW EXECUTION WILL GO TO JSR.00 WHICH WILL EXECUTE A JSR INSTEAD OF A JMP.
 IF IRCB B FORK MUX FAILS EXECUTION WILL GO TO FOP.00.
 IF IRCB FJ CLASS IS STUCK HIGH EXECUTION WILL GO TO STATE D12.00 AND THE JMP WON'T JUMP.
- IF THE INSTRUCTION FAILS TO JUMP, STATE JMP.00 IS REPORTED AS BAD.
 ROM FLOW-1,135,35
- 2212 TEST 41 THREE MICROSTATES (JMP+DM2)
- THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT THE DM=2.
 IF FORK A FAILS RAC E45 IS BAD (AFIRO4(1)*[JMP+JSR+SWAB]).
- ROM FLOW-2,135,35
- 2229 TEST 42 THREE MICROSTATES (JMP+DM4)
- IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
- 2232 THIS WILL ONLY HAPPEN IF RACE E33(AFIRO5(1)*[JMP+JSR+SWAB]) IS BAD.
 ALL OTHER LOGIC HAS BEEN TESTED.
 ROM FLOW-4,122,35
- 2246 TEST 43 THREE MICROSTATES (SOB)
- IF RACH W/CLASS IS NOT GOING HIGH EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO LOCATION 10 WITH THE ADDRESS OF 58-2 ON THE TOP OF THE STACK.
 IF EITHER RACE E10 IS BAD OR RACE BIN DOES NOT GO HIGH EXECUTION WILL GO TO D67.01. EXECUTION WILL EVENTUALL GO TO RSD.00 AFTER STATE D10.60 AND THE STACKED PC WILL BE AT 58.
 IF RACF E8 FAILS EXECUTION WILL GO TO ASC.10 WHICH WILL PERFORM AN ASHC+DM0 OPERATION.
- IF THE SOB BRANCHES WHEN IT IS NOT SUPPOSE TO EITHER

GRAE SR EQ ONE IS STUCK HIGH OR RACK E63 IS BAD
OR STATE SOB.10 DOES NOT RESTORE THE OLD PC.

IF THE SOB DOES NOT BRANCH WHEN IT IS SUPPOSE TO EITHER
STATE SOB.00 IS BAD OR GRAE SR EQ ONE STUCK LOW OR
RACK E63(C1) IS BAD.

IF THE REGISTER DOES NOT DECREMENT STATE SOB.20 IS BAD.

ROM FLOW-57,242/262.262

2311

2313 TEST 44 FOUR MICROSTATES (DAC*DM12*P/CLASS*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
THIS WILL ONLY HAPPEN IF RACJ AFIR 14(1) DOES NOT
GET THRU RAC E42.

THE FOLLOWING COULD BE FORK B FAILURES:
IF IRCB BO RAB00 IS STUCK HIGH OR NOT GETTING THRU
TO RACL RAD00 EXECUTION WILL GO TO EXC.90 WHICH WOULD
PUT THE RESULT INTO A REGISTER RATHER THAN MEMORY.
IF IRCB E38(6) IS STUCK HIGH EXECUTION WILL GO TO
RSD.00 CAUSING A TRAP TO 10.
IF THE BIC DOES NOT HAPPEN THEN EXC.00 IS BAD.

ROM FLOW-2,175,31,132

2358 TEST 45 FOUR MICROSTATES (DAC*DM12*TST.B*DR0(1))

AFTER STATE D12.10 IF EITHER GRAB OBD(1) DOES NOT GO HIGH
OR DOES NOT GET THRU RACL E71 EXECUTION WILL GO
TO TST.10. IF EITHER GRAB OBD(0) IS STUCK HIGH OR NOT GETTING
THRU RACK E41, EXECUTION WILL GO TO D10.60. THIS WILL CAUSE
THE PROCESSOR TO HANG UP IN THE PAUSE STATE AT MICRO
ADDRESS 177. IF THE TEST FAILS THEN STATE D12.30 FAILED.

ROM FLOW-1,175,137,33

2382 TEST 46 FOUR MICROSTATES (DAC*DM4*TST.B*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
THIS WILL ONLY OCCUR IF RACE E33(AFIR05(1)*R/CLASS) IS BAD.

AFTER D10.30 IF IRCB FJ/CLASS DOES NOT GET TO RACL E71
OR IF RACL E71 IS BAD EXECUTION WILL GO TO SVC.50.

IF THE INSTRUCTION DOESN'T WORK THEN D10.60 IS BAD.

ROM FLOW-4,122,177,33

- 2414 THE LOGICAL SEQUENCE HERE WOULD BE TO TEST THE BIT & CMP INSTRUCTIONS BUT NO ADDITIONAL LOGIC IS TESTED BY THEM. ^{D 3}
- 2420 TEST 47 FOUR MICROSTATES (DAC*DM6*0/CLASS)
 FORK A SHOULD NOT FAIL ON THIS TEST.
 BEN01 SHOULD NOT FAIL.
 BEN15*FEN2 SHOULD NOT FAIL.
 IF D67.00 FAILS TO INCREMENT THE PC AN RTI INSTRUCTION WILL BE EXECUTED.
 IF D67.00 FAILS TO CLOCK THE BR THE INSTRUCTION WILL BE ADDED AS THE INDEX WORD.
 IF D67.10 FAILS TO ADD THE INDEX NUMBER THE SOURCE WILL BE PUT IN THE WRONG LOCATION.
 ROM FLOW-6,251,122,157
- 2461 TEST 50 FOUR MICROSTATES (BIN*SM12*DM0*-DF7*SR0(1))
 IF FORK A FAILS EXECUTION WILL GO TO STATE D12.00. THIS WILL HAPPEN IF RACE BF1=7 DOES NOT GO HIGH. STATE D12.00 WOULD BITB R5 & THE CONTENTS OF LOCATION 200 WHICH IS 137.
 THE FOLLOWING COULD BE BEN14*FORK C FAILURES:
 IF IRCC CO RAB00 DOES NOT GO HIGH EXECUTION WILL GO TO D00.90 WHICH WILL TEST THE LOW BYTE INSTEAD OF THE HIGH BYTE.
 IF STATE D00.80 FAILS TO SWAP THE BYTES IT WILL LOOK LIKE A FORK C FAILURE.
 ROM FLOW-21,27,204,205
- 2499 TEST 51 FOUR MICROSTATES (BIN*SM12*DM0*DF7*SR0(0))
 IF FORK A FAILS EXECUTION WILL EITHER GO TO STATE D12.00 OR EXC.80.
- 2502 STATE D12.00 WOULD ADD R5 TO THE CONTENTS OF THE PC.
 STATE EXC.80 WOULD NOT CHANGE THE PC.
 IF FORK C FAILS EXECUTION WILL EITHER GO TO JSR.10 OR ASC.80. JSR.10 WILL CAUSE R5 TO BE STACKED, THE PC TO BE PUT IN R5, AND THE PC REPLACED BY R5 WHICH WILL CAUSE AND RTI SINCE THE CONTENTS OF THE LOCATION POINTED TO BY R5 IS 000002. ASC.80 WILL CAUSE THE ADD TO LOOK LIKE IT FAILED.
 IF STATE D07.10 FAILS TO LOAD THE SHFTR THE PC WILL DOUBLE AND THE PROGRAM WILL BLOW UP.
 IF THE SHFTR FAILS TO BE PUT IN THE SR THE PC WILL NOT CHANGE.

ROM FLOW-21,27,203,30

2567 TEST 52 FOUR MICROSTATES (BIN*SM12*DM0*DF7*SR0(1))

IF FORK A FAILS EXECUTION WILL GO TO D12.00.

IF FORK C SHOULD NOT FAIL SINCE THE LOGIC HAS ALREADY BEEN TESTED.

IF STATE D07.00 FAILS TO SWAP THE BYTES THE CC'S WILL BE BAD.

IF D07.00 FAILS TO LOAD THE SHIFTER, THE THIRD CMPB WILL FAIL.
IF D07.00 FAILS TO LOAD THE SR THE SECOND CMPB WILL FAIL.

ROM FLOW-21,27,202,30

2604 TEST 53 FOUR MICROSTATES (BIN*SM4*DM0*-DF7*SR0(0))

IF FORK A FAILS EXECUTION WILL GO TO D45.00 WHICH WILL EXECUTE A SMO*DM4 INSTRUCTION EXCEPT THE DESTINATION REGISTER WILL NOT DECREMENT.

2610 FORK C WILL NOT FAIL SINCE IT HAS ALREADY BEEN TESTED.

IF THE SRC FAILS TO AUTO DECREMENT STATE S45.00 IS BAD.

ROM FLOW-24,23,27,205

2639 TEST 54 FOUR MICROSTATES (RTS)

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10. THIS WILL ONLY HAPPEN IF RACF E3 DOES NOT GO HIGH.

IF THE PC OR R5 FAILS THE TEST WILL HALT.

ROM FLOW-40,223,224,342

2661 TEST 55 FOUR MICROSTATES (JMP*DM6)

IF FORK A FAILS EXECUTION WILL GO TO STATE D12.01.

2664 THIS WOULD CAUSE A JMP*DM1 TO EXECUTE.

NEITHER BEN01 NOR BEN15*FEN2 SHOULD FAIL SINCE THEY HAVE ALREADY BEEN TESTED.

ROM FLOW-6,251,122,35

2681

- *****

- 2683 TEST 56 FIVE MICROSTATES (DAC*DM12*P/CLASS*DR0(1))
 FORK A SHOULDN'T FAIL.
 BEN15 SHOULDN'T FAIL SINCE THIS LOGIC HAS BEEN TESTED.
 NEITHER SHOULD BEN05*FEN2.
 IF FORK B FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
 THIS FAILURE WOULD BE CAUSED BY A BAD FIELD (PART PCLASS)
 IN THE IR DECODE ROM.
 ROM FLOW-1,175,137,31,132
- 2708 TEST 57 FIVE MICROSTATES (DAC*DM3*0/CLASS)
 FORK A SHOULD NOT FAIL SINCE THE LOGIC HAS ALREADY BEEN TESTED.
 IF THE DR DOES NOT AUTO INC THEN STATE D30.10 IS BAD.
 IF THE CONDITION CODES ARE BAD THEN EITHER STATE D10.50
 DID NOT LOAD THE BR OR THE DOUBLE DEFERED DIDN'T WORK.
 ROM FLOW-3,221,233,311,157
- 2741 TEST 60 FIVE MICROSTATES (DAC*DM4*P/CLASS*DR0(0))
 FORK A SHOULD NOT FAIL.
 IF FORK B FAILS, AFTER D10.60, EXECUTION WILL GO TO
 RSD.00 CAUSING A TRAP TO 10. THIS WILL ONLY HAPPEN IF
 THE IR DECODE ROM HAS A BAD FIELD (PART PCLASS).
 ROM FLOW-4,122,177,31,132
- 2765 THE LOGICAL SEQUENCE AT THIS POINT WOULD BE TO EXECUTE A DAC*DM4*[TST.B+
 BIT.B*CMP.B]*DR0(1) INSTRUCTION FOLLOWED BY A DAC*DM6*[TST.B*BIT.B*CMP.B]*
 DR0(0) INSTRUCTION TEST BUT NO ADDITIONAL LOGIC IS TESTED.
- 2774 THE LOGICAL SEQUENCE AT THIS POINT WOULD BE TO EXECUTE A BIN*SM4*DM0*--DF7*SR0(1)
 FOLLOWED BY A BIN*SM4*DM0*DF7*SR0(0)
 FOLLOWED BY A BIN*SM4*DM0*DF7*SR0(1) INSTRUCTION BUT NO ADDITIONAL LOGIC IS TESTED.
- 2781 TEST 61 FIVE MICROSTATES (BIN*SM6*DM0*--DF7*SR0(0))
 IF FORK A FAILS EXECUTION WILL GO TO STATE D67.00
 WHICH WOULD EXECUTE A SPO*DM6 INSTRUCTION.
 BEN14*FEN4 SHOULD NOT FAIL SINCE IT HAS ALREADY BEEN TESTED
 ROM FLOW-26,54,141,142,205

2807 TEST 62 FIVE MICROSTATES (BIN*SM12*DM12*O/CLASS)

IF FORK A FAILS EXECUTION WILL GO TO D12.01.THIS WOULD CAUSE R5 TO BE WRITTEN INTO \$TMP2.

IF FORK C FAILS EXECUTION WOULD GO TO ONE OF THE FOLLOWING STATES: D45.80,D30.80,FOP.00,WAT.00, D00.90, AND ASH.20. STATE D45.80 WOULD EXECUTE A SM2*DM4 INSTEAD OF SM2*DM1. STATE D30.80 WOULD EXECUTE A SM1*DM3. STATE FOP.00 WOULD CAUSE A TRAP TO LOCATION 10. THIS WILL ONLY HAPPEN IF EITHER IRCC CO RAB03 IS STUCK OR IT IS NOT GETTING THRU RACL RAD03 OR IRCC FORK C MUX INPUT B0 IS HIGH. THE LASO PRINTER BUFFER WILL BE SET UP TO GENERATE AN INTERRUPT IN CASE THE TEST FAILS TO THE WAT.00 STATE. STATE D00.90 WILL EXECUTE A DM0 INSTEAD OF A DM1. STATE ASH.20 WILL CLEAR THE C BIT.

ROM FLOW-22,27,111,155,312

2900 THE LOGICAL FLOW AT THIS POINT WOULD TEST A BIN*SM12*DM12*SR0(0)*DR0(0) * [TST.B+BIT.B+CMP.B] INSTRUCTION BUT NO ADDITIONAL LOGIC WOULD BE TESTED.

2906 TEST 63 FIVE MICROSTATES (BIN*SM12*DM12*SR0(1)*DR0(0)*CMPB)

THE ONLY THING THAT SHOULD FAIL WOULD BE STATE D12.90(110).

ROM FLOW-21,27,110,175,33

2925 TEST 64 FIVE MICROSTATES (BIN*SM12*DM4*O/CLASS)

WHICH WILL EXECUTE A ...1*DM2 TYPE INSTRUCTION.

IF THE INSTRUCTION FAILS EITHER D45.80 OR D40.20 FAILED.

ROM FLOW-21,27,115,121,157

2950

2952 TEST 65 SIX MICROSTATES (DAC*DM12*ASRB*DR0(1))

NEITHER FORK A NOR BEN15 NOR BEN05*FEN2 SHOULD FAIL SINCE THEY HAVE ALREADY BEEN TESTED.

IF FORK B FAILS AFTER D12.30 EXECUTION WILL GO TO ONE OF THE FOLLOWING: RSD.00,D45.00,EXC.00,S45.00, CCP.00,MUL.00,SVC.10,MFP.00 OR DEP.00. RSD.00 WILL CAUSE A TRAP TO LOCATION 10. THIS WILL HAPPEN IF THE B FORK MUX SELECT IS STUCK LOW. IF STATE D45.00 IS ENTERED THE PROCESSOR WILL HANG UP IN A LOOP BETWEEN STATES D45.00 AND D10.30. IF STATE S45.00 IS ENTERED EXECUTION WILL GO TO STATE

D12.80 AFTER S13.10 WHICH WILL HANG UP THE PROCESSOR.
 STATE CCP.00 WOULD SET OR CLEAR THE CONDITION CODES
 ACCORDING TO IR(4:0).
 STATE MUL.00 WOULD CAUSE THE DESTINATION OPERAND TO
 BE MULTIPLIED BY REGISTER 2 AND THE RESULT WOULD BE
 STORED IN REGISTER 2 AND 3.
 IF SVC.10 IS ENTERED A TRAP TO 4 WILL OCCUR BECAUSE
 THE DESTINATION REGISTER IS ODD. THIS WILL ONLY HAPPEN
 IF EITHER B FORK MUX INPUT B3 OR IRCB B0 RAB00 IS STUCK LOW.
 IF MFP.00 IS ENTERED AN MFPI INSTRUCTION WILL BE EXECUTED
 THIS WILL PUSH THE ADDRESS OF 18 ONTO THE STACK.
 DEP.00 WILL CAUSE THE PROCESSOR TO HANG IN MICRO ADDRESS
 170 WITH THE RUN LIGHT ON.

ROM FLOW-1,175,137,64,123,132

3028 TEST 66 SIX MICROSTATES (DAC*DM12*RORB*DR0(1))

THIS TEST IS THE SAME AS THE LAST ONE EXCEPT A RORB
 IS USED INSTEAD OF AN ASRB.

FORK B WILL ONLY FAIL IF IRCB E36(13) IS STUCK HIGH
 WHICH WILL CAUSE EXECUTION TO GO TO EXC.00.

ROM FLOW-2,175,137,64,123,132

3053 THE LOGICAL FLOW AT THIS POINT WOULD TEST A DAC*DM3*[TST.B+BIT.B+OMP.B]*DR0(0)
 FOLLOWED BY A DAC*DM4*P/CLASS*DR0(0) INSTRUCTION BUT NO ADDITIONAL LOGIC
 IS TESTED

3061 TEST 67 SIX MICROSTATES (DAC*DM6*YOR*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
 THIS SHOULD ONLY HAPPEN IF RACE E35(1) IS BAD.

IF THE INSTRUCTION DOESN'T WORK IT WILL HALT IN THIS TEST.

ROM FLOW-6,251,122,177,31,132

3086 THE LOGICAL SEQUENCE WOULD TEST A DAC*DM6*[TST.B+BIT.B+OMP.B]*DR0(1) BUT ALL
 THE LOGIC HAS BEEN TESTED.

3093 TEST 70 SIX MICROSTATES (NEG.B*DM12*DR0(0))

NEITHER FORK A NOR BGN15 SHOULD FAIL.

3096

IF FORK B FAILS EXECUTION WILL GO TO RSD.00 CAUSING
 A TRAP TO LOCATION 10 OR EXC.00.
 RSD.00 SHOULD ONLY OCCUR IF THE B FORK MUX
 STROBE IS BEING HELD LOW(CHIP FAILURE).

ROM FLOW-1,175,67,271,163,132

- 1 3
- 3135 THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A JMP*DM3 BUT NO ADDITIONAL LOGIC IS TESTED.
- 3141 TEST 71 SIX MICROSTATES (BIN*SM3*DM0*-DF7*SRO(0))
 FORK A SHOULD NOT FAIL.
 IF BEN14*FEN4 FAILS EXECUTION WILL GO TO D00.90. THIS WILL CAUSE A SM2 TO BE EXECUTED. THIS SHOULD ONLY HAPPEN IF IRCC SM357 IS STUCK LOW OR NOT GETTING THRU RACL E70.
 ROM FLOW-22,27,317,143,146,205
- 3170 THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM6*DM0*DF7*SRO(1), THEN A BIN*SM12*DM12*SRO(0)*DRO(1)*[TST.B+BIT.B+CPM.B] THEN A BIN*SM12*DM12*SRO(0)*DRO(0)*P/CLASS THEN A BIN*SM12*DM12*SRO(1)*DRO(1)*[TST.B+BIT.B+CPM.B] THEN A BIN*SM12*DM12*SRO(1)*DRO(0)*P/CLASS AND THEN A BIN*SM12*DM4*SRO(0)*DRO(0)*[TST.B+BIT.B+CPM.B] INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
- 3180 TEST 72 SIX MICROSTATES (BIN*SM12*DM4*SRO(1)*DRO(0)*CMPB)
 A FAILURE WILL ONLY OCCUR IF STATE D45.90 FAILS.
 IF THE DST REG. DOES NOT DECREMENT STATE D45.90 IS BAD. IF THE CONDITION CODES ARE BAD THEN STATE D40.30 PROBABLY DID NOT SWAP THE BYTES OF THE SRC OPERAND.
 ROM FLOW-1,27,114,131,177,33
- 3212 THE LOGICAL FLOW WOULD NEXT TEST A BIN*SM4*DM12*SRO(0)*DRO(0)*O/CLASS THEN A BIN*SM4*DM12*SRO(0)*DRO(0)*[TST.B+BIT.B+CPM.B] THEN A BIN*SM4*DM12*SRO(1)*DRO(0)*[TST.B+BIT.B+CPM.B] THEN A BIN*SM4*DM4*SRO(0)*DRO(0)*O/CLASS INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
- 3220 TEST 73 SIX MICROSTATES (DAC*DM5*DRO(0)*O/CLASS)
 FORK A SHOULD NOT FAIL.
 IF IRCD DM357 IS STUCK LOW OR NOT GETTING THRU TO RACK E51 A DM4 WILL BE EXECUTED.
 IF STATE D10.00 OR D10.10 FAIL TO FETCH THE DEFERED ADDRESS THE SOURCE WILL BE STORED IN THE DESTINATION.
 ROM FLOW-5,162,231,233,311,157
- 3252 THE LOGICAL SEQUENCE WOULD NEXT TEST A DAC*DM3*DRO(0)*P/CLASS THEN A DAC*DM3*DRO(1)*[TST.B+BIT.B+CPM.B] THEN A DAC*DM4*DRO(1)*[ASRB+RORB] THEN A DAC*DM5*DRO(0)*[TST.B+BIT.B+CPM.B] THEN A DAC*DM6*DRO(1)*P/CLASS INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.

- *****

- 3261 TEST 74 SEVEN MICROSTATES (DAC*DM7*0/CLASS)
 FORK A SHOULD NOT FAIL.
 IF IRCD DM357 DOES NOT GO HIGH A DM6 WILL BE EXECUTED.
 ALL OTHER LOGIC HAS BEEN TESTED.
 ROM FLOW-7,251,162,231,233,311,157
- 3292 THE LOGICAL SEQUENCE WOULD NEXT TEST A NEG.B*DM12*DR0(1) THEN A NEG.B*DM4*DR0(0)
 THEN A JMP*DM5 INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
- 3298 TEST 75 SEVEN MICROSTATES (JSR*DM12)
 IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO LOCATION 10.
 THIS WILL ONLY OCCUR IF RACE JMP+JSR+SWAB DOES NOT GO HIGH.
 IF EITHER IRCB IR(14:9)04 DOES NOT GO LOW OR E63 IS BAD
 EXECUTION WILL GO FROM D12.10 TO EXC.00.
 IF IRCB E63 IS BAD (PIN 10 OR 485 FLOATING) EXECUTION WILL
 GO TO RSD.00 CAUSING A TRAP TO LOCATION 10. THIS FAILURE
 WOULD INCREMENT THE DST REG. BEFORE THE TRAP.
 IF THE INSTRUCTION FAILS THEN ONE OF THE JSR STATES FAILED.
 ROM FLOW-2,135,34,201,274,275,32
- 3342 THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A BIN*SM3*DM0*-DF7*SRO(1) THEN
 A BIN*SM3*DM0*DF7*SRO(0) THEN A BIN*SM3*DM0*DF7*SRO(1) INSTRUCTION,
 BUT NO ADDITIONAL LOGIC IS TESTED.
- 3349 TEST 76 SEVEN MICROSTATES (BIN*SM5*DM0*-DF7*SRO(0))
 FORK A SHOULD NOT FAIL.
 IF BEN14*FEN4 FAILS EXECUTION WILL GO TO D00.90
 CAUSING A SM4 INSTRUCTION TO BE EXECUTED. THIS WILL ONLY
 OCCUR IF EITHER IRCC SROM5 DOES NOT GO LOW OR IF IRCC E28 IS BAD.
 ROM FLOW-24,23,27,317,143,146,205
- 3378 THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A BIN*SM12*DM12*SRO(0)*DR0(1)*
 P/CLASS THEN A BIN*SM12*DM12*SRO(1)*DR0(1)P/CLASS INSTRUCTION, BUT
 NO ADDITIONAL LOGIC IS TESTED.

3385 TEST 77 SEVEN MICROSTATES (BIN*SM12*DM3*O/CLASS)

IF IRCC C FORK MUX INPUT B2 IS NOT GOING LOW OR IRCC E40 IS BAD A DM2 WILL BE EXECUTED.

THE ONLY OTHER POSSIBLE FAILURE IS STATE D30.80.

ROM FLOW-21,27,113,221,233,311,157

3414 THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM12*DM4*SRO(0)*DRO(0)*P/CLASS FOLLOWED BY A BIN*SM12*DM4*SRO(0)*DRO(1)*[TST.B+BIT.B+COMP.B] FOLLOWED BY A BIN*SM12*DM4*SRO(1)*DRO(0)*P/CLASS FOLLOWED BY A BIN*SM12*DM4*SRO(1)*DRO(1)*[TST.B+BIT.B+COMP.B] INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.

3423 TEST 100 SEVEN MICROSTATES (BIN*SM12*DM6*O/CLASS)

IF FORK C FAILS EXECUTION WILL GO TO D45.90 AND A DM4 WILL BE EXECUTED. THIS WILL ONLY HAPPEN IF IRCC E39 PIN 5 IS NOT GOING LOW. THIS WILL CAUSE AN RTI SINCE THE LOCATION FOLLOWING THE INSTRUCTION CONTAINS 000002.

THE ONLY OTHER FAILURE WOULD BE CAUSED BY STATE D67.80 BEING BAD.

ROM FLOW-21,27,117,6,251,122,157

3454 THE LOGICAL SEQUENCE WOULD NEXT TEST THE INSTRUCTIONS BETWEEN BIN*SM4*DM12*SRO(0)*DRO(1)*[TST.B+BIT.B+COMP.B] AND BIN*SM5*DM0*D7*SRO(1) BUT NOT ADDITIONAL LOGIC IS TESTED.

3460

3462 TEST 101 EIGHT MICROSTATES (BIN*SM7*DM0*-DF7*SRO(0))

FORK A SHOULD NOT FAIL.

IF FEN4*DEN14 FAILS EXECUTION WILL GO TO D00.90 CAUSING A SM6 TO BE EXECUTED. THIS WILL ONLY HAPPEN IF EITHER IRCC SRCM7 DOES NOT GO LOW OR IF IRCC E28(1) IS BAD.

ROM FLOW-26,54,141,142,317,143,146,205

3492 THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM12*DM3*SRO(0)*DRO(0)*[TST.B+BIT.B+COMP.B] BUT NO ADDITIONAL LOGIC IS TESTED.

3498 TEST 102 EIGHT MICROSTATES (BIN*SM12*DM3*SRO(1)*DRO(0)*COMP.B)

THE ONLY POSSIBLE FAILURE WOULD BE IN STATE D30.90 SINCE ALL THE OTHER LOGIC HAS BEEN TESTED.

ROM FLOW-21,27,112,221,233,311,177,33

L 3

3520 THE LOGICAL SEQUENCE WOULD NEXT TEST INSTRUCTIONS BIN*SM12*DM4*SR0(0)*DR0(1)*
P/CLASS THRU BIN*SM12*DM6*SR0(0)*DR0(0)*[TST.B+BIT.B+CMP.B] BUT NO
ADDITIONAL LCGIC IS TESTED.

3527 TEST 103 EIGHT MICROSTATES (BIN*SM12*DM6*SR0(1)*DR0(0)*CMPB)

3528 THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D67.90.
ROM FLOW-21,27,116,6,251,122,177,33

3543

3545 TEST 104 NINE MICROSTATES (BIN*SM12*DM5*SR0(0)*DR0(0)*CMP.B)

THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D50.20.
ROM FLOW-21,27,115,161,231,233,311,177,33

3564 TEST 105 EIGHT MICROSTATES (BIN*SM12*DM5*SR0(1)*DR0(0)*CMPB)

THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D50.30.

3580 TEST 106 WRITE/READ PSW

3582 THIS TEST VERIFIES THAT THE PSW CAN BE READ THRU THE DATA MUX.
IF THE TEST FAILS ONE OF MANY THINGS COULD BE BAD WHICH CANNOT BE
DETERMINED IN THIS DIAGNOSTIC.
THIS TEST REQUIRES THAT SCCE PS ADRS GETS TO TMC,
THAT THE TMC DMUX SELECT LINES GET TO PDR, THAT THE PSW
BITS GET TO THE DMUX, THAT SCCE INTERNAL ADDRESS GETS TO TMC,
AND SCCA VA00 GETS TO UBC.

3615 TEST 107 RTI

IF FORK A FAILS EXECUTION WILL GO TO ONE OF THREE STATES.
RSD.00 WILL CAUSE A TRAP TO LOCATION 4. THIS WOULD HAPPEN
IF RACF (HALT:OP CD 7) DOES NOT GO HIGH.
STATE D12.01 WOULD CAUSE AN ODD ADDRESS TRAP SINCE R0
WILL CONTAIN A 1. THIS WILL HAPPEN IF RACE E7 IS BAD.
HLT.00 WILL CAUSE THE PROCESSOR TO HALT ON THE INSTRUCTION
UNDER TEST AND WILL OCCUR IF RACF E17 IS BAD.
IF THE INSTRUCTION DOESN'T WORK THEN ONE OF THE RTI MACHINE
STATES IS BAD.

ROM FLOW-12,156,212,213,214,215,172

3652 THE RTT WILL NOT BE TESTED HERE SINCE THE ONLY POSSIBLE FORK A FAILURE WOULD CAUSE AN RTI TO BE EXECUTED. THE T BIT FUNCTIONS OF THE RTI & RTT ARE TESTED IN PART 2.

M 3

3659 TEST 110 EMT AND TRAP
 FORK A SHOULD NOT FAIL.
 THE INSTRUCTIONS ARE EXECUTED AND THE STACK IS CHECKED TO VERIFY THAT EVERYTHING WORKED OK.
 ROM FLOW-0,345,354,SVC.00-SVC.90

3741 TEST 111 IOT
 FORK A SHOULD NOT FAIL.

3744
 IF THE TRAP VECTOR LOGIC FAILS THE TRAP VECTOR COULD COME OUT TO BE 0, 4, OR 24.
 THE ONLY OTHER POSSIBLE FAILURE WOULD BE STATE TRP.01. IF THIS STATE FAILS TO LOAD THE DR THE TRAP VECTOR WILL BE WHATEVER IS IN R4. IF IT FAILS TO LOAD THE BR THE OLD PS WILL FAIL TO BE STACKED.
 ROM FLOW-14,354,(SVC.00-SVC.90) 355,65,357,360,367,37,25,41,222,300

3815

 END OF PASS ROUTINE

3817 INCREMENT THE PASS NUMBER (\$PASS)
 INDICATE END-OF-PROGRAM AFTER 144 PASSES THRU THE PROGRAM
 TYPE 'END PASS'
 IF THERES A MONITOR GO TO IT
 IF THERE ISN'T JUMP TO TST1
 IF IT IS DESIRED TO HAVE A BELL INDICATE THE 'END OF PASS' LOCATION
 SENDMG CAN BE CHANGED TO 7.

3851

 TYPE ROUTINE

3853 ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
 THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
 NOTE1: \$NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
 NOTE2: \$FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
 NOTE3: \$FILLC CONTAINS THE CHARACTER TO FILL AFTER.

CALL:
 1) USING A TRAP INSTRUCTION
 TYPE ,MESADR ::MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
 OR
 TYPE
 MESADR
 2) USING A JSR INSTRUCTION
 MOV PS,-(SP) ::PUSH PROCESSOR STATUS WORD ON THE STACK
 JSR PC,\$TYPE ::CALL TYPE ROUTINE
 MESADDR ::FIRST ADDRESS OF MESSAGE

3924

 BINARY TO OCTAL (ASCII) AND TYPE

3926 THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
 OCTAL (ASCII) NUMBER AND TYPE IT.
 \$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
 CALL:

 MOV NUM,-(SP) ::NUMBER TO BE TYPED
 TYPOS ::CALL FOR TYPEOUT
 .BYTE N ::N=1 TO 5 FOR NUMBER OF DIGITS TO TYPE
 .BYTE M ::M=1 OR 0
 ::1=TYPE LEADING ZEROS
 ::0=SUPPRESS LEADING ZEROS

\$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
 \$TYPOS OR \$TYPOC
 CALL:

 MOV NUM,-(SP) ::NUMBER TO BE TYPED
 TYPON ::CALL FOR TYPEOUT

\$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
 CALL:

 MOV NUM,-(SP) ::NUMBER TO BE TYPED
 TYPOC ::CALL FOR TYPEOUT

4002

```

*****
CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
*****

```

4004

THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE REPLACED WITH SPACES.

CALL:

```

      MOV    NUM,-(SP)      ;;PUT THE BINARY NUMBER ON THE STACK
      TYPDS                      ;;GO TO THE ROUTINE

```

4070

```

*****
TRAP DECODER
*****

```

4072

THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE 'TRAP' INSTRUCTION AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL GO TO THAT ROUTINE.

4085

```

*****
TRAP TABLE
*****

```

4087

THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED BY THE 'TRAP' INSTRUCTION.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

160000

```
.TITLE CEBADO 11/70 CPU #1
:*COPYRIGHT (C) 1975,1980
:*DIGITAL EQUIPMENT CORP.
:*MAYNARD, MASS. 01754
:*
:*
:*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
:*PACKAGE (MAINDEC-11-DZQAC-A5).
:*
$SWR=160000      ;;HALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TYP0UT
```

26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81

```

.SBTTL BASIC DEFINITIONS

:*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
STACK= 1100                ;;FIRST ADDRESS OF THE STACK
KERSTK= STACK              ;;KERNEL STACK
SUPSTK= STACK-200         ;;SUPERVISOR STACK
USESTK= STACK-300         ;;USER STACK
.EQUIV EMT,ERROR          ;;BASIC DEFINITION OF ERROR CALL
.EQUIV IOT,SCOPE          ;;BASIC DEFINITION OF SCOPE CALL
PS= 177776                ;;PROCESSOR STATUS WORD
.EQUIV PS,PSW
STKLMT= 177774            ;;STACK LIMIT REGISTER
PIRQ= 177772              ;;PROGRAM INTERRUPT REQUEST REGISTER
SWR= 177570               ;;SWITCH REGISTER
DISPLAY=SWR

:*MISCELLANEOUS DEFINITIONS
HT= 11                    ;;CODE FOR HORIZONTAL TAB
LF= 12                    ;;CODE LINE FEED
CR= 15                    ;;CODE CARRIAGE RETURN
CRLF= 200                 ;;CODE FOR CARRIAGE RETURN-LINE FEED

:*GENERAL PURPOSE REGISTER DEFINITIONS
R0= X0                    ;;GENERAL REGISTER
R1= X1                    ;;GENERAL REGISTER
R2= X2                    ;;GENERAL REGISTER
R3= X3                    ;;GENERAL REGISTER
R4= X4                    ;;GENERAL REGISTER
R5= X5                    ;;GENERAL REGISTER
R6= X6                    ;;GENERAL REGISTER
R7= X7                    ;;GENERAL REGISTER
.EQUIV R0,R10             ;;GENERAL REGISTER
.EQUIV R1,R11             ;;GENERAL REGISTER
.EQUIV R2,R12             ;;GENERAL REGISTER
.EQUIV R3,R13             ;;GENERAL REGISTER
.EQUIV R4,R14             ;;GENERAL REGISTER
.EQUIV R5,R15             ;;GENERAL REGISTER
SP=X6                    ;;STACK POINTER
.EQUIV SP,KSP             ;;KERNEL STACK POINTER
.EQUIV SP,SSP             ;;SUPERVISOR STACK POINTER
.EQUIV SP,USP             ;;USER STACK POINTER
PC=X7                    ;;PROGRAM COUNTER

:*PRIORITY LEVEL DEFINITIONS
PR0= 0                    ;;PRIORITY LEVEL 0
PR1= 40                   ;;PRIORITY LEVEL 1
PR2= 100                  ;;PRIORITY LEVEL 2
PR3= 140                  ;;PRIORITY LEVEL 3
PR4= 200                  ;;PRIORITY LEVEL 4
PR5= 240                  ;;PRIORITY LEVEL 5
PR6= 300                  ;;PRIORITY LEVEL 6
PR7= 340                  ;;PRIORITY LEVEL 7

:*'SWITCH REGISTER' SWITCH DEFINITIONS
SW15= 100000
    
```

001100
001100
000700
000600

177776

177774
177772
177570
177570

000011
000012
000015
000200

000000
000001
000002
000003
000004
000005
000006
000007

000006

000007

000000
000040
000100
000140
000200
000240
000300
000340

100000

```

82      040000      SW14= 40000
83      020000      SW13= 20000
84      010000      SW12= 10000
85      004000      SW11= 4000
86      002000      SW10= 2000
87      001000      SW09= 1000
88      000400      SW08= 400
89      000200      SW07= 200
90      000100      SW06= 100
91      000040      SW05= 40
92      000020      SW04= 20
93      000010      SW03= 10
94      000004      SW02= 4
95      000002      SW01= 2
96      000001      SW00= 1
97      .EQUIV SW09,SW9
98      .EQUIV SW08,SW8
99      .EQUIV SW07,SW7
100     .EQUIV SW06,SW6
101     .EQUIV SW05,SW5
102     .EQUIV SW04,SW4
103     .EQUIV SW03,SW3
104     .EQUIV SW02,SW2
105     .EQUIV SW01,SW1
106     .EQUIV SW00,SW0
107
108     ;*DATA BIT DEFINITIONS (BIT00 TO BIT15)
109     100000      BIT15= 100000
110     040000      BIT14= 40000
111     020000      BIT13= 20000
112     010000      BIT12= 10000
113     004000      BIT11= 4000
114     002000      BIT10= 2000
115     001000      BIT09= 1000
116     000400      BIT08= 400
117     000200      BIT07= 200
118     000100      BIT06= 100
119     000040      BIT05= 40
120     000020      BIT04= 20
121     000010      BIT03= 10
122     000004      BIT02= 4
123     000002      BIT01= 2
124     000001      BIT00= 1
125     .EQUIV BIT09,BIT9
126     .EQUIV BIT08,BIT8
127     .EQUIV BIT07,BIT7
128     .EQUIV BIT06,BIT6
129     .EQUIV BIT05,BIT5
130     .EQUIV BIT04,BIT4
131     .EQUIV BIT03,BIT3
132     .EQUIV BIT02,BIT2
133     .EQUIV BIT01,BIT1
134     .EQUIV BIT00,BIT0
135
136     ;*BASIC 'CPU' TRAP VECTOR ADDRESSES
137     000004      ERRVEC= 4                ;;TIME OUT AND OTHER ERRORS
    
```

```

138      000010      RESVEC= 10      ::RESERVED AND ILLEGAL INSTRUCTIONS
139      000014      TBITVEC=14      ::'T' BIT
140      000014      TRTVEC= 14      ::TRACE TRAP
141      000014      BPTVEC= 14      ::BREAKPOINT TRAP (BPT)
142      000020      IOTVEC= 20      ::INPUT/OUTPUT TRAP (IOT) **SCOPE**
143      000024      PWRVEC= 24      ::POWER FAIL
144      000030      EMTVEC= 30      ::EMULATOR TRAP (EMT) **ERROR**
145      000034      TRAPVEC=34      ::'TRAP' TRAP
146      000060      TKVEC= 60      ::TTY KEYBOARD VECTOR
147      000064      TPVEC= 64      ::TTY PRINTER VECTOR
148      000114      CACHVEC=114     ::CACHE ERROR INTERRUPT VECTOR
149      000240      PIRQVEC=240     ::PROGRAM INTERRUPT REQUEST VECTOR
150      000250      MMVEC= 250     ::MEMORY MANAGEMENT VECTOR
    
```

.SBTTL CACHE REGISTER DEFINITIONS

```

155      177740      LOADRS = 177740     ::LOWER 16 BITS OF ADDRESS THAT CAUSED ERROR
156      177742      HIADRS = 177742     ::UPPER SIX BITS OF ADDRESS THAT CAUSED ERROR
157      177744      MEMERR = 177744     ::CACHE ERROR REGISTER
158      177746      CONTRL = 177746     ::MEMORY CONTROL REGISTER
159      177750      MAINT = 177750      ::MEMORY MAINTENANCE REGISTER
160      177752      HITMIS = 177752     ::HIT MISS REGISTER '1' IMPLIES HIT IN CACHE
    
```

.SBTTL CPU REGISTER DEFINITIONS

```

166      177760      SIZELO = 177760     ::MEMORY SIZE REGISTER NUMBER TO PUT INTO A PAR
167      177762      SIZEHI = 177762     ::TO GET TO THE LAST 32 WORDS OF MEMORY
168      177764      SYSTID = 177764     ::HIGH SIZE REGISTER, RESERVED FOR FUTURE USE
169      177766      CPUERR = 177766     ::CURRENTLY ALL ZERO
170      177766      CPUERR = 177766     ::SYSTEM ID REGISTER
171      177766      CPUERR = 177766     ::CPU ERROR REGISTER HOLDS CONDITION THAT CAUSED
172      177766      CPUERR = 177766     ::THE TRAP TO ERRVEC (000004)
    
```

.SBTTL MEMORY MANAGEMENT DEFINITIONS

;*MEMORY MANAGEMENT STATUS REGISTER ADDRESSES

```

182      177572      MMR0= 177572
183      177574      MMR1= 177574
184      177576      MMR2= 177576
185      172516      MMR3= 172516
186      .EQUIV MMR0,SRO
187      .EQUIV MMR1,SR1
188      .EQUIV MMR2,SR2
189      .EQUIV MMR3,SR3
    
```

;*USER 'I' PAGE DESCRIPTOR REGISTERS

```

193      177600      UIPDR0= 177600
    
```

194	177602	UIPDR1= 177602
195	177604	UIPDR2= 177604
196	177606	UIPDR3= 177606
197	177610	UIPDR4= 177610
198	177612	UIPDR5= 177612
199	177614	UIPDR6= 177614
200	177616	UIPDR7= 177616

;*USER 'D' PAGE DESCRIPTOR REGISTORS

204	177620	UDPDR0= 177620
205	177622	UDPDR1= 177622
206	177624	UDPDR2= 177624
207	177626	UDPDR3= 177626
208	177630	UDPDR4= 177630
209	177632	UDPDR5= 177632
210	177634	UDPDR6= 177634
211	177636	UDPDR7= 177636

;*USER 'I' PAGE ADDRESS REGISTERS

215	177640	UIPAR0= 177640
216	177642	UIPAR1= 177642
217	177644	UIPAR2= 177644
218	177646	UIPAR3= 177646
219	177650	UIPAR4= 177650
220	177652	UIPAR5= 177652
221	177654	UIPAR6= 177654
222	177656	UIPAR7= 177656

;*USER 'D' PAGE ADDRESS REGISTERS

226	177660	UDPAR0= 177660
227	177662	UDPAR1= 177662
228	177664	UDPAR2= 177664
229	177666	UDPAR3= 177666
230	177670	UDPAR4= 177670
231	177672	UDPAR5= 177672
232	177674	UDPAR6= 177674
233	177676	UDPAR7= 177676

;*SUPERVISOR 'I' PAGE DESCRIPTOR REGISTERS

237	172200	SIPDR0= 172200
238	172202	SIPDR1= 172202
239	172204	SIPDR2= 172204
240	172206	SIPDR3= 172206
241	172210	SIPDR4= 172210
242	172212	SIPDR5= 172212
243	172214	SIPDR6= 172214
244	172216	SIPDR7= 172216

;*SUPERVISOR 'D' PAGE DESCRIPTOR REGISTERS

248	172220	SDPDR0= 172220
249	172222	SDPDR1= 172222

250	172224	SDPDR2= 172224
251	172226	SDPDR3= 172226
252	172230	SDPDR4= 172230
253	172232	SDPDR5= 172232
254	172234	SDPDR6= 172234
255	172236	SDPDR7= 172236
256		
257		:*SUPERVISOR 'I' PAGE ADDRESS REGISTERS
258		
259	172240	SIPAR0= 172240
260	172242	SIPAR1= 172242
261	172244	SIPAR2= 172244
262	172246	SIPAR3= 172246
263	172250	SIPAR4= 172250
264	172252	SIPAR5= 172252
265	172254	SIPAR6= 172254
266	172256	SIPAR7= 172256
267		
268		:*SUPERVISOR 'D' PAGE ADDRESS REGISTERS
269		
270	172260	SDPAR0= 172260
271	172262	SDPAR1= 172262
272	172264	SDPAR2= 172264
273	172266	SDPAR3= 172266
274	172270	SDPAR4= 172270
275	172272	SDPAR5= 172272
276	172274	SDPAR6= 172274
277	172276	SDPAR7= 172276
278		
279		:*KERNEL 'I' PAGE DESCRIPTOR REGISTERS
280		
281	172300	KIPDR0= 172300
282	172302	KIPDR1= 172302
283	172304	KIPDR2= 172304
284	172306	KIPDR3= 172306
285	172310	KIPDR4= 172310
286	172312	KIPDR5= 172312
287	172314	KIPDR6= 172314
288	172316	KIPDR7= 172316
289		
290		:*KERNEL 'D' PAGE DESCRIPTOR REGISTERS
291		
292	172320	KDPDR0= 172320
293	172322	KDPDR1= 172322
294	172324	KDPDR2= 172324
295	172326	KDPDR3= 172326
296	172330	KDPDR4= 172330
297	172332	KDPDR5= 172332
298	172334	KDPDR6= 172334
299	172336	KDPDR7= 172336
300		
301		:*KERNEL 'I' PAGE ADDRESS REGISTERS
302		
303	172340	KIPAR0= 172340
304	172342	KIPAR1= 172342
305	172344	KIPAR2= 172344

306	172346	KIPAR3= 172346
307	172350	KIPAR4= 172350
308	172352	KIPAR5= 172352
309	172354	KIPAR6= 172354
310	172356	KIPAR7= 172356

;*KERNEL 'D' PAGE ADDRESS REGISTERS

314	172360	KDPAR0= 172360
315	172362	KDPAR1= 172362
316	172364	KDPAR2= 172364
317	172366	KDPAR3= 172366
318	172370	KDPAR4= 172370
319	172372	KDPAR5= 172372
320	172374	KDPAR6= 172374
321	172376	KDPAR7= 172376

.SBTTL UNIBUS MAP REGISTER DEFINITIONS

;*THE LOWER 16 BITS OF THE MAP REGISTERS ARE LABELED 'MAPLXX'
;*THE UPPER 6 BITS OF THE MAP REGISTERS ARE LABELED 'MAPHXX'

333	170200	MAPL00 = 170200
334	170202	MAPH00 = 170202
335	170204	MAPL01 = 170204
336	170206	MAPH01 = 170206
337	170210	MAPL02 = 170210
338	170212	MAPH02 = 170212
339	170214	MAPL03 = 170214
340	170216	MAPH03 = 170216
341	170220	MAPL04 = 170220
342	170222	MAPH04 = 170222
343	170224	MAPL05 = 170224
344	170226	MAPH05 = 170226
345	170230	MAPL06 = 170230
346	170232	MAPH06 = 170232
347	170234	MAPL07 = 170234
348	170236	MAPH07 = 170236
349	170240	MAPL10 = 170240
350	170242	MAPH10 = 170242
351	170244	MAPL11 = 170244
352	170246	MAPH11 = 170246
353	170250	MAPL12 = 170250
354	170252	MAPH12 = 170252
355	170254	MAPL13 = 170254
356	170256	MAPH13 = 170256
357	170260	MAPL14 = 170260
358	170262	MAPH14 = 170262
359	170264	MAPL15 = 170264
360	170266	MAPH15 = 170266
361	170270	MAPL16 = 170270

362	170272	MAPH16 = 170272
363	170274	MAPL17 = 170274
364	170276	MAPH17 = 170276
365	170300	MAPL20 = 170300
366	170302	MAPH20 = 170302
367	170304	MAPL21 = 170304
368	170306	MAPH21 = 170306
369	170310	MAPL22 = 170310
370	170312	MAPH22 = 170312
371	170314	MAPL23 = 170314
372	170316	MAPH23 = 170316
373	170320	MAPL24 = 170320
374	170320	MAPH24 = 170320
375	170324	MAPL25 = 170324
376	170326	MAPH25 = 170326
377	170330	MAPL26 = 170330
378	170332	MAPH26 = 170332
379	170334	MAPL27 = 170334
380	170336	MAPH27 = 170336
381	170340	MAPL30 = 170340
382	170342	MAPH30 = 170342
383	170344	MAPL31 = 170344
384	170346	MAPH31 = 170346
385	170350	MAPL32 = 170350
386	170352	MAPH32 = 170352
387	170354	MAPL33 = 170354
388	170356	MAPH33 = 170356
389	170360	MAPL34 = 170360
390	170362	MAPH34 = 170362
391	170364	MAPL35 = 170364
392	170366	MAPH35 = 170366
393	170370	MAPL36 = 170370
394	170372	MAPH36 = 170372
395	170374	MAPL37 = 170374
396	170376	MAPH37 = 170376
397		.EQUIV MAPL00,MAPL0
398		.EQUIV MAPH00,MAPH0
399		.EQUIV MAPL01,MAPL1
400		.EQUIV MAPH01,MAPH1
401		.EQUIV MAPL02,MAPL2
402		.EQUIV MAPH02,MAPH2
403		.EQUIV MAPL03,MAPL3
404		.EQUIV MAPH03,MAPH3
405		.EQUIV MAPL04,MAPL4
406		.EQUIV MAPH04,MAPH4
407		.EQUIV MAPL05,MAPL5
408		.EQUIV MAPH05,MAPH5
409		.EQUIV MAPL06,MAPL6
410		.EQUIV MAPH06,MAPH6
411		.EQUIV MAPL07,MAPL7
412		.EQUIV MAPH07,MAPH7
413		
414		
415		
416		
417		


```

418          .SBTTL TRAP CATCHER
419
420          000000          .=0
421          : *ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ''+2,HALT''
422          : *SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
423          : *LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
424
425          .SBTTL STARTING ADDRESS(ES)
426          000200          .=200
427
428 000200 000137 001202      JMP @#START          ;; JUMP TO STARTING ADDRESS OF PROGRAM
429          ;; *****
430
431          .SBTTL          ACT11 HOOKS
432
433          : *THE FOLLOWING LOCATIONS ARE SETUP TO BE USED WITH ACT11
434          : *
435          : *LOCATION 46 WILL CONTAIN THE ADDRESS OF THE LOCAL
436          : *END OF THE PROGRAM.
437          : *LOCATION 52 IS USED TO SPECIFY PROGRAM OPERATING REQUIREMENTS
438          : *AND/OR RESTRICTIONS. THIS IS ACCOMPLISHED BY SETTING VARIOUS BITS
439          : *TO A ONE OR A ZERO. THE BITS USED AND THERE MEANING ARE:
440          : *
441          : *          BIT 15=1 PROGRAM SHOULD BE POWER FAILED WHILE RUNNING
442          : *          =0 NO POWER FAIL DESIRED
443          : *
444          : *          BIT 14=1 PROGRAM RUN TIME IS MEMORY SIZE DEPENDENT
445          : *          =0 RUN TIME IS NOT MEMORY SIZE DEPENDENT
446          : *
447          : *          BITS 13-0 MUST BE ZERO'S
448
449          000204          $$VPC=.          ;; SAVE LOCATION COUNTER
450          000046          .=46          ;; SET LOCATION COUNTER
451 000046 011014          .WORD SENDAD    ;; SET LOC.46 TO ADDRESS SENDAD
452          000052          .=52          ;; SET LOCATION COUNTER
453 000052 000000          .WORD 0        ;; SET LOC.52 TO ZERO
454          000204          .=$$VPC      ;; RESTORE LOCATION COUNTER
    
```

```

455 ;:*****
456
457 .SBTTL COMMON TAGS
458
459 ;*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
460 ;*USED IN THE PROGRAM.
461
462         001100                .=1100
463
464 001100 SCMTAG:                ;:START OF COMMON TAGS
465 001100 000000 $PASS: .WORD 0 ;:CONTAINS PASS COUNT
466 001102 000 $STSTM: .BYTE 0 ;:CONTAINS THE TEST NUMBER
467 001103 000 $ERFLG: .BYTE 0 ;:CONTAINS ERROR FLAG
468 001104 000000 $ICNT: .WORD 0 ;:CONTAINS SUBTEST ITERATION COUNT
469 001106 000000 $LPADR: .WORD 0 ;:CONTAINS SCOPE LOOP
470 001110 000000 $LPERR: .WORD 0 ;:CONTAINS SCOPE RETURN FOR ERRORS
471 001112 000000 $ERTTL: .WORD 0 ;:CONTAINS TOTAL ERRORS DETECTED
472 001114 000 $ITEMB: .BYTE 0 ;:CONTAINS ITEM CONTROL BYTE
473 001115 001 $ERMAX: .BYTE 1 ;:CONTAINS MAX. ERRORS PER TEST
474 001116 000000 $ERRPC: .WORD 0 ;:CONTAINS PC OF LAST ERROR INSTRUCTION
475 001120 000000 $GDADR: .WORD 0 ;:CONTAINS OF 'GOOD' DATA
476 001122 000000 $BDADR: .WORD 0 ;:CONTAINS OF 'BAD' DATA
477 001124 000000 $GDAT: .WORD 0 ;:CONTAINS 'GOOD' DATA
478 001126 000000 $BDAT: .WORD 0 ;:CONTAINS 'BAD' DATA
479 001130 000000 000000 000000 .WORD 0,0,0 ;:RESERVED—NOT TO BE USED
480 001136 177560 $TKS: 177560 ;:TTY KBD STATUS
481 01140 177562 $TKB: 177562 ;:TTY KBD BUFFER
482 01142 177564 $TPS: 177564 ;:TTY PRINTER STATUS REG.
483 001144 177566 $TPB: 177566 ;:TTY PRINTER BUFFER REG.
484 001146 000 $NULL: .BYTE 0 ;:CONTAINS NULL CHARACTER FOR FILLS
485 001147 002 $FILLS: .BYTE 2 ;:CONTAINS # OF FILLER CHARACTERS REQUIRED
486 001150 012 $FILLC: .BYTE 12 ;:INSERT FILL CHARS. AFTER A 'LINE FEED'
487 001151 000 $TPFLG: .BYTE 0 ;: 'TERMINAL AVAILABLE' FLAG (BIT<07>=0=YES)
488 001152 000000 $REGAD: .WORD 0 ;:CONTAINS THE FROM
489 ;:WHICH ($REGAD) WAS OBTAINED
490 001154 000000 $REG0: .WORD 0 ;:CONTAINS ((($REGAD)+0)
491 001156 000000 $REG1: .WORD 0 ;:CONTAINS ((($REGAD)+2)
492 001160 000000 $REG2: .WORD 0 ;:CONTAINS ((($REGAD)+4)
493 001162 000000 $TMP0: .WORD 0 ;:USER DEFINED
494 001164 000000 $TMP1: .WORD 0 ;:USER DEFINED
495 001166 000000 $TMP2: .WORD 0 ;:USER DEFINED
496 001170 000000 $TMP3: .WORD 0 ;:USER DEFINED
497 001172 077 $QUES: .ASCII /?/ ;:QUESTION MARK
498 001173 015 $CRLF: .ASCII <15> ;:CARRIAGE RETURN
499 001174 000012 $LF: .ASCII <12> ;:LINE FEED
500 001176 $ERPSW:
501 001176 000000 .WORD
502 001200 000000 0
    
```

503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558

001202

```

::*****
.SBTTL  ERROR POINTER TABLE
:*THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
:*THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
:*LOCATION $ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
:*NOTE1:  IF $ITEMB IS 0 THE ONLY PERTINENT DATA IS ($ERRPC).
:*NOTE2:  EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:
:*      EM      ::POINTS TO THE ERROR MESSAGE
:*      DH      ::POINTS TO THE DATA HEADER
:*      DT      ::POINTS TO THE DATA
:*      DF      ::POINTS TO THE DATA FORMAT
    
```

```

$ERRTB:
::*****
:*      FOLLOWING IS AN INDEX OF THE POSSIBLE FAILURES THAT
:*      CAUSE A TRAP TO LOCATIONS 4, 10, 14, OR 24 OR THAT
:*      CAUSE THE PROCESSOR TO HANG (H). NGT=NOT GETTING THRU
:*
:*      TEST NUMBER      EFFECT      CAUSE
:*
:*      25      10      RACH NEG.B*DM0 NOT GOING HIGH
:*      25      24      RACH A2 RAB00 NOT GOING LOW
:*      25      H      RACH E57(6) NOT GOING LOW
:*                   OR NGT RACL RADR07
:*      26      H      RACL RADR00 NOT GOING LOW
:*      26      4      EITHER IRCC $P357 STUCK H
:*                   OR RACL E70 BAD
:*      26      14     IRCC C0 RAB03 NOT GOING H OR
:*                   RACL RADR03 INPUT STUCK LOW
:*      26      4      SRC CONST ADDED 1 OR 3
:*
:*      27      H      RACK RADR01 NOT GOING LOW
:*
:*      31      10     RACK A0 RAB01 NOT GOING LOW OR
:*                   NGT RACL RADR01
:*      31      4      RACK BRCAB05 NOT GOING LOW OR
:*                   NGT PACL RADR05
:*                   1$ ON TOP OF STACK
:*      31      4      DST CONST ADDED 1 OR 3
:*      32      10     RACE A0 RAB00 DOES NOT GO LOW
:*
:*      33      10     RACE A0 RAB02 DOES NOT GO LOW
:*
:*      34      10     RACE E44 IS BAD
:*      34      10     IRCB K/CLASS STUCK LOW
:*      34      H      GRAB OBD(1) STUCK H OR NGT RACL E71
:*      34      H      GRAB DRPX00 STUCK H OR GRAB E50 BAD
:*
:*      35      10     RACE BIN*SM0 H DID NOT GO HIGH
:*      35      10     IR DECODE ROM WORD BAD
:*
:*      36      10     RACE BIN*SM0 FAILED
    
```

559	*	36	10	IR DECODE ROM WORD BAD
560	*			
561	*	37	10	RACE E45 BAD
562	*			
563	*	40	10	RACE A0 RAB00 DOES NOT GO LOW
564	*	40	10	IRCB(JMP+JSR) IS STUCK LOW
565	*	40	H	IRCB FJ CLASS IS STUCK HIGH
566	*			
567	*	41	10	RACE E45 IS BAD
568	*			
569	*	42	10	RACE E33 IS BAD
570	*			
571	*	43	10	RACH U/CLASS NOT GOING HIGH
572	*			5\$-2 ON TOP OF STACK
573	*	43	10	EITHER RACE E10 BAD OR
574	*			RACE BIN NOT GOING H
575	*			5\$ ON TOP OF STACK
576	*			
577	*	44	10	RACJ AFIR 14(1) NGT RACE E42
578	*	44	10	IRCB E38(6) STUCK HIGH
579	*			
580	*	45	H	GRAB OBD(0) STUCK H OR NGT RACK E51
581	*			
582	*	46	10	RACE E33 BAD
583	*			
584	*	54	10	RACF E3 DOES NOT GO HIGH
585	*			
586	*	56	10	PART PCLASS FIELD BAD IN IR DECODE ROM
587	*			
588	*	60	10	PART PCLASS FIELD BAD IN IR DECODE ROM
589	*			
590	*	62	10	IRCC C0 RAB03 STUCK H OR NGT RACL RADR03
591	*			OR FORK C MUX INPUT B0 STUCK H
592	*			
593	*	65	10	B FORK MUX SELECT STUCK LOW
594	*	65	H	IRCB B0 RAB04 NGT RADR05
595	*	65	H	B FORK MUX INPUT B0 STUCK H OR
596	*			IRCC B0 RAB00 STUCK H
597	*	65	4	B FORK MUX INPUT B3 OR
598	*			IRCB B0 RAB00 STUCK L
599	*	65	H	IRCB E46(10) STUCK L-MICRO ADR 170
600	*			
601	*	67	10	RACE E35(1) BAD
602	*			
603	*	70	10	B FORK MUX STROBE STUCK L (CHIP FAILURE)
604	*			
605	*	75	10	RACE JMP+JSR+SWAB NOT GOING HIGH
606	*	75	10	IRCB E63 BAD-R5 CONTAINS 'T67+2'
607	*			
608	*	105	4	RACF (HALT:OP CODE 7) DOES NOT GO HIGH
609	*	105	4	RACE E7 BAD-ODD ADR BIT SET IN ERROR REG
610	*			
611	*	*****		
612	*	THE FOLLOWING FIVE CONDITION CODE AND BRANCH TESTS ARE A		
613	*	FUNCTION OF RACK F TRUE 1. SECTION 1 OF EACH TEST IS		
614	*	DEPENDENT ON TRUE 1 NOT GOING HIGH, WHILE SECTION 2 IS		

```

615      : *      DEPENDENT ON TRUE ONE GOING HIGH.
616      : *
617 001202 012737 000014 177746 START: MOV #14,2#CONTRL ;FORCE MISSES IN CACHE
618      : *****
619      : *TEST 1      CCC*BRANCH THRU FET.13
620      : *
621      : *      THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:
622      : *      SECTION 1
623      : *          BCS      E58(13,12)      L,H
624      : *          BMI      E59(10,11,9)    H,L,H
625      : *          BVS      E48(5,3,4)      H,L,H
626      : *          BLOS     E59(4,3,5)      H,L,H
627      : *****
628 001210 000257 TST1: CCC ;CC=0000
629      : SECTION 1
630      : BCS      1$
631      : BMI      1$
632      : BVS      1$
633      : BLOS     1$
634      : BCC      TST2      ;;GO TO NEXT TEST
635 001224      1$:
636 001224 000000 HALT ;RACF TRUE 1 WENT HIGH OR
637      : ;RACH A2 RAB02 IS NOT GOING HIGH
638      : ;OR NOT GETTING THRU RACL RAD02
639      : ;FOR LOOPING CHANGE TO 'BR TST1' (771)
640      : *****
641      : *TEST 2      SEC*BRANCH THRU FET.13 AND FET.11
642      : *
643      : *      THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:
644      : *      SECTION 1
645      : *          BMI      E58(13,12)      H,L
646      : *          BVS      E58(13,12)      H,L
647      : *      SECTION 2
648      : *          BCC      E58(13,12)      H,H
649      : *****
650 001226 000261 TST2: SEC ;CC=0001
651      : SECTION 1
652      : BMI      1$
653      : BVS      1$
654      : BPL      2$      ;GO TO SECTION 2
655 001236      1$:
656 001236 000000 HALT ;RACF E58 FAILED
657      : ;FOR LOOPING CHANGE TO 'BR TST2' (773)
658      : SECTION 2
659 001240 103001 2$: BCC      3$
660 001242 103401 3$: BCS      TST3      ;;GO TO NEXT TEST
661 001244      3$:
662 001244 000000 HALT ;EITHER RACF TRUE 1 DID NOT GO HIGH
663      : ;OR IT DID NOT GET THRU RACH A2 RAB00
664      : ;FOR LOOPING CHANGE TO 'BR 2$' (775)
665      : *****
666      : *TEST 3      SEV*BRANCH THRU FET.13 AND FET.11
667      : *
668      : *      THE FOLLOWING IS A LIST OF PATTERNS PUT ON THE GATES OF TRUE 1:
669      : *      SECTION 1
670      : *          BCS      E48(5,3,4)      L,H,H

```

671
672
673
674
675 001246 000257
676
677 001250 000262
678 001252 103402
679 001254 100401
680 001256 100001
681 001260
682 001260 000000
683
684
685 001262 102001
686 001264 102401
687 001266
688 001266 000000
689
690
691
692
693
694
695
696
697
698
699
700 001270 000257
701
702 001272 000264
703 001274 103402
704 001276 100401
705 001300 102001
706 001302
707 001302 000000
708
709
710 001304 101001
711 001306 101401
712 001310
713 001310 000000
714
715
716
717
718
719
720
721
722
723
724
725 001312 000257
726

```

: *          BMI      E48(5,3,4)      H,H,L
: *          SECTION 2
: *          BVC      E48(5,3,4)      H,H,H
: *****
: TST3: CCC          :CC=0000
: SECTION 1
: SEV          :CC=0010
: BCS         1$
: BMI         1$
: BPL         2$
1$: HALT          :RACF E48 FAILED
:              :FOR LOOPING CHANGE TO 'BR TST3' (772)
: SECTION 2
2$: BVC         3$
: BVS        TST4      ::GO TO NEXT TEST
3$: HALT          :EITHER RACF E48 OR E47(1) FAILED
:              :FOR LOOPING CHANGE TO 'BR 2$' (775)
: *****
: *TEST 4      SEZ*BRANCH THRU FET.13 AND FET.11
: *
: *          THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:
: *          SECTION 1
: *          BCS      E59(4,3,5)      H,H,L
: *          BMI      E59(4,3,5)      L,H,H
: *          SECTION 2
: *          BHI      E59(4,3,5)      H,H,H
: *****
: TST4: CCC          :CC=0000
: SECTION 1
: SEZ          :CC=0100
: BCS         1$
: BMI         1$
: BVC         2$
1$: HALT          :RACF E59 FAILED
:              :FOR LOOPING CHANGE TO 'BR TST4' (772)
: SECTION 2
2$: BHI         3$
: BLOS       TST5      ::GO TO NEXT TEST
3$: HALT          :EITHER RACF E59 OR E47(11) FAILED
:              :FOR LOOPING CHANGE TO 'BR 2$' (775)
: *****
: *TEST 5      SEN*BRANCH THRU FET.13 AND FET.11
: *
: *          THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 1:
: *          SECTION 1
: *          BLOS     E59(10,11,9)    H,H,L
: *          BVS      E59(10,11,9)    L,H,H
: *          SECTION 2
: *          BPL      E59(10,11,9)    H,H,H
: *****
: TST5: CCC          :CC=0000
: SECTION 1

```

```

727 001314 000270      SEN                ;CC=1000
728 001316 101402      BLOS             1$
729 001320 102401      BVS             1$
730 001322 101001      BHI             2$      ;GO TO NEXT SECTION
731 001324
732 001324 000000      1$: HALT                ;RACF E59 FAILED
733                                ;FOR LOOPING CHANGE TO 'BR TST5' (772)
734                                ;SECTION 2
735 001326 100001      2$: BPL             3$
736 001330 100401      BMI             TST6    ;;GO TO NEXT TEST
737 001332
738 001332 000000      3$: HALT                ;EITHER RACF E59 OR E47(13) FAILED
739                                ;FOR LOOPING CHANGE TO 'BR 2$' (775)
740                                ;*****
741                                ;* THE FOLLOWING SEVEN TESTS ARE A FUNCTION OF RACF TRUE 2.
742                                ;*SECTION 1 OF EACH TEST IS DEPENDENT ON TRUE 2 NOT GOING HIGH
743                                ;*WHILE SECTION 2 IS DEPENDENT ON TRUE 2 GOING HIGH.
744                                ;*
745                                ;*****
746                                ;*TEST 6          BRANCHES THRU FET.13
747                                ;*
748                                ;* THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:
749                                ;* SECTION 1
750                                ;* BLE E58(2,1)H,L E59(13,1,2)L,H,H E48(1,13,2)H,H,L
751                                ;* BLT E59(13,1,2)L,H,H E48(1,13,2)H,H,L E58(10,9)L,H
752                                ;* BEQ E58(2,1)H,L E58(10,9)H,L
753                                ;*****
754 001334 000257      TST6: CCC                ;CC=0000
755 001336 003403      BLE             1$
756 001340 002402      BLT             1$
757 001342 001401      BEQ             1$
758 001344 003001      BGT             TST7    ;;GO TO NEXT TEST
759 001346
760 001346 000000      1$: HALT                ;RACF TRUE 2 WENT HIGH
761                                ;FOR LOOPING CHANGE TO 'BR TST6' (772)
762                                ;*****
763                                ;*TEST 7          BRANCH THRU FET.13 AND FET.12
764                                ;*
765                                ;* THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:
766                                ;* SECTION 1
767                                ;* BEQ E48(1,13,2) L,H,H
768                                ;* SECTION 2
769                                ;* BGT E48(1,13,2) H,H,H
770                                ;*****
771 001350 000257      TST7: CCC                ;CC=0000
772                                ;SECTION 1
773                                ;SEV
774 001352 000262      BEQ             1$      ;CC=0010
775 001354 001401      BNE             2$      ;GO TO SECTION 2
776 001356 001001
777 001360 000000      1$: HALT                ;RACF E48 FAILED
778                                ;FOR LOOPING CHANGE TO 'BR TST7' (773)
779                                ;SECTION 2
780 001362 003001      2$: BGT             3$
781 001364 003401      BLE             TST10   ;;GO TO NEXT TEST
782 001366

```

783 001366 000000
784
785
786
787
788
789
790
791
792
793
794
795 001370 000257
796
797 001372 000264
798 001374 002401
799 001376 002001
800 001400
801 001400 000000
802
803
804 001402 001001
805 001404 001401
806 001406
807 001406 000000
808
809
810
811
812
813
814
815
816
817
818 001410 000257
819
820 001412 000270
821 001414 001401
822 001416 001001
823 001420
824 001420 000000
825
826
827 001422 002001
828 001424 002401
829 001426
830 001426 000000
831
832
833
834
835
836
837
838

```

      HALT                               ;EITHER RACF TRUE 2 DID NOT GO HIGH
                                         ;OR IT DID NOT GET THRU RACH A2 RAB01
                                         ;FOR LOOPING CHANGE TO 'BR 2$' (775)
*****
*TEST 10      BRANCH THRU FET.13 AND FET.12
*
*      THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:
*      SECTION 1
*      BLT      E58(2,1)      L,H
*      SECTION 2
*      BNE      E58(2,1)      H,H
*****
TST10: CCC                               ;CC=0000
:SECTION 1
      SEZ                               ;CC=0100
      BLT      1$
      BGE      2$                               ;GO TO SECTION 2
1$:      HALT                               ;RACF E58 FAILED
                                         ;FOR LOOPING CHANGE TO 'BR TST10' (773)
:SECTION 2
2$:      BNE      3$
      BEQ      TST11                               ;;GO TO NEXT TEST
3$:      HALT                               ;EITHER RACF E58 OR E46(12) FAILED
                                         ;FOR LOOPING CHANGE TO 'BR 2$' (775)
*****
*TEST 11      BRANCH THRU FET.13 AND FET.12
*
*      THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:
*      SECTION 1
*      BEQ      E59(13,1,2)      H,H,L
*      SECTION 2
*      BGE      E59(13,1,2)      H,H,H
*****
TST11: CCC                               ;CC=0000
:SECTION 1
      SEN                               ;CC=1000
      BEQ      1$
      BNE      2$                               ;GO TO NEXT SECTION
1$:      HALT                               ;RACF E59 FAILED
                                         ;FOR LOOPING CHANGE TO 'BR TST11' (773)
:SECTION 2
2$:      BGE      3$
      BLT      TST12                               ;;GO TO NEXT TEST
3$:      HALT                               ;EITHER RACF E59 OR E46(13) FAILED
                                         ;FOR LOOPING CHANGE TO 'BR 2$' (775)
*****
*TEST 12      BRANCHES THRU FET.13 AND FET.12
*
*      THIS TEST PUTS THE FOLLOWING PATTERNS ON THE GATES OF TRUE 2:
*      SECTION 1
*      BEQ      E58(2,1)H,L      E58(10,9)H,L
*      BLT      E59(13,1,2)H,L,H      E48(1,13,2)H,L,H      E58(10,9)L,H

```



```

839          :*****
840 001430 000262 TST12: SEV          ;CC=1010
841          :SECTION 1
842 001432 001402      BEQ      1$
843 001434 002401      BLT      1$
844 001436 001001      BNE      TST13      ;;GO TO NEXT TEST
845 001440
846 001440 000000 1$:      HALT          ;RACF TRUE 2 WENT HIGH
847          ;FOR LOOPING CHANGE TO 'BR TST12' (773)
848          :*****
849          :*TEST 13      UNIARY AND BINARY (SMD)
850          :*
851          :*      THE FOLLOWING TEST TESTS ALL THE E/CLASS
852          :*      INSTRUCTIONS WITH A DESTINATION MODE OF 0
853          :*      AND DESTINATION FIELD OF NOT 7. THIS CLASS CONSISTS
854          :*      OF ALL THE UNIARY (EXCEPT NEG) INSTRUCTIONS AND
855          :*      ALL THE BINARY INSTRUCTIONS WITH A SOURCE MODE
856          :*      OF 0.
857          :*****
858 001442 000277 TST13: SCC
859 001444 000244      CLZ          ;CC'S=1011
860 001446 005000      CLR      RO      ;RO=000000, CC'S=0100
861 001450 103403      BCS      CLRR0
862 001452 102402      BVS      CLRR0
863 001454 100401      BMI      CLRR0
864 001456 001401      BEQ      .+4
865 001460
866 001460 000000 CLRR0:      HALT          ;ERROR, INCORRECT CC'S AFTER CLR
867          ;FOR LOOPING CHANGE TO 'BR TST13' (770)
868
869          CLR      RO
870 001464 000277      SCC          ;CC'S=1111
871 001466 000244      CLZ          ;RO=000000, CC'S=1011
872 001470 005700      TST      RO      ;RO=000000, CC'S=0100
873 001472 103403      BCS      TSTRO
874 001474 102402      BVS      TSTRO
875 001476 100401      BMI      TSTRO
876 001500 001401      BEQ      .+4
877 001502
878 001502 000000 TSTRO:      HALT          ;ERROR, INCORRECT CC'S AFTER TST
879          ;FOR LOOPING CHANGE TO 'BR CLRR0+2' (767)
880
881          CLR      RO
882 001506 000257      CCC          ;CC'S=0000
883 001510 000266      +SEZ!SEV      ;RO=000000, CC'S=0110
884 001512 005100      COM      RO      ;RO=177777, CC'S=1001
885 001514 100003      BPL      COMRO
886 001516 001402      BEQ      COMRO
887 001520 102401      BVS      COMRO
888 001522 103401      BCS      .+4
889 001524
890 001524 000000 COMRO:      HALT          ;ERROR, INCORRECT CC'S AFTER COM
891          ;FOR LOOPING CHANGE TO 'BR TSTRO+2' (767)
892
893          CLR      RO
894 001526 005000      SCC          ;RO=000000, CC'S=1111
    
```

```

895 001532 005500          ADC      R0          ;R0=000001, CC'S=0000
896 001534 100403          BMI      ADCRO
897 001536 001402          BEQ      ADCRO
898 001540 102401          BVS      ADCRO
899 001542 103001          BCC      .+4
900 001544
901 001544 000000          ADCRO:  HALT          ;ERROR, INCORRECT CC'S AFTER ADC
902
903
904 001546 005000          CLR      R0
905 001550 000261          SEC
906 001552 005500          ADC      R0
907 001554 000257          CCC
908 001556 000270          SEN
909 001560 006000          ROR      R0          ;R0=000001, CC'S=1000
910 001562 100403          BMI      RORRO      ;R0=000000, CC'S=0111
911 001564 001002          BNE      RORRO
912 001566 102001          BVC      RORRO
913 001570 103401          BCS      .+4
914 001572
915 001572 000000          RORRO:  HALT          ;ERROR, INCORRECT CC'S AFTER ROR
916
917
918 001574 005000          CLR      R0
919 001576 000277          SCC
920 001600 000250          CLN
921 001602 005300          DEC      R0          ;R0=000000, CC'S=0111
922 001604 100003          BPL      DECRO      ;R0=177777, CC'S=1001
923 001606 001402          BEQ      DECRO
924 001610 102401          BVS      DECRO
925 001612 103401          BCS      .+4
926 001614
927 001614 000000          DECRO:  HALT          ;ERROR, INCORRECT CC'S AFTER DEC
928
929
930 001616 005000          CLR      R0
931 001620 000277          SCC
932 001622 005200          INC      R0          ;R0=000000, CC'S=1111
933 001624 100403          BMI      INCRO      ;R0=000001, CC'S=0000
934 001626 001402          BEQ      INCRO
935 001630 102401          BVS      INCRO
936 001632 103401          BCS      .+4
937 001634
938 001634 000000          INCRO:  HALT          ;ERROR, INCORRECT CC'S AFTER INC
939
940
941 001636 005000          CLR      R0
942 001640 000277          SCC
943 001642 000244          CLZ
944 001644 006300          ASL      R0          ;R0=000000, CC'S=1011
945 001646 100403          BMI      ASLRO      ;R0=000000, CC'S=0100
946 001650 001002          BNE      ASLRO
947 001652 102401          BVS      ASLRO
948 001654 103001          BCC      .+4
949 001656
950 001656 000000          ASLRO:  HALT          ;ERROR, INCORRECT CC'S AFTER ASL
    
```

```

951                                     ;FOR LOOPING CHANGE TO 'BR INCR0+2' (767)
952
953 001660 005000                       CLR      RO
954 001662 000261                       SEC
955 001664 006000                       ROR      RO
956 001666 006100                       ROL      RO
957 001670 100403                       BMI      ROLRO
958 001672 001002                       BNE      ROLRO
959 001674 102001                       BVC      ROLRO
960 001676 103401                       BCS      .+4
961                                     ROLRO:
962 001700 000000                       HALT
963                                     ;ERROR, INCORRECT CC'S AFTER ROL
964                                     ;FOR LOOPING CHANGE TO 'BR ASLRO+2' (767)
965 001702 005000                       CLR      RO
966 001704 000261                       SEC
967 001706 006000                       ROR      RO
968 001710 005200                       INC      RO
969 001712 000277                       SCC
970 001714 000251                       +CLN!CLC
971 001716 006200                       ASR      RO
972 001720 100003                       BPL      ASRRO
973 001722 001402                       BEQ      ASRRO
974 001724 102401                       BVS      ASRRO
975 001726 103401                       BCS      .+4
976                                     ASRRO:
977 001730 000000                       HALT
978                                     ;ERROR, INCORRECT CC'S AFTER ASR
979                                     ;FOR LOOPING CHANGE TO 'BR RORRO+2' (721)
980 001732 005000                       CLR      RO
981 001734 000277                       SCC
982 001736 000250                       CLN
983 001740 005600                       SBC      RO
984 001742 100003                       BPL      SBCRO
985 001744 001402                       BEQ      SBCRO
986 001746 102401                       BVS      SBCRO
987 001750 103401                       BCS      .+4
988                                     SBCRO:
989 001752 000000                       HALT
990                                     ;ERROR, INCORRECT CC'S AFTER SBC
991                                     ;FOR LOOPING CHANGE TO 'BR ASRRO+2' (767)
992 001754 005000                       CLR      RO
993 001756 000261                       SEC
994 001760 006000                       ROR      RO
995 001762 000277                       SCC
996 001764 000250                       CLN
997 001766 000300                       SWAB     RO
998 001770 100003                       BPL      SWABRO
999 001772 001402                       BEQ      SWABRO
1000 001774 102401                       BVS      SWABRO
1001 001776 103001                       BCC      .+4
1002                                     SWABRO:
1003 002000 000000                       HALT
1004                                     ;ERROR, INCORRECT CC'S AFTER SWAB
1005                                     ;FOR LOOPING CHANGE TO 'BR SBCRO+2' (765)
1006 002002 005000                       CLR      RO
    
```

1007	002004	005300	DEC	R0	
1008	002006	000257	CCC		
1009	002010	000262	SEV		:R0=177777, CC'S=0010
1010	002012	006700	SXT	R0	:R0=000000, CC'S=0100
1011	002014	100403	BMI	SXTRO	
1012	002016	001002	BNE	SXTRO	
1013	002020	102401	BVS	SXTRO	
1014	002022	103001	BCC	+.4	
1015	002024		SXTRO:		
1016	002024	000000	HALT		:ERROR, INCORRECT CC'S AFTER SXT
1017					:FOR LOOPING CHANGE TO 'BR SWABRO+2' (766)
1018	002026	005000	CLR	R0	
1019	002030	000270	SEN		:R0=000000, CC'S=1XXX
1020	002032	006700	SXT	R0	:R0=177777, CC'S=1XXXX
1021	002034	005200	INC	R0	
1022	002036	001401	BEQ	+.4	
1023	002040		SXT2:		
1024	002040	000000	HALT		:SIGN EXTEND FAILED WITH N SET
1025					:FOR LOOPING CHANGE TO 'BR SXTRO+2' (772)
1026					
1027	002042	005000	CLR	R0	
1028	002044	005300	DEC	R0	
1029	002046	000277	SCC		
1030	002050	000244	CLZ		:R0=177777, CC'S=1011
1031	002052	074000	XOR	R0,R0	:R0=000000, CC'S=0101
1032	002054	100403	BMI	XORRO	
1033	002056	001002	BNE	XORRO	
1034	002060	102401	BVS	XORRO	
1035	002062	103401	BCS	+.4	
1036	002064		XORRO:		
1037	002064	000000	HALT		:ERROR, INCORRECT CC'S AFTER XOR
1038					:FOR LOOPING CHANGE TO 'BR SXT2+2' (766)
1039					
1040	002066	005000	CLR	R0	
1041	002070	000261	SEC		
1042	002072	006000	ROR	R0	
1043	002074	000300	SWAB	R0	
1044	002076	000277	SCC		
1045	002100	000250	CLN		:R0=000200, CC'S=0111
1046	002102	110000	MOVB	R0,R0	:R0=177600, CC'S=1001
1047	002104	100010	BPL	MOVRO	
1048	002106	001407	BEQ	MOVRO	
1049	002110	102406	BVS	MOVRO	
1050	002112	103005	BCC	MOVRO	
1051	002114	000250	CLN		
1052	002116	000264	SEZ		:R0=177600, CC'S=0100
1053	002120	005700	TST	R0	: CC'S=1000
1054	002122	100002	BPL	MOVRO	
1055	002124	001002	BNE	+.6	
1056	002126		MOVRO:		
1057	002126	000000	HALT		:ERROR, INCORRECT CC'S AFTER MOVB
1058					:FOR LOOPING CHANGE TO 'BR XORRO+2' (757)
1059	002130		MOVRO:		
1060	002130	000000	HALT		:ERROR, MOVB DID NOT SIGN EXTEND
1061					:FOR LOOPING CHANGE TO 'BR XORRO+2' (756)
1062					

```

1063 002132 005000 CLR RO
1064 002134 000277 SCC
1065 002136 000244 CLZ ;RO=000000, CC'S=1011
1066 002140 030000 BIT RO,RO ;RO=000000, CC'S=0101
1067 002142 100403 BMI BITRO
1068 002144 001002 BNE BITRO
1069 002146 102401 BVS BITRO
1070 002150 103401 BCS .+4
1071 002152 BITRO:
1072 002152 000000 HALT ;ERROR, INCORRECT CC'S AFTER BIT
1073 ;FOR LOOPING CHANGE TO 'BR MOVRO+2' (767)
1074
1075 002154 005000 CLR RO
1076 002156 005200 INC RO
1077 002160 000277 SCC
1078 002162 000244 CLZ ;RO=000001, CC'S=1011
1079 002164 040000 BIC RO,RO ;RO=000000, CC'S=0101
1080 002166 100403 BMI BICRO
1081 002170 001002 BNE BICRO
1082 002172 102401 BVS BICRO
1083 002174 103401 BCS .+4
1084 002176 BICRO:
1085 002176 000000 HALT ;ERROR, INCORRECT CC'S AFTER BIC
1086 ;FOR LOOPING CHANGE TO 'BR BITRO+2' (766)
1087
1088 002200 005000 CLR RO
1089 002202 005200 INC RO
1090 002204 000277 SCC ;RO=000001, CC'S=1111
1091 002206 050000 BIS RO,RO ;RO=000001, CC'S=0001
1092 002210 100403 BMI BISRO
1093 002212 001402 BEQ BISRO
1094 002214 102401 BVS BISRO
1095 002216 103401 BCS .+4
1096 002220 BISRO:
1097 002220 000000 HALT ;ERROR, INCORRECT CC'S AFTER BIS
1098 ;FOR LOOPING CHANGE TO 'BR BICRO+2' (767)
1099
1100 002222 005000 CLR RO
1101 002224 000261 SEC
1102 002226 006000 ROR RO
1103 002230 006000 ROR RO
1104 002232 000277 SCC
1105 002234 000252 +CLN!CLV ;RO=040000, CC'S=0101
1106 002236 060000 ADD RO,RO ;RO=100000, CC'S=1010
1107 002240 100003 BPL ADDR0
1108 002242 001402 BEQ ADDR0
1109 002244 102001 BVC ADDR0
1110 002246 103001 BCC .+4
1111 002250 ADDR0:
1112 002250 000000 HALT ;ERROR, INCORRECT CC'S AFTER ADD
1113 ;FOR LOOPING CHANGE TO 'BR BISRO+2' (764)
1114
1115 002252 005000 CLR RO
1116 002254 005200 INC RO
1117 002256 000277 SCC
1118 002260 000244 CLZ ;RO=000001, CC'S=1011

```

```

1119 002262 160000      SUB    R0,R0          :R0=000000, CC'S=0100
1120 002264 100403      BMI    SUBRO
1121 002266 001002      BNE    SUBRO
1122 002270 102401      BVS    SUBRO
1123 002272 103001      BCC    .+4
1124 002274              SUBRO:
1125 002274 000000      HALT          :ERROR, INCORRECT CC'S AFTER SUB
1126                          :FOR LOOPING CHANGE TO 'BR ADDR0+2' (766)
1127
1128 002276 005000      CLR    R0
1129 002300 000277      SCC
1130 002302 000244      CLZ
1131 002304 020000      CMP    R0,R0          :R0=000000, CC'S=1011
1132 002306 100403      BMI    CMPRO        :R0=000000, CC'S=0100
1133 002310 001002      BNE    CMPRO
1134 002312 102401      BVS    CMPRO
1135 002314 103001      BCC    .+4
1136 002316              CMPRO:
1137 002316 000000      HALT          :ERROR, INCORRECT CC'S AFTER CMP
1138                          :FOR LOOPING CHANGE TO 'BR SUBRO+2' (767)
1139
1140
1141
1142 :*****
1143 :*TEST 14      REGISTER SELECTION TEST
1144 :*
1145 :*      THIS TEST ENSURES THAT THE 6 ADDRESS LINES INTO
1146 :*      THE GENERAL PURPOSE REGISTERS (GPR) ARE NOT STUCK.
1147 :*      THE LABELS OF THE ADDRESS LINES ARE:
1148 :*          GSAX    GENERAL SOURCE ADDRESS LINE
1149 :*          GDAX    GENERAL DESTINATION ADDRESS LINE
1150 :*      WHERE X STANDS FOR LINE 0,1, OR 2.
1151 :*      THE CLASSES OF ERRORS DESCRIBED IN THIS TEST
1152 :*      ARE DEFINED AS FOLLOWS:
1153 :*          CLASS A=GDAX OK
1154 :*          GSAX STUCK
1155 :*          CLASS B=GSAX OK
1156 :*          GDAX STUCK
1157 :*          CLASS C=GSAX STUCK
1158 :*          GDAX STUCK
1159 :*****
1159 002320 005000      TST14: CLR    R0
1160 002322 005201      INC    R1
1161 002324 005700      TST    R0
1162 002326 001406      BEQ    OVER          :DID INC AFFECT R0?
1163 002330 005000      ROUTO: CLR    R0          :BRANCH ON NOT CLASS B OR C
1164 002332 005201      INC    R1
1165 002334 010002      MOV    R0,R2          :DID S0 REMAIN 0 ON INC R1?
1166 002336 001001      BNE    2$            :BR IF YES-NOT CLASS B
1167 002340 000000      HALT          :ERROR, CLASS B FAILURE ON GRAO
1168                          :FOR LOOPING CHANGE TO 'BR ROUTO' (773)
1169 002342              2$:
1170 002342 000000      HALT          :ERROR, CLASS C FAILURE ON GRAO
1171                          :FOR LOOPING CHANGE TO 'BR ROUTO' (772)
1172 002344 005201      OVER: INC    R1
1173 002346 010001      MOV    R0,R1          :INCREMENT S1 AND D1
1174 002350 001401      BEQ    GRATT         :MOVE S0 TO S1 AND D1
                          :BRANCH-GRAO OK
    
```

```

1175 002352 000000          HALT          ;ERROR, CLASS A FAILURE ON GRA0
1176                                     ;FOR LOOPING CHANGE TO 'BR TST14' (762)
1177
1178 002354 005000          GRA1T: CLR      R0
1179 002356 005202          INC      R2
1180 002360 005700          TST     R0          ;DID INC AFFECT R2?
1181 002362 001406          BEQ     OVER2      ;BRANCH ON NOT CLASS B OR C
1182 002364 005000          ROUT1: CLR      R0
1183 002366 005202          INC     R2
1184 002370 010001          MOV     R0,R1      ;DID S0 REMAIN 0 ON INC R2?
1185 002372 001001          BNE    4$          ;BR IF YES-NOT CLASS B
1186 002374 000000          HALT          ;ERROR, CLASS B FAILURE ON GRA1
1187                                     ;FOR LOOPING CHANGE TO 'BR ROUT1' (773)
1188 002376          4$:
1189 002376 000000          HALT          ;ERROR, CLASS C FAILURE ON GRA1
1190                                     ;FOR LOOPING CHANGE TO 'BR ROUT1' (772)
1191 002400 005202          OVER2: INC     R2
1192 002402 010002          MOV     R0,R2      ;INCREMENT S2 AND D2
1193 002404 001401          BEQ     GRA2T      ;MOVE S0 TO S2 AND D2
1194 002406 000000          HALT          ;BRANCH-GRA1 OK
1195                                     ;ERROR, CLASS A FAILURE ON GRA1
1196                                     ;FOR LOOPING CHANGE TO 'BR GRA1T' (762)
1197 002410 005000          GRA2T: CLR      R0
1198 002412 005204          INC     R4
1199 002414 005700          TST     R0          ;DID INC AFFECT R4?
1200 002416 001406          BEQ     OVER3      ;YES, CLASS A
1201 002420 005000          ROUT2: CLR      R0
1202 002422 005204          INC     R4
1203 002424 010001          MOV     R0,R1      ;DID S0 REMAIN 0 AFTER INC R4?
1204 002426 001001          BNE    6$          ;BR IF YES-NOT CLASS B
1205 002430 000000          HALT          ;ERROR, CLASS B FAILURE ON GRA2
1206                                     ;FOR LOOPING CHANGE TO 'BR ROUT2' (773)
1207 002432          6$:
1208 002432 000000          HALT          ;ERROR, CLASS C FAILURE ON GRA2
1209                                     ;FOR LOOPING CHANGE TO 'BR ROUT2' (772)
1210 002434 005204          OVER3: INC     R4
1211 002436 010004          MOV     R0,R4      ;INCREMENT S4 AND D4
1212 002440 001401          BEQ     8$          ;MOVE S0 TO S4 AND D4
1213 002442 000000          HALT          ;BRANCH I. OK
1214                                     ;ERROR, CLASS A FAILURE ON GRA2
1215                                     ;FOR LOOPING CHANGE TO 'BR GRA2T' (762)
1216 002444 005001          8$:   CLR      R1
1217 002446 005003          CLR     R3
1218 002450 005005          CLR     R5
1219 002452 005201          INC     R1          ;CHANGE R1
1220 002454 005703          TST     R3          ;DID R3 CHANGE?
1221 002460 000000          BEQ     1$          ;BRANCH IF NO
1222                                     ;ADDRESS LINE 0 AND 1 TIED TOGETHER
1223 002462 010303          1$:   MOV     R3,R3      ;FOR LOOPING CHANGE TO 'BR 8$' (771)
1224 002464 001401          BEQ     2$          ;CHECK SRC ADDRESS LINES
1225 002466 000000          HALT          ;BRANCH IF OK
1226                                     ;ADDRESS LINE 0 AND 1 TIED TOGETHER(SRC)
1227 002470 005705          2$:   TST     R5          ;FOR LOOPING CHANGE TO 'BR 8$' (766)
1228 002472 001401          BEQ     3$          ;DID R5 CHANGE?
1229 002474 000000          HALT          ;BRANCH IF NO
1230                                     ;ADDRESS LINES 0 & 2 TIED TOGETHER(DST)
1230                                     ;FOR LOOPING CHANGE TO 'BR 8$' (763)
    
```

```

1231 002476 010505 3$: MOV R5,R5
1232 002500 001401 BEQ 4$
1233 002502 000000 HALT ;ADDRESS LINES 0 & 2 TIED TOGETHER(SRC)
1234 ;FOR LOOPING CHANGE TO 'BR 8$' (760)
1235 002504 005002 4$: CLR R2
1236 002506 005006 CLR R6
1237 002510 005202 INC R2
1238 002512 005706 TST R6 ;DID R3 CHANGE?
1239 002514 001401 BEQ 5$ ;BRANCH IF NO
1240 002516 000000 HALT ;ADDRESS LINES 1 & 2 TIED TOGETHER(DST)
1241 ;FOR LOOPING CHANGE TO 'BR 4$' (772)
1242 002520 010606 5$: MOV R6,R6 ;GET R6 SRC
1243 002522 001401 BEQ TST15 ;BRANCH IF SRC OK
1244 002524 000000 HALT ;ADDRESS LINES 1 & 2 TIED TOGETHER(SRC)
1245 ;FOR LOOPING CHANGE TO 'BR 4$' (767)
1246 ;*****
1247 ;*TEST 15 GPR1 STUCK BIT TEST
1248 ;*
1249 ;* LOADS GPR1 WITH ZEROS AND ONES AND COMPARES R1 SOURCE AND
1250 ;* DESTINATIONS WITH R0. IF THE COMPARISON FAILS A BIT IS STUCK.
1251 ;*****
1252 002526 005000 TST15: CLR R0
1253 002530 005001 CLR R1
1254 002532 020001 CMP R0,R1 ;DID R1 DST CLR?
1255 002534 001401 BEQ 1$ ;BRANCH IF YES
1256 002536 000000 HALT ;ERROR, R1 SOURCE STUCK HIGH
1257 ;FOR LOOPING CHANGE TO 'BR TST15' (773)
1258 002540 020100 1$: CMP R1,R0 ;DID R1 SRC CLR?
1259 002542 001401 BEQ 2$ ;BRANCH IF YES
1260 002544 000000 HALT ;ERROR, R1 SOURCE STUCK HIGH
1261 ;FOR LOOPING CHANGE TO 'BR TST15' (770)
1262 002546 005100 2$: COM R0
1263 002550 005101 COM R1
1264 002552 020001 CMP R0,R1 ;DID R1 DST SET TO ALL ONES?
1265 002554 001401 BEQ 3$ ;BRANCH IF YES
1266 002556 000000 HALT ;ERROR, R1 DST STUCK LOW
1267 ;FOR LOOPING CHANGE TO 'BR TST15' (763)
1268 002560 020100 3$: CMP R1,R0 ;DID R1 SRC SET TO ALL ONES?
1269 002562 001401 BEQ TST16 ;BRANCH IF YES
1270 002564 000000 HALT ;ERROR, R1 SRC STUCK LOW
1271 ;FOR LOOPING CHANGE TO 'BR TST15' (760)
1272 ;*****
1273 ;*TEST 16 GPR2 STUCK BIT TEST
1274 ;*
1275 ;* LOADS GPR2 WITH ZEROS AND ONES AND COMPARES R2 SOURCE AND
1276 ;* DESTINATION WITH R0.
1277 ;*****
1278 002566 005000 TST16: CLR R0
1279 002570 005002 CLR R2
1280 002572 020200 CMP R2,R0 ;DID R2 SRC CLEAR?
1281 002574 001401 BEQ 1$ ;BRANCH IF YES
1282 002576 000000 HALT ;ERROR, R2 SRC STUCK HIGH
1283 ;FOR LOOPING CHANGE TO 'BR TST16' (773)
1284 002600 020002 1$: CMP R0,R2 ;DID R2 DST CLEAR?
1285 002602 001401 BEQ 2$ ;BRANCH IF YES
1286 002604 000000 HALT ;ERROR, R2 DST STUCK HIGH
    
```



```

1287                                     ;FOR LOOPING CHANGE TO 'BR TST16'' (770)
1288 002606 005100 2$: COM R0
1289 002610 005102 COM R2
1290 002612 020002 CMP R0,R2 ;DID R2 DST SET?
1291 002614 001401 BEQ 3$ ;BRANCH IF YES
1292 002616 000000 HALT ;ERROR, R2 DST STUCK LOW
1293                                     ;FOR LOOPING CHANGE TO 'BR TST16'' (763)
1294 002620 020200 3$: CMP R2,R0 ;DID R2 SRC SET?
1295 002622 001401 BEQ TST17 ;BRANCH IF YES
1296 002624 000000 HALT ;ERROR, R2 SRC STUCK LOW
1297                                     ;FOR LOOPING CHANGE TO 'BR TST16'' (760)
1298 ::*****
1299 :*TEST 17 GPR3 STUCK BIT TEST
1300 :*
1301 :* LOADS GPR3 WITH ZEROS AND ONES AND COMPARES
1302 :* R3 SOURCE AND DESTINATION WITH R0.
1303 ::*****
1304 002626 005000 TST17: CLR R0
1305 002630 005003 CLR R3
1306 002632 020300 CMP R3,R0 ;DID R3 SRC CLEAR?
1307 002634 001401 BEQ 1$ ;BRANCH IF YES
1308 002636 000000 HALT ;ERROR, R3 SRC STUCK HIGH
1309                                     ;FOR LOOPING CHANGE TO 'BR TST17'' (773)
1310 002640 020003 1$: CMP R0,R3 ;DID R3 DST CLEAR?
1311 002642 001401 BEQ 2$ ;BRANCH IF YES
1312 002644 000000 HALT ;ERROR, R3 DST STUCK HIGH
1313                                     ;FOR LOOPING CHANGE TO 'BR TST17'' (770)
1314 002646 005100 2$: COM R0
1315 002650 005103 COM R3
1316 002652 020300 CMP R3,R0 ;DID R3 SRC SET TO ALL ONES?
1317 002654 001401 BEQ 3$ ;BRANCH IF YES
1318 002656 000000 HALT ;ERROR, R3 SRC STUCK LOW
1319                                     ;FOR LOOPING CHANGE TO 'BR TST17'' (763)
1320 002660 020003 3$: CMP R0,R3 ;DID R3 DST SET TO ALL ONES?
1321 002662 001401 BEQ TST20 ;BRANCH IF YES
1322 002664 000000 HALT ;ERROR, R3 DST STUCK LOW
1323                                     ;FOR LOOPING CHANGE TO 'BR TST17'' (760)
1324 ::*****
1325 :*TEST 20 GPR4 STUCK BIT TEST
1326 :*
1327 :* LOADS GPR4 WITH ZEROS AND ONES AND COMPARES
1328 :* R4 SOURCE AND DESTINATION WITH R0.
1329 ::*****
1330 002666 005000 TST20: CLR R0
1331 002670 005004 CLR R4
1332 002672 020400 CMP R4,R0 ;DID R4 SRC CLEAR?
1333 002674 001401 BEQ 1$ ;BRANCH IF YES
1334 002676 000000 HALT ;ERROR, R4 SRC STUCK HIGH
1335                                     ;FOR LOOPING CHANGE TO 'BR TST20'' (773)
1336 002700 020004 1$: CMP R0,R4 ;DID R4 DST CLEAR?
1337 002702 001401 BEQ 2$ ;BRANCH IF YES
1338 002704 000000 HALT ;ERROR, R4 DST STUCK HIGH
1339                                     ;FOR LOOPING CHANGE TO 'BR TST20'' (770)
1340 002706 005100 2$: COM R0
1341 002710 005104 COM R4
1342 002712 020004 CMP R0,R4 ;DID R4 DST SET?
    
```

```

1343 002714 001401          BEQ     3$          ;BRANCH IF YES
1344 002716 000000          HALT                    ;ERROR, R4 DST STUCK LOW
1345                                ;FOR LOOPING CHANGE TO 'BR TST20' (763)
1346 002720 020400          3$:   CMP     R4,R0      ;DID R4 SRC SET?
1347 002722 001401          BEQ     TST21         ;BRANCH IF YES
1348 002724 000000          HALT                    ;ERROR, R4 SRC STUCK LOW
1349                                ;FOR LOOPING CHANGE TO 'BR TST20' (760)
1350                                ;*****
1351                                ;*TEST 21      GPR5 STUCK BIT TEST
1352                                ;*
1353                                ;*   LOADS R5 WITH ZEROS AND ONES AND COMPARES
1354                                ;*   R5 SOURCE AND DESTINATION WITH R0.
1355                                ;*****
1356 002726 005000          TST21: CLR     R0
1357 002730 005005          CLR     R5
1358 002732 020500          CMP     R5,R0          ;DID R5 SRC CLEAR?
1359 002734 001401          BEQ     1$            ;BRANCH IF YES
1360 002736 000000          HALT                    ;ERROR, R5 SRC STUCK HIGH
1361                                ;FOR LOOPING CHANGE TO 'BR TST21' (773)
1362 002740 020005          1$:   CMP     R0,R5      ;DID R5 DST CLEAR?
1363 002742 001401          BEQ     2$            ;BRANCH IF YES
1364 002744 000000          HALT                    ;ERROR, R5 DST STUCK HIGH
1365                                ;FOR LOOPING CHANGE TO 'BR TST21' (770)
1366 002746 005100          2$:   COM     R0
1367 002750 005105          COM     R5
1368 002752 020005          CMP     R0,R5          ;DID R5 DST SET TO ALL ONES?
1369 002754 001401          BEQ     3$            ;BRANCH IF YES
1370 002756 000000          HALT                    ;ERROR, R5 DST STUCK LOW
1371                                ;FOR LOOPING CHANGE TO 'BR TST21' (763)
1372 002760 020500          3$:   CMP     R5,R0      ;DID R5 SRC SET TO ALL ONES?
1373 002762 001401          BEQ     TST22         ;BRANCH IF YES
1374 002764 000000          HALT                    ;ERROR, R5 SRC STUCK LOW
1375                                ;FOR LOOPING CHANGE TO 'BR TST21' (760)
1376                                ;*****
1377                                ;*TEST 22      GPR6 STUCK BIT TEST
1378                                ;*
1379                                ;*   LOADS R6 WITH ZEROS AND ONES AND COMPARES
1380                                ;*   R6 SOURCE AND DESTINATION WITH R0.
1381                                ;*****
1382 002766 005000          TST22: CLR     R0
1383 002770 005006          CLR     R6
1384 002772 020006          CMP     R0,R6          ;DID R6 DST CLEAR?
1385 002774 001401          BEQ     1$            ;BRANCH IF YES
1386 002776 000000          HALT                    ;ERROR, R6 DST STUCK HIGH
1387                                ;FOR LOOPING CHANGE TO 'BR TST22' (773)
1388 003000 020600          1$:   CMP     R6,R0      ;DID R6 SRC CLEAR?
1389 003002 001401          BEQ     2$            ;BRANCH IF YES
1390 003004 000000          HALT                    ;ERROR, R6 SRC STUCK HIGH
1391                                ;FOR LOOPING CHANGE TO 'BR TST22' (770)
1392 003006 005100          2$:   COM     R0
1393 003010 005106          COM     R6
1394 003012 020006          CMP     R0,R6          ;DID R6 DST SET?
1395 003014 001401          BEQ     3$            ;BRANCH IF YES
1396 003016 000000          HALT                    ;ERROR, R6 DST STUCK LOW
1397                                ;FOR LOOPING CHANGE TO 'BR TST22' (763)
1398 003020 020600          3$:   CMP     R6,R0      ;DID R6 SRC SET?
    
```

```

1399 003022 001401      BEQ    TST23      ;;BRANCH IF YES
1400 003024 000000      HALT                    ;ERROR,R6 SRC STUCK LOW
1401                                     ;FOR LOOPING CHANGE TO 'BR TST22' (760)
1402 *****
1403 :TEST 23      GPR  SHORTED BIT TEST
1404 :*
1405 :*      TEST IF GPR'S 1 THRU 6 HAVE TWO BITS TIED TOGETHER
1406 :*
1407 :*      NOTE:  R0 IS CONSIDERED 'HARDCORE'
1408 :*****
1409 003026 005000      TST23: CLR    R0      ;THIS SECTION OF CODE
1410 003030 005200      INC    R0      ;*
1411 003032 006100      ROL   R0      ;*
1412 003034 006100      ROL   R0      ;*
1413 003036 005200      INC    R0      ;*
1414 003040 006100      ROL   R0      ;*
1415 003042 006100      ROL   R0      ;*
1416 003044 005200      INC    R0      ;*
1417 003046 006100      ROL   R0      ;*
1418 003050 006100      ROL   R0      ;*
1419 003052 005200      INC    R0      ;*
1420 003054 006100      ROL   R0      ;*
1421 003056 006100      ROL   R0      ;*
1422 003060 005200      INC    R0      ;*
1423 003062 006100      ROL   R0      ;*
1424 003064 006100      ROL   R0      ;*
1425 003066 005200      INC    R0      ;*
1426 003070 006100      ROL   R0      ;*
1427 003072 006100      ROL   R0      ;*
1428 003074 005200      INC    R0      ;*
1429 003076 006100      ROL   R0      ;*
1430 003100 006100      ROL   R0      ;*
1431 003102 005200      INC    R0      ;*
1432 003104 010001      2$:  MOV   R0,R1      ;PUTS 52525 IN R0
1433 003106 020001      CMP   R0,R1      ;PUT R0 SRC IN R1
1434 003110 001401      BEQ   3$          ;IS R1 DST OK?
1435 003112 000000      HALT              ;BRANCH IF YES
1436                                     ;ERROR, R1DST HAS SHORTED BITS
1437 003114 020100      3$:  CMP   R1,R0      ;FOR LOOPING CHANGE TO 'BR TST15' (605)
1438 003116 001401      BEQ   4$          ;IS R1 SRC OK?
1439 003120 000000      HALT              ;BRANCH IF YES
1440                                     ;ERROR, R1 SRC HAS SHORTED BITS
1441 003122 010002      4$:  MOV   R0,R2      ;FOR LOOPING CHANGE TO 'BR TST15' (602)
1442 003124 020002      CMP   R0,R2      ;IS R2 DST OK?
1443 003126 001401      BEQ   5$          ;BRANCH IF YES
1444 003130 000000      HALT              ;ERROR, R2 DST HAS SHORTED BITS
1445                                     ;FOR LOOPING CHANGE TO 'BR TST15' (576)
1446 003132 020200      5$:  CMP   R2,R0      ;IS R2 SRC OK?
1447 003134 001401      BEQ   6$          ;BRANCH IF YES
1448 003136 000000      HALT              ;ERROR, R2 SRC HAS SHORTED BITS
1449                                     ;FOR LOOPING CHANGE TO 'BR TST15' (573)
1450 003140 010003      6$:  MOV   R0,R3      ;
1451 003142 020003      CMP   R0,R3      ;IS R3 DST OK?
1452 003144 001401      BEQ   7$          ;BRANCH IF YES
1453 003146 000000      HALT              ;ERROR, R3 DST HAS SHORTED BITS
1454                                     ;FOR LOOPING CHANGE TO 'BR TST15' (567)
    
```

```

1455 003150 020300      7$:  CMP      R3,R0      :IS R3 SRC OK?
1456 003152 001401      BEQ      8$           :BRANCH IF YES
1457 003154 000000      HALT                    :ERROR R3 SRC HAS SHORTED BITS
1458                                     :FOR LOOPING CHANGE TO 'BR TST15' (564)
1459 003156 010004      8$:  MOV      R0,R4      :
1460 003160 020004      CMP      R0,R4      :IS R4 DST OK?
1461 003162 001401      BEQ      9$           :
1462 003164 000000      HALT                    :ERROR, R4 DST HAS SHORTED BITS
1463                                     :FOR LOOPING CHANGE TO 'BR TST15' (560)
1464 003166 020400      9$:  CMP      R4,R0      :IS R4 SRC OK?
1465 003170 001401      BEQ     10$          :BRANCH IF YES
1466 003172 000000      HALT                    :ERROR, R4 SRC HAS SHORTED BITS
1467                                     :FOR LOOPING CHANGE TO 'BR TST15' (555)
1468 003174 010005     10$:  MOV      R0,R5      :
1469 003176 020005      CMP      R0,R5      :IS R5 DST OK?
1470 003200 001401      BEQ     11$          :BRANCH IF YES
1471 003202 000000      HALT                    :ERROR, R5 DST HAS SHORTED BITS
1472                                     :FOR LOOPING CHANGE TO 'BR TST15' (551)
1473 003204 020500     11$:  CMP      R5,R0      :IS R5 SRC OK?
1474 003206 001401      BEQ     12$          :BRANCH IF YES
1475 003210 000000      HALT                    :ERROR, R5 SRC HAS SHORTED BITS
1476                                     :FOR LOOPING CHANGE TO 'BR TST15' (546)
1477 003212 010006     12$:  MOV      R0,R6      :
1478 003214 020006      CMP      R0,R6      :IS R6 DST OK?
1479 003216 001401      BEQ     13$          :BRANCH IF YES
1480 003220 000000      HALT                    :ERROR, R6 DST HAS SHORTED BITS
1481                                     :FOR LOOPING CHANGE TO 'BR TST15' (542)
1482 003222 020600     13$:  CMP      R6,R0      :IS R6 SRC OK?
1483 003224 001401      BEQ     14$          :BRANCH IF YES
1484 003226 000000      HALT                    :ERROR, R6 SRC HAS SHORTED BITS
1485                                     :FOR LOOPING CHANGE TO 'BR TST15' (537)
1486 003230 005006     14$:  CLR      SP           :THIS CODE PUTS
1487 003232 005206      INC      SP           :1100 IN THE SP
1488 003234 006106      ROL      SP           :
1489 003236 006106      ROL      SP           :
1490 003240 006106      ROL      SP           :
1491 003242 005206      INC      SP           :
1492 003244 006106      ROL      SP           :
1493 003246 006106      ROL      SP           :
1494 003250 006106      ROL      SP           :
1495 003252 006106      ROL      SP           :
1496 003254 006106      ROL      SP           :
1497 003256 006106      ROL      SP           :
1498                                     :*****
1499 003260 005000      CLR      RO           :THIS CODE
1500 003262 005200      INC      RO           :INITIALIZES
1501 003264 006100      ROL      RO           :THE
1502 003266 006100      ROL      RO           :TEST
1503 003270 006100      ROL      RO           :NUMBER
1504 003272 005200      INC      RO           :
1505 003274 006100      ROL      RO           :STORAGE
1506 003276 005200      INC      RO           :REGISTER
1507 003300 012737 000044 177770  MOV      #44,#177770 :SETUP MICROPROCESSOR BREAK REG
1508                                     .SBTTL
1509                                     :*****
1510 :*TEST 24      ONE  MICROSTATE (E/CLASS*DMO*DF7)
    
```

```

1511      ;*
1512      ;*      THIS TEST EXECUTES AN ADD INSTRUCTION WITH SMO,DMO, AND DF7.
1513      ;*      IF THE TEST FAILS THE SAME FLOW (EXC. 90) IS
1514      ;*      TRIED WITH A PENDING BRQ (T BIT TRAP) INSTEAD OF A DF7. IF THIS TEST FAILS
1515      ;*      A FORK A FAILURE IS REPORTED. IF IT PASSES, A TEST 1 FAILURE IS REPORTED.
1516      ;*
1517      ;*      ROM FLOW-30
1518      ;*
1519      ;*****
1519 003306 005200 TST24: INC R0 ;INCREMENT TEST NUMBER
1520 003310 005005 CLR R5 ;ENSURE R5 CLEAR
1521 003312 005205 INC R5 ;SET R5 EQUAL
1522 003314 006105 ROL R5 ;TO 52
1523 003316 006105 ROL R5 ;WHICH
1524 003320 005205 INC R5 ;WILL CAUSE
1525 003322 006105 ROL R5 ;A JUMP
1526 003324 006105 ROL R5 ;TO TESTCC
1527 003326 005205 INC R5
1528 003330 006105 ROL R5 ;TEST
1529 003332 SYNC24:
1530 003332 000264 SEZ ;ENSURE Z SET
1531 003334 IUT24:
1532 003334 060507 ADD R5,PC ;ADD SHOULD SKIP TO TAG TESTCC
1533 ;FAILURE- TRY E/CLASS*BRQ*DMO
1534 003336 012737 003366 000014 MOV #FORKA,@#14 ;SETUP VECTOR FOR RETURN
1535 003344 005005 CLR R5 ;ENSURE R5 CLEAR
1536 ;*****
1537 003346 012746 000020 MOV #BIT4,-(SP) ;THIS CODE
1538 003352 012746 003360 MOV #1$,-(SP) ;SETS THE
1539 003356 000006 RTT ;T BIT
1540 ;*****
1541 003360 005205 1$: INC R5 ;TRAP HERE IF FORK A OK
1542 003362 005205 INC R5 ;WILL EXECUTE IF FORK A FAILED
1543 003364 000240 NOP ;ALLOW T BIT TRAP IF FORK FAILED
1544 003366 012737 000016 000014 FORKA: MOV #16,@#14 ;RESTORE T BIT VECTOR
1545 003374 062706 000004 ADD #4,SP ;RESTORE SP
1546 003400 006005 ROR R5 ;IS R5 1 OR 2?
1547 003402 103401 BCS 1$ ;BRANCH ON 1 (FORK A OK)
1548 003404 000000 HALT ;FORK A FAILURE INTO ROM STATE EXC.90
1549 ;FOR LOOPING CHANGE TO 'BR TST24+2' (741)

```

```

1550 003406          1$:
1551 003406 000000      HALT                ;EITHER PCB DID NOT LOAD OR RACH DF7 STUCK HIGH
1552                                     ;FOR LOOPING CHANGE TO 'BR TST24+2' (740)
1553
1554 003410          TESTCC:
1555 003410 001001      BNE      TST25          ;;GO TO NEXT TEST IF CCLDS OK
1556 003412 000000      HALT                ;STATE EXC.90 BAD
1557                                     ;FOR LOOPING CHANGE TO 'BR TST24+2' (736)
1558                                     .SBTTL
1559 *****
1560 *TEST 25      TWO      MICROSTATES (NEG*DMO)
1561 *
1562 *           THIS TEST EXECUTES A NEGATE INSTRUCTION WITH DMO.
1563 *
1564 *           IF FORK A FAILS EXECUTION WOULD GO TO EITHER RSD.00, ZAP.00,
1565 *           OR FOP.00.
1566 *           FOP.00 WILL CAUSE THE PROCESSOR TO HANG.
1567 *           RSD.00 WOULD CAUSE A TRAP TO LOCATION 10. THIS WOULD ONLY HAPPEN
1568 *           IF RACH NEG.B*DMO DID NOT GO HIGH.
1569 *           ZAP.00 WOULD CAUSE A TRAP TO LOCATION 24. THIS WOULD ONLY HAPPEN
1570 *           IF RACH A2 RAB00 DID NOT GO LOW.
1571 *
1572 *           ROM FLOW-301,210
1573 *****
1574 003414 005200      TST25:  INC      R0                ;INCREMENT TEST NUMBER
1575 003416 005004      CLR      R4                ;INITIALIZE CC ERROR RECORD
1576 003420 005005      CLR      R5                ;SET UP R5
1577 003422 005205      INC      R5                ;FOR TEST
1578 003424 000257      CCC
1579 003426
1580 003426 000266      SYNC25:  +SEZ!SEV          ;CC'S=0110
1581 003430
1582 003430 005405      IUT25:  NEG      R5                ;EXECUTE NEGATE CC'S=1001
1583 003432 000401      BR       1$                ;GET OVER ERROR CALL
1584 003434 000000      HALT                ;RACH E57(6) DOES NOT GO LOW
1585                                     ;FOR LOOPING CHANGE TO 'BR TST25' (767)
1586 003436 100003      1$:      BPL      NEGR5
1587 003440 001402      BEQ      NEGR5
1588 003442 102401      BVS      NEGR5
1589 003444 103401      BCS      +4
1590 003446 005204      NEGR5:  INC      R4                ;ERROR, INCORRECT CC'S AFTER NEG.
1591 003450 005001      CLR      R1                ;SET R1 TO
1592 003452 005301      DEC      R1                ;-1 WITHOUT NEGATING
1593 003454 020501      CMP      R5,R1          ;DID R5 GET -1?
1594 003456 001414      BEQ      R5OK          ;BRANCH IF R5 OK
1595 003460 005704      TST      R4                ;IS THERE A CC PROBLEM?
1596 003462 001405      BEQ      3$                ;BRANCH IF NO
1597 003464 022705 177776  CMP      #177776,R5      ;DID NEG ONE'S COMPLEMENT?
1598 003470 001001      BNE      2$                ;BRANCH IF NO
1599 003472 000000      HALT                ;CC'S BAD AND NEG.90 DID NOT ADD 1
1600                                     ;FOR LOOPING CHANGE TO 'BR TST25+2' (751)
1601 003474          2$:
1602 003474 000000      HALT                ;CC'S BAD AND R5 BAD
1603                                     ;FOR LOOPING CHANGE TO 'BR TST25+2' (750)
1604 003476 022705 177776 3$:  CMP      #177776,R5      ;DID NEGATE DO A ONE'S COMPLIMENT?
1605 003502 001001      BNE      4$                ;BRANCH IF NO
    
```

```

1606 003504 000000          HALT          :CC'S OK BUT NEG.90 DID NOT ADD 1
1607                                :FOR LOOPING CHANGE TO 'BR TST25+2' (744)
1608 003506                4$:          HALT          :CC'S OK BUT R5 BAD
1609 003506 000000          HALT          :FOR LOOPING CHANGE TO 'BR TST25+2' (743)
1610                                :CC PROBLEM;
1611 003510 005704          R5OK:  TST      R4          :GO TO NEXT TEST IF NO
1612 003512 001401          BEQ      TST26         :NEGATE OK BUT INCORRECT CC'S
1613 003514 000000          HALT          :FOR LOOPING CHANGE TO 'BR TST25+2' (740)
1614
1615          .SBTTL
1616          :*****
1617          *TEST 26          THREE MICROSTATES (BIN*SM1*DMO*-DF7*SRO(0))
1618          *
1619          *          IF FORK A FAILS EXECUTION WILL GO TO EITHER EXEC.80 OR D12.00.
1620          *          EXC.80 WILL HANG THE PROCESSOR IN THE PAUSE STATE AT MICRO ADDRESS 343.
1621          *          THIS WILL ONLY HAPPEN IF RACL RADROO IS NOT GOING LOW DUE
1622          *          TO RACF A1 RABOO (AFIR59(1)*[-BIN*SMO1]*U/CLASS).
1623          *          D12.00 WOULD MOV THE PC TO LOCATION 0.
1624          *
1625          *          IF FORK C FAILS EXECUTION WOULD GO FROM S13.10 TO D00.80 OR
1626          *          D45.01 OR S13.20 OR D12.00 OR JSR.10 OR ASC.80 OR RTI.50 OR ASH.20 OR FOP.50.
1627          *          D00.80 WOULD SWAP THE BYTES OF THE SOURCE OPERAND BEFORE
1628          *          PUTTING THEM IN R5.
1629          *          D45.01 WOULD MOVE THE PC TO LOCATION 0.
1630          *          S13.20 WILL EXECUTE A SPS (AND NO AUTO INC) INSTR. THIS WILL CAUSE
1631          *          AN ODD ADDRESS TRAP SINCE LOCATION POSERR CONTAINS AN ODD WORD.
1632          *          JSR.10 WOULD PUSH THE ADDR OF POSERR ONTO THE STACK.
1633          *          ASC.80 WILL HALT AT 8$.
1634          *          RTI.50 WILL CAUSE 1004XX TO BE PLACED IN THE PS WORD
1635          *          AND THE PROCESSOR WILL TRAP TO LOCATION 14.
1636          *          FOP.50 WILL ??????.
1637          *          ASH.20 WOULD CAUSE A BAD CC.
1638          *          IF THE SRC CONST FAILS IN STATE S13.00 AND ADDS 1 OR 3, AN ODD
1639          *          ADDRESS TRAP WILL OCCUR.
1640          *          IF THE SRC CONSTANT ADDS 2, THE ERROR AT 6$ WILL REPORT THE FAILURE.
1641          *
1642          *          ROM FLOW-21,27,205
1643          *          :*****
1644          003516 005200          TST26:  INC      R0          :INCREMENT TEST NUMBER
1645          003520 005005          CLR      R5          :SETUP R5
1646          003522                SYNC26:  CLZ          :ENSURE Z CLEAR TO CATCH A FAILURE TO ASC.80
1647          003522 000244          IUT26:  MOV      (PC), R5 :MOVE 1004XX TO R5 (XX MUST BE
1648          003524                :ODD TO CATCH A FAILURE TO S13.20)
1649          003524 011705          POSERR: BMI     7$          :BRANCH IF CC OK (ENSURE OFFSET IS ODD)
1650          :FAILURE          BMI     6$          :BRANCH IF SRC CONST ADDED 2
1651          003532 013767          :FAILURE          MOV      @PSW, @RPSW      :SAVE ERROR PSW
1652          003530 100441          1$:          CMP      @POSERR, @#0   :DID FORK A GO TO D12.00 OR FORK C TO D45.01?
1653          003532 013767          BNE     3$          :BRANCH IF NO
1654          003540 022737          :EITHER FORK A OR C FAILED-FIND OUT WHICH ONE
1655          003546 001006          CLR      R5          :SETUP R5
1656          003550 005005          MOV      (R5)+, R1     :TEST TO SEE IF FORK A OR FORK C FAILED
1657          003552 012501          TST     R5          :DID R5 INCREMENT
1658          003554 005705          BEQ     2$          :BRANCH IF NO
1659          003556 001401
1660
1661
    
```

```

1662 003560 000000          HALT          ;FORK C FAILED,EITHER IRCC DMO NOT GETTING
1663                                     ;THRU TO RAQL RADRO7 OR IRCC DMO IS STUCK HIGH
1664                                     ;FOR LOOPING CHANGE TO 'BR TST26+2' (757)
1665 003562          2$:          HALT          ;FORK A FAILED, RACH A1 RABO4 NOT GOING LOW
1666 003562 000000          HALT          ;DUE TO EITHER RACE:BF1=7 OR
1667                                     ;BF1=0 OR SMO STUCK LOW OR RACH E11 BAD
1668                                     ;FOR LOOPING CHANGE TO 'BR TST26+2' (756)
1669                                     ;SETUP R5 TO TEST IF INSTR. WENT THRU DOO.80
1670 003564 000305          3$:          SWAB      R5          ;DID INSTR GO THRU DOO.3?
1671 003566 020537 003526          CMP        R5,#POSERR ;BRANCH IF NO
1672 003572 001001          BNE        4$          ;IRCC RABO0 NOT GETTING TO RAQL RADRO0
1673 003574 000000          HALT          ;FOR LOOPING CHANGE TO 'BR TST26+2' (751)
1674                                     ;DID FORK C GO TO JSR.10?
1675 003576 026627 000010 003526 4$:          CMP        10(SP),#POSERR ;BRANCH IF NO
1676 003604 001001          BNE        5$          ;INPUT TO IRCC E40 PIN 5 STUCK HIGH
1677 003606 000000          HALT          ;FOR LOOPING CHANGE TO 'BR TST26+2' (744)
1678                                     ;DID ALL CC'S CLEAR?
1679 003610 032767 000017 175360 5$:          BIT        #17,$ERPSW    ;BRANCH IF YES
1680 003616 001404          BEQ        9$          ;DID Z BIT SET?
1681 003620 032767 000020 175350          BIT        #BIT4,$ERPSW ;BRANCH IF NO
1682 003626 001401          BEQ        8$          ;BAD CONDITION CODE
1683 003630          9$:          HALT          ;FOR LOOPING CHANGE TO 'BR TST26+2' (733)
1684 003630 000000          HALT          ;EITHER INPUT TO C MUX STUCK LOW OR MUX BAD OR
1685                                     ;:CO RABO1 STUCK LOW OR RAQL RADRO1 INPUT STUCK LOW
1686 003632          8$:          HALT          ;FOR LOOPING CHANGE TO 'BR TST26+2' (732)
1687 003632 000000          HALT          ;SRC CONST EQUAL TO 2 SHOULD BE 0
1688                                     ;FOR LOOPING CHANGE TO 'BR TST26+2' (731)
1689                                     ;ENSURE C CLEAR
1690 003634          6$:          HALT          ;CHECK IF R5 WAS LOADED
1691 003634 000000          HALT          ;GO TO NEXT TEST IF C SET
1692                                     ;ERROR, R5 DID NOT LOAD
1693 003636 000241          7$:          CLC          ;FOR LOOPING CHANGE TO 'BR TST26+2' (725)
1694 003640 006105          ROL        R5          ;*****
1695 003642 103401          BCS        TST27      ;*TEST 27      THREE MICROSTATES (BIN*SM2*DMO*--DF7*SRO(0))
1696 003644 000000          HALT          ;*
1697                                     ;*
1700                                     ;* THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT FOR THE
1701                                     ;* SM. A WORD AND BYTE INSTRUCTION IS EXECUTED TO VERIFY THAT STATE
1702                                     ;* S13.01 ADDS THE CORRECT SOURCE CONSTANT.
1703                                     ;*
1704                                     ;*
1705                                     ;* IF FORK A FAILS EXECUTION WILL GO TO EXC.80.
1706                                     ;* EXC.80 WILL HANG THE PROCESSOR IN THE PAUSE STATE AT MICRO ADDRESS 343.
1707                                     ;* THIS WILL ONLY HAPPEN IF RAQL RADRO1
1708                                     ;* IS NOT GOING LOW DUE TO RACF A1 RABO1 (AFIR10(1)=U/CLASS).
1709                                     ;*
1710                                     ;* ROM FLOW-22,27,205
1711                                     ;*
1712 003646 005200          TST27: INC      R0          ;INCREMENT TEST NUMBER
1713 003650 005005          CLR      R5          ;SETUP R5
1714 003652 000240          SYNC27: NOP
1715 003654          IUT27:
1716 003654 012705          MOV      (PC)+,R5      ;MOVE 000401 TO R5
1717 003656 000401          ER25: BR      3$
    
```



```

1718 003660 000412          BR      4$
1719          :FAILURE-SOURCE CONSTANT FAILED. TRY SM3
1720 003662 012705 011766 3$: MOV    #SUBTAB,R5      ;GET ADDRESS OF LOCATION THAT CONTAINS ADDR.
1721 003666 010501          MOV    R5,R1          ;SAVE R5 IN R1
1722 003670 013502          MOV    @(R5)+,R2      ;EXECUTE AN SM3 INSTRUCTION
1723 003672 005201          INC    R1            ;ADJUST R1 TO
1724 003674 005201          INC    R1            ;LOOK LIKE R5
1725 003676 020501          CMP    R5,R1        ;DID R5 AUTO INCREMENT?
1726 003700 001401          BEQ   2$            ;BRANCH IF YES
1727 003702 000000          HALT              ;SOURCE CONST FAILURE ON IRC
1728          ;FOR LOOPING CHANGE TO 'BR TST27+2' (762)
1729 003704          2$: HALT
1730 003704 000000          HALT              ;SRC CONST FAILURE EITHER ON IRC OR DAP
1731          ;FOR LOOPING CHANGE TO 'BR TST27+2' (761)
1732 003706 010705 4$: MOV    PC,R5
1733 003710 010501          MOV    R5,R1        ;SETUP R5 TO HOLD ADDRESS
1734 003712 112502          MOVB  (R5)+,R2      ;SAVE R5 IN R1
1735 003714 005201          INC    R1            ;TEST TO SEE IF SCR CONST=1 ON BYTE
1736 003716 020501          CMP    R5,R1        ;SETUP R1 TO LOOK LIKE R5
1737 003720 001410          BEQ   TST30        ;DID R5 AUTOINCREMENT BY 1?
1738          ;:FAILURE-SOURCE CONSTANT FAILED ON BYTE. TRY SM4
1739 003722 010705          MOV    PC,R5        ;BRANCH IF YES
1740 003724 010501          MOV    R5,R1        ;PUT ADDRESS IN R5
1741 003726 114502          MOVB  -(R5),R2      ;SAVE R5 IN R1
1742 003730 005301          DEC    R1            ;EXECUTE AN SM4 INSTRUCTION
1743 003732 020501          CMP    R5,R1        ;ADJUST R1 TO LOOK LIKE R5
1744 003734 001001          BNE   5$            ;DID R5 AUTO DECREMENT?
1745 003736 000000          HALT              ;BRANCH IF NO
1746          ;IRCC SRCM2 STUCK HIGH INTO IRC E8
1747 003740          5$: HALT          ;FOR LOOPING CHANGE TO 'BR TST27+2' (744)
1748 003740 000000          HALT              ;BYTE SRC CONST FAILURE EITHER ON IRC OR DAP
1749          ;FOR LOOPING CHANGE TO 'BR TST27+2' (743)
1750          ;*****
1751          ;*TEST 30      ALU CARRY FUNCTIONAL TEST
1752          ;*
1753          ;* THIS TEST DOES A COMPLETE CHECK OF THE ALU CARRY FUNCTIONS
1754          ;* THE FIRST SECTION ENSURES THAT ALL THE INPUT AND OUTPUT LINES ARE
1755          ;* OK AND THE REST OF THE TEST ENSURES THAT THE CARRY LOGIC IS OK.
1756          ;* FOLLOWING ARE THE LOGIC EQUATIONS FOR A 74S181 AND 74S182 THAT
1757          ;* DICTATED THE PATTERNS USED IN EACH SECTION:
1758          ;* 74S181
1759          ;* G=A3*B3+A2*B2*(A3+B3)+A1*B1*(A2+B2)*(A3+B3)+A0*B0*(A1+B1)*(A2+B2)*(A3+B3
1760          ;* P=(A3+B3)*(A2+B2)*(A1+B1)*(A0+B0)
1761          ;* COUT=G+P*CIN
1762          ;* 74S182
1763          ;* CX=G0+P0*CIN
1764          ;* CY=G1+P1*G0+P1*P0*CIN
1765          ;* CZ=G2+P2*G1+P2*P1*G0+P2*P1*P0*CIN
1766          ;******
1767 003742 005200 TST30: INC    R0
1768          ;SECTION 1-INPUT/OUTPUT BIT TEST
1769 003744 012701 125252 MOV    #125252,R1    ;PUT DATA PATTERN IN R1
1770 003750 062701 052525 ADD    #52525,R1    ;ADD COMPLIMENT PATTERN
1771 003754 005101          COM    R1            ;MAKE RESULT 0
1772 003756 001401          BEQ   2$            ;BRANCH IF IT IS ZERO
1773 003760 000000          HALT              ;BIT FAILED DURING ADD
    
```

```

1774                                     :FOR LOOPING CHANGE TO 'BR TST30+2' (771)
1775 003762 012701 052525                2$: MOV      #52525,R1          :PUT PATTERN IN R1
1776 003766 062701 125252                ADD      #125252,R1         :ADD COMPLIMENT PATTERN
1777 003772 005101                       COM      R1                 :MAKE IT ZERO
1778 003774 001401                       BEQ     3$                  :BRANCH IF IT WENT TO ZERO
1779 003776 000000                       HALT                      :BIT FAILED DURING ADD
1780                                     :FOR LOOPING CHANGE TO 'BR 2$' (771)
1781                                     :*****
1782 :SECTION 2-G=A3*B3
1783 004000 012702 167357                3$: MOV      #167357,R2         :PUT COMPLIMENT OF EXPECTED PATTERN IN R2
1784 004004 012701 104210                MOV      #104210,R1         :PUT PATTERN IN R1
1785 004010 060101                       ADD     R1,R1               :ADD IT TO ITSELF
1786 004012 103401                       BCS     4$                  :BRANCH IF DAPH COUT15 OK
1787 004014 000000                       HALT                      :DAPH COUT15 DID NOT GO LOW
1788                                     :FOR LOOPING CHANGE TO 'BR 3$' (771)
1789 004016 050201                4$: BIS      R2,R1           :MAKE R1 -1
1790 004020 005101                       COM     R1                 :MAKE IT ZERO
1791 004022 001401                       BEQ     5$                  :BRANCH IF IT IS
1792 004024 000000                       HALT                      :A G LINE FAILED
1793                                     :FOR LOOPING CHANGE TO 'BR 3$' (765)
1794                                     :*****
1795 :SECTION 3-G=A2*B2*(A3+B3)
1796 004026 012701 146314                5$: MOV      #146314,R1         :PUT PATTERN IN R1
1797 004032 062701 042104                ADD     #42104,R1          :ADD PATTERN
1798 004036 050201                       BIS     R2,R1              :MAKE R1 -1
1799 004040 005101                       COM     R1                 :MAKE IT ZERO
1800 004042 001401                       BEQ     6$                  :BRANCH IF IT IS ZERO
1801 004044 000000                       HALT                      :A G LINE FAILED
1802                                     :FOR LOOPING CHANGE TO 'BR 5$' (770)
1803 004046 012701 042104                6$: MOV      #42104,R1          :REVERSE INPUTS
1804 004052 062701 146314                ADD     #146314,R1         :TO ALU
1805 004056 050201                       BIS     R2,R1              :MAKE R1 -1
1806 004060 005101                       COM     R1                 :MAKE IT ZERO
1807 004062 001401                       BEQ     7$                  :BRANCH IF IT IS
1808 004064 000000                       HALT                      :A G LINE FAILED
1809                                     :FOR LOOPING CHANGE TO 'BR 6$' (770)
1810                                     :*****
1811 :SECTION 4-G=A1*B1*(A2+B2)*(A3+B3)
1812 004066 012701 167356                7$: MOV      #167356,R1         :PUT PATTERN IN R1
1813 004072 062701 021042                ADD     #21042,R1          :ADD PATTERN
1814 004076 050201                       BIS     R2,R1              :MAKE R1 -1
1815 004100 005101                       COM     R1                 :MAKE IT ZERO
1816 004102 001401                       BEQ     8$                  :BRANCH IF IT IS
1817 004104 000000                       HALT                      :A G LINE FAILED
1818                                     :FOR LOOPING CHANGE TO 'BR 7$' (770)
1819 004106 012701 021042                8$: MOV      #21042,R1          :REVERSE INPUTS
1820 004112 062701 167356                ADD     #167356,R1         :TO THE ALU
1821 004116 050201                       BIS     R2,R1              :MAKE R1 -1
1822 004120 005101                       COM     R1                 :MAKE IT ZERO
1823 004122 001401                       BEQ     9$                  :BRANCH IF IT IS
1824 004124 000000                       HALT                      :A G LINE FAILED
1825                                     :FOR LOOPING CHANGE TO 'BR 8$' (770)
1826                                     :*****
1827 :SECTION 5-G=A0*B0*(A1+B1)*(A2+B2)*(A3+B3)
1828 004126 012701 177777                9$: MOV      #-1,R1           :PUT PATTERN IN R1
1829 004132 062701 010421                ADD     #10421,R1          :ADD PATTERN TO R1
    
```

```

1830 004136 050201          BIS      R2,R1          :MAKE R1 -1
1831 004140 005101          COM      R1            :MAKE IT ZERO
1832 004142 001401          BEQ     10$           :BRANCH IF IT IS
1833 004144 000000          HALT                    :A G LINE FAILED
1834                                     :FOR LOOPING CHANGE TO 'BR 9$' (770)
1835 004146 012701 010421 10$: MOV      #10421,R1      :REVERSE INPUTS
1836 004152 062701 177777   ADD      #-1,R1        :TO THE ALU
1837 004156 050201          BIS      R2,R1        :MAKE R1 -1
1838 004160 005101          COM      R1            :MAKE IT ZERO
1839 004162 001401          BEQ     11$           :BRANCH IF IT IS
1840 004164 000000          HALT                    :A G LINE FAILED
1841                                     :FOR LOOPING CHANGE TO 'BR 10$' (770)
1842                                     :*****
1843 :SECTION 6-P OUTPUTS AND CX=P0*CI, CY=P1*P0*CI, CZ=P2*P1*P0*CI
1844 004166 012701 177777 11$: MOV      #-1,R1        :PUT PATTERN IN R1
1845 004172 000261          SEC                        :SET C
1846 004174 005501          ADC      R1            :CAUSES CARRY TO GO ALL THE WAY
1847 004176 103401          BCS     12$           :BRANCH IF CARRY CAME OUT
1848 004200 000000          HALT                    :DAPH COUT15 DID NOT GO LOW
1849                                     :FOR LOOPING CHANGE TO 'BR 11$' (772)
1850 004202 001401 12$: BEQ     13$           :BRANCH IF R1 WENT TO ZERO
1851 004204 000000          HALT                    :EITHER A P LINE OR THE 74S182 FAILED
1852                                     :FOR LOOPING CHANGE TO 'BR 11$' (770)
1853                                     :*****
1854 :SECTION 7-CY=P1*G0
1855 004206 012701 000370 13$: MOV      #370,R1       :PUT PATTERN IN R1
1856 004212 062701 000010   ADD      #10,R1        :ADD DATA TO R1
1857 004216 052701 177377   BIS      #177377,R1     :MAKE R1 -1
1858 004222 005101          COM      R1            :MAKE IT ZERO
1859 004224 001401          BEQ     14$           :BRANCH IF IT WORKED
1860 004226 000000          HALT                    :DAPF E44 FAILED
1861                                     :FOR LOOPING CHANGE TO 'BR 13$' (767)
1862                                     :*****
1863 :SECTION 8-CZ=P2*G1
1864 004230 012701 007600 14$: MOV      #7600,R1      :PUT DATA IN R1
1865 004234 062701 000200   ADD      #200,R1       :ADD DATA TO R1
1866 004240 052701 167777   BIS      #167777,R1     :MAKE R1 -1
1867 004244 005101          COM      R1            :MAKE IT ZERO
1868 004246 001401          BEQ     15$           :BRANCH IF IT WORKED
1869 004250 000000          HALT                    :DAPF E44 FAILED
1870                                     :FOR LOOPING CHANGE TO 'BR 14$' (767)
1871                                     :*****
1872 :SECTION 9-CZ=P2*P1*G0
1873 004252 012701 007770 15$: MOV      #7770,R1      :PUT DATA IN R1
1874 004256 062701 000010   ADD      #10,R1        :ADD DATA TO R1
1875 004262 052701 167777   BIS      #167777,R1     :MAKE R1 -1
1876 004266 005101          COM      R1            :MAKE IT ZERO
1877 004270 001401          BEQ     TST31          :BRANCH IF IT WORKED
1878 004272 000000          HALT                    :DAPF E44 FAILED
1879                                     :FOR LOOPING CHANGE TO 'BR 15$' (767)
1880                                     :*****
1881 :*TEST 31          THREE MICROSTATES (DAC*DM2*0/CLASS)
1882 :*
1883 :*          IF FORK A FAILS EXECUTION WILL GO TO RSD.00. THIS WILL ONLY HAPPEN
1884 :*          IF RACE AO RAB01 DOES NOT GO LOW OR DOES NOT GET THRU
1885 :*          TO RACL RADR01. THIS WILL CAUSE A TRAP TO LOCATION 10.
    
```

```

1886 : *
1887 : *
1888 : * IF BEN15 FAILS EXECUTION WILL GO TO D45.80.
1889 : * THIS WILL CAUSE A TRAP TO 4 WITH THE ADDRESS OF 1$ ON THE STACK.
1890 : *
1891 : * IF THE DESTINATION CONSTANT FAILS(ADDS 1 OR 3) IN STATE D12.60
1892 : * AN ODD ADDRESS TRAP WILL OCCUR.
1893 : * IF THE DST CONST ADDS 0, THE ERROR AT 3$ WILL REPORT THE FAILURE.
1894 : * IF THE DESTINATION IS NOT LOADED WITH THE SOURCE, THE
1895 : * ERROR AFTER 5$ WILL REPORT THE FAILURE.
1896 : *
1897 : * ROM FLOW-2,155,312
1898 : *
1899 : *
1900 : *
1901 : *
1902 : *
1903 : *
1904 : *
1905 : *
1906 : *
1907 : *
1908 : *
1909 : *
1910 : *
1911 : *
1912 : *
1913 : *
1914 : *
1915 : *
1916 : *
1917 : *
1918 : *
1919 : *
1920 : *
1921 : *
1922 : *
1923 : *
1924 : *
1925 : *
1926 : *
1927 : *
1928 : *
1929 : *
1930 : *
1931 : *
1932 : *
1933 : *
1934 : *
1935 : *
1936 : *
1937 : *
1938 : *
1939 : *
1940 : *
1941 : *
    
```

1898	004274	005200		TST31:	INC	R0		: INCREMENT TEST NUMBER
1899	004276	012705			MOV	(PC)+,R5		: PUT 'BR 4\$' IN R5
1900	004300	000401			.WORD	000401		: CONTAINS BINARY OF 'BR 4\$'
1901	004302	000240		SYNC31:	NOP			
1902	004304			IUT:				
1903	004304	010527		1\$:	MOV	R5,(PC)+		: EXECUTE INSTRUCTION UNDER TEST
1904	004306	000401			BR	4\$: WILL EXECUTE THIS IF INSTR FAILS TO AUTO INC
1905	004310	000415			BR	5\$: AUTO INC OK, GO CHECK IF LOAD OK
1906								: FAILURE-DESTINATION CONSTANT FAILED. TRY DM.
1907	004312	012705	001164	4\$:	MOV	#STMP1,R5		: PUT ADDRESS IN R5
1908	004316	010125			MOV	R1,(R5)+		: EXECUTE INSTRUCTION UNDER TEST
1909	004320	022705	001164		CMP	#STMP1,R5		: DID R5 STAY THE SAME?
1910	004324	001006			BNE	2\$: BRANCH IF NO
1911	004326	010145			MOV	R1,-(R5)		: SEE IF AUTO DEC. WORKS
1912	004330	022705	001162		CMP	#STMP1-2,R5		: DID R5 AUTO DEC?
1913	004334	001001			BNE	3\$: BRANCH IF NO
1914	004336	000000			HALT			: AUTO DEC WORKS SO ROM STATE D12.60 PROBABLY BAD
1915								: FOR LOOPING CHANGE TO 'BR TST31+2' (757)
1916	004340			3\$:				
1917	004340	000000			HALT			: IRCD DSTCON=2 EITHER STUCK LOW OR
1918								: NOT GETTING THRU KOMPLX
1919								: FOR LOOPING CHANGE TO 'BR TST31+2' (756)
1920	004342			2\$:				
1921	004342	000000			HALT			: BEN15 OK & DST CONST OK BUT INSTR DOSEN'T WORK
1922								: FOR LOOPING CHANGE TO 'BR TST31+2' (755)
1923	004344	012705	004304	5\$:	MOV	#1\$,R5		: GET ADDR OF INSTR UNDER TEST
1924	004350	011505			MOV	(R5),R5		: GET INSTR UNDER TEST
1925	004352	022705	000401		CMP	#401,R5		: DID AUTO DEC OCCUR?
1926	004356	001005			BNE	8\$: BRANCH IF NO
1927	004360	012705	010027		MOV	#10027,R5		: GET OP CODE OF INSTR UNDER TEST
1928	004364	010567	177714		MOV	R5,1\$: RESTORE INSTR UNDER TEST
1929	004370	000000			HALT			: EITHER RACK BRCA805 NOT GOING LOW OR
1930								: IT IS NOT GETTING THRU RAEL RAD805
1931								: FOR LOOPING CHANGE TO 'BR TST31+2' (742)
1932	004372	010527		8\$:	MOV	R5,(PC)+		: TEST TO SEE IF (PC)+ WAS LOADED
1933	004374	100000		7\$:	.WORD	100000		: STORAGE LOCATION FOR PREVIOUS INSTR.
1934	004376	012701	004374		MOV	#7\$,R1		: PUT ADDRESS OF 7\$ IN R1
1935	004402	011102			MOV	(R1),R2		: GET CONTENTS OF 7\$
1936	004404	100001			BPL	6\$: BRANCH IF LOAD OK
1937	004406	000000			HALT			: ERROR, (PC)+ DID NOT LOAD CORRECTLY
1938								: FOR LOOPING CHANGE TO 'BR TST31+2' (733)
1939	004410	012702	100000	6\$:	MOV	#BIT15,R2		: SET SIGN BIT IN R2
1940	004414	010221			MOV	R2,(R1)+		: RESTORE 7\$

1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956 004416 005200
1957 004420 012705
1958 004422 000401
1959 004424 000240
1960 004426
1961 004426 010517
1962 004430 000240
1963 004432 000000
1964
1965 004434 012705 000240
1966 004440 012701 004430
1967 004444 010511
1968 004446 000264
1969 004450 010517
1970 004452 000000
1971 004454 001001
1972 004456 000000
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994 004460 005200
1995 004462 012702 000001
1996 004466 012705 001166
1997 004472 010501

```

:*TEST 32      THREE MICROSTATES (DAC*DM1*0/CLASS)
:
:      THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT FOR THE DM.
:      IF FORK A FAILS, EXECUTION WILL GO TO RSD.00.
:      THIS WILL CAUSE A TRAP TO LOCATION 10 WITH AN ODD ADDRESS ERRGR.
:      THIS WILL ONLY HAPPEN IF RACE A0 RAB00 DOES NOT GO LOW OR
:      DOES NOT GET TO RACL.
:      EITHER E44 OR E6 IS BAD.
:
:      IF THE INSTRUCTION FAILS TO MOVE R5 TO THE PC INDIRECT,
:      THE ERROR AFTER 1$ WILL REPORT THE FAILURE.
:
:      ROM FLOW-1,155,312
:*****
TST32:  INC      R0          ;INCREMENT TEST NUMBER
        MOV      (PC)+,R5    ;PUT BR IN R5
        .WORD    000401      ;BINARY WORD FOR BR .+2
SYNC32: NOP
IUT32:
1$:     MOV      R5,(PC)     ;EXECUTE INSTRUCTION UNDER TST
        .WORD    240        ;SHOULD REPLACE THIS WITH BR 2$
        HALT              ;LOCATION POINTED TO BY PC DID NOT LOAD
:                          ;FOR LOOPING CHANGE TO 'BR TST32+2' (772)
2$:     MOV      #240,R5    ;THIS CODE
        MOV      #1$,R1     ;RESTORES THE NOP
        MOV      R5,(R1)    ;AT LOCATION 1$
        SEZ              ;ENSURE Z SET
        MOV      R5,(PC)    ;EXECUTE INSTRUCTION UNDER TEST
        .WORD    0
        BNE     TST33      ;;CC OK, GO TO NEXT TEST
        HALT              ;STATE D12.20 BAD
:                          ;FOR LOOPING CHANGE TO 'BR TST32+2' (760)
:*****
:*TEST 33      THREE MICROSTATES (DAC*DM1*0/CLASS)
:
:      IF FORK A FAILS EXECUTION WILL GO TO RSD.00.
:      THIS WILL CAUSE A TRAP TO LOCATION 10. THIS WILL ONLY HAPPEN IF
:      RACE A0 RAB02 IS NOT GOING LOW. EITHER RACE E33 OR
:      E6(988) IS BAD.
:
:      IF THE DST CONST FAILS TO SUBTRACT 2, THE ERROR AT EITHER 1$
:      OR 1$-2 WILL REPORT THE FAILURE.
:
:      IF BEN01 FAILS (CAUSED BY IRCD DM357 STUCK HIGH)
:      EXECUTION WILL GO TO D10.00 WHICH WILL EXECUTE A MODE 5
:      INSTEAD OF MODE 4.
:
:      IF THE DESTINATION IS NOT LOADED PROPERLY,
:      THE ERROR AT 3$ WILL REPORT THE FAILURE.
:
:      ROM FLOW-4,122,157
:*****
TST33:  INC      R0          ;INCREMENT TEST NUMBER
        MOV      #1,R2      ;SETUP R2
        MOV      #STMP2,R5  ;PUT ADDRESS OF STMP2 IN R5
        MOV      R5,R1      ;SAVE R5

```

```

1998
1999
2000 004474 012703 001164
2001 004500 010513
2002
2003 004502 000240
2004 004504
2005 004504 010245
2006 004506 020503
2007 004510 001411
2008 004512 012705 001166
2009 004516 012701 001164
2010 004522 011145
2011 004524 020105
2012 004526 001401
2013 004530 000000
2014
2015 004532 1$:
2016 004532 000000 HALT
2017
2018 004534 011505 4$:
2019 004536 020205 MOV (R5),R5
2020 004540 001005 CMP R2,R5
2021 004542 005205 BNE 2$
2022 004544 000254 INC R5
2023 004546 010245 SEZ
2024 004550 001020 MOV R2,-(R5)
2025 004552 000000 BNE TST34
2026
2027 004554 011101 2$:
2028 004556 020201 MOV (R1),R1
2029 004560 001001 CMP R2,R1
2030 004562 000000 BNE 3$
2031
2032 004564 3$:
2033 004564 000000 HALT
2034
2035
2036
2037
2038
2039
2040 004566 001372
2041 004570 010145
2042 004572 022705 001162
2043 004576 001372
2044 004600 000000
2045
2046 004602 3$:
2047 004602 000000 HALT
2048
2049
2050 004604 2$:
2051 004604 000000 HALT
2052
2053 004606 012705 004532 5$:

```

 : THESE THREE INSTRUCTIONS ARE USED TO CATCH IRCD DM357 STUCK HIGH
 MOV #STMP1,R3 ;PUT ADDR OF STMP1 IN R3
 MOV R5,(R3) ;PUT ADDR. OF STMP2 IN STMP1

 SYNC33: NOP
 IUT33:
 MOV R2,-(R5) ;EXECUTE INSTRUCTION UNDER TEST
 CMP R5,R3 ;DID R5 AUTO DECREMENT?
 BEQ 4\$;BRANCH IF YES.
 MOV #STMP1+2,R5 ;PUT ADDR. IN R5
 MOV #STMP1,R1 ;PUT ADDR IN R1
 MOV (R1),-(R5) ;EXECUTE INSTRUCTION
 CMP R1,R5 ;DID R5 AUTO DECREMENT?
 BEQ 1\$;BRANCH IF YES
 HALT ;IRCC DSTMP4 STUCK HIGH
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (754)
 1\$:
 HALT ;IRCC DSTMP4 OK BUT D45.00 DOES NOT DECREMENT
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (753)
 4\$:
 MOV (R5),R5 ;GET CONTENTS OF STMP1
 CMP R2,R5 ;DID DEST. GET LOADED?
 BNE 2\$;BRANCH IF NO
 INC R5 ;ADJUST R5 TO EVEN ADDRESS
 SEZ ;ENSURE Z SET
 MOV R2,-(R5) ;EXECUTE INSTRUCTION UNDER TEST
 BNE TST34 ;:CC'S OK
 HALT ;STATE D10.40 BAD
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (743)
 2\$:
 MOV (R1),R1 ;GET CONTENTS OF STMP2
 CMP R2,R1 ;DID A MODE 5 TAKE PLACE?
 BNE 3\$;BRANCH IF NO
 HALT ;EITHER IRCD DM357 STUCK HIGH OR RACK E49(C1) BAD
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (737)
 3\$:
 HALT ;DST(STMP1) DID NOT GET LOADED FROM SRC(R2)
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (736)

 : *TEST 34 THREE MICROSTATES (DAC*DM1*TST.B=DRO(0))
 : *
 : * IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
 : * THIS WILL ONLY HAPPEN IF RA SAME?
 : *
 BNE 2\$;BRANCH IF NO
 MOV R1,-(R5) ;SEE IF AUTO DEC. WORKS
 CMP #STMP1-2,R5 ;DID R5 AUTO DEC?
 BNE 3\$;BRANCH IF NO
 HALT ;AUTO DEC WORKS SO ROM STATE D12.60 PROBABLY BAD
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (730)
 3\$:
 HALT ;IRCD DSTCON=2 EITHER STUCK LOW OR
 ;NOT GETTING THRU KOMUX
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (727)
 2\$:
 HALT ;BEN15 OK & DST CONST OK BUT INSTR DOSEN'T WORK
 ;FOR LOOPING CHANGE TO 'BR TST33+2' (726)
 5\$:
 MOV #1\$,R5 ;GET ADDR OF INSTR UNDER TCE E44 IS BAD (AFIR53(1)*R/CLA

```

2054 : *
2055 : * IF BEN15 FAILS EXECUTION WILL GO TO STATE D12.60.
2056 : *
2057 : * IF B FORK FAILS (AFTER STATE D12.10) CAUSED BY IRCB
2058 : * K/CLASS STUCK LOW EXECUTION WILL GO TO STATE RSD.00 CAUSING A TRAP TO 10.
2059 : * IF IRCB B1 RAB00 IS STUCK HIGH EXECUTION WILL GO FROM
2060 : * D12.10 TO JSR.40. THIS WILL CAUSE THE PROCESSOR TO HANG.
2061 : * IF EITHER GRAB OBD(1) IS STUCK HIGH OR NOT GETTING THRU TO RAEL E71,
2062 : * EXECUTION WILL GO TO STATE D12.30.
2063 : * IF GRAB DRMX00 IS STUCK HIGH OR GRAB E50 IS BAD, EXECUTION
2064 : * WILL GO TO D10.60 WHICH WILL HANG THE PROCESSOR.
2065 : *
2066 : *
2067 : * ROM FLOW-1,175,33
    
```

```

*****
2068 004612 005200 TST34: INC R0 ;INCREMENT TEST NUMBER
2069 004614 012702 001164 MOV #STMP1,R2 ;PUT ADDRESS OF STMP1 IN R2
2070 004620 012705 177400 MOV #177400,R5 ;PUT 177400 IN R5
2071 004624 010512 MOV R5,(R2) ;PUT -1 IN STMP1
2072 004626 000240 SYNC34: NOP
2073 004630 IUT34:
2074 004630 005712 TST (R2) ;EXECUTE INSTRUCTION UNDER TEST
2075 004632 18:
2076 004632 100416 BMI TST35 ;BRANCH IF INSTRUCTION SET CC'S
2077 :FAILURE-TRY ROM FLOW 1,175,31,132
2078 004634 012737 177777 001164 MOV #-1,#STMP1 ;PUT -1 IN STMP1
2079 004642 012705 001164 MOV #STMP1,R5 ;PUT ADDR OF STMP1 IN R5
2080 004646 005215 INC (R5) ;INCREMENT STMP1
2081 004650 001401 BEQ 2$ ;BRANCH IF INC WORKED
2082 004652 000000 HALT ;EITHER D12.10 FAILED OR BEN15 FAILED
2083 :FOR LOOPING CHANGE TO 'BR TST34+2' (760)
2084 004654 022737 000000 001164 2$: CMP #0,#STMP1 ;DID STMP1 GO TO ZERO?
2085 004662 001401 BEQ 3$ ;BRANCH IF YES
2086 004664 000000 HALT ;CANNOT DIAGNOSE ERROR
2087 :FOR LOOPING CHANGE TO 'BR TST34+2' (753)
2088 004666 3$:
2089 004666 000000 HALT ;TST.10 FAILED
2090 :FOR LOOPING CHANGE TO 'BR TST34+2' (752)
    
```

```

*****
2091 : *TEST 35 THREE MICROSTATES (DAC*DM1*BIT.B*DRO(0))
2092 : *
2093 : * THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT A BIT INSTRUCTION IS USED.
2094 : * IF FORK A FAILS RACE BIN*SMO H FAILED.
2095 : *
2096 : * IF FORK B FAILS THE INSTRUCTION DECODE ROM WORD IS BAD.
2097 : *
2098 : * IF THE RESULTANT DATA IS BAD STATE TST.10 FAILED.
2099 : *
2100 : *
2101 : * ROM FLOW-1,175,33
    
```

```

*****
2102 : *
2103 004670 005200 TST35: INC R0 ;INCREMENT TEST NUMBER
2104 004672 005005 CLR R5 ;CLEAR R5
2105 004674 012701 001164 MOV #STMP1,R1 ;PUT ADDR OF STMP1 IN R1
2106 004700 010511 MOV R5,(R1) ;CLEAR STMP1
2107 004702 012705 100000 MOV #BIT15,R5 ;PUT 100000 IN R5
2108 004706 000240 SYNC35: NOP
2109 004710 IUT35:
    
```

```

2110 004710 030511          BIT    R5,(R1)      ;EXECUTE INSTRUCTION UNDER TEST
2111 004712 001401          BEQ    TST36        ;:BRANCH IF CC OK
2112 004714 000000          HALT                ;:STATE TST.10 FAILED
2113                                     ;:FOR LOOPING CHANGE TO 'BR TST35+2' (766)
2114 ;:*****
2115 ;*TEST 36          THREE MICROSTATES (DAC*DM1*CMP.B*DRO(0))
2116 ;*
2117 ;*          THIS TEST IS THE SAME AS THE PREVIOUS TWO TESTS
2118 ;*          EXCEPT A CMP INSTRUCTION IS USED.
2119 ;*
2120 ;*          ROM FLOW-1,175,33
2121 ;:*****
2122 004716 005200          TST36: INC    R0          ;INCREMENT TEST NUMBER
2123 004720 005005          CLR    R5          ;CLEAR R5
2124 004722 012701 001164  MOV    #STMP1,R1     ;PUT ADDR OF STMP1 IN R1
2125 004726 010511          MOV    R5,(R1)     ;CLEAR STMP1
2126 004730          SYNC36:
2127 004730 000244          CLZ                    ;ENSURE Z CLEAR
2128 004732          IUT36:
2129 004732 020511          CMP    R5,(R1)     ;EXECUTE INSTRUCTION UNDER TEST
2130 004734 001401          BEQ    TST37        ;:BRANCH IF CC OK
2131 004736 000000          HALT                ;:STATE TST.10 FAILED
2132                                     ;:FOR LOOPING CHANGE TO 'BR TST36+2' (770)
2133 ;:*****
2134 ;*TEST 37          THREE MICROSTATES (DAC*DM2*TST.B*DRO(0))
2135 ;*
2136 ;*          IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
2137 ;*          THIS WILL ONLY HAPPEN IF RACE E45 IS BAD (AFIRO(1)*R/CLASS).
2138 ;*
2139 ;*          BEN15 & FORK B HAVE ALREADY BEEN TESTED
2140 ;*          IF THE AUTO INC FAILS IT WILL BE DUE TO A BAD
2141 ;*          FIELD IN ROM STATE D12.10.
2142 ;*
2143 ;*          ROM FLOW-2,175,33
2144 ;:*****
2145 004740 005200          TST37: INC    R0          ;INCREMENT TEST NUMBER
2146 004742 005001          CLR    R1          ;CLEAR R1
2147 004744 012705 001164  MOV    #STMP1,R5     ;PUT ADDR. OF STMP1 IN R5
2148 004750 010115          MOV    R1,(R5)     ;CLEAR STMP1
2149 004752 000240          SYNC37: NOP
2150 004754          IUT37:
2151 004754 005725          TST    (R5)+        ;EXECUTE INSTR. UNDER TEST
2152 004756 001006          BNE    13          ;BRANCH IF BAD CC
2153 004760 022705 001164  CMP    #STMP1+2,R5  ;DID R5 AUTO INC?
2154 004764 001407          BEQ    TST4C        ;:BRANCH IF TEST OK
2155 004766 010567 174162  MOV    R5,$REG0     ;SAVE REG 0 FOR TYPEOUT
2156 004772 000000          HALT                ;NO AUTO INC STATE D12.10 BAD
2157                                     ;:FOR LOOPING CHANGE TO 'BR TST37+2' (763)
2158 004774 013767 177776 174174 1$: MOV    @#PSW,$RPSW   ;SAVE PSW FOR TYPEOUT
2159 005002 000000          HALT                ;BAD CC
2160                                     ;:FOR LOOPING CHANGE TO 'BR TST37+2' (757)
2161
2162 ;:*****
2163 ;*THE LOGICAL SEQUENCE WOULD NEXT TEST THE BIT.B AND CMP.B INSTRUCTIONS BUT
2164 ;*THESE WILL NOT BE TESTED WITH INDIVIDUAL TESTS SINCE THEY DO NOT USE
2165

```


2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221

005004 005200
005006 005001
005010 012705 005032
005014 010502
005016 000240
005020
005020 000115
005022 020205
005024 001001
005026 000000
005030
005030 000000
005032 005701
005034 001403
005036 062706 000002
005042 000000
005044 005200
005046 012705 005056
005052 000240
005054

```
: *ANY HARDWARE THAT HAS NOT ALREADY BEEN TESTED.
: *****
: *****
: *TEST 40      THREE MICROSTATES (JMP*DM1)
: *
:   IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
:   THIS WILL ONLY HAPPEN IF RACE AD RAB00 DOES NOT GO LOW
:   (AFIRO3(1)*[JMP+JSR+SWAB]).
: *
:   A FORK B FAILURE WOULD BE ONE OF THE FOLLOWING:
:   IF IRCB (JMP+JSR) IS STUCK LOW EXECUTION WILL GO TO RSD.00 CAUSING
:   A TRAP TO 10.
:   IF IRCB IR(14:9) 04 IS STUCK LOW EXECUTION WILL
:   GO TO JSR.00 WHICH WILL EXECUTE A JSR INSTEAD OF A JMP.
:   IF IRCB B FORK MUX FAILS EXECUTION WILL GO TO
:   FOP.00.
:   IF IRCB FJ CLASS IS STUCK HIGH EXECUTION WILL GO TO
:   STATE D12.00 AND THE JMP WON'T JUMP.
: *
:   IF THE INSTRUCTION FAILS TO JUMP, STATE JMP.00 IS REPORTED AS BAD.
: *
:   ROM FLOW-1,135,35
: *****
TST40:  INC      R0          ;INCREMENT TEST NUMBER
        CLR      R1          ;ENSURE R1 CLEAR
        MOV      #JMP1ADR,R5 ;PUT JMP ADDR. IN R5
        MOV      R5,R2       ;PUT JUMP ADDR IN R2
SYNC40: NOP
IUT40:  JMP      (R5)        ;EXECUTE INSTRUCTION UNDER TEST
        CMP      R2,R5       ;DID NEGATE OCCUR?
        BNE     2$          ;BRANCH IF YES
        HALT                ;STATE JMP.00 DID NOT LOAD PCB OR BEN15 FAILED
                                ;FOR LOOPING CHANGE TO 'BR TST40+2' (767)
2$:     HALT                ;IRCB FJ/CLASS NOT GETTING THRU B FORK MUX
                                ;FOR LOOPING CHANGE TO 'BR TST40+2' (766)
JMP1ADR: TST     R1          ;IS R1 STILL ZERO?
        BEQ     TST41        ;:BRANCH IF YES
        ADD     #2,SP        ;JSR OCCURRED RE-ADJUST SP
        HALT                ;RACB IR(14:9)04 STUCK LOW
                                ;FOR LOOPING CHANGE TO 'BR TST40+2' (761)
: *****
: *TEST 41      THREE MICROSTATES (JMP*DM2)
: *
:   THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT THE DM=2.
:   IF FORK A FAILS RAC E45 IS BAD (AFIRO4(1)*[JMP+JSR+SWAB]).
: *
:   ROM FLOW-2,135,35
: *****
TST41:  INC      R0          ;INCREMENT TEST NUMBER
        MOV      #JMP2ADR,R5 ;PUT ADDRESS OF 1$ IN R5
SYNC41: NOP
IUT41:
```

```

2222 005054 000125          JMP      (R5)+      ;EXECUTE INSTRUCTION UNDER TEST
2223 005056 022705 005060 JMP2ADR: CMP      #JMP2ADR+2,R5 ;DID R5 AUTO INC?
2224 005062 001401          BEQ      TST42      ;:BRANCH IF YES
2225 005064 000000          HALT              ;NO AUTO INC
2226                                     ;FOR LOOPING CHANGE TO 'BR TST41+2' (770)
2227                                     ;*****
2228 :*TEST 42          THREE MICROSTATES (JMP*DM4)
2229 :*
2230 :*      IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
2231 :*      THIS WILL ONLY HAPPEN IF RACE E33(AFIR05(1)*[JMP+JSR+SWAB]) IS BAD.
2232 :*
2233 :*      ALL OTHER LOGIC HAS BEEN TESTED.
2234 :*
2235 :*      ROM FLOW-4,122,35
2236 :*      ;*****
2237 005066 005200          TST42: INC      R0      ;INCREMENT TEST NUMBER
2238 005070 012701 005102 MOV      #NEXTT,R1    ;PUT ADDRESS OF 18+2 IN R1
2239 005074 000240          SYNC42: NOP
2240 005076          IUT42:
2241 005076 000141          JMP      -(R1)      ;EXECUTE INSTRUCTION UNDER TEST
2242 005100 000240          NOP
2243 005102 000240          NEXTT: NOP
2244                                     ;*****
2245 :*TEST 43          THREE MICROSTATES (SOB)
2246 :*
2247 :*      IF RACH U/CLASS IS NOT GOING HIGH EXECUTION WILL GO TO RSD.00
2248 :*      CAUSING A TRAP TO LOCATION 10 WITH THE ADDRESS OF 58-2
2249 :*      ON THE TOP OF THE STACK.
2250 :*      IF EITHER RACE E10 IS BAD OR RACE BIN DOES NOT GO HIGH
2251 :*      EXECUTION WILL GO TO D67.01. EXECUTION WILL EVENTUALL GO
2252 :*      TO RSD.00 AFTER STATE D10.60 AND THE STACKED PC WILL BE AT 58.
2253 :*      IF RACF E8 FAILS EXECUTION WILL GO TO ASC.10 WHICH WILL
2254 :*      PERFORM AN ASHC+DMO OPERATION.
2255 :*
2256 :*      IF THE SOB BRANCHES WHEN IT IS NOT SUPPOSE TO EITHER
2257 :*      GRAE SR EQ ONE IS STUCK HIGH OR RACK E63 IS BAD
2258 :*      OR STATE SOB.10 DOES NOT RESTORE THE OLD PC.
2259 :*
2260 :*      IF THE SOB DOES NOT BRANCH WHEN IT IS SUPPOSE TO EITHER
2261 :*      STATE SOB.00 IS BAD OR GRAE SR EQ ONE STUCK LOW OR
2262 :*      RACK E63(C1) IS BAD.
2263 :*
2264 :*      IF THE REGISTER DOES NOT DECREMENT STATE SOB.20 IS BAD.
2265 :*
2266 :*      ROM FLOW-57,242/262,262
2267 :*      ;*****
2268 005104 005200          TST43: INC      R0      ;INCREMENT TEST NUMBER
2269 005106 012706 001100 MOV      #STACK,SP    ;INITIALIZE THE SP
2270 005112 012705 007777 MOV      #7777,R5     ;SETUP R5
2271 005116 000401          BR      SKIP        ;SKIP NEXT INSTRUCTION
2272 005120 000410          GOOD: BR      BAD+2 ;LOCATION FOR SOB TO BRANCH TO
2273 005122 005004          SKIP: CLR      R4      ;SETUP R4
2274 005124 000240          SYNC43: NOP
2275 005126          IUT43:
2276 005126 077404          SOB      R4,GOOD    ;EXECUTE SOB WITH BRANCH
2277 005130 005705          TST      R5          ;DID R5 CLEAR?

```

```

2278 005132 001001 5$: BNE 3$ ;BRANCH IF NO
2279 005134 000000 HALT ;RACF E8 IS BAD(BUF AFIR11(1)+U/CLASS)
2280 ;FOR LOOPING CHANGE TO 'BR TST43+2' (764)
2281 005136 3$: HALT ;EITHER GRAE SR EQ ONE IS STUCK LOW
2282 005136 000000 ;OR RACK E63(C1) IS BAD OR SOB.10 IS BAD
2283 ;FOR LOOPING CHANGE TO 'BR TST43+2' (763)
2284
2285 005140 BAD: HALT ;SOB FAILED TO BRANCH. SOB.00 BAD
2286 005140 000000 ;EITHER GRAE SR EQ ONE STUCK HIGH OR
2287 ;RACK E63(C1) BAD OR SOB.00 BAD
2288 ;FOR LOOPING CHANGE TO 'BR TST43+2' (762)
2289 ;SET UP R5 FOR
2290 005142 005005 CLR R5 ;NO BRANCH CONDITION
2291 005144 005205 INC R5
2292 005146 000240 SYNC43: NOP
2293 005150 IUT43:
2294 005150 077505 SOB R5,BAD ;EXECUTE SOB WITHOUT BRANCH
2295 005152 005705 TST R5 ;DID R5 DECREMENT?
2296 005154 001401 BEQ 1$ ;BRANCH IF YES
2297 005156 000000 HALT ;R5 DID NOT DECREMENT. SOB.20 BAD
2298 ;FOR LOOPING CHANGE TO 'BR BAD+2+2' (772)
2299 005160 005005 1$: CLR R5
2300 005162 005001 CLR R1
2301 005164 005201 2$: INC R1
2302 005166 077502 SOB R5,2$ ;CHECK ALL PATTERNS OF R5 FOR SOB
2303 005170 005705 TST R5 ;DID R5 GET ALL THE WAY BACK TO 0?
2304 005172 001002 BNE 3$ ;BRANCH IF NO
2305 005174 005701 TST R1 ;DID R1 ROLL OVER?
2306 005176 001401 BEQ TST44 ;:BRANCH IF YES
2307 005200 3$:
2308 005200 000000 HALT ;THE SIGNAL 'SR EQ ONE' FAILED
2309 ;FOR LOOPING CHANGE TO 'BR 1$' (767)
2310 .SBTTL
2311 *****
2312 :*TEST 44 FOUR MICROSTATES (DAC+DM12+P/CLASS+DR0(0))
2313 :*
2314 :* IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
2315 :* THIS WILL ONLY HAPPEN IF RACJ AFIR 14(1) DOES NOT
2316 :* GET THRU RAC E42.
2317 :*
2318 :* THE FOLLOWING COULD BE FORK B FAILURES:
2319 :* IF IRCB B0 RAB00 IS STUCK HIGH OR NOT GETTING THRU
2320 :* TO RACL RADROO EXECUTION WILL GO TO EXC.90 WHICH WOULD
2321 :* PUT THE RESULT INTO A REGISTER RATHER THAN MEMORY.
2322 :* IF IRCB E38(6) IS STUCK HIGH EXECUTION WILL GO TO
2323 :* RSD.00 CAUSING A TRAP TO 10.
2324 :* IF THE BIC DOES NOT HAPPEN THEN EXC.00 IS BAD.
2325 :*
2326 :* ROM FLOW-2,175,31,132
2327 :* *****
2328 005202 005200 TST44: INC R0 ;INCREMENT TEST NUMBER
2329 005204 012701 001164 MOV #STMP1,R1 ;PUT ADDRESS OF STMP1 IN R1
2330 005210 005005 CLR R5 ;PUT A 1
2331 005212 005205 INC R5 ;IN R5
2332 005214 010511 MOV R5,(R1) ;PUT A 1 IN STMP1
2333 005216 000240 SYNC44: NOP

```

```

2334 005220 IUT44:
2335 005220 040521 BIC R5,(R1)+ ;EXECUTE INSTR. UNDER TEST
2336 005222 022701 001166 CMP #5,1+2,R1 ;DID R1 AUTO INC?
2337 005226 001404 BEQ 1$ ;BRANCH IF YES
2338 005230 005701 TST R1 ;DID INSTR GO THRU EXC.90?
2339 005232 001001 BNE 2$ ;BRANCH IF NO
2340 005234 000000 HALT ;EITHER IRCB BO RAB00 IS STUCK HIGH
;OR IT IS NOT GETTING THRU TO RACL RADR50
;FOR LOOPING CHANGE TO 'BR TST44+2' (763)
2341
2342
2343 005236 2$:
2344 005236 000000 HALT ;INSTRUCTION FAILED. CAN'T DETERMINE CAUSE
;FOR LOOPING CHANGE TO 'BR TST44+2' (752)
2345
2346 005240 012701 001164 1$:
2347 005244 005711 MOV #STMP1,R1 ;PUT ADDR OF STMP1 IN R1
2348 005246 001401 TST (R1) ;DID BIC WORK?
2349 005250 000000 BEQ 3$ ;BRANCH IF YES
2350 HALT ;STATE EXC.00 FAILED
;FOR LOOPING CHANGE TO 'BR TST44+2' (755)
2351 005252 010511 3$:
2352 005254 040521 MOV R5,(R1) ;PUT 1 IN STMP2 & CLEAR Z
2353 005256 001401 BIC R5,(R1)+ ;EXECUTE INSTRUCTION UNDER TEST
2354 005260 000000 BEQ TST45 ;CC'S OK
2355 HALT ;STATE EXC.00 BAD
;FOR LOOPING CHANGE TO 'BR TST44+2' (751)
2356

```

 *TEST 45 FOUR MICROSTATES (DAC*DM12*TST.B*DR0(1))

*
 * AFTER STATE D12.10 IF EITHER GRAB OBD(1) DOES NOT GO HIGH
 * OR DOES NOT GET THRU RACL E71 EXECUTION WILL GO
 * TO TST.10. IF EITHER GRAB OBD(0) IS STUCK HIGH OR NOT GETTING
 * THRU RACK E41, EXECUTION WILL GO TO D10.60. THIS WILL CAUSE
 * THE PROCESSOR TO HANG UP IN THE PAUSE STATE AT MICRO
 * ADDRESS 177. IF THE TEST FAILS THEN STATE D12.30 FAILED.
 *
 * ROM FLOW-1,175,137,33
 *

```

2368 005262 005200 TST45: INC R0 ;INCREMENT TEST NUMBER
2369 005264 012705 001164 MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
2370 005270 012701 100000 MOV #BIT15,R1 ;PUT NEGATIVE UPPER BYTE IN R1
2371 005274 010115 MOV R1,(R5) ;MOVE R1 TO STMP1
2372 005276 005205 INC R5 ;PUT ODD ADDR IN R5
2373 005300 000240 SYNC45: NOP
2374 005302 IUT45:
2375 005302 105715 TSTB (R5) ;EXECUTE INSTR UNDER TEST
2376 005304 100401 BMI TST46 ;TEST OK, GO TO NEXT TEST
2377 005306 000000 HALT ;EITHER STATE D12.30 FAILED OR
;BEND5*FEN2 FAILED(SEE ABOVE)
;FOR LOOPING CHANGE TO 'BR TST45+2' (766)
2378
2379

```

 *TEST 46 FOUR MICROSTATES (DAC*DM4*TST.B*DR0(0))

*
 * IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
 * THIS WILL ONLY OCCUR IF RACE E33(AFIRO5(1)*R/CLASS) IS BAD.
 *
 * AFTER D10.30 IF IRCB FJ/CLASS DOES NOT GET TO RACL E71
 * OR IF RACL E71 IS BAD EXECUTION WILL GO TO SVC.50.
 *
 * IF THE INSTRUCTION DOESN'T WORK THEN D10.60 IS BAD.
 *

2380
 2381
 2382
 2383
 2384
 2385
 2386
 2387
 2388
 2389


```

2446 005404 005015          CLR      (R5)          ;CLEAR STMP1
2447 005406 012701 100000  MOV      #BIT15,R1    ;SET SIGN BIT IN R1
2448 005412 000240          SYNC47: NOP
2449 005414          IUT47:
2450 005414 010165 000002  MOV      R1,2(R5)     ;EXECUTE INSTRUCTION UNDER TEST
2451 005420 012706 001100  MOV      #STACK,SP    ;RESTORE THE SP
2452 005424 005715          TST      (R5)         ;DID INDEX WORD GET ADDED?
2453 005426 100002          BPL      TST50        ;BRANCH IF YES
2454 005430 000000          HALT                ;D67.10 FAILED TO ADD INDEX
2455                                     ;FOR LOOPING CHANGE TO 'BR TST47+2' (751)
2456 005432          BAD1:
2457 005432 000000          HALT                ;D67.00 FAILED TO INC PC
2458                                     ;FOR LOOPING CHANGE TO 'BR TST47+2' (750)
2459
2460 *****
2461 *TEST 50          FOUR MICROSTATES (BIN*SM12*DM0*-DF7*SRO(1))
2462 *
2463 * IF FORK A FAILS EXECUTION WILL GO TO STATE D12.00.
2464 * THIS WILL HAPPEN IF RACE BF1=7 DOES NOT GO HIGH.
2465 * STATE D12.00 WOULD BITB R5 & THE CONTENTS OF LOCATION 200
2466 * WHICH IS 137.
2467 *
2468 * THE FOLLOWING COULD BE BEN14*FORK C FAILURES:
2469 * IF IRCC CO RAB00 DOES NOT GO HIGH EXECUTION WILL GO TO
2470 * D00.90 WHICH WILL TEST THE LOW BYTE INSTEAD OF THE HIGH BYTE.
2471 *
2472 * IF STATE D00.80 FAILS TO SWAP THE BYTES IT WILL LOOK LIKE
2473 * A FORK C FAILURE.
2474 *
2475 * ROM FLOW-21,27,204,205
2476 *****
2477 TST50: INC      R0          ;INCREMENT TEST NUMBER
2478      MOV      #STMP1,R5    ;PUT ADDRESS OF STMP1 IN R5
2479      MOV      #BIT15,R1    ;PUT NEG HIGH & POS LOW BYTE IN R1
2480      MOV      R1,(R5)      ;PUT IN STMP1
2481      INC      R5           ;PUT ADDR OF STMP1 H BYTE IN R5
2482      MOV      #200,R1     ;PUT POS HIGH & NEG LOW BYTE IN R1
2483 SYNC50: NOP
2484 IUT50:
2485      BITB     (R5),R1      ;EXECUTE INSTRUCTION UNDER TEST
2486      BMI     TST51        ;TEST OK, GO TO NEXT TEST
2487      MOV      R2,(R5)     ;PUT 200 IN STMP1
2488      BITB     (R5),R1      ;EXECUTE FAILED INSTRUCTION
2489      BMI     1$           ;BRANCH IF FORK C FAILED
2490      HALT                ;RACE BF1=7 NOT GOING HIGH
2491                                     ;EITHER RACJ AFIR14(1) DOES NOT
2492                                     ;GET TO RACE E40 OR E40 BAD
2493                                     ;FOR LOOPING CHANGE TO 'BR TST50+2' (761)
2494 1$: HALT
2495                                     ;EITHER IRCC CO RAB00 DOES NOT GO HIGH
2496                                     ;OR STATE D00.80 FAILED TO SWAP THE BYTES
2497                                     ;FOR LOOPING CHANGE TO 'BR TST50+2' (760)
2498 *****
2499 *TEST 51          FOUR MICROSTATES (BIN*SM12*DM0*DF7*SRO(0))
2500 *
2501 * IF FORK A FAILS EXECUTION WILL EITHER GO TO STATE D12.00 OR EXC.80.
2502 * STATE D12.00 WOULD ADD R5 TO THE CONTENTS OF THE PC.
  
```

```

2502      : * STATE EXC.80 WOULD NOT CHANGE THE PC.
2503      : *
2504      : * IF FORK C FAILS EXECUTION WILL EITHER GO TO JSR.10 OR ASC.80.
2505      : * JSR.10 WILL CAUSE R5 TO BE STACKED, THE PC TO BE PUT
2506      : * IN R5, AND THE PC REPLACED BY R5 WHICH WILL CAUSE AND RTI SINCE
2507      : * THE CONTENTS OF THE LOCATION POINTED TO BY R5 IS 000002.
2508      : * ASC.80 WILL CAUSE THE ADD TO LOOK LIKE IT FAILED.
2509      : *
2510      : * IF STATE D07.10 FAILS TO LOAD THE SHFTR THE PC WILL
2511      : * DOUBLE AND THE PROGRAM WILL BLOW UP.
2512      : *
2513      : * IF THE SHFTR FAILS TO BE PUT IN THE SR THE PC
2514      : * WILL NOT CHANGE.
2515      : *
2516      : * ROM FLOW-21,27,203,30
2517      : *****
2518 005476 005200 TST51: INC R0 ;INCREMENT TEST NUMBER
2519 005500 012706 001100 MOV #STACK,SP ;INITIALIZE SP
2520 005504 012701 000340 MOV #340,R1 ;PUT PRIORITY LEVEL 7 IN R5
2521 005510 010146 MOV R1,-(SP) ;PUT ON STACK
2522 005512 012701 005610 MOV #RTI,R1 ;PUT RETURN ADDR IN R1
2523 005516 010146 MOV R1,-(SP) ;PUT ON STACK FOR FORK C FAILURE
2524 005520 005306 DEC SP ;ADJUST THE
2525 005522 005306 DEC SP ;SP
2526 005524 005005 CLR R5 ;PUT ADDRESS 0 IN R5
2527 005526 012701 000002 MOV #2,R1 ;PUT OFFSET IN R1
2528 005532 010115 MOV R1,(R5) ;PUT OFFSET IN LOCATION 0
2529 005534 000240 SYNC51: NOP
2530 005536 IUT51:
2531 005536 061507 ADD (R5),PC ;EXECUTE INSTRUCTION UNDER TEST
2532 005540 000401 BR 6$ ;EITHER FORK A OR FORK C OR D07.10 FAILED
2533 005542 000423 BR TST52 ;:TEST OK GO TO NEXT TEST
2534 005544 012705 000004 6$: MOV #4,R5 ;SET BIT 2 IN R5
2535 005550 061507 ADD (R5),PC ;EXECUTE FAILED INSTR.
2536 005552 000261 3$: SEC ;WILL CHANGE TO SEC!SEZ IF THE INSTR GOES
2537 ;THRU D12.00. STATE EXC.8 OR ASC.8
2538 ;WOULD NOT SET Z WHILE A FAILURE OF
2539 ;STATE D07.10 WILL CAUSE THE ERROR
2540 ;1$-2 TO REPORT.
2541 005554 000401 BR 1$ ;SKIP NEXT INSTRUCTION
2542 005556 000000 HALT ;STATE D07.10 DID NOT LOAD SR
2543 ;FOR LOOPING CHANGE TO 'BR TST51+2' (750)
2544 005560 001004 1$: BNE 2$ ;BRANCH IF Z DID NOT SET
2545 005562 012767 000261 177762 MOV #261,3$ ;RESTORE ORIGINAL VALUE OF LOCATION 3$
2546 005570 000000 HALT ;RACE BF1=7 DID NOT GO HIGH
2547 ;FOR LOOPING CHANGE TO 'BR TST51+2' (743)
2548 005572 012705 100000 2$: MOV #BIT15,R5 ;SET SIGN BIT IN R5
2549 005576 000250 CLN ;ENSURE N CLEAR
2550 005600 061507 ADD (R5),PC ;EXECUTE FAILED INSTR
2551 005602 100401 BMI 4$ ;BRANCH IF ADD OCCURED IN STATE EXC.80
2552 005604 000000 HALT ;EITHER IRCC CO RAB02 IS BEING HELD LOW
2553 ;OR IT IS NOT GETTING THRU
2554 ;TO RAQL RADR02
2555 ;FOR LOOPING CHANGE TO 'BR TST51+2' (735)
2556 005606 4$: HALT ;RACE BIN IS NOT GOING LOW
2557 005606 000000 HALT
    
```

```

2558                                     ;FOR LOOPING CHANGE TO 'BR TST51+2' (754)
2559 005610 SRTI:                                     ;EITHER IRCC CO RAB01 IS STUCK HIGH
2560 005610 000000 HALT                             ;OR IRC E40 IS BAD OR IRC E40(14)
2561                                     ;IS STUCK HIGH
2562                                     ;OR CO RAB01 IS NOT GETTING THRU TO RACL RADR01
2563                                     ;FOR LOOPING CHANGE TO 'BR TST51+2' (753)
2564
2565 *****
2566 *TEST 52          FOUR MICROSTATES (BIN*SM12*DM0*DF7*SRO(1))
2567
2568 *          IF FORK A FAILS EXECUTION WILL GO TO D12.00.
2569
2570 *          FORK C SHOULD NOT FAIL SINCE THE LOGIC HAS ALREADY BEEN TESTED.
2571
2572 *          IF STATE D07.00 FAILS TO SWAP THE BYTES THE CC'S WILL
2573 *          BE BAD.
2574 *          IF D07.00 FAILS TO LOAD THE SHIFTER, THE THIRD CMPB WILL FAIL.
2575 *          IF D07.00 FAILS TO LOAD THE SR THE SECOND CMPB WILL FAIL.
2576
2577 *          ROM FLOW-21,27,202,30
2578 *****
2579 005612 005200 TST52:  INC    R0          ;INCREMENT TEST NUMBER
2580 005614 005005      CLR    R5          ;PUT ADDRESS 0 IN R5
2581 005616 012701 005634  MOV   #POINT,R1       ;PUT ADDR OF POINT IN R1
2582 005622 000301      SWAB   R1          ;EXCHANGE BYTES
2583 005624 010115      MOV   R1,(R5)     ;PUT DATA IN LOCATION 0
2584 005626 005205      INC    R5          ;CHANGE R5 TO HIGH BYTE ADDRESS
2585 005630 000240 SYNC52: NOP
2586 005632 IUT52:
2587 005632 121507      CMPB   (R5),PC       ;EXECUTE INSTRUCTION UNDER TEST
2588 005634 001406 POINT:  BEQ    4$          ;BRANCH IF OK
2589 005636 016705 000002  MOV   2$,R5         ;PUT CONTENTS OF 2$ IN R5
2590 005642 121507      CMPB   (R5),PC       ;EXECUTE FAILED INSTRUCTION
2591 005644 001401 2$:    BEQ    3$          ;BRANCH IF FORK A FAILED
2592 005646 000000      HALT          ;STATE D07.00 FAILED TO SWAB OR LOAD SR
2593                                     ;FOR LOOPING CHANGE TO 'BR TST52+2' (762)
2594 005650 3$:
2595 005650 000000      HALT          ;RACE BF1=0 NOT GOING HIGH
2596                                     ;FOR LOOPING CHANGE TO 'BR TST52+2' (761)
2597 005652 121507 4$:    CMPB   (R5),PC       ;DID SHFTR GET LOADED
2598 005654 001001      BNE    TST53      ;BRANCH IF YES
2599 005656 000000      HALT          ;D07.00 DID NOT LOAD SHFTR
2600                                     ;FOR LOOPING CHANGE TO 'BR TST52+2' (756)
2601
2602 *****
2603 *TEST 53          FOUR MICROSTATES (BIN*SM4*DM0*DF7*SRO(0))
2604
2605 *          IF FORK A FAILS EXECUTION WILL
2606 *          GO TO D45.00 WHICH WILL EXECUTE A SMO*DM% INSTRUCTION EXCEPT
2607 *          THE DESTINATION REGISTER WILL NOT DECREMENT.
2608
2609 *          FORK C WILL NOT FAIL SINCE IT HAS ALRE ' BEEN TESTED.
2610
2611 *          IF THE SRC FAILS TO AUTO DECREMENT STATE S45.00 IS BAD.
2612
2613 *          ROM FLOW-24,23,27,205
    
```



```

2614
2615 005660 005200
2616 005662 012705 001164
2617 005666 012701 100000
2618 005672 010125
2619 005674 005015
2620 005676 012701 000002
2621 005702 005011
2622 005704 000240
2623 005706
2624 005706 054501
2625 005710 100411
2626 005712 020537 000002
2627 005716 001001
2628 005720 000000
2629
2630 005722 020527 001166
2631 005726 001001
2632 005730 000000
2633
2634 005732
2635 005732 000000
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647 005734 005200
2648 005736 012706 001100

:*****
TST53: INC R0 ;INCREMENT TEST NUMBER
MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
MOV #BIT15,R1 ;SET SIGN BIT IN R1
MOV R1,(R5)+ ;SET SIGN BIT STMP1 & STEP R5 TO STMP2
CLR (R5) ;CLEAR STMP2
MOV #2,R1 ;PUT ADDRESS OF LOC 2 IN R1
CLR (R1) ;CLEAR LOCATION ZERO

SYNC53: NOP
IUT53:
BIS -(R5),R1 ;EXECUTE INSTRUCTION UNDER TEST
TST54 ;TEST OK, GO TO NEXT TEST
CMP R5,#2 ;DID FORK A FAIL?
BNE 1$ ;BRANCH IF NO
HALT ;EITHER RACE BF1=7 OR SMO DID NOT GO HIGH
;FOR LOOPING CHANGE TO 'BR TST53+2' (760)
1$: CMP R5,#STMP2 ;DID R5 FAIL TO DECREMENT?
BNE 2$ ;BRANCH IF NO
HALT ;STATE S45.00 DID NOT DECREMENT R5
;FOR LOOPING CHANGE TO 'BR TST53+2' (754)
2$: HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST53+2' (753)
:*****
*TEST 54 FOUR MICROSTATES (RTS)
:
* IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
* THIS WILL ONLY HAPPEN IF RACE E3 DOES NOT GO HIGH.
:
* IF THE PC OR R5 FAILS THE TEST WILL HALT.
:
* ROM FLOW-40,223,224,342
:*****
TST54: INC R0 ;INCREMENT TEST NUMBER
MOV #STACK,SP ;INITIALIZE THE STACK
    
```

```

2649 005742 012705 100000      MOV    #BIT15,R5      ;SET SIGN BIT IN R5
2650 005746 010546              MOV    R5,--(SP)     ;PUT R5 ON THE STACK
2651 005750 012705 005760      MOV    #1$,R5       ;PUT ADDRESS TO RETURN TO IN R5
2652 005754 000205              RTS    R5            ;EXECUTE INSTRUCTION UNDER TEST
2653 005756 000000              HALT                ;STATE RTS.00 FAILED TO PUT R5 IN THE PC
2654                                ;FOR LOOPING CHANGE TO 'BR TST54+2' (767)
2655 005760 005705 1$:      TST    R5            ;DID R5 GET THE TOP OF THE STACK?
2656 005762 100401              BMI    TST55        ;BRANCH IF YES
2657 005764 000000              HALT                ;THE RTS FAILED TO PUT THE STACK IN R5
2658                                ;FOR LOOPING CHANGE TO 'BR TST54+2' (764)
2659
2660 *****
2661 *TEST 55      FOUR MICROSTATES (JMP*DM6)
2662
2663 *      IF FORK A FAILS EXECUTION WILL GO TO STATE D12.01.
2664 *      THIS WOULD CAUSE A JMP*DM1 TO EXECUTE.
2665
2666 *      NEITHER BEN01 NOR BEN15*FEN2 SHOULD FAIL SINCE THEY HAVE ALREADY BEEN
2667 *      TESTED.
2668
2669 *      ROM FLOW-6,251,122,35
2670 *****
2671 005766 005200      TST55: INC    R0            ;INCREMENT TEST NUMBER
2672 005770 012705 006002      MOV    #JMPT0,R5    ;PUT ADDRESS-2 TO JUMP TO IN R5
2673 005774 000240      SYNC55: NOP
2674 005776 000165 000002      IUT55: JMP    2(R5)    ;EXECUTE INSTRUCTION UNDER TEST
2675 006002 000000      JMPT0:  HALT          ;JMP*DM6 DID NOT JUMP OR THE OFFSET
2676 006002 000000                                ;DID NOT GET ADDED OR RACE E33 FAILED
2677                                ;AND A JMP*DM1 WAS EXECUTED
2678                                ;FOR LOOPING CHANGE TO 'BR TST55+2' (772)
2679
2680 .SBTTL
2681 *****
2682 *TEST 56      FIVE MICROSTATES (DAC*DM12*P/CLASS*DR0(1))
2683
2684 *      FORK A SHOULDN'T FAIL.
2685
2686 *      BEN15 SHOULDN'T FAIL SINCE THIS LOGIC HAS BEEN TESTED.
2687 *      NEITHER SHOULD BEN05*FEN2.
2688
2689 *      IF FORK B FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
2690 *      THIS FAILURE WOULD BE CAUSED BY A BAD FIELD (PART PCLASS)
2691 *      IN THE IR DECODE ROM.
2692
2693 *      ROM FLOW-1,175,137,31,132
2694 *****
2695 006004 005200      TST56: INC    R0            ;INCREMENT TEST NUMBER
2696 006006 012705 001164      MOV    #STMP1,R5    ;PUT ADDRESS OF STMP1 IN R5
2697 006012 012701 040000      MOV    #BIT14,R1    ;SET BIT 14 IN R1
2698 006016 010115      MOV    R1,(R5)     ;SET BIT 14 IN STMP1
2699 006020 005205      INC    R5           ;SET R5 TO HIGH BYTE OF STMP1
2700 006022 000240      SYNC56: NOP
2701 006024      IUT56:
2702 006024 106115      ROLB  (R5)          ;EXECUTE INSTRUCTION UNDER TEST
2703 006026 100401      SMI  TST57         ;TEST OK, GO TO NEXT TEST
2704 006030 000000      HALT                ;ROLB*DM1*DR5(1)) FAILED (BAD CC)
    
```

```

2705 ;FOR LOOPING CHANGE TO 'BR TST56+2' (766)
2706 :*****
2707 :*TEST 57 FIVE MICROSTATES (DAC*DM3*O/CLASS)
2708 :*
2709 :* FORK A SHOULD NOT FAIL SINCE THE LOGIC HAS ALREADY BEEN TESTED.
2710 :*
2711 :* IF THE DR DOES NOT AUTO INC THEN STATE D30.10 IS BAD.
2712 :*
2713 :* IF THE CONDITION CODES ARE BAD THEN EITHER STATE D10.50
2714 :* DID NOT LOAD THE BR OR THE DOUBLE DEFERED DIDN'T WORK.
2715 :*
2716 :* ROM FLOW-3,221,233,311,157
2717 :*****
2718 006032 005200 TST57: INC R0 ;INCREMENT TEST NUMBER
2719 006034 012705 001164 MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
2720 006040 012701 001166 MOV #STMP2,R1 ;PUT ADDRESS OF STMP2 IN R1
2721 006044 010115 MOV R1,(R5) ;PUT ADDRESS OF STMP2 IN STMP1
2722 006046 005003 CLR R3
2723 006050 010311 MOV R3,(R1) ;CLEAR STMP2
2724 006052 012703 100000 MOV #BIT15,R3 ;SET SIGN BIT IN R3
2725 006056 000240 SYNC57: NOP
2726 006060 IUT57:
2727 006060 010335 MOV R3,@(R5)+ ;EXECUTE INSTRUCTION UNDER TEST
2728 006062 100401 BPI 18 ;BRANCH IF N BIT SET
2729 006064 000000 HALT ;BAD CONDITION CODES
2730 :*
2731 006066 005711 1$: TST (R1) ;FOR LOOPING CHANGE TO 'BR TST57+2' (763)
2732 006070 100401 BPI 28 ;DID MOVE ACTUALLY TAKE PLACE?
2733 006072 000600 HALT ;BRANCH IF YES
2734 :*
2735 006074 020501 2$: CMP R5,R1 ;SOURCE DID NOT GET MOVED TO DESTINATION
2736 006076 001401 BEQ TST60 ;FOR LOOPING CHANGE TO 'BR TST57+2' (760)
2737 006100 000000 HALT ;DID R5 AUTO INC?
2738 :* ;BRANCH IF YES
2739 :* ;STATE D30.10 DID NOT INC R5
2740 :* ;FOR LOOPING CHANGE TO 'BR TST57+2' (755)
2741 :*****
2742 :*TEST 60 FIVE MICROSTATES (DAC*DM4*P/CLASS*DR0(0))
2743 :*
2744 :* FORK A SHOULD NOT FAIL.
2745 :*
2746 :* IF FORK B FAILS, AFTER D10.60, EXECUTION WILL GO TO
2747 :* RSD.00 CAUSING A TRAP TO 10. THIS WILL ONLY HAPPEN IF
2748 :* THE IR DECODE ROM HAS A BAD FIELD (PART PCLASS).
2749 :*
2750 :* ROM FLOW-4,122,177,31,132
2751 :*****
2752 006102 005200 TST60: INC R0 ;INCREMENT TEST NUMBER
2753 006104 012705 001164 MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
2754 006110 005025 CLR (R5)+ ;CLEAR STMP1 & STEP R5 TO STMP2
2755 006112 000270 SEN ;SET N
2756 006114 000240 SYNC60: NOP
2757 006116 006745 IUT60:
2758 006120 005215 SXT -(R5) ;EXECUTE INSTRUCTION UNDER TEST.
2759 006122 001401 INC (R5) ;SHOULD MAKE STMP1=0
2760 006124 000000 BEQ TST61 ;BRANCH IF TEST OK
;SXT DID NOT WORK
;FOR LOOPING CHANGE TO 'BR TST60+2' (767)

```

2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816

006126 005200
006130 012705 001164
006134 010565 000002
006140 010501
006142 000240
006144
006144 046501 000002
006150 005701
006152 001405
006154 005767 173006
006160 001001
006162 000000
006164
006164 000000

*THE LOGICAL SEQUENCE AT THIS POINT WOULD BE TO EXECUTE A DAC*DM4*[TST.B+
*BIT.B+*CMP.B]*DRO(1) INSTRUCTION FOLLOWED BY A DAC*DM6*[TST.B+*BIT.B+*CMP.B]*
*DRO(0) INSTRUCTION TEST BUT NO ADDITIONAL LOGIC IS TESTED.

*THE LOGICAL SEQUENCE AT THIS POINT WOULD BE TO EXECUTE A BIN*SM4*DM0*-DF7*SRO(1)
*FOLLOWED BY A BIN*SM4*DM0*DF7*SRO(0)
*FOLLOWED BY A BIN*SM4*DM0*DF7*SRO(1) INSTRUCTION BUT NO ADDITIONAL LOGIC IS TESTED.

*TEST 61 FIVE MICROSTATES (BIN*SM6*DM0*-DF7*SRO(0))
*
* IF FORK A FAILS EXECUTION WILL GO TO STATE D67.00
* WHICH WOULD EXECUTE A SMO*DM6 INSTRUCTION.
*
* BEN14*FEN4 SHOULD NOT FAIL SINCE IT HAS ALREADY BEEN TESTED
*
* ROM FLOW-26,54,141,142,205

TST61: INC R0 :INCREMENT TEST NUMBER
MOV #STMP1,R5 :PUT ADDRESS OF STMP1 IN R5
MOV R5,2(R5) :PUT ADDRESS OF STMP1 IN STMP2
MOV R5,R1 :PUT ADDRESS OF STMP1 IN R1
SYMC61: NOP
IUT61: BIC 2(R5),R1 :EXECUTE INSTRUCTION UNDER TEST
TST R1 :DID R1 GO TO ZERO?
BEQ TST62 :BRANCH IF YES
TST STMP2 :DID STMP2 GO TO ZERO?
BNE 1\$:BRANCH IF NO
HALT :RACE BF1=0 DID NOT GO HIGH ON BIC
 :FOR LOOPING CHANGE TO 'BR TST61+2' (762)
1\$: HALT :INSTRUCTION FAILED
 :FOR LOOPING CHANGE TO 'BR TST61+2' (761)

*TEST 62 FIVE MICROSTATES (BIN*SM12*DM12*0/CLASS)
*
* IF FORK A FAILS EXECUTION WILL GO TO D12.01.THIS WOULD CAUSE R5
* TO BE WRITTEN INTO STMP2.
*
* IF FORK C FAILS EXECUTION WOULD GO TO ONE OF THE
* FOLLOWING STATES: D45.80,D30.80,FOP.00,WAT.00,D00.90, AND ASH.20.
* STATE D45.80 WOULD EXECUTE A SM2*DM4 INSTEAD OF SM2*DM1.
* STATE D30.80 WOULD EXECUTE A SM1*DM3.
* STATE FOP.00 WOULD CAUSE A TRAP TO LOCATION 10.
* THIS WILL ONLY HAPPEN IF EITHER IRCC CO RAB03 IS STUCK

```

2817      : *      OR IT IS NOT GETTING THRU RA CL RADR03 OR
2818      : *      IRCC FORK C MUX INPUT B0 IS HIGH.
2819      : *      THE LA30 PRINTER BUFFER WILL BE SET UP TO GENERATE AN INTERRUPT IN
2820      : *      CASE THE TEST FAILS TO THE WAT.00 STATE.
2821      : *      STATE D00.90 WILL EXECUTE A DMO INSTEAD OF A DM1.
2822      : *      STATE ASH.20 WILL CLEAR THE C BIT.
2823      : *
2824      : *      ROM FLOW-22,27,111,155,312
2825      : *
2826      : *****
2826      006166 005200 TST62: INC      R0          ;INCREMENT TEST NUMBER
2827      006170 016767      MOV      STPS,38      ;SETUP ADDRESSES OF TP
2828      006176 016767      MOV      STPS,58      ;STATUS AND TP BUFFER
2829      006204 016767      MOV      STPS,POINT1+2 ;INCASE THAY ARE NOT
2830      006212 016767      MOV      STPS,$STPS
2831      006220 016767      MOV      STPB,28      ;STANDARD ADDRESSES
2832      006226 016767      MOV      STPB,48
2833      006234 012706      MOV      #STACK,SP    ;INITIALIZE THE SP
2834      006240 012705      MOV      #STMP1,R5    ;PUT ADDRESS OF STMP1 IN R5
2835      006244 012706      MOV      #STMP2,R1    ;PUT ADDRESS OF STMP2 IN R1
2836      006250 012706      MOV      #BIT15,R2    ;SET SIGN BIT IN R2
2837      006254 010215      MOV      R2,(R5)     ;SET SIGN BIT IN STMP1
2838      006256 005011      CLR      (R1)        ;CLEAR STMP2
2839      006260 005002      CLR      R2          ;PUT ADDRESS OF LOCATION 0 IN R2
2840      006262 005012      CLR      (R2)        ;CLEAR LOCATION ZERO
2841      006264 012702 000064  MOV      #64,R2       ;PUT ADDRESS OF PRINTER VECTOR IN R2
2842      006270 012704 006350  MOV      #POINT1,R4   ;PUT ADDRESS OF POINT1 IN R4
2843      006274 010412      MOV      R4,(R2)     ;PUT ADDRESS OF POINT1 IN PRINTER VECTOR
2844      006276 012702 177776  MOV      #PSW,R2     ;PUT ADDRESS OF PSW IN R2
2845      006302 005767 172572  TST      $PASS       ;IS THIS PASS 1?
2846      006306 001015      BNE      SYNC62      ;BRANCH IF NO
2847      006310 012703 000101  MOV      #101,R3     ;PUT ASCII FOR 'A' IN R3
2848      006314 012704 000100  MOV      #BIT06,R4   ;PUT INTERRUPT ENABLE BIT IN R4
2849      006320 010337      MOV      R3,@(PC)+  ;SEND A TO PRINTER
2850      006322 177566      2$:      .WORD      177566 ;ADDRESS OF TP BUFFER
2851      006324 105737      1$:      TSTB      @(PC)+   ;WAIT FOR PRINTER DONE
2852      : *
2853      006326 177564      3$:      .WORD      177564 ;INCASE DOUBLE BUFFERED
2854      006330 100375      BPL      1$         ;ADDRESS OF TP STATUS
2855      006332 010337      MOV      R3,@(PC)+  ;SEND SECOND A
2856      006334 177566      4$:      .WORD      177566
2857      006336 010437      MOV      R4,@(PC)+  ;SET THE INTERRUPT FLSG IN TPS
2858      006340 177564      5$:      .WORD      177564
2859      006342      SYNC62:
2860      006342 000261      SEC          ;SET C TO CATCH FAILURE TO ASH.20
2861      006344      IUT62:
2862      006344 012511      MOV      (R5)+,(R1) ;EXECUTE INSTRUCTION UNDER TEST
2863      006346 011202      MOV      (R2),R2    ;SAVE PSW IN R2
2864      006350 040437      POINT1: BIC      R4,@(PC)+ ;CLEAR THE INTERR FLAG
2865      006352 177564      .WORD      177564
2866      006354 005701      TST      R1         ;DID A DMO GET EXECUTED?
2867      006356 100001      BPL      3$        ;BRANCH IF NO
2868      006360 000000      HALT        ;IRCC DMO L STUCK LOW
2869      : *
2870      006362 005711      3$:      TST      (R1)     ;FOR LOOPING CHANGE TO 'BR TST62+2' (703)
2871      006364 100401      BMI      5$        ;DID A SM2*DM4 GET EXECUTED?
2872      006366 000000      HALT        ;BRANCH IF NO
                : *      IRCC C FORK MUX INPUT B1 IS STUCK LOW

```

```

2873
2874 006370 011104          5S:  MOV      (R1),R4          ;FOR LOOPING CHANGE TO 'BR TST62+2'' (700)
2875 006372 020504          CMP      R5,R4              ;GET CONTENTS OF $TMP2
2876 006374 001001          BNE     6S                  ;DID D12.01 GET EXECUTED?
2877 006376 000000          HALT    6S                  ;BRANCH IF NO
2878                                     ;RACE E29 IS BAD
2879 006400 022706 001074    6S:  CMP      #1074,SP        ;FOR LOOPING CHANGE TO 'BR TST62+2'' (674)
2880 006404 001001          BNE     2S                  ;DID INSTRUCTION CAUSE WAIT TO OCCUR?
2881 006406 000000          HALT    2S                  ;BRANCH IF NO
2882                                     ;EITHER IRCC DSTMO H IS STUCK LOW OR
2883                                     ;IT IS NOT GETTING THRU RACL RADR05
2884 006410 005004          2S:  CLR      R4              ;FOR LOOPING CHANGE TO 'BR TST62+2'' (670)
2885 006412 005714          TST     (R4)                ;PUT ADDR. OF LOCATION ZERO IN R4
2886 006414 100001          BPL     IT                  ;DID A SM1*DM3 GET EXECUTED?
2887 006416 000000          HALT    IT                  ;BRANCH IF NO
2888                                     ;IRCC C FORK MUX INPUT R2 IS STUCK LOW
2889 006420 105737          IT:   TSTB   @ (PC)+         ;FOR LOOPING CHANGE TO 'BR TST62+2'' (664)
2890 006422 177564          $STPS: .WORD 177564        ;IS PRINTER DONE?
2891 006424 100375          BPL     IT                  ;BRANCH IF NO
2892 006426 032702 000001    BIT     #BIT0,R2           ;DID INSTRUCTION LEAVE C BIT SET?
2893 006432 001001          BNE     TST63              ;BRANCH IF YES
2894 006434 000000          HALT    TST63              ;IRCC C FORK MUX SELECT NOT GOING HIGH(ON CHIP)
2895                                     ;FOR LOOPING CHANGE TO 'BR TST62+2'' (655)
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911 006436 005200          TST63: INC     R0              ;INCREMENT TEST NUMBER
2912 006440 012705 001164    MOV     #STMP1,R5          ;PUT ADDRESS OF $TMP1 IN R5
2913 006444 112715 000377    MOVB   #377,(R5)          ;SET LOW BYTE OF $TMP1 TO ALL ONE'S
2914 006450 012701 001166    MOV     #STMP2,R1          ;PUT ADDRESS OF $TMP2 IN R1
2915 006454 012711 177400    MOV     #177400,(R1)       ;SET HIGH BYTE OF $TMP2 TO ALL ONES
2916 006460 005201          INC     R1                  ;ADJUST R1 TO $TEMP2 HIGH BYTE
2917 006462 000240          SYNC63: NOP
2918 006464          IUT63:
2919 006464 121115          CMPB   (R1),(R5)           ;EXECUTE INSTRUCTION UNDER TEST
2920 006466 001401          BEQ    TST64              ;TEST OK, GO TO NEXT TEST
2921 006470 000000          HALT    TST64              ;STATE D12.90 FAILED
2922                                     ;FOR LOOPING CHANGE TO 'BR TST63+2'' (763)
2923
2924
2925
2926
2927
2928
    
```

```

*****
*THE LOGICAL FLOW AT THIS POINT WOULD TEST A BIN*SM12*DM12*SRO(0)*DRO(0)
**[TST.B+BIT.B+CMP.B] INSTRUCTION BUT NO ADDITIONAL LOGIC WOULD BE TESTED.
*****
    
```

```

*****
*TEST 63      FIVE MICROSTATES (BIN*SM12*DM12*SRO(1)*DRO(0)*CMPB)
*
*      THE ONLY THING THAT SHOULD FAIL WOULD BE STATE D12.90(110).
*
*      ROM FLOW-21,27,110,175,33
*****
    
```

```

*****
TST63:  INC     R0              ;INCREMENT TEST NUMBER
        MOV     #STMP1,R5          ;PUT ADDRESS OF $TMP1 IN R5
        MOVB   #377,(R5)          ;SET LOW BYTE OF $TMP1 TO ALL ONE'S
        MOV     #STMP2,R1          ;PUT ADDRESS OF $TMP2 IN R1
        MOV     #177400,(R1)       ;SET HIGH BYTE OF $TMP2 TO ALL ONES
        INC     R1                  ;ADJUST R1 TO $TEMP2 HIGH BYTE
SYNC63:  NOP
IUT63:
        CMPB   (R1),(R5)           ;EXECUTE INSTRUCTION UNDER TEST
        BEQ    TST64              ;TEST OK, GO TO NEXT TEST
        HALT    TST64              ;STATE D12.90 FAILED
        ;FOR LOOPING CHANGE TO 'BR TST63+2'' (763)
    
```

```

*****
*TEST 64      FIVE MICROSTATES (BIN*SM12*DM4*0/CLASS)
*
*      IF FORK C FAILS EXECUTION WILL GO TO D12.80
*      WHICH WILL EXECUTE A SM1*DM2 TYPE INSTRUCTION.
*
    
```

```

2929      ;*      IF THE INSTRUCTION FAILS EITHER D45.80 OR D40.20 FAILED.
2930      ;*
2931      ;*      ROM FLOW-21,27,115,121,157
2932      ;*
2933      ;*****
2933      006472 005200      TST64: INC      R0          ;INCREMENT TEST NUMBER
2934      006474 012705 001164      MOV      #STMP1,R5      ;PUT ADDRESS OF STMP1 IN R5
2935      006500 010501      MOV      R5,R1         ;SAVE ADDRESS OF STMP1
2936      006502 005025      CLR      (R5)+         ;CLEAR STMP1 AND STEP R5 TO STMP2
2937      006504 012715 100000      MOV      #BIT15,(R5)   ;SET SIGN BIT IN STMP2
2938      006510 000240      SYNC64: NOP
2939      006512      IUT64:
2940      006512 011545      MOV      (R5),-(R5)    ;EXECUTE INSTRUCTION UNDER TEST
2941      006514 022705 001170      CMP      #STMP2+2,R5   ;DID R5 AUTO INCREMENT?
2942      006520 001001      BNE      1$           ;BRANCH IF YES
2943      006522 000000      HALT                    ;IRCC FORK C MUX INPUT B1 STUCK HIGH
2944      ;*
2945      006524 005711      1$:   TST      (R1)      ;FOR LOOPING CHANGE TO 'BR TST64+2' (764)
2946      006526 100401      BMI      TST65         ;DID INSTRUCTION WORK?
2947      006530 000000      HALT                    ;BRANCH IF YES
2948      ;*
2949      ;*      .SBTTL
2950      ;*
2951      ;*****
2951      ;*TEST 65      SIX      MICROSTATES (DAC*DM12*ASRB*DR0(1))
2952      ;*
2953      ;*      NEITHER FORK A NOR BEN15 NOR BEN05*FEN2 SHOULD FAIL
2954      ;*      SINCE THEY HAVE ALREADY BEEN TESTED.
2955      ;*
2956      ;*      IF FORK B FAILS AFTER D12.30 EXECUTION WILL GO TO
2957      ;*      ONE OF THE FOLLOWING: RSD.00,D45.00,EXC.00,S45.00,
2958      ;*      CCP.00,MUL.00,SVC.10,MFP.00 OR DEP.00.
2959      ;*      RSD.00 WILL CAUSE A TRAP TO LOCATION 10.
2960      ;*      THIS WILL HAPPEN IF THE B FORK MUX SELECT IS STUCK LOW.
2961      ;*      IF STATE D45.00 IS ENTERED THE PROCESSOR WILL HANG UP
2962      ;*      IN A LOOP BETWEEN STATES D45.00 AND D10.30.
2963      ;*      IF STATE S45.00 IS ENTERED EXECUTION WILL GO TO STATE
2964      ;*      D12.80 AFTER S13.10 WHICH WILL HANG UP THE PROCESSOR.
2965      ;*      STATE CCP.00 WOULD SET OR CLEAR THE CONDITION CODES
2966      ;*      ACCORDING TO IR(4:0).
2967      ;*      STATE MUL.00 WOULD CAUSE THE DESTINATION OPERAND TO
2968      ;*      BE MULTIPLIED BY REGISTER 2 AND THE RESULT WOULD BE
2969      ;*      STORED IN REGISTER 2 AND 3.
2970      ;*      IF SVC.10 IS ENTERED A TRAP TO 4 WILL OCCUR BECAUSE
2971      ;*      THE DESTINATION REGISTER IS ODD. THIS WILL ONLY HAPPEN
2972      ;*      IF EITHER B FORK MUX INPUT B3 OR IRCB B0 RAB00 IS STUCK LOW.
2973      ;*      IF MFP.00 IS ENTERED AN MFPI INSTRUCTION WILL BE EXECUTED
2974      ;*      THIS WILL PUSH THE ADDRESS OF 1$ ONTO THE STACK.
2975      ;*      DEP.00 WILL CAUSE THE PROCESSOR TO HANG IN MICRO ADDRESS
2976      ;*      170 WITH THE RUN LIGHT ON.
2977      ;*
2978      ;*      ROM FLOW-1,175,137,64,123,132
2979      ;*
2980      006532 005200      TST65: INC      R0          ;INCREMENT TEST NUMBER
2981      006534 012706 001074      MOV      #1074,SP      ;INITIALIZE THE STACK
2982      006540 012705 001164      MOV      #STMP1,R5      ;PUT ADDRESS OF STMP1 IN R5
2983      006544 012701 006572      MOV      #AFTER,R1     ;PUT ADDRESS OF AFTER IN R1
2984      006550 010115      MOV      R1,(R5)       ;STORE IN STMP1

```

```

2985 006552 005205      INC      R5          ;SET R5 TO HIGH BYTE OF $TMP1
2986 006554 005002      CLR      R2          ;ENSURE R2 CLEAR
2987 006556 012703 000001    MOV      #1,R3       ;ENSURE R3 NOT CLEAR
2988 006562 012701 177776    MOV      #PSW,R1     ;PUT ADDRESS OF PSW IN R1
2989 006566 000264      SEZ          ;ENSURE Z BIT SET
2990 006570      SYNC65:
2991 006570      IUT65:
2992 006570 106215      ASRB     (R5)        ;EXECUTE INSTRUCTION UNDER TEST
2993 006572 011102      MOV      (R1),R2     ;SAVE PSW
2994 006574 010567 172354    MOV      R5,$REGO    ;SAVE R5
2995 006600 005703      TST      R3          ;DID MULTIPLY OCCUR & CLEAR R3?
2996 006602 001001      BNE     3$          ;BRANCH IF NO
2997 006604 000000      HALT          ;B FORK MIX INPUT B1 STUCK HIGH
2998                                ;FOR LOOPING CHANGE TO 'BR TST65+2' (753)
2999 006606 012701 006572    3$:  MOV      #AFTER,R1 ;PUT ADDRESS OF 1$ IN R1
3000 006612 000301      SWAB     R1          ;REVERSE BYTES
3001 006614 106001      RORB    R1          ;MAKE IT LOOK LIKE EXC.00 WAS ENTERED
3002 006616 012703 001164    MOV      #TMP1,R3    ;PUT ADDRESS OF $TMP1 IN R3
3003 006622 020113      CMP      R1,(R3)     ;DID EXC.00 GET ENTERED?
3004 006624 001001      BNE     4$          ;BRANCH IF NO
3005 006626 000000      HALT          ;IRCB OBD(ASRB OR RORB) STUCK HIGH
3006                                ;FOR LOOPING CHANGE TO 'BR TST65+2' (742)
3007 006630 022716 006572    4$:  CMP      #AFTER,(SP) ;DID MFP.00 EXECUTE?
3008 006634 001001      BNE     5$          ;BRANCH IF NO
3009 006636 000000      HALT          ;B FORK MIX INPUT B2 STUCK LOW
3010                                ;FOR LOOPING CHANGE TO 'BR TST65+2' (736)
3011 006640 032702 000004    5$:  BIT      #4,R2      ;DID CCP.00 EXECUTE?
3012 006644 001401      BEQ     6$          ;BRANCH IF NO
3013 006646 000000      HALT          ;IRCC B0 RAB04 NOT GETTING THRU RACL RADR54
3014                                ;FOR LOOPING CHANGE TO 'BR TST65+2' (732)
3015 006650 012701 006572    6$:  MOV      #AFTER,R1  ;GET ADDRESS OF AFTER
3016 006654 010105      MOV      R1,R5      ;SAVE R1
3017 006656 006001      ROR      R1          ;RIGHT SHIFT R1 WITHOUT USING ASR
3018 006660 042701 000377    BIC      #377,R1     ;CLEAR LOWER BYTE OF R1
3019 006664 042705 177400    BIC      #177400,R5  ;CLEAR UPPER BYTE OF R5
3020 006670 050501      BIS      R5,R1      ;MAKE LOWER BYTE OF R10W
3021                                ;BYTE OF DST. OPERAND
3022 006672 020167 172266    CMP      R1,$TMP1   ;DID DESTINATION GET ASR'D PROPERLY?
3023 006676 001401      BEQ     TST66       ;:BRANCH IF YES
3024 006700 000000      HALT          ;EITHER SHR.00 OR SHR.10 FAILED
3025                                ;FOR LOOPING CHANGE TO 'BR TST65+2' (715)
3026  :*****
3027  :*TEST 66      SIX      MICROSTATES (DAC*DM12*RORB*DR0(1))
3028  :*
3029  :*      THIS TEST IS THE SAME AS THE LAST ONE EXCEPT A RORB
3030  :*      IS USED INSTEAD OF AN ASRB.
3031  :*
3032  :*      FORK B WILL ONLY FAIL IF IRCB E36(13) IS STUCK HIGH
3033  :*      WHICH WILL CAUSE EXECUTION TO GO TO EXC.00.
3034  :*
3035  :*      ROM FLOW-2,175,137,64,123,132
3036  :*****
3037  TST66:  INC      R0          ;INCREMENT TEST NUMBER
3038  MOV      #TMP1,R5   ;PUT ADDRESS OF $TMP1 HIGH BYTE IN R5
3039  MOVB    #100,(R5)+ ;SET BIT 6 IN LOW BYTE OF $TMP1
3040  MOVB    #200,(R5)  ;SET SIGN BIT IN HIGH BYTE OF $TMP1

```



```

3041 006720 000240 SYNC66: NOP
3042 006722 IUT66:
3043 006722 106025 RORB (R5)+ ;EXECUTE INSTRUCTION UNDER TEST
3044 006724 022745 040100 CMP #40100,-(R5) ;DID INSTRUCTION WORK?
3045 006730 001401 BEQ TST67 ;:BRANCH IF YES
3046 006732 000000 HALT ;IRCB E36(13) NOT GOING LOW ON RORB
;FOR LOOPING CHANGE TO 'BR TST66+2' (764)

```

```

3047
3048
3049
3050
3051
3052 ;*****
3053 ;*THE LOGICAL FLOW AT THIS POINT WOULD TEST A DAC*DM3*[TST.B+BIT.B+CMP.B]*DR0(0)
3054 ;*FOLLOWED BY A DAC*DM4*P/CLASS*DR1(0) INSTRUCTION BUT NO ADDITIONAL LOGIC
3055 ;*IS TESTED
3056 ;*****
3057
3058

```

```

3059 ;*****
3060 ;*TEST 67 SIX MICROSTATES (DAC*DM6*XOR*DR0(0))
3061 ;*
3062 ;* IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
3063 ;* THIS SHOULD ONLY HAPPEN IF RACE E35(1) IS BAD.
3064 ;*
3065 ;* IF THE INSTRUCTION DOESN'T WORK IT WILL HALT IN THIS TEST.
3066 ;*
3067 ;* ROM FLOW-6,251,122,177,31,132
3068 ;*****

```

```

3069 006734 005200 TST67: INC R0 ;INCREMENT TEST NUMBER
3070 006736 005004 CLR R4 ;SETUP R4
3071 006740 005104 COM R4 ;SET ALL BITS IN R4
3072 006742 010437 001164 MOV R4,#$TMP1 ;SET ALL BITS IN $TMP1
3073 006746 000240 SYNC67: NOP
3074 006750 IUT67:
3075 006750 074467 172210 XOR R4,$TMP1 ;EXECUTE INSTRUCTION UNDER TEST
3076 006754 005767 172204 TST $TMP1 ;DID $TMP1 CLEAR?
3077 006760 001401 BEQ TST70 ;:BRANCH IF YES
3078 006762 000000 HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST67+2' (765)

```

```

3079
3080
3081
3082
3083
3084 ;*****
3085 ;*THE LOGICAL SEQUENCE WOULD TEST A DAC*DM6*[TST.B+BIT.B+CMP.B]*DR0(1) BUT ALL
3086 ;*THE LOGIC HAS BEEN TESTED.
3087 ;*****
3088
3089

```

```

3090
3091 ;*****
3092 ;*TEST 70 SIX MICROSTATES (NEG.B*DM12*DR0(0))
3093 ;*
3094 ;* NEITHER FORK A NOR BGN15 SHOULD FAIL.
3095 ;*
3096 ;* IF FORK B FAILS EXECUTION WILL GO TO RSD.00 CAUSING

```

```
3097      :*      A TRAP TO LOCATION 10 OR EXC.00.  
3098      :*      RSD.00 SHOULD ONLY OCCUR IF THE B FORK MUX  
3099      :*      STROBE IS BEING HELD LOW(CHIP FAILURE).  
3100      :*  
3101      :*      ROM FLOW-1,175,67,271,163,132  
3102      :*****  
3103 006764 005200 TST70: INC R0 :INCREMENT TEST NUMBER  
3104 006766 005067 172172 CLR $TMP1 :ENSURE $TMP1 CLEAR  
3105 006772 005267 172166 INC $TMP1 :PUT 1 IN $TMP1  
3106 006776 012705 001164 MOV #TMP1,R5 :PUT ADDRESS OF $TMP1 IN R5  
3107 007002 000240 SYNC70: NOP  
3108 007004 IUT70:  
3109 007004 005415 NEG (R5) :EXECUTE INSTRUCTION UNDER TEST  
3110 007006 022715 177777 CMP #177777,(R5) :DID $TMP1 NEGATE?  
3111 007012 001411 BEQ 3$ :BRANCH IF YES  
3112 007014 022715 177776 CMP #177776,(R5) :DID $TMP1 COMPLEMENT?  
3113 007020 001001 BNE 1$ :BRANCH IF NO  
3114 007022 000000 HALT :EITHER STATE NEG.10 FAILED  
3115 :OR FORK B FAILED. IRCB NEG.B H  
3116 :IS STUCK HIGH.  
3117 :FOR LOOPING CHANGE TO 'BR TST70+2' (761)  
3118 007024 022715 000001 1$: CMP #1,(R5) :DID $TMP1 STAY THE SAME?  
3119 007030 001001 BNE 2$ :BRANCH IF NO  
3120 007032 000000 HALT :$TMP1 DID NOT GET LOADED  
3121 :FOR LOOPING CHANGE TO 'BR TST70+2' (755)  
3122 007034 2$: HALT :INSTRUCTION FAILED  
3123 007034 000000 :FOR LOOPING CHANGE TO 'BR TST70+2' (754)  
3124 :ENSURE Z SET  
3125 007036 000264 3$: SEZ :EXECUTE INSTRUCTION UNDER TEST  
3126 007040 005415 NEG (R5) :CC'S OK  
3127 007042 001001 BNE TST71 :STATE NEG.10 BAD  
3128 007044 000000 HALT :FOR LOOPING CHANGE TO 'BR TST70+2' (750)  
3129  
3130  
3131  
3132  
3133 :*****  
3134 :*THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A JMP*DM3 BUT NO  
3135 :*ADDITIONAL LOGIC IS TESTED.  
3136 :*****  
3137  
3138 :*****  
3139 :*TEST 71 SIX MICROSTATES (BIN*SM3*DM0*-DF7*SR0(0))  
3140 :*  
3141 :* FORK A SHOULD NOT FAIL.  
3142 :*  
3143 :* IF BEN14*FEN4 FAILS EXECUTION WILL GO TO D00.90. THIS  
3144 :* WILL CAUSE A SM2 TO BE EXECUTED. THIS SHOULD ONLY  
3145 :* HAPPEN IF IRCC SM357 IS STUCK LOW OR NOT GETTING THRU RACL E70.  
3146 :*  
3147 :* ROM FLOW-22,27,317,143,146,205  
3148 :*  
3149 :*****  
3150 007046 005200 TST71: INC R0 :INCREMENT TEST NUMBER  
3151 007050 012705 001164 MOV #TMP1,R5 :PUT ADDRESS OF $TMP1 IN R5  
3152 007054 012715 007064 MOV #POINT2,(R5) :PUT ADDRESS OF POINT2 IN $TMP1
```

```

3153 007060 000240 SYNC71: NOP
3154 007062 IUT71:
3155 007062 013501 MOV @ (R5)+,R1 ;EXECUTE INSTRUCTION UNDER TEST
3156 007064 026701 177774 POINT2: CMP POINT2,R1 ;DID R1 GET CORRECT DATA?
3157 007070 001405 BEQ TST72 ;:BRANCH IF YES
3158 007072 022701 007064 CMP #POINT2,R1 ;DID A SM2 GET EXECUTED?
3159 007076 001001 BNE 2$ ;BRANCH IF NO
3160 007100 000000 HALT ;EITHER IRCC SM357 STUCK LOW
3161 ;OR NOT GETTING THRU RA CL E70
3162 ;FOR LOOPING CHANGE TO 'BR TST71+2' (763)
3163 007102 2$:
3164 007102 000000 HALT ;EITHER S13.20 OR S13.30 OR S13.40 FAILED
3165 ;FOR LOOPING CHANGE TO 'BR TST71+2' (762)
3166
3167
3168 ;:*****
3169 ;*THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM6*DM0*DF7*SRO(1), THEN A BIN*SM12*
3170 ;*DM12*SRO(0)*DRO(1)*[TST.B+BIT.B+CMF.B] THEN A BIN*SM12*DM12*SRO(0)*
3171 ;*DRO(0)*P/CLASS THEN A BIN*SM12*DM12*SRO(1)*DRO(1)*[TST.B+BIT.B+CMF.B]
3172 ;*THEN A BIN*SM12*DM12*SRO(1)*DRO(0)*P/CLASS AND THEN A BIN*SM12*DM12*
3173 ;*SRO(0)*DRO(0)*[TST.B+BIT.B+CMF.B] INSTRUCTION, BUT NO ADDITIONAL LOGIC
3174 ;*IS TESTED.
3175 ;:*****
3176
3177
3178 ;:*****
3179 ;*TEST 72 SIX MICROSTATES (BIN*SM12*DM4*SRO(1)*DRO(0)*CMF)
3180 ;*
3181 ;* A FAILURE WILL ONLY OCCUR IF STATE D45.90 FAILS.
3182 ;*
3183 ;* IF THE DST REG. DOES NOT DECREMENT STATE D45.90 IS BAD.
3184 ;* IF THE CONDITION CODES ARE BAD THEN STATE D40.30
3185 ;* PROBABLY DID NOT SWAP THE BYTES OF THE SRC OPERAND.
3186 ;*
3187 ;* ROM FLOW-1,27,114,131,177,33
3188 ;:*****
3189 007104 005200 TST72: INC R0 ;INCREMENT TEST NUMBER
3190 007106 012705 100000 MOV #BIT15,R5 ;SET SIGN BIT IN R5
3191 007112 010567 172046 MOV R5,$TMP1 ;SET SIGN BIT IN $TMP1
3192 007116 012701 001166 MOV #TMP2,R1 ;PUT ADDRESS OF $TMP2 IN R1
3193 007122 010105 MOV R1,R5 ;PUT ADDRESS OF $TMP2 IN R5
3194 007124 112721 000200 MOVB #BIT7,(R1)+ ;SET LOW BYTE SIGN IN $TMP2 & STEP R1
3195 007130 105011 CLRB (R1) ;ENSURE $TMP2 HIGH BYTE CLEAR
3196 007132 005305 DEC R5 ;ADJUST R5 TO POINT AT $TMP1 HIGH BYTE
3197 007134 000240 SYNC72: NOP
3198 007136 IUT72:
3199 007136 121541 CMPB (R5),-(R1) ;EXECUTE INSTRUCTION UNDER TEST
3200 007140 001405 BEQ TST73 ;:TEST OK, GO TO NEXT TEST
3201 007142 020127 001166 CMP R1,#TMP2 ;DID R1 DECREMENT?
3202 007146 001001 BNE 1$ ;BRANCH IF YES
3203 007150 000000 HALT ;STATE D45.90 DID NOT DECREMENT
3204 ;FOR LOOPING CHANGE TO 'BR TST72+2' (756)
3205 007152 1$:
3206 007152 000000 HALT ;INSTRUCTION FAILED
3207 ;FOR LOOPING CHANGE TO 'BR TST72+2' (755)
3208

```

```

3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230 007154 005200
3231 007156 012705 100000
3232 007162 012701 001166
3233 007166 010167 171772
3234 007172 005011
3235 007174 000240
3236 007176
3237 007176 010551
3238 007200 005767 171762
3239 007204 100405
3240 007206 020567 171752
3241 007212 001001
3242 007214 000000
3243
3244
3245 007216
3246 007216 000000
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
    
```

```

*****
*THE LOGICAL FLOW WOULD NEXT TEST A BIN*SM4*DM12*SRO(0)*DRO(0)*O/CLASS
*THEN A BIN*SM4*DM12*SRO(0)*DRO(0)*[TST.B+BIT.B+CMP.B] THEN A BIN*SM4*
*DM12*SRO(1)*DRO(0)*[TST.B+BIT.B+CMP.B] THEN A BIN*SM4*DM4*SRO(0)*DRO(0)*
*O/CLASS INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
*****

*****
*TEST 73      SIX      MICROSTATES (DAC*DM5*DRO(0)*O/CLASS)
*
*      FORK A SHOULD NOT FAIL.
*
*      IF IRCD DM357 IS STUCK LOW OR NOT GETTING THRU
*      TO RACK E51 A DM4 WILL BE EXECUTED.
*      IF STATE D10.00 OR D10.10 FAIL TO FETCH THE DEFERED ADDRESS
*      THE SOURCE WILL BE STORED IN THE DESTINATION.
*
*      ROM FLOW-5,162,231,233,311,157
*****
TST73:  INC      R0          ;INCREMENT TEST NUMBER
        MOV      #BIT15,R5   ;SET SIGN BIT IN R5
        MOV      #STMP2,R1   ;PUT ADDRESS OF STMP2 IN R1
        MOV      R1,STMP1    ;PUT ADDRESS OF STMP2 IN STMP1
        CLR      (R1)        ;ENSURE STMP2 CLEAR
SYNC73: NOP
IUT73:  MOV      R5,2-(R1)    ;EXECUTE INSTRUCTION UNDER TEST
        TST      STMP2       ;DID SIGN BIT GET SET IN STMP2?
        BMI     TST74        ;BRANCJ IF YES
        CMP      R5,STMP1    ;DID MODE 4 GET EXECUTED?
        BNE     1$
        HALT                ;EITHER IRCD DM357 IS NOT GOING LOW
                             ;OR NOT GETTING THRU TO RACK E51
                             ;FOR LOOPING CHANGE TO 'BR TST73+2' (760)
1$:     HALT                ;INSTRUCTION FAILED
                             ;FOR LOOPING CHANGE TO 'BR TST73+2' (757)

*****
*THE LOGICAL SEQUENCE WOULD NEXT TEST A DAC*DM3*DRO(0)*P/CLASS THEN A
*DAC*DM3*DRO(1)*[TST.B+BIT.B+CMP.B] THEN A DAC*DM4*DRO(1)*[ASRB+
*RORB] THEN A DAC*DM5*DRO(0)*[TST.B+BIT.B+CMP.B] THEN A DAC*DM6*
*DRO(1)*P/CLASS INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
*****

.SBTTL
*****
*TEST 74      SEVEN MICROSTATES (DAC*DM7*O/CLASS)
*
*      FORK A SHOULD NOT FAIL.
*
*      IF IRCD DM357 DOES NOT GO HIGH A DM6 WILL BE EXECUTED.
    
```

3265
 3266
 3267
 3268
 3269
 3270 007220 005200
 3271 007222 012705 001166
 3272 007226 010567 171732
 3273 007232 012701 001162
 3274 007236 012702 100000
 3275 007242 005067 171720
 3276 007246 000240
 3277 007250
 3278 007250 010271 000002
 3279 007254 005767 171706
 3280 007260 100405
 3281 007262 020267 171676
 3282 007266 001001
 3283 007270 000000
 3284
 3285 007272
 3286 007272 000000
 3287
 3288
 3289
 3290
 3291
 3292
 3293
 3294
 3295
 3296
 3297
 3298
 3299
 3300
 3301
 3302
 3303
 3304
 3305
 3306
 3307
 3308
 3309
 3310
 3311
 3312 007274 005200
 3313 007276 012706 001076
 3314 007302 012705 007322
 3315 007306 010701
 3316 007310
 3317 007310 000277
 3318 007312
 3319 007312 004125
 3320 007314 100001

```

: *
: * ALL OTHER LOGIC HAS BEEN TESTED.
: *
: * ROM FLOW-7,251,162,231,233,311,157
: *
: *
TST74: INC R0 ;INCREMENT TEST NUMBER
MOV #STMP2,R5 ;PUT ADDRESS OF STMP2 IN R5
MOV R5,STMP1 ;PUT ADDRESS OF STMP2 IN STMP1
MOV #STMP0,R1 ;PUT ADDRESS OF STMP0 IN R1
MOV #BIT15,R2 ;SET SIGN BIT IN R2
CLR STMP2 ;ENSURE STMP2 CLEAR
SYNC74: NOP
IUT74: MOV R2,R2(R1) ;EXECUTE INSTRUCTION UNDER TEST
TST STMP2 ;DID STMP2 GET SIGN BIT SET?
BMI TST75 ;BRANCH IF YES
CMP R2,STMP1 ;DID DM6 GET EXECUTED?
BNE TST75 ;BRANCH IF NO
HALT ;IRCD DM357 DID NOT GO HIGH
;FOR LOOPING CHANGE TO 'BR TST74+2' (754)

15: HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST74+2' (753)

: *
: *
: * THE LOGICAL SEQUENCE WOULD NEXT TEST A NEG.B*DM12*DR0(1) THEN A NEG.B*DM4*DR0(0)
: * THEN A JMP*DM5 INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
: *
: *
: *
: *
: * TEST 75 SEVEN MICROSTATES (JSR=DM12)
: *
: * IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO LOCATION 10.
: * THIS WILL ONLY OCCUR IF RACE JMP+JSR+SWAB DOES NOT GO HIGH.
: *
: * IF EITHER IRCB IR(14:9)04 DOES NOT GO LOW OR E63 IS BAD
: * EXECUTION WILL GO FROM D12.10 TO EXC.00.
: * IF IRCB E63 IS BAD (PIN 10 OR 4&5 FLOATING) EXECUTION WILL
: * GO TO RSD.00 CAUSING A TRAP TO LOCATION 10. THIS FAILURE
: * WOULD INCREMENT THE DST REG. BEFORE THE TRAP.
: *
: * IF THE INSTRUCTION FAILS THEN ONE OF THE JSR STATES FAILED.
: *
: * ROM FLOW-2,135,34,201,274,275,32
: *
: *
TST75: INC R0 ;INC TST NUMBER
MOV #1076,SP ;INITIALIZE SP
MOV #T67,R5 ;PUT ADDRESS OF T67A IN R5
MOV PC,R1 ;PUT RANDOM NUMBER IN R1
SYNC75:
T67A: SCC ;ENSURE ALL CC'S SET
IUT75:
T67B: JSR R1,(R5)+ ;EXECUTE INSTRUCTION UNDER TEST
BPL T67C ;BRANCH IF N CLEARED
    
```

```
3321 007316 000000          HALT          :PCB DID NOT LOAD
3322                      :FOR LOOPING CHANGE TO 'BR TST75+2' (767)
3323 007320          T67C:          HALT          :FORK B FAILED TO EXC.00(SEE ABOVE)
3324 007320 000000          HALT          :FOR LOOPING CHANGE TO 'BR TST75+2' (766)
3325                      :DID R1 GET STACKED?
3326 007322 022716 007310  T67:    CMP      #T67A,(SP)  :BRANCH IF YES
3327 007326 001401          BEQ      4$          :REGISTER DID NOT GET STACKED
3328 007330 000000          HALT          :FOR LOOPING CHANGE TO 'BR TST75+2' (762)
3329                      :DID R1 GET LOADED?
3330 007332 022701 007314  4$:    CMP      #T67B,R1
3331 007336 001401          BEQ      5$          :BRANCH IF YES
3332 007340 000000          HALT          :REGISTER DID NOT LOAD
3333                      :FOR LOOPING CHANGE TO 'BR TST75+2' (756)
3334 007342 022706 001074  5$:    CMP      #1074,SP
3335 007346 001401          BEQ      TST76       :DID SP GET DECREMENTED?
3336 007350 000000          HALT          :BRANCH IF YES
3337                      :SP DID NOT DECREMENT
3338                      :FOR LOOPING CHANGE TO 'BR TST75+2' (752)
3339
3340                      :*****
3341                      :*THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A BIN*SM3*DM0*-DF7*SRO(1) THEN
3342                      :*A BIN*SM3*DM0*DF7*SRO(0) THEN A BIN*SM3*DM0*DF7*SRO(1) INSTRUCTION,
3343                      :*BUT NO ADDITIONAL LOGIC IS TESTED.
3344                      :*****
3345
3346                      :*****
3347                      :*TEST 76      SEVEN MICROSTATES (BIN*SM5*DM0*-DF7*SRO(0))
3348                      :*
3349                      :*
3350                      :*      FORK A SHOULD NOT FAIL.
3351                      :*
3352                      :*      IF BEN14*FEN4 FAILS EXECUTION WILL GO TO D00.90
3353                      :*      CAUSING A SM4 INSTRUCTION TO BE EXECUTED. THIS WILL ONLY
3354                      :*      OCCUR IF EITHER IRCC SROM5 DOES NOT GO LOW OR IF IRCC E28 IS BAD.
3355                      :*
3356                      :*      ROM FLOW-24,23,27,317,143,146,205
3357                      :*****
3358 007352 005200          TST76:  INC      R0          :INCREMENT TEST NUMBER
3359 007354 012705 001166  MOV      #STMP2,R5       :PUT ADDRESS OF $TMP2 IN R5
3360 007360 010567 171600  MOV      R5,$TMP1       :PUT ADDRESS OF $TMP2 IN $TMP1
3361 007364 012715 100000  MOV      #BIT15,(R5)    :SET SIGN BIT IN $TMP2
3362 007370 005001          CLR      R1          :ENSURE R1 CLEAR
3363 007372 000240          SYNC76: NOP
3364 007374          IUT76:
3365 007374 015501          MOV      @-(R5),R1       :EXECUTE INSTRUCTION UNDER TEST
3366 007376 022701 100000  CMP      #BIT15,R1      :DID INSTRUCTION WORK?
3367 007402 001405          BEQ      TST77       :BRANCH IF YES
3368 007404 020167 171554  CMP      R1,$TMP1       :DID MODE 4 EXECUTE?
3369 007410 001001          BNE     1$          :BRANCH IF NO
3370 007412 000000          HALT          :EITHER IRCC SROM5 NOT GOING LOW OR IRCC E28 BAD
3371                      :FOR LOOPING CHANGE TO 'BR TST76+2' (760)
3372 007414          1$:
3373 007414 000000          HALT          :INSTRUCTION FAILED
3374                      :FOR LOOPING CHANGE TO 'BR TST76+2' (757)
3375
3376                      :*****
```

3377 : *THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A BIN*SM12*DM12*SRO(0)*DRO(1)*
3378 : *P/CLASS THEN A BIN*SM12*DM12*SRO(1)*DRO(1)P/CLASS INSTRUCTION, BUT
3379 : *NO ADDITIONAL LOGIC IS TESTED.
3380 : :*****

3381 : :*****
3382 : :*****
3383 : :*****
3384 : *TEST 77 SEVEN MICROSTATES (BIN*SM12*DM3*0/CLASS)
3385 : *
3386 : * IF IRCC C FORK MUX INPUT B2 IS NOT GOING LOW OR IRCC E40
3387 : * IS BAD A DM2 WILL BE EXECUTED.
3388 : *
3389 : * THE ONLY OTHER POSSIBLE FAILURE IS STATE D30.80.
3390 : *
3391 : * ROM FLOW-21,27,113,221,233,311,157
3392 : :*****

3393 007416 005200
3394 007420 005067 171542
3395 007424 012705 001164
3396 007430 012715 001166
3397 007434 000240
3398 007436
3399 007436 011535
3400 007440 024515
3401 007442 001405
3402 007444 022745 001166
3403 007450 001001
3404 007452 000000
3405
3406
3407 007454
3408 007454 000000
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432

TST77: INC R0 ;INCREMENT TEST NUMBER
CLR \$TMP2 ;ENSURE \$TMP2 CLEAR
MOV #STMP1,R5 ;PUT ADDRESS OF \$TMP1 IN R5
MOV #STMP2,(R5) ;PUT ADDRESS OF \$TMP2 IN \$TMP1
SYNC77: NOP
IUT77: MOV (R5),@(R5)+ ;EXECUTE INSTRUCTION UNDER TEST
CMP -(R5),(R5) ;DID INSTRUCTION WORK?
BEQ TST100 ;:BRANCH IF YES
CMP #STMP2,-(R5) ;DID DM2 GET EXECUTED?
BNE 1\$;BRANCH IF NO
HALT ;EITHER C FORK MUX INPUT B2
 ;NOT GOING LOW OR IRCC E40 BAD
 ;FOR LOOPING CHANGE TO 'BR TST77+2' (762)
1\$: HALT ;INSTRUCTION FAILED
 ;FOR LOOPING CHANGE TO 'BR TST77+2' (761)

3412 : :*****
3413 : *THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM12*DM4*SRO(0)*DRO(0)*
3414 : *P/CLASS FOLLOWED BY A BIN*SM12*DM4*SRO(0)*DRO(1)*[TST.B+BIT.B+CMP.B]
3415 : *FOLLOWED BY A BIN*SM12*DM4*SRO(1)*DRO(0)*P/CLASS FOLLOWED BY A
3416 : *BIN*SM12*DM4*SRO(1)*DRO(1)*[TST.B+BIT.B+CMP.B] INSTRUCTION, BUT NO
3417 : *ADDITIONAL LOGIC IS TESTED.
3418 : :*****

3419 : :*****
3420 : :*****
3421 : :*****
3422 : *TEST 100 SEVEN MICROSTATES (BIN*SM12*DM6*0/CLASS)
3423 : *
3424 : * IF FORK C FAILS EXECUTION WILL GO TO D45.90 AND A
3425 : * DM4 WILL BE EXECUTED. THIS WILL ONLY HAPPEN IF IRCC E39 PIN 5
3426 : * IS NOT GOING LOW. THIS WILL CAUSE AN RTI SINCE THE LOCATION
3427 : * FOLLOWING THE INSTRUCTION CONTAINS 000002.
3428 : *
3429 : * THE ONLY OTHER FAILURE WOULD BE CAUSED BY STATE D67.80 BEING BAD
3430 : *
3431 : * ROM FLOW-21,27,117,6,251,122,157
3432 : :*****

```

3433 007456 005200          TST100: INC      R0          ;INCREMENT TEST NUMBER
3434 007460 012706 001076    MOV      #1076,SP        ;INITIALIZE THE SP
3435 007464 012746 000340    MOV      #PR7,-(SP)      ;PUT PRIORITY LEVEL 7 ON STACK
3436 007470 012746 007526    MOV      #T73,-(SP)     ;PUT ADDRESS OF T73 ON STACK
3437 007474 005067 171466    CLR      $TMP2          ;ENSURE $TMP2 CLEAR
3438 007500 012705 001164    MOV      #$TMP1,R5      ;PUT ADDRESS OF $TMP1 IN R5
3439 007504 012715 100000    MOV      #BIT15,(R5)    ;SET SIGN BIT IN $TMP1
3440 007510 000240          SYN100: NOP
3441 007512          IUT100:
3442 007512 011565 000002    MOV      (R5),2(R5)     ;EXECUTE INSTRUCTION UNDER TEST
3443 007516 005767 171444    TST     $TMP2          ;DID INSTRUCTION WORK?
3444 007522 100402          BMI     TST101         ;:BRANCH IF YES
3445 007524 000000          HALT                    ;INSTRUCTION FAILED
3446                                     ;FOR LOOPING CHANGE TO 'BR TST100+2' (755)
3447 007526          T73:
3448 007526 000000          HALT                    ;IRCC E39(5) IS NOT GOING LOW
3449                                     ;FOR LOOPING CHANGE TO 'BR TST100+2' (754)
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471 007530 005200          ;:*****
3472 007532 012767 001164 171426 TST101: INC      R0          ;INCREMENT TEST NUMBER
3473 007540 012767 100000 171416 MOV      #$TMP1,$TMP2    ;PUT ADDRESS OF $TMP1 IN $TMP2
3474 007546 012705 001164          MOV      #BIT15,$TMP1   ;SET SIGN BIT IN $TMP1
3475 007552 005001          MOV      #$TMP1,R5      ;PUT ADDRESS OF $TMP1 IN R5
3476 007554 000240          CLR      R1             ;ENSURE R1 CLEAR
3477 007556          SYN101: NOP
3478 007556 017501 000002    IUT101: MOV      @2(R5),R1     ;EXECUTE INSTRUCTION UNDER TEST
3479 007562 005701          TST     R1             ;DID R1 GET SIGN BIT SET?
3480 007564 100405          BMI     TST102         ;:BRANCH IF YES
3481 007566 022701 001164    CMP     #$TMP1,R1      ;DID SRCM6 GET EXECUTED?
3482 007572 001001          BNE     1$             ;BRANCH IF NO
3483 007574 000000          HALT                    ;EITHER IRCC SRCM7 DOES NOT GO LOW OR IRCC E28 BAD
3484                                     ;FOR LOOPING CHANGE TO 'BR TST101+2' (756)
3485 007576          1$:
3486 007576 000000          HALT                    ;INSTRUCTION FAILED
3487                                     ;FOR LOOPING CHANGE TO 'BR TST101+2' (755)
3488

```

```

;:*****
;*THE LOGICAL SEQUENCE WOULD NEXT TEST THE INSTRUCTIONS BETWEEN
;*BIN*SM4*DM12*SRO(0)*DRO(1)*[TST.B+BIT.B+CMP.B] AND BIN*SM5*DM0*DF7*SRO(1)
;*BUT NOT ADDITIONAL LOGIC IS TESTED.
;:*****

```

.SBTTL

```

;:*****
;*TEST 101      EIGHT MICROSTATES (BIN*SM7*DM0*-DF7*SRO(0))
;:
;*
;* FORK A SHOULD NOT FAIL.
;:
;*
;* IF FEN4*BEN14 FAILS EXECUTION WILL GO TO D00.90 CAUSING
;* A SM6 TO BE EXECUTED. THIS WILL ONLY HAPPEN IF EITHER
;* IRCC SRCM7 DOES NOT GO LOW OR IF IRCC E28(1) IS BAD.
;:
;*
;* ROM FLOW-26,54,141,142,317,143,146,205
;:*****

```


3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544

007600 005200
007602 012767 001166 171354
007610 012767 000377 171350
007616 012767 177400 171336
007624 012705 001163
007630 012701 001164
007634 000240
007636
007636 121531
007640 001401
007642 000000

007644 005200
007646 012767 177400 171310
007654 012705 001165
007660 012767 000377 171300
007666 000240
007670
007670 121567 171272
007674 001401
007676 000000

*THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM12*DM3*SRO(0)*DRO(0)*[TST.B+
*BIT.B+CMP.B] BUT NO ADDITIONAL LOGIC IS TESTED.

*TEST 102 EIGHT MICROSTATES (BIN*SM12*DM3*SRO(1)*DRO(0)*CMPB)

* THE ONLY POSSIBLE FAILURE WOULD BE IN STATE D30.90
* SINCE ALL THE OTHER LOGIC HAS BEEN TESTED.

* ROM FLOW-21,27,112,221,233,311,177,33

TST102: INC R0 ;INCREMENT TEST NUMBER
MOV #STMP2,\$TMP1 ;PUT ADDRESS OF \$TMP2 IN \$TMP1
MOV #377,\$TMP2 ;SET LOW BYTE OF \$TMP2 TO ALL ONES
MOV #177400,\$TMP0 ;SET HIGH BYTE OF \$TMP0 TO ALL ONES
MOV #STMP0+1,R5 ;PUT ADDRESS OF \$TMP0 HIGH BYTE IN R5
MOV #STMP1,R1 ;PUT ADDRESS OF \$TMP1 IN R1

SYN102: NOP
IUT102: CMPB (R5),a(R1)+ ;EXECUTE INSTRUCTION UNDER TEST
BEQ TST103 ;:BRANCH IF TEST OK
HALT ;STATE D30.90 FAILED
;FOR LOOPING CHANGE TO 'BR TST102+2' (757)

*THE LOGICAL SEQUENCE WOULD NEXT TEST INSTRUCTIONS BIN*SM12*DM4*SRO(0)*DRO(1)*
*P/CLASS THRU BIN*SM12*DM6*SRO(0)*DRO(0)*[TST.B+BIT.B+CMP.B] BUT NO
*ADDITIONAL LOGIC IS TESTED.

*TEST 103 EIGHT MICROSTATES (BIN*SM12*DM6*SRO(1)*DRO(0)*CMPB)

* THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D67.90.

* ROM FLOW-21,27,116,6,251,122,177,33

TST103: INC R0 ;INCREMENT TEST NUMBER
MOV #177400,\$TMP1 ;SET HIGH BYTE OF \$TMP1 TO ALL ONES
MOV #STMP1+1,R5 ;PUT ADDRESS OF \$TMP1 HI BYTE IN R5
MOV #377,\$TMP2 ;SET LOW BYTE OF \$TMP2 TO ALL ONES

SYN103: NOP
IUT103: CMPB (R5),\$TMP2 ;EXECUTE INSTRUCTION UNDER TEST
BEQ TST104 ;:BRANCH IF TEST OK
HALT ;STATE D67.90 FAILED
;FOR LOOPING CHANGE TO 'BR TST103+2' (763)

.SBTTL

*TEST 104 NINE MICROSTATES (BIN*SM12*DM5*SRO(0)*DRO(0)*CMP.B)

```

3545
3546
3547
3548
3549
3550 007700 005200
3551 007702 012705 001162
3552 007706 012767 000377 171246
3553 007714 012701 001166
3554 007720 012767 000377 171240
3555 007726 012767 001166 171230
3556 007734 000240
3557 007736
3558 007736 021551
3559 007740 001401
3560 007742 000000
3561
3562
3563
3564
3565
3566
3567 007744 005200
3568 007746 012705 001163
3569 007752 012767 177400 171202
3570 007760 012701 001166
3571 007764 012767 000377 171174
3572 007772 012767 001166 171164
3573 010000 121551
3574 010002 001401
3575 010004 000000
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589 010006 005200
3590 010010 012737 000240 177776
3591 010016 012701 000257
3592 010022 000277
3593 010024 020137 177776
3594 010030 001416
3595 010032 012701 177776
3596 010036 000277
3597 010040 020137 177776
3598 010044 001001
3599 010046 000000
3600

:
:
: THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D50.20.
:
:
: ROM FLOW-21,27,115,161,231,233,311,177,33
:*****
TST104: INC RO ;INCREMENT THE TEST NUMBER
MOV #STMP0,R5 ;PUT ADDRESS OF STMP0 IN R5
MOV #377,$STMP0 ;SET LOW BYTE OF STMP0 TO ALL ONES
MOV #STMP2,R1 ;PUT ADDRESS OF STMP2 IN R1
MOV #377,$STMP2 ;SET LOW BYTE OF STMP2 TO ALL ONES
MOV #STMP2,$STMP1 ;PUT ADDRESS OF STMP2 IN STMP1
SYN104: NOP
IUT104:
CMP (R5),@(R1) ;EXECUTE INSTRUCTION UNDER TEST
BEQ TST105 ;GO TO NEXT TEST
HALT ;STATE D50.20 IS BAD
;FOR LOOPING CHANGE TO 'BR TST104+2' (757)
:*****
:TEST 105 EIGHT MICROSTATES (BIN*SM12*DM5*SRO(1)*DRO(0)*CMPB)
:
: THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D50.30.
:*****
TST105: INC RO ;INCREMENT THE TEST NUMBER
MOV #STMP0+1,R5 ;PUT ADDRESS OF STMP0 HIGH BYTE IN R5
MOV #177400,$STMP0 ;SET HIGH BYTE OF STMP0 TO ALL ONES
MOV #STMP2,R1 ;PUT ADDRESS OF STMP2 IN R1
MOV #377,$STMP2 ;SET LOW BYTE OF STMP2 TO ALL ONES
MOV #STMP2,$STMP1 ;PUT ADDRESS OF STMP2 IN STMP1
CMPB (R5),@(R1) ;EXECUTE INSTRUCTION UNDER TEST
BEQ TST106 ;GO TO NEXT TEST
HALT ;STATE D50.30 IS BAD
;FOR LOOPING CHANGE TO 'BR TST105+2' (760)
:*****
:TEST 106 WRITE/READ PSW
:
: THIS TEST VERIFIES THAT THE PSW CAN BE READ THRU THE DATA MUX.
: IF THE TEST FAILS ONE OF MANY THINGS COULD BE BAD WHICH CANNOT BE
: DETERMINED IN THIS DIAGNOSTIC.
: THIS TEST REQUIRES THAT SCCE PS ADRS GETS TO TMC,
: THAT THE TMC DMUX SELECT LINES GET TO PDR, THAT THE PSW
: BITS GET TO THE DMUX, THAT SCCE INTERNAL ADDRESS GETS TO TMC,
: AND SCCA VA00 GETS TO UBC.
:*****
TST106: INC RO ;INCREMENT THE TEST NUMBER
MOV #PRS,$MPSW ;SET PRIORITY BITS WITH A DATO
MOV #257,R1 ;PUT VALUE OF CC'S IN R1
SCC ;SET ALL THE CC'S WITH A CCOP INSTR
CMP R1,$MPSW ;EXECUTE TEST MODE
BEQ TST107 ;BRANCH IF READ PSW WORKS
MOV #PSW,R1 ;GET ADDRESS OF PSW
SCC ;SET ALL THE CONDITION CODES
CMP R1,$MPSW ;DID DMUX SELECT BUS REG?
BNE IS ;BRANCH IF NO
HALT ;EITHER TMC D E28 BAD OR SCCE PS ADDRESS
;NOT GETTING TO TMC D *S A HIGH

```

```

3601                                     ;FOR LOOPING CHANGE TO 'BR TST106+2' (760)
3602 010050 005001 1$: CLR R1
3603 010052 000277 SCC
3604 010054 020137 177776 CMP R1, @MPSW ;DOES TMCD LOW BYTE ENABLE GO HIGH?
3605 010060 001001 BNE 2$ ;BRANCH IF YES
3606 010062 000000 HALT ;EITHER TMCD LO BYTE EN DOES
3607 ;NOT GO HIGH OR IT DOES NOT GET
3608 ;THRU TO PDRE
3609 ;FOR LOOPING CHANGE TO 'BR TST106+2' (752)
3610 010064 2$: HALT
3611 010064 000000 ;TEST FAILED, SEE TEST DESCRIPTION
3612 ;FOR LOOPING CHANGE TO 'BR TST106+2' (751)
3613 ;*****
3614 ;*TEST 107 RTI
3615 ;*
3616 ;* IF FORK A FAILS EXECUTION WILL GO TO ONE OF THREE STATES.
3617 ;* RSD.00 WILL CAUSE A TRAP TO LOCATION 4. THIS WOULD HAPPEN
3618 ;* IF RACF (HALT:OP CD 7) DOES NOT GO HIGH.
3619 ;* STATE D12.01 WOULD CAUSE AN ODD ADDRESS TRAP SINCE R0
3620 ;* WILL CONTAIN A 1. THIS WILL HAPPEN IF RACE E7 IS BAD.
3621 ;* HLT.00 WILL CAUSE THE PROCESSOR TO HALT ON THE INSTRUCTION
3622 ;* UNDER TEST AND WILL OCCUR IF RACF E7 IS BAD.
3623 ;* IF THE INSTRUCTION DOESN'T WORK THEN ONE OF THE RTI MACHINE
3624 ;* STATES IS BAD.
3625 ;*
3626 ;* ROM FLOW-12,156,212,213,214,215,172
3627 ;******
3628 010066 005200 TST107: INC R0 ;INCREMENT TEST NUMBER
3629 010070 012706 MOV #STACK,SP ;INITIALIZE THE STACK
3630 010074 012746 MOV #PR7,-(SP) ;PUT PRIORITY LEVEL 7 ON STACK
3631 010100 012746 010120 MOV #T71,-(SP) ;PUT ADDRESS OF T71 ON STACK
3632 010104 012705 000001 MOV #1,R5 ;PUT ODD ADDRESS IN R5.
3633 010110 000240 SYN107: NOP
3634 010112 IUT107:
3635 010112 000002 RTI ;EXECUTE INSTRUCTION UNDER TEST
3636 010114 000240 NOP ;IF THE PROCESSOR HALTS HERE
3637 ;RACF E17 IS BAD(AFIR51(1))*(HALT:OP CD 7))
3638 010116 000000 HALT ;PCB DID NOT GET LOADED
3639 ;FOR LOOPING CHANGE TO 'BR TST107+2' (764)
3640 010120 013705 177776 T71: MOV @MPSW,R5 ;GET PSW & PUT IN R5
3641 010124 042705 177437 BIC #C<PR7>,R5 ;MASK OUT THE PSW
3642 010130 020527 000340 CMP R5,#PR7 ;DID PSW GET LOADED?
3643 010134 001401 BEQ TST110 ;BRANCH IF YES
3644 010136 000000 HALT ;EITHER PDRD E70(12) DOES NOT GO
3645 ;HIGH ON LOAD PS AND KERNEL MODE
3646 ;OR THE PRIORITY MIX ON PDRD IS BAD
3647 ;FOR LOOPING CHANGE TO 'BR TST107+2' (754)
3648
3649
3650 ;*****
3651 ;*THE RTT WILL NOT BE TESTED HERE SINCE THE ONLY POSSIBLE FORK A
3652 ;*FAILURE WOULD CAUSE AN RTI TO BE EXECUTED. THE T BIT FUNCTIONS OF
3653 ;*THE RTI & RTT ARE TESTED IN PART 2.
3654 ;*****
3655 ;*****
3656 ;*TEST 110 EMT AND TRAP
    
```

```

3657
3658
3659
3660
3661
3662
3663
3664 010140 005200
3665 010142 012737 000340 177776
3666 010150 012706 001100
3667 010154 012737 010250 000030
3668 010162 012737 000240 000032
3669 010170 012737 010304 000010
3670 010176 012737 010306 000020
3671 010204 012737 010310 000034
3672 010212 012737 010312 000070
3673 010220 012737 010314 000130
3674 010226 012737 010316 000430
3675 010234 012737 010320 000630
3676 010242 000277
3677 010244 104377
3678 010246 000000
3679
3680 010250 022726 010246 1$: CMP #18-2,(SP)+
3681 010254 001401 BEQ 2$
3682 010256 000000 HALT
3683
3684 010260 022716 000357 2$: CMP #357,(SP)
3685 010264 001401 BEQ 3$
3686 010266 000000 HALT
3687
3688
3689
3690 010270 000257 3$: CCC
3691 010272 022737 000240 177776 CMP #240,#PSW
3692 010300 001427 BEQ TST111
3693 010302 000000 HALT
3694
3695
3696
3697 010304 4$:
3698 010304 000000 HALT
3699
3700
3701
3702 010306 5$:
3703 010306 000000 HALT
3704
3705
3706 010310 6$:
3707 010310 000000 HALT
3708
3709
3710 010312 7$:
3711 010312 000000 HALT
3712

```

```

:*
:* FORK A SHOULD NOT FAIL.
:* THE INSTRUCTIONS ARE EXECUTED AND THE STACK IS CHECKED TO
:* VERIFY THAT EVERYTHING WORKED OK.
:*
:* ROM FLOW=0,345,354,SVC.00-SVC.90
:*****
TST110: INC R0 ;INCREMENT TEST NUMBER
MOV #PR7,#PSW ;SET PRIORITY LEVEL AT 7
MOV #STACK,SP ;INITIALIZE THE STACK
MOV #18,#EMTVEC ;PUT ADDRESS OF 18 IN EMT VECTOR
MOV #PR5,#EMTVEC+2 ;PUT PRIORITY LEVEL 5 IN EMTVEC +2
MOV #4$,#RESVEC ;SETUP RESVEC
MOV #5$,#20 ;SETUP LOCATION 20
MOV #6$,#34 ;SETUP LOCATION 34
MOV #7$,#70 ;SETUP LOCATION 70
MOV #8$,#130 ;SETUP LOCATION 130
MOV #9$,#430 ;SETUP LOCATION 430
MOV #10$,#630 ;SETUP LOCATION 630
SCC ;PUT PSW IN KNOWN CONFIGURATION
EMT 377 ;EXECUTE INSTRUCTION UNDER TEST
HALT ;NEW PC FAILED TO GET LOADED
;FOR LOOPING CHANGE TO 'BR TST110+2' (735)
;DID CORRECT PC GET STACKED?
;BRANCH IF YES
;OLD PC DID NOT STACK CORRECTLY
;FOR LOOPING CHANGE TO 'BR TST110+2' (731)
;DID PSW GET STACKED PROPERLY?
;BRANCH IF YES
;EITHER PSW DID NOT GET STACKED
;PROPERLY OR PSW <7:5> BITS
;DO NOT WORK
;FOR LOOPING CHANGE TO 'BR TST110+2' (725)
;DID NEW PSW LOAD PROPERLY?
;BRANCH IF YES
;EITHER PSW DID NOT GET LOADED
;PROPERLY OR PSW <7:5> BITS
;DO NOT WORK
;FOR LOOPING CHANGE TO 'BR TST110+2' (717)
;EITHER IRCD EMT IS NOT GOING HIGH
;OR DAPE TV03 IS NOT GOING HIGH
;OR NOT GETTING TO THE ALU
;FOR LOOPING CHANGE TO 'BR TST110+2' (716)
;EITHER DAPE TV02 IS NOT GOING HIGH
;OR IT IS NOT GETTING TO THE ALU
;FOR LOOPING CHANGE TO 'BR TST110+2' (715)
;EITHER DAPE TV01 IS STUCK HIGH
;OR THE LOW IS NOT GETTING TO THE ALU
;FOR LOOPING CHANGE TO 'BR TST110+2' (714)
;EITHER DAPE TV04 IS STUCK HIGH OR
;THE LOW IS NOT GETTING TO THE ALU

```

```

3713                                     :FOR LOOPING CHANGE TO 'BR TST110+2' (713)
3714 010314                               8$:
3715 010314 000000                       HALT                       :DAPE E24(B0) STUCK HIGH (CHIP FAILURE)
3716                                     :FOR LOOPING CHANGE TO 'BR TST110+2' (712)
3717 010316                               9$:
3718 010316 000000                       HALT                       :DAPE E25(B0) STUCK HIGH(CHIP FAILURE)
3719                                     :FOR LOOPING CHANGE TO 'BR TST110+2' (711)
3720 010320                               10$:
3721 010320 000000                       HALT                       :DAPE TV05*07 STUCK HIGH
3722                                     :FOR LOOPING CHANGE TO 'BR TST110+2' (710)
3723                                     :NOTE: THE ONLY WAY THE TRAP INSTRUCTION SHOULD FAIL IS THAT IT GETS
3724                                     :THE WRONG VECTOR. IF THIS HAPPENS A HALT IN LOW CORE SHOULD OCCUR.
3725 010322 012737 010352 000034         MOV #11$,@TRAPVEC           :PUT ADDRESS OF 11$ IN TRAP VECTOR
3726 010330 012737 010346 000010         MOV #12$,@RESVEC          :SETUP RESVEC
3727 010336 012737 010350 000014         MOV #13$,@BPTVEC         :SETUP LOCATION 14
3728 010344 104777                       TRAP 377                  :EXECUTE INSTRUCTION UNDER TEST
3729 010346                               12$:
3730 010346 000000                       HALT                       :EITHER IRCD TRAP DOES NOT GO LOW
3731                                     :OR IT IS NOT GETTING THRU DAPE
3732                                     :FOR LOOPING CHANGE TO 'BR TST110+2' (675)
3733 010350                               13$:
3734 010350 000000                       HALT                       :DAPE E7 IS BAD
3735                                     :FOR LOOPING CHANGE TO 'BR TST110+2' (674)
3736 010352 012737 000036 000034         11$: MOV #36,@TRAPVEC     :RESTORE +2 TO TRAP VECTOR
3737                                     :*****
3738                                     :*TEST 111 IOT
3739                                     :*
3740                                     :* FORK A SHOULD NOT FAIL.
3741                                     :*
3742                                     :* IF THE TRAP VECTOR LOGIC FAILS THE TRAP VECTOR COULD COME
3743                                     :* OUT TO BE 0, 4, OR 24.
3744                                     :*
3745                                     :* THE ONLY OTHER POSSIBLE FAILURE WOULD BE STATE TRP.01.
3746                                     :* IF THIS STATE FAILS TO LOAD THE DR THE TRAP VECTOR WILL
3747                                     :* BE WHATEVER IS IN R4. IF IT FAILS TO LOAD THE BR THE OLD
3748                                     :* PS WILL FAIL TO BE STACKED.
3749                                     :*
3750                                     :* ROM FLOW-14,354, (SVC.00-SVC.90) 355,65,357,360,367,37,25,41,222,300
3751                                     :*****
3752 010360 005200                               TST111: INC R0              :INCREMENT TEST NUMBER
3753 010362 012737 010440 000020         MOV #1$,@20              :SETUP THE IOT VECTOR
3754 010370 012706 001100                 MOV #STACK,SP            :SETUP THE SP
3755 010374 012737 010460 000000         MOV #2$,@0               :SETUP LOCATION ZERO
3756 010402 012737 010462 000014         MOV #3$,@14              :SETUP LOCATION 14
3757 010410 012704 000014                 MOV #14,R4               :SETUP R4
3758 010414 012737 010464 000024         MOV #4$,@24              :SETUP LOCATION 24
3759 010422 012737 010466 000004         MOV #5$,@PERRVEC         :SET UP LOCATION 4
3760 010430 012737 000300 177776         MOV #PR6,@PSW            :SETUP THE PSW
3761 010436 000004                               IOT                       :EXECUTE INSTRUCTION UNDER TEST
3762 010440 042766 177437 000002         1$: BIC #177437,2(SP)     :MASK OF THE PRIORITY BITS ON THE OLD PSW
3763 010446 022766 000300 000002         CMP #300,2(SP)           :DID OLD SP GET STACKED?
3764 010454 001405                       BEQ SEQENC                :BRANCH IF YES
3765 010456 000000                       HALT                      :STATE TRP.01 FAILED TO LOAD BR
3766                                     :FOR LOOPING CHANGE TO 'BR TST111+2' (741)
3767 010460                               2$:
3768 010460 000000                       HALT                       :EITHER DAPE TV04 DOES NOT GO HIGH
    
```

```

3769                                     ;OR IT DOES NOT GET TO THE ALU.
3770                                     ;FOR LOOPING CHANGE TO 'BR TST111+2'' (740)
3771 010462                               3$:
3772 010462 000000                       HALT
3773                                     ;STATE TRP.01 FILED TO LOAD DR
3774 010464                               4$:
3775 010464 000000                       HALT
3776                                     ;EITHER IRCD IOT DOES NOT GET TO
3777                                     ;DAPE E7(4) AS A LOW OR E' IS BAD
3778 010466                               5$:
3779 010466 000000                       HALT
3780                                     ;EITHER IRCD IOT DOES NOT GO LOW
3781                                     ;OR IT DOES NOT GET TO DAPE
3782 010470 016737 170404 177570 SEQENC: MOV $PASS,@#SWR ;FOR LOOPING CHANGE TO 'BR TST111+2'' (735)
3783 010476 005737 000042                TST @#42 ;DISPLAY PASS COUNT IN LIGHTS
3784 010502 001050                        BNE 1$ ;ACT 11 OR XXDP LOAD?
3785 010504 012737 011734 000034        MOV #STRAP,@#TRAPVEC ;BRANCH IF YES
3786 010512 005227 177777                INC #-1 ;SETUP TRAP VECTOR FOR PRINT
3787 010516 001023                        BNE 64$ ;FIRST TIME?
3788 010520 022737 011014 000042        CMP #SENDAD,@#42 ;BRANCH IF NO
3789 010526 001417                        BEQ 64$ ;ACT-11?
3790 010530 104400 010536                TYPE .65$ ;BRANCH IF YES
3791 010534 000414                        BR 64$ ;TYPE ASCIZ STRING
3792                                     ;:65$: .ASCIZ <CRLF>?CEKBADO 11/70 CPU #1?<CRLF><CRLF>
3793 010566                                64$:
3794 010566 005767 170312                TST $ICNT ;CHANGED PASS COUNT YET?
3795 010572 001407                        BEQ 2$ ;BRANCH IF NO
3796 010574 022767 000001 000164        CMP #1,$EOPCT ;EOP COUNT AT 1 YET?
3797 010602 001010                        BNE 1$ ;BRANCH IF NO
3798 010604 005067 170274                CLR $ICNT ;CLEAR CHANGED FLAG
3799 010610 000405                        BR 1$
3800 010612 005267 170266                2$: INC $ICNT ;SET CHANGED FLAG
3801 010616 012767 001000 000142        MOV #1000,$EOPCT ;CHANGE PASS COUNT
3802 010624 022700 000111                1$: CMP #111,R0 ;IS TEST NUMBER OK?
3803 010630 001443                        BEQ 3$ ;BRANCH IF YES
3804 010632 012737 011734 000034        MOV #STRAP,@#TRAPVEC ;SETUP TRAP VECTOR
3805 010640 104400 010646                TYPE .67$ ;TYPE ASCIZ STRING
3806 010644 000414                        BR 66$ ;GET OVER THE ASCIZ
3807                                     ;:67$: .ASCIZ <15><12>/TEST NUMBER(R0) IS /
3808 010676                                66$:
3809 010676 010067 170252                MOV R0,$REGO
3810 010702 016746 170246                MOV $REGO,-(SP) ;SAVE $REGO FOR TYPEOUT
3811 010706 104402                        TYPOC ;GO TYPE--OCTAL ASCII(ALL DIGITS)
3812 010710 104400 010716                TYPE .69$ ;TYPE ASCIZ STRING
3813 010714 000411                        BR 68$ ;GET OVER THE ASCIZ
3814                                     ;:69$: .ASCIZ / SHOULD BE 111/<15><12>
3815 010740                                68$:
3816 010740 005037 177746                3$: CLR @#CONTRL ;ENABLE CACHE
3817                                     ;:*****
3818                                     ;:*****
3819
3820 .SBTTL END OF PASS ROUTINE
3821
3822 ;*INCREMENT THE PASS NUMBER ($PASS)
3823 ;*INDICATE END-OF-PROGRAM AFTER 14 PASSES THRU THE PROGRAM
3824 ;*TYPE 'END PASS'
    
```

```

3825 ;*IF THERES A MONITOR GO TO IT
3826 ;*IF THERE ISN'T JUMP TO TST1
3827 ;*IF IT IS DESIRED TO HAVE A BELL INDICATE THE 'END OF PASS' LOCATION
3828 ;*SENDMG CAN BE CHANGED TO 7.
3829
3830 010744 SEOP:
3831 010744 012737 011734 000034 MOV #STRAP,@#TRAPVEC ;SETUP TRAP VECTOR
3832 010752 005267 170122 INC $PASS ;INCREMENT THE PASS NUMBER
3833 010756 042767 100000 170114 BIC #100000,$PASS ;DON'T ALLOW A NEG. NUMBER
3834 010764 005327 DEC (PC)+ ;LOOP?
3835 010766 000014 SEOPCT: .WORD 14
3836 010770 003015 BGT $DOAGN ;YES
3837 010772 012737 MOV (PC)+,@(PC)+ ;RESTORE COUNTER
3838 010774 000014 SENDCT: .WORD 14
3839 010776 010766 SEOPCT
3840 011000 104400 011030 TYPE .SENDMG ;TYPE 'END PASS'
3841 011004 013700 000042 SGET42: MOV @#42,RO ;GET MONITOR ADDRESS
3842 011010 001405 BEQ $DOAGN ;BRANCH IF NO MONITOR
3843 011012 000005 RESET ;CLEAR THE WORLD
3844 011014 004710 SENDAD: JSR PC,(RO) ;GO TO MONITOR
3845 011016 000240 NOP ;SAVE ROOM
3846 011020 000240 NOP ;FOR
3847 011022 000240 NOP ;ACT11
3848 011024 $DOAGN:
3849 011024 000137 001210 JMP @#TST1 ;RETURN
3850 011030 005015 047105 020104 SENDMG: .ASCII <15><12>/END PASS/
3851 011036 040520 051523
3852 011042 377 377 000 SENULL: .BYTE -.,-1,0 ;NULL CHARACTER STRING
3853 011046 .EVEN
3854 ;:*****
3855
3856 .SBTTL TYPE ROUTINE
3857
3858 ;*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
3859 ;*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
3860 ;*NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
3861 ;*NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
3862 ;*NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
3863 ;*
3864 ;*CALL:
3865 ;*1) USING A TRAP INSTRUCTION
3866 ;* TYPE ,MESADR ;:MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
3867 ;*OR
3868 ;* TYPE
3869 ;* MESADR
3870 ;*
3871 ;*2) USING A JSR INSTRUCTION
3872 ;* MOV PS,-(SP) ;:PUSH PROCESSOR STATUS WORD ON THE STACK
3873 ;* JSR PC,$TYPE ;:CALL TYPE ROUTINE
3874 ;* MESADDR ;:FIRST ADDRESS OF MESSAGE
3875
3876 011046 105767 170077 $TYPE: TSTB $TPFLG ;:IS THERE A TERMINAL?
3877 011052 100002 BPL 1$ ;:BR IF YES
3878 011054 000000 HALT ;:HALT HERE IF NO TERMINAL
3879 011056 000407 BR 3$ ;:LEAVE
3880 011060 010046 1$: MOV RO,-(SP) ;:SAVE RO
    
```



```

3937      .BYTE      N      ::N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
3938      .BYTE      M      ::M=1 OR 0
3939
3940      ::1=TYPE LEADING ZEROS
3941      ::0=SUPPRESS LEADING ZEROS
3942      *$TYPON-----ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
3943      *$TYPOS OR $TYPOC
3944      *CALL:
3945      *      MOV      NUM,-(SP)      ::NUMBER TO BE TYPED
3946      *      TYPON      ::CALL FOR TYPEOUT
3947
3948      *$TYPOC-----ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
3949      *CALL:
3950      *      MOV      NUM,-(SP)      ::NUMBER TO BE TYPED
3951      *      TYPOC      ::CALL FOR TYPEOUT
3952
3953      011262 017646 000000 000211 $TYPOS: MOV      @ (SP),-(SP)      ::PICKUP THE MODE
3954      011266 116667 000001      MOVSB 1(SP),SOFILL      ::LOAD ZERO FILL SWITCH
3955      011274 112667 000207      MOVSB (SP)+,SOMODE+1      ::NUMBER OF DIGITS TO TYPE
3956      011300 062716 000002      ADD      #2,(SP)      ::ADJUST RETURN ADDRESS
3957      011304 000406      BR      $TYPON
3958      011306 112767 000001 000171 $TYPOC: MOVSB #1,SOFILL      ::SET THE ZERO FILL SWITCH
3959      011314 112767 000006 000165      MOVSB #6,SOMODE+1      ::SET FOR SIX(6) DIGITS
3960      011322 112767 000005 000154 $TYPON: MOVSB #5,SOCNT      ::SET THE ITERATION COUNT
3961      011330 010346      MOV      R3,-(SP)      ::SAVE R3
3962      011332 010446      MOV      R4,-(SP)      ::SAVE R4
3963      011334 010546      MOV      R5,-(SP)      ::SAVE R5
3964      011336 116704 000145      MOVSB  SOMODE+1,R4      ::GET THE NUMBER OF DIGITS TO TYPE
3965      011342 005404      NEG      R4
3966      011344 062704 000006      ADD      #6,R4      ::SUBTRACT IT FOR MAX. ALLOWED
3967      011350 110467 000132      MOVSB  R4,SOMODE      ::SAVE IT FOR USE
3968      011354 116704 000125      MOVSB  SOFILL,R4      ::GET THE ZERO FILL SWITCH
3969      011360 016605 000012      MOV      12(SP),R5      ::PICKUP THE INPUT NUMBER
3970      011364 005003      CLR      R3      ::CLEAR THE OUTPUT WORD
3971      011366 006105      1$:  ROL      R5      ::ROTATE MSB INTO 'c'
3972      011370 000404      BR      3$      ::GO DO MSB
3973      011372 006105      2$:  ROL      R5      ::FORM THIS DIGIT
3974      011374 006105      ROL      R5
3975      011376 006105      ROL      R5
3976      011400 010503      MOV      R5,R3
3977      011402 006103      3$:  ROL      R3      ::GET LSB OF THIS DIGIT
3978      011404 105367 000076      DECB  SOMODE      ::TYPE THIS DIGIT?
3979      011410 100016      BPL      7$      ::BR IF NO
3980      011412 042703 177770      BIC      #177770,R3      ::GET RID OF JUNK
3981      011416 001002      BNE      4$      ::TEST FOR 0
3982      011420 005704      TST      R4      ::SUPPRESS THIS 0?
3983      011422 001403      BEQ      5$      ::BR IF YES
3984      011424 005204      4$:  INC      R4      ::DON'T SUPPRESS ANYMORE 0'S
3985      011426 052703 000060      BIS      #'0,R3      ::MAKE THIS DIGIT ASCII
3986      011432 052703 000040      5$:  BIS      #' ,R3      ::MAKE ASCII IF NOT ALREADY
3987      011436 110367 000040      MOVSB  R3,8$      ::SAVE FOR TYPING
3988      011442 104400 011502      TYPE  8$      ::GO TYPE THIS DIGIT
3989      011446 105367 000032      7$:  DECB  $OCNT      ::COUNT BY 1
3990      011452 003347      BGT      2$      ::BR IF MORE TO DO
3991      011454 002402      BLT      6$      ::BR IF DONE
3992      011456 005204      INC      R4      ::INSURE LAST DIGIT ISN'T A BLANK
    
```

```

3993 011460 000744          BR      2$          ;;GO DO THE LAST DIGIT
3994 011462 012605          6$:  MOV    (SP)+,R5      ;;RESTORE R5
3995 011464 012604          MOV    (SP)+,R4      ;;RESTORE R4
3996 011466 012603          MOV    (SP)+,R3      ;;RESTORE R3
3997 011470 016666 000002 000004  MOV    2(SP),4(SP)    ;;SET THE STACK FOR RETURNING
3998 011476 012616          MOV    (SP)+,(SP)
3999 011500 000002          RTI                    ;;RETURN
4000 011502 000           8$:  .BYTE  0          ;;STORAGE FOR ASCII DIGIT
4001 011503 000           .BYTE  0          ;;TERMINATOR FOR TYPE ROUTINE
4002 011504 000          $OCNT: .BYTE  0      ;;OCTAL DIGIT COUNTER
4003 011505 000          $OFILL: .BYTE  0     ;;ZERO FILL SWITCH
4004 011506 000000          $OMODE: .WORD  0     ;;NUMBER OF DIGITS TO TYPE
4005                                     ;;*****
4006
4007          .SBTTL  CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
4008
4009          ;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
4010          ;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT.  DEPENDING ON WHETHER THE
4011          ;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
4012          ;*BEFORE THE FIRST DIGIT OF THE NUMBER.  LEADING ZEROS WILL ALWAYS BE
4013          ;*REPLACED WITH SPACES.
4014          ;*CALL:
4015          ;*      MOV    NUM,-(SP)          ;;PUT THE BINARY NUMBER ON THE STACK
4016          ;*      TYPDS          ;;GO TO THE ROUTINE
4017
4018          $TYPDS:
4019          MOV    R0,-(SP)          ;;PUSH R0 ON STACK
4020          MOV    R1,-(SP)          ;;PUSH R1 ON STACK
4021          MOV    R2,-(SP)          ;;PUSH R2 ON STACK
4022          MOV    R3,-(SP)          ;;PUSH R3 ON STACK
4023          MOV    R5,-(SP)          ;;PUSH R5 ON STACK
4024          MOV    #20200,-(SP)      ;;SET BLANK SWITCH AND SIGN
4025          MOV    20(SP),R5        ;;GET THE INPUT NUMBER
4026          BPL    1$              ;;BR IF INPUT IS POS.
4027          NEG    R5              ;;MAKE THE BINARY NUMBER POS.
4028          MOVSB #'-',1(SP)        ;;MAKE THE ASCII NUMBER NEG.
4029          CLR    R0              ;;ZERO THE CONSTANTS INDEX
4030          MOV    #SDBLK,R3        ;;SETUP THE OUTPUT POINTER
4031          MOVSB #'',(R3)+         ;;SET THE FIRST CHARACTER TO A BLANK
4032          CLR    R2              ;;CLEAR THE BCD NUMBER
4033          MOV    $DTBL(R0),R1     ;;GET THE CONSTANT
4034          SUB    R1,R5           ;;FORM THIS BCD DIGIT
4035          BLT    4$              ;;BR IF DONE
4036          INC    R2              ;;INCREASE THE BCD DIGIT BY 1
4037          BR    3$
4038          ADD    R1,R5           ;;ADD BACK THE CONSTANT
4039          TST    R2              ;;CHECK IF BCD DIGIT=0
4040          BNE    5$              ;;FALL THROUGH IF 0
4041          TSTB  (SP)            ;;STILL DOING LEADING 0'S?
4042          BMI    7$              ;;BR IF YES
4043          ASLB  (SP)            ;;MSD?
4044          BCC    6$              ;;BR IF NO
4045          MOVSB 1(SP),-1(R3)      ;;YES--SET THE SIGN
4046          BIS    #'0,R2         ;;MAKE THE BCD DIGIT ASCII
4047          BIS    #' ,R2         ;;MAKE IT A SPACE IF NOT ALREADY A DIGIT
4048          MOVSB R2,(R3)+        ;;PUT THIS CHARACTER IN THE OUTPUT BUFFER
    
```

```

4049 011632 005720          TST      (R0)+          ;;JUST INCREMENTING
4050 011634 020027 000010  CMP      R0,#10        ;;CHECK THE TABLE INDEX
4051 011640 002746          BLT     2$              ;;GO DO THE NEXT DIGIT
4052 011642 003002          BGT     8$              ;;GO TO EXIT
4053 011644 010502          MOV     R5,R2          ;;GET THE LSD
4054 011646 000764          BR      6$              ;;GO CHANGE TO ASCII
4055 011650 105726          8$:    TSTB     (SP)+          ;;WAS THE LSD THE FIRST NON-ZERO?
4056 011652 100003          BPL     9$              ;;BR IF NO
4057 011654 116663 177777 177776  MOVB    -1(SP),-2(R3)   ;;YES--SET THE SIGN FOR TYPING
4058 011662 105013          9$:    CLRB     (R3)          ;;SET THE TERMINATOR
4059 011664 012605          MOV     (SP)+,R5       ;;POP STACK INTO R5
4060 011666 012603          MOV     (SP)+,R3       ;;POP STACK INTO R3
4061 011670 012602          MOV     (SP)+,R2       ;;POP STACK INTO R2
4062 011672 012601          MOV     (SP)+,R1       ;;POP STACK INTO R1
4063 011674 012600          MOV     (SP)+,R0       ;;POP STACK INTO R0
4064 011676 104400 011724          TYPE    $DBLK          ;;NOW TYPE THE NUMBER
4065 011702 016666 000002 000004  MOV     2(SP),4(SP)    ;;ADJUST THE STACK
4066 011710 012616          MOV     (SP)+,(SP)
4067 011712 000002          RTI                      ;;RETURN TO USER
4068 011714 023420          $DTBL: 10000.
4069 011716 001750          1000.
4070 011720 000144          100.
4071 011722 000012          10.
4072 011724 000004          $DBLK: .BLKW 4
4073          ;;*****
4074
4075          .SBTTL TRAP DECODER
4076
4077          ;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE 'TRAP' INSTRUCTION
4078          ;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
4079          ;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
4080          ;*GO TO THAT ROUTINE.
4081
4082 011734 010046          $TRAP: MOV     R0,-(SP)   ;;SAVE R0
4083 011736 016600 000002  MOV     2(SP),R0       ;;GET TRAP ADDRESS
4084 011742 005740          TST     -(R0)          ;;BACKUP BY 2
4085 011744 111000          MOVB   (R0),R0         ;;GET RIGHT BYTE OF TRAP
4086 011746 016000 011754  MOV     $TRPAD(R0),R0  ;;INDEX TO TABLE
4087 011752 000200          RTS     R0              ;;GO TO ROUTINE
4088
4089
4090          .SBTTL TRAP TABLE
4091
4092          ;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
4093          ;*BY THE 'TRAP' INSTRUCTION.
4094
4095          :
4096          : ROUTINE
4097          :
4098 011754          $TRPAD: $TYPE    ;;CALL=TYPE    TRAP+0(104400) TTY TYPEOUT ROUTINE
4099 011756 011046          $TYPOC  ;;CALL=TYPOC   TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)
4100 011760 011262          $TYPOS  ;;CALL=TYPOS   TRAP+4(104404) TYPE OCTAL NUMBER (NO LEADING ZEROS)
4101 011762 011322          $TYPON  ;;CALL=TYPON    TRAP+6(104406) TYPE OCTAL NUMBER (AS PER LAST CALL)
4102 011764 011510          $TYPDS  ;;CALL=TYPDS   TRAP+10(104410) TYPE DECIMAL NUMBER (WITH SIGN)
4103 011766 011766          SUBTAB: .WORD
4104          .END
    
```


IUT66	006722	3042#		
IUT67	006750	3074#		
IUT70	007004	3108#		
IUT71	007062	3154#		
IUT72	007136	3198#		
IUT73	007176	3236#		
IUT74	007250	3277#		
IUT75	007312	3318#		
IUT76	007374	3364#		
IUT77	007436	3398#		
JMPT0	006002	2671	2675#	
JMPTAD	005032	2193	2205#	
JMPT2AD	005056	2219	2223#	
KDPAR0=	172360	314#		
KDPAR1=	172362	315#		
KDPAR2=	172364	316#		
KDPAR3=	172366	317#		
KDPAR4=	172370	318#		
KDPAR5=	172372	319#		
KDPAR6=	172374	320#		
KDPAR7=	172376	321#		
KDPDR0=	172320	292#		
KDPDR1=	172322	293#		
KDPDR2=	172324	294#		
KDPDR3=	172326	295#		
KDPDR4=	172330	296#		
KDPDR5=	172332	297#		
KDPDR6=	172334	298#		
KDPDR7=	172336	299#		
KERSTK=	001100	31#		
KIPAR0=	172340	303#		
KIPAR1=	172342	304#		
KIPAR2=	172344	305#		
KIPAR3=	172346	306#		
KIPAR4=	172350	307#		
KIPAR5=	172352	308#		
KIPAR6=	172354	309#		
KIPAR7=	172356	310#		
KIPDR0=	172300	281#		
KIPDR1=	172302	282#		
KIPDR2=	172304	283#		
KIPDR3=	172306	284#		
KIPDR4=	172310	285#		
KIPDR5=	172312	286#		
KIPDR6=	172314	287#		
KIPDR7=	172316	288#		
LF =	000012	45#	3921	3927
LOADRS=	177740	155#		
MAINT =	177750	159#		
MAPHO =	170202	398#		
MAPHO0=	170202	334#	398	
MAPHO1=	170206	336#	400	
MAPHO2=	170212	338#	402	
MAPHO3=	170216	340#	404	
MAPHO4=	170222	342#	406	
MAPHO5=	170226	344#	408	

MAPH06=	170232	346#	410
MAPH07=	170236	348#	412
MAPH1 =	170206	400#	
MAPH10=	170242	350#	
MAPH11=	170246	352#	
MAPH12=	170252	354#	
MAPH13=	170256	356#	
MAPH14=	170262	358#	
MAPH15=	170266	360#	
MAPH16=	170272	362#	
MAPH17=	170276	364#	
MAPH2 =	170212	402#	
MAPH20=	170302	366#	
MAPH21=	170306	368#	
MAPH22=	170312	370#	
MAPH23=	170316	372#	
MAPH24=	170320	374#	
MAPH25=	170326	376#	
MAPH26=	170332	378#	
MAPH27=	170336	380#	
MAPH3 =	170216	404#	
MAPH30=	170342	382#	
MAPH31=	170346	384#	
MAPH32=	170352	386#	
MAPH33=	170356	388#	
MAPH34=	170362	390#	
MAPH35=	170366	392#	
MAPH36=	170372	394#	
MAPH37=	170376	396#	
MAPH4 =	170222	406#	
MAPH5 =	170226	408#	
MAPH6 =	170232	410#	
MAPH7 =	170236	412#	
MAPL0 =	170200	397#	
MAPL00=	170200	333#	397
MAPL01=	170204	335#	399
MAPL02=	170210	337#	401
MAPL03=	170214	339#	403
MAPL04=	170220	341#	405
MAPL05=	170224	343#	407
MAPL06=	170230	345#	409
MAPL07=	170234	347#	411
MAPL1 =	170204	399#	
MAPL10=	170240	349#	
MAPL11=	170244	351#	
MAPL12=	170250	353#	
MAPL13=	170254	355#	
MAPL14=	170260	357#	
MAPL15=	170264	359#	
MAPL16=	170270	361#	
MAPL17=	170274	363#	
MAPL2 =	170210	401#	
MAPL20=	170300	365#	
MAPL21=	170304	367#	
MAPL22=	170310	369#	
MAPL23=	170314	371#	

\$REG0	001154	490#	2155*	2994*	3809*	3810								
\$REG1	001156	491#												
\$REG2	001160	492#												
\$RTI	005610	2522	2559#											
\$SAVRE=	***** U	4103												
\$SETUP=	000024	417#	3788	3818#	3832									
\$STUP =	177777	417#	3818#											
\$SVPC =	000204	449#	454											
\$SWR =	160000	25#	497	629	651	676	701	726	755	772	796	819	841	859
		1160	1253	1279	1305	1331	1357	1383	1410	1520	1575	1645	1713	1768
		1899	1957	1995	2069	2104	2123	2146	2192	2219	2238	2269	2329	2369
		2394	2437	2477	2519	2580	2616	2648	2671	2696	2719	2751	2790	2827
		2912	2934	2981	3038	3070	3104	3151	3190	3231	3271	3313	3359	3394
		3434	3472	3505	3533	3551	3568	3590	3629	3665	3753	3825	3832	3843
		3849	3850											
\$TKB	001140	481#												
\$TKS	001136	480#												
\$TMP0	001162	493#	3273	3507*	3508	3551	3552*	3568	3569*					
\$TMP1	001164	494#	1907	1909	1912	2000	2008	2009	2042	2069	2078*	2079	2084	2105
		2124	2147	2153	2329	2336	2346	2369	2395	2402	2445	2477	2616	2696
		2719	2751	2790	2834	2912	2934	2982	3002	3022	3038	3072*	3075*	3076
		3104*	3105*	3106	3151	3191*	3233*	3240	3272*	3281	3360*	3368	3395	3438
		3472	3473*	3474	3481	3505*	3509	3533*	3534	3555*	3572*			
\$TMP2	001166	495#	1996	2630	2720	2798	2835	2914	2941	3192		3232	3238	3271
		3275*	3279	3359	3394*	3396	3402	3437*	3443	3472*	3505	3506*	3535*	3538
		3553	3554*	3555	3570	3571*	3572							
\$TMP3	001170	496#												
\$TN =	000112	1#	25	618	629#	634	636	640	651#	656	660	665	676#	682
		686	690	701#	707	711	715	726#	732	736	745	755#	758	760
		762	772#	777	781	786	796#	801	805	809	819#	824	828	832
		841#	844	846	848	859#	866	1141	1160#	1175	1243	1246	1253#	1256
		1260	1266	1269	1270	1272	1279#	1282	1286	1292	1295	1296	1298	1305#
		1308	1312	1318	1321	1322	1324	1331#	1334	1338	1344	1347	1348	1350
		1357#	1360	1364	1370	1373	1374	1376	1383#	1386	1390	1396	1399	1400
		1402	1410#	1509	1520#	1529	1531	1548	1551	1555	1556	1559	1575#	1579
		1581	1584	1599	1602	1606	1609	1612	1613	1616	1645#	1646	1648	1662
		1666	1673	1677	1684	1687	1691	1695	1696	1698	1713#	1714	1715	1727
		1730	1737	1745	1748	1750	1768#	1773	1877	1880	1899#	1901	1914	1917
		1921	1929	1937	1941	1957#	1959	1960	1963	1971	1972	1974	1995#	2003
		2004	2013	2016	2024	2025	2030	2033	2035	2044	2047	2051	2069#	2072
		2073	2076	2082	2086	2089	2091	2104#	2108	2109	2111	2112	2114	2123#
		2126	2128	2130	2131	2133	2146#	2149	2150	2154	2156	2159	2170	2192#
		2195	2196	2200	2203	2206	2208	2210	2219#	2220	2221	2224	2225	2227
		2238#	2239	2240	2244	2269#	2274	2275	2279	2282	2286	2292	2293	2306
		2311	2329#	2333	2334	2340	2344	2349	2353	2354	2356	2369#	2373	2374
		2376	2377	2380	2394#	2398	2399	2401	2405	2408	2418	2437#	2448	2449
		2453	2454	2457	2459	2477#	2482	2483	2485	2489	2494	2497	2519#	2529
		2529	2533	2542	2546	2552	2557	2560	2565	2580#	2585	2586	2592	2595
		2598	2599	2602	2616#	2622	2623	2625	2628	2632	2635	2637	2648#	2653
		2656	2657	2659	2671#	2672	2673	2676	2681	2696#	2700	2701	2703	2704
		2706	2719#	2725	2726	2729	2733	2736	2737	2739	2751#	2754	2755	2758
		2759	2779	2790#	2793	2794	2797	2800	2803	2805	2827#	2859	2861	2868
		2872	2877	2881	2887	2893	2894	2904	2912#	2917	2918	2920	2921	2923
		2934#	2938	2939	2943	2946	2947	2950	2981#	2990	2991	2997	3005	3009
		3013	3023	3024	3026	3038#	3041	3042	3045	3046	3059	3070#	3073	3074
		3077	3078	3091	3104#	3107	3108	3114	3120	3123	3127	3128	3139	3151#

		3153	3154	3157	3160	3164	3178	3190#	3197	3198	3200	3203	3206	3218
		3231#	3235	3236	3239	3242	3246	3259	3271#	3276	3277	3280	3283	3286
		3296	3313#	3316	3318	3321	3324	3328	3332	3335	3336	3347	3359#	3363
		3364	3367	3370	3373	3383	3394#	3397	3398	3401	3404	3408	3421	3434#
		3440	3441	3444	3445	3448	3460	3472#	3476	3477	3480	3483	3486	3496
		3505#	3510	3511	3513	3514	3525	3533#	3536	3537	3539	3540	3543	3551#
		3556	3557	3559	3560	3562	3568#	3574	3575	3578	3590#	3594	3599	3606
		3611	3613	3629#	3633	3634	3638	3643	3644	3655	3665#	3678	3682	3686
		3692	3693	3698	3703	3707	3711	3715	3718	3721	3730	3734	3737	3753#
		3765	3768	3772	3775	3779								
\$TPB	001144	483#	2831	2832	3916*	3927								
\$TPFLG	001151	487#	3876	3927										
\$TPS	001142	482#	2827	2828	2829	2830	3914	3927						
\$TRAP	011734	3785	3804	3831	4082#									
\$TRP =	000012	4089#	4099#	4100#	4101#	4102#	4103#							
\$TRPAD	011754	4086	4097#											
\$STAN#	001102	466#												
\$TYFEN=	***** U	4103												
\$TYFDS	011510	4018#	4102											
\$TYFE	011046	4089	4089	4098										
\$TYPEC	011212	3895	3902	3909	3914#	3915								
\$TYPEX	011260	3920	3922	3925#										
\$TYPOC	011306	3958#	4099											
\$TYPON	011322	3957	3960#	4101										
\$TYPOS	011262	3953#	4100											
\$SET4=	000000	3843#												
\$STN =	000105	520#	527#	528#	529#	531#	532#	534#	536#	538#	540#	542#	545#	546#
		548#	550#	551#	552#	553#	555#	556#	558#	559#	561#	563#	564#	565#
		567#	569#	571#	573#	577#	578#	580#	582#	584#	586#	588#	590#	593#
		594#	595#	597#	599#	601#	603#	605#	606#	608#	609#			
\$STPS	006422	2830*	2890#											
\$STRP =	000002	4088#	4099	4100	4101	4102	4103							
\$OF ILL	011505	3954*	3958*	3968	4003#									
.	= 011770	420#	424	426#	449	450#	452#	454#	462#	500	636	656	662	682
		688	707	713	732	738	760	777	783	801	807	824	830	846
		864	866	876	878	888	890	899	901	913	915	925	927	936
		938	948	950	960	962	975	977	987	989	1001	1003	1014	1016
		1022	1024	1035	1037	1055	1057	1060	1070	1072	1083	1085	1095	1097
		1110	1112	1123	1125	1135	1137	1167	1170	1175	1186	1189	1194	1205
		1208	1213	1221	1225	1229	1233	1240	1244	1256	1260	1266	1270	1282
		1286	1292	1296	1308	1312	1318	1322	1334	1338	1344	1348	1360	1364
		1370	1374	1386	1390	1396	1400	1435	1439	1444	1448	1453	1457	1462
		1466	1471	1475	1480	1484	1548	1551	1556	1584	1589	1599	1602	1606
		1609	1613	1662	1666	1673	1677	1684	1687	1691	1696	1727	1730	1745
		1748	1773	1779	1787	1792	1801	1808	1817	1824	1833	1840	1848	1851
		1860	1869	1878	1914	1917	1921	1929	1937	1963	1972	2013	2016	2025
		2030	2033	2044	2047	2051	2082	2086	2089	2112	2131	2156	2159	2200
		2203	2208	2225	2279	2282	2286	2297	2308	2340	2344	2349	2354	2377
		2405	2408	2454	2457	2489	2494	2542	2546	2552	2557	2560	2592	2595
		2599	2628	2632	2635	2653	2657	2676	2704	2729	2733	2737	2759	2800
		2803	2868	2872	2877	2881	2887	2894	2921	2943	2947	2997	3005	3009
		3013	3024	3046	3078	3114	3120	3123	3128	3160	3164	3203	3206	3242
		3246	3283	3286	3321	3324	3328	3332	3336	3370	3373	3404	3408	3445
		3448	3483	3486	3514	3540	3560	3575	3599	3606	3611	3638	3644	3678
		3682	3686	3693	3698	3703	3707	3711	3715	3718	3721	3730	3734	3765
		3768	3772	3775	3779	3808#	3850	3853#	3927	4072#	4103			

COMA	1662#														
COMAA	2377#														
COMB	1665#	1666													
COMBB	2489#														
COMC	1686#	1687													
COMCC	3114#														
COMD	1929#														
COMDD	3774#	3775													
COME	1916#	1917	2046#	2047											
COMEE	3767#	3768													
COMENT	2559#	2560													
COMFF	3778#	3779													
COMG	2281#	2282													
COMGG	3697#	3698													
COMH	2281#	2286													
COMHH	3702#	3703													
COMI	2340#														
COMII	3706#	3707													
COMJ	2493#	2494													
COMJJ	3710#	3711													
COMK	2552#														
COMKK	3714#	3715													
COML	2675#	2676													
COMLL	3717#	3718													
COMLEN	1#	416#													
COMMM	3720#	3721													
COMMN	3160#														
COMNN	3729#	3730													
COMO	3242#														
COMP	3404#	3686#													
COMQ	3693#														
COMQ	3606#														
COMX	3599#														
COMZ	3644#														
DOC	1#	527	528	529	531	532	534	536	538	540	542	545	546	548	550
	551	552	553	555	556	558	559	561	563	564	565	567	569	571	573
	577	578	580	582	584	586	588	590	593	594	595	597	599	601	603
	605	606	608	609											
DOCEXP	1#	527	528	529	531	532	534	536	538	540	542	545	546	548	550
	551	552	553	555	556	558	559	561	563	564	565	567	569	571	573
	577	578	580	582	584	586	588	590	593	594	595	597	599	601	603
	605	606	608	609											
ENDCOM	1#	416#													
ERROR	34#														
ERRORD	1#	635	655	661	681	687	706	712	731	737	759	776	782	800	806
	823	829	845	865	877	889	900	914	926	937	949	961	976	988	1002
	1015	1023	1036	1056	1059	1071	1084	1096	1111	1124	1136	1167	1169	1175	1186
	1188	1194	1205	1207	1213	1221	1225	1229	1233	1240	1244	1256	1260	1266	1270
	1282	1286	1292	1296	1308	1312	1318	1322	1334	1338	1344	1348	1360	1364	1370
	1374	1386	1390	1396	1400	1435	1439	1444	1448	1453	1457	1462	1466	1471	1475
	1480	1484	1548	1550	1556	1584	1599	1601	1606	1608	1613	1662	1665	1673	1677
	1683	1686	1690	1696	1727	1729	1745	1747	1773	1779	1787	1792	1801	1808	1817
	1824	1833	1840	1848	1851	1860	1869	1878	1914	1916	1920	1929	1937	1963	1972
	2013	2015	2025	2030	2032	2044	2046	2050	2082	2086	2088	2112	2131	2156	2159
	2200	2202	2208	2225	2279	2281	2285	2297	2307	2340	2343	2349	2354	2377	2405
	2407	2454	2456	2489	2493	2542	2546	2552	2556	2559	2592	2594	2599	2628	2632

	1272	1298	1324	1350	1376	1402	1509	1559	1616	1698	1750	1880	1941	1974	2035
	2091	2114	2133	2170	2210	2227	2244	2311	2356	2380	2418	2459	2497	2565	2602
	2637	2659	2681	2706	2739	2779	2805	2904	2923	2950	3026	3059	3091	3139	3178
	3218	3259	3296	3347	3383	3421	3460	3496	3525	3543	3562	3578	3613	3655	3737
POP	1#	416#	4059												
PUSH	1#	416#	4018												
SAVEAD	1#														
SCOPE	35#														
SETTRA	4089#	4099	4100	4101	4102										
SETUP	1#	416#													
SKIP	1#	416#	634	660	686	711	736	758	781	805	828	844	1212	1243	1269
	1295	1321	1347	1373	1399	1554	1612	1695	1737	1877	1971	2024	2075	2111	2130
	2154	2206	2224	2306	2353	2376	2401	2453	2485	2533	2598	2625	2656	2703	2736
	2758	2797	2893	2920	2946	3023	3045	3077	3127	3157	3200	3239	3280	3335	3367
	3401	3444	3480	3513	3539	3559	3574	3594	3643	3692	3764				
SLASH	1#	416#													
SPACE	416#														
STARS	1#	416#	429	455	503	520	611	618	627	640	649	665	674	690	699
	715	724	740	745	753	762	770	786	794	809	817	832	839	848	857
	1141	1158	1246	1251	1272	1277	1298	1303	1324	1329	1350	1355	1376	1381	1402
	1408	1498	1509	1518	1536	1540	1559	1573	1616	1643	1698	1711	1750	1766	1781
	1794	1810	1826	1842	1853	1862	1871	1880	1897	1941	1955	1974	1993	1998	2002
	2035	2067	2091	2102	2114	2121	2133	2144	2163	2167	2170	2190	2210	2217	2227
	2236	2244	2267	2311	2327	2356	2367	2380	2392	2412	2415	2418	2435	2459	2475
	2497	2517	2565	2578	2602	2614	2637	2646	2659	2669	2681	2694	2706	2717	2739
	2749	2763	2767	2772	2776	2779	2788	2805	2825	2898	2901	2904	2910	2923	2932
	2950	2979	3026	3036	3051	3055	3059	3068	3084	3087	3091	3092	3133	3136	3139
	3149	3168	3175	3178	3188	3210	3215	3218	3229	3250	3255	3259	3269	3290	3293
	3296	3311	3340	3344	3347	3357	3376	3380	3383	3392	3412	3413	3421	3432	3452
	3456	3460	3470	3490	3493	3496	3503	3518	3522	3525	3531	3543	3549	3562	3566
	3578	3588	3613	3627	3650	3654	3655	3663	3737	3751	3817	3818	3854	3927	4005
	4073														
TRMTRP	4089#														
TYPBIN	1#	416#													
TYPDEC	1#	416#													
TYPNAM	1#	416#	3786												
TYPNUM	1#	416#													
TYPOCS	1#	416#													
TYPOCT	1#	416#	3810												
TYPTXT	1#	416#	3805	3812											
\$IUT	1#	1531	1581	1648	1715	1960	2004	2073	2109	2128	2150	2196	2221	2240	2275
	2293	2334	2374	2399	2449	2483	2530	2586	2623	2673	2701	2726	2755	2794	2861
	2918	2939	2991	3042	3074	3108	3154	3198	3236	3277	3318	3364	3398	3441	3477
	3511	3537	3557	3634											
\$SAVEA	1#														
\$SYNC	1#	1529	1579	1646	1714	1901	1959	2003	2072	2108	2126	2149	2195	2220	2239
	2274	2292	2333	2373	2398	2448	2482	2529	2585	2622	2672	2700	2725	2754	2793
	2859	2917	2938	2990	3041	3073	3107	3153	3197	3235	3276	3316	3363	3397	3440
	3476	3510	3536	3556	3633										
\$SCPRE	455#	490	491	492											
\$SCPTM	455#	493	494	495	496										
\$SESCA	1#	416#													
\$SNEWT	1#	416#	618	640	665	690	715	745	762	786	809	832	848	1141	1246
	1272	1298	1324	1350	1376	1402	1509	1559	1616	1698	1750	1880	1941	1974	2035
	2091	2114	2133	2170	2210	2227	2244	2311	2356	2380	2418	2459	2497	2565	2602
	2637	2659	2681	2706	2739	2779	2805	2904	2923	2950	3026	3059	3091	3139	3178

D 11

SEQ 0133

	3218	3259	3296	3347	3383	3421	3460	3496	3525	3543	3562	3578	3613	3655	3737
\$\$SET	4089#	4099	4100	4101	4102										
\$\$SKIP	1#	416#	634	660	686	711	736	758	781	805	828	844	1243	1269	1295
	1321	1347	1373	1399	1555	1612	1695	1737	1877	1971	2024	2076	2111	2130	2154
	2206	2224	2306	2353	2376	2401	2453	2485	2533	2598	2625	2656	2703	2736	2758
	2797	2893	2920	2946	3023	3045	3077	3127	3157	3200	3239	3280	3335	3367	3401
	3444	3480	3513	3539	3559	3574	3594	3643	3692						
.EQUAT	1#														
.HEADE	1#	16													
.KT11	1#														
.SETUP	1#	417	3818												
.SWRHI	1#														
.SWRLO	1#														
.SACT1	1#	429													
.SCATC	1#	417													
.SCMTA	1#	455													
.SDB2D	1#														
.SDB2O	1#														
.SDIV	1#														
.SEOP	1#	3818													
.SERRO	1#														
.SERRT	1#														
.SMULT	1#														
.SFWE	1#														
.SRAND	1#														
.SRDE	1#														
.SRDOC	1#														
.SREAD	1#														
.SSAVE	1#														
.SSB2D	1#														
.SSB2O	1#														
.SSCOP	1#														
.SSIZE	1#														
.SSUPR	1#														
.STRAP	1#	3818#	4073												
.STYPB	1#														
.STYPD	1#	3818#	4005												
.STYPE	1#	3818#	3854												
.STYPO	1#	3818#	3927												
.1170	1#	26													

ERRORS DETECTED: 0

CEKBAD.BIN,CEKBAD.LST/CRF/SOL/NL:TOC=CEKBAD.SML,CEKBAD.P11
 RUN-TIME: 71 85 6 SECONDS
 RUN-TIME RATIO: 267/164=1.6
 CORE USED: 35K (69 PAGES)