


DJ11

LOGIC TEST
MD-11-DZDJA-D

EP-DZDJA-D-DL-A
COPYRIGHT©1976
FICHE 1 OF 1

NOV 1976
digital
MADE IN USA



B01

DATA 104

DATA 104

DATA 104

DATA 104

DATA 104

DATA 104

DATA 104

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-D2DJA-D-D
 PRODUCT NAME: D111 LOGIC TESTS
 PROGRAM DATE: MAY 1976
 MAINTAINER: DIAGNOSTIC GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSIDERED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT © 1972, 1976 BY DIGITAL EQUIPMENT CORPORATION

D111 LOGIC TESTS
 MAINTAINER: DIAGNOSTIC GROUP
 PROGRAM DATE: MAY 1976
 PRODUCT NAME: D111 LOGIC TESTS
 PRODUCT CODE: MAINDEC-11-D2DJA-D-D
 E01

F01

11-22-75

2011 LOGIC TESTS

MAY 11 27.732) 21-SEP-75 13:43 PAGE 3

MAY 11 27.732) 21-SEP-75
TABLE OF CONTENTS

2011 LOGIC TESTS

PAGE 2

CONTENTS

11-22-75

- ABSTRACT
- REQUIREMENTS
- EQUIPMENT
- SYNOPSIS
- PRELIMINARY PROGRAMS
- LOADING PROCEDURE
- STARTING PROCEDURE
- CONTROL SWITCH SETTINGS
- STARTING ADDRESS
- PROGRAM AND OPERATOR ACTION
- OPERATING PROCEDURE
- OPERATIONAL SWITCH SETTINGS
- SUBROUTINE ABSTRACTS
- PROGRAM AND OPERATOR ACTION
- ERRORS
- ERROR PRINTOUT
- ERROR RECOVERY
- ERROR COUNTER
- RESTRICTIONS
- MISCELLANEOUS
- EXECUTION TIME
- DEBUG COUNTER
- DEBUG COUNTER
- PROGRAM DESCRIPTION

11-22-75

MAINTENANCE-11-0202A-0-0
DESCRIPTION

DJ:1 LOGIC TESTS

PAGE 3

1. ABSTRACT

THIS PROGRAM TESTS THE LOGIC OF THE
MULTIPLIER IN MAINTENANCE PROJECT
CONTROL REGISTERS FUNCTION. THE
AT THE RIGHT LEVEL AND THE
RECEIVED CORRECTLY. THE PROGRAM DOES NOT
INPUT AND OUTPUT LEADS TO CONNECTIONS
THE PROGRAM SHOULD BE RUN FOR IN
SWITCHES DOWN.

2. REQUIREMENTS

2.1 EQUIPMENT

POP-11 STANDARD COMPUTER WITH CONSOLE TELETYPE
UP TO 16 BILI ASYNCHRONOUS MULTIPLEXERS.

2.2 STORAGE

THIS PROGRAM USES ALL OF BK, EXCEPT ASS LOADER.

2.3 PRELIMINARY PROGRAMS

NONE

3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ASS TAPES.

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS

SEE 5.1 (ALL DOWN FOR WORST CASE TESTING)

4.2 STARTING ADDRESS

THE PROGRAM SHOULD ALWAYS BE STARTED AT 0000. IT MAY BE
RESTARTED AT 1000 AFTER ALL PARAMETERS HAVE BEEN SET.

MAINTENANCE-11-0202A-0-0

MAINDEC-11-DZCJA-D-D
DESCRIPTION

DJ11 LOGIC TESTS

PAGE 4

4.3 PROGRAM AND OPERATOR ACTION

- 1) LOAD PROGRAM INTO MEMORY USING ABS LOADER.
- 2) LOAD ADDRESS 200.
- 3) IF HARDWARE SWITCH REGISTER IS AVAILABLE, SET SWITCHES (SEE SEC. 5.1) ALL DOWN FOR WORST CASE. PRESS START.
- 4) IF SWITCH-LESS PROCESSOR SIMPLY PRESS START.
- 5) ENTER PARAMETERS (SEE SEC. 5.3) AS THEY ARE REQUESTED.
- 6) THE PROGRAM WILL LOOP AND BELL WILL RING ONCE EVERY PASS.
- 7) A MINIMUM OF TWO PASSES SHOULD ALWAYS BE RUN.

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

AT SA 200, ALL SWITCHES DOWN IS WORST CASE TESTING. EACH SUBTEST WILL BE LOOPED UPON UNTIL COMPLETION OF 16 PASSES OF THAT SUBTEST. THE BELL WILL RING UPON COMPLETION OF A PASS OF THE ENTIRE PROGRAM. ALTERNATE PASS WILL RUN WITH THE 1-BIT SET.

THE SWITCH SETTINGS ARE:

- SW<15> = 1 HALT ON ERROR
- SW<14> = 1 SCOPE LOOP
- SW<13> = 1 INHIBIT PRINTOUT
- SW<12> = 1 INHIBIT TRACE TRAPPING
- SW<11> = 1 INHIBIT ITERATIONS OF SUBTEST
- SW<10> = 1 BELL ON ERROR
- SW<09> = 0 BELL ON PASS COMPLETE
- SW<08> = 1 LOOP ON ERROR
- SW<07> = 1 LOOP ON TEST IN SW<7:0>

THIS PROGRAM HAS BEEN MODIFIED TO RUN ON A PROCESSOR WITH OR WITHOUT A HARDWARE SWITCH REGISTER. WHEN FIRST EXECUTED THE PROGRAM TESTS THE EXISTENCE OF A HARDWARE SWITCH REGISTER. IF NOT FOUND A SOFTWARE SWITCH REGISTER LOCATION (SWREG=LOC. 176) IS DEFAULTED TO. IF THIS IS THE CASE, UPON EXECUTION THE CONTENTS OF THE SWREG ARE DUMPED IN OCTAL ON THE CONSOLE TTY AND ANY CHANGES ARE REQUESTED

(I.E.) SWR=XXXXXX NEW=

POSSIBLE RESPONSES ARE:

- 1. <CR> IF NO CHANGES ARE TO BE MADE.
- 2. 6 DIGITS 0-7 TO REPRESENT IN OCTAL THE NEW SWITCH REGISTER VALUE: LAST DIGIT FOLLOWED BY <CR>
- 3. 'U' TO ALLOW REENTERING VALUE IF ERROR IS

000000-11-00000-0
000000.011

0111 LOGIC TESTS

101
MADY11 27.732) 21-SEP-76 13:43 PAGE 6

192

COMMITTED KEYING IN SWREG VALUE.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

BUILT INTO THE PROGRAM IS THE ABILITY TO DYNAMICALLY CHANGE THE CONTENTS OF SWREG DURING PROGRAM EXECUTION. BY STRIKING PG (UNTIL G) ON CONSOLE TTY THE OPERATOR SETS A REQUEST FLAG TO CHANGE THE CONTENTS OF SWREG, WHICH IS PROCESSED IN KEY AREAS OF THE PROGRAM CODE (IE) ERROR ROUTINES, AFTER HALTS END OF PASS, AND OTHER APPLICABLE AREAS.

5.2 SUBROUTINE ABSTRACTS

5.2.1 SCOPE

THIS SUBROUTINE CALL (VIA A TRAP INSTRUCTION) IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE CURRENT SUBTEST WILL BE LOOPED UPON. SW<11> ON A 1 INHIBITS ITERATION OF SUBTESTS. THE CONTENTS OF "LAD" MAY BE USED TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

5.2.2 HLT

THIS ROUTINE (CALLED BY AN EMT INSTRUCTION) PRINTS OUT AN ERROR MESSAGE (SEE 6.1). IF SW<9> IS ON A 1 AND A HLT IS EXECUTED, THE SUBTEST WILL BE LOOPED UPON UNTIL IS CONSECUTIVE GOOD PASSES ARE COMPLETED. TO INHIBIT TYPEOUTS, PUT SW<13> ON A 1. TO RING THE BELL ON AN ERROR, PUT SW<13> ON A 1.

5.2.4 TRTRAP

IF SW<12> IS ON A 0, THE T-BIT WILL BE SET ON ALTERNATE PASSES. WHEN THE T-BIT IS SET, THE PROCESSOR TRAPS AFTER EACH INSTRUCTION. THE FIRST INSTRUCTION EXECUTED UPON TRAPPING IS AN "RTI" OR "RTI" WHICH RETURNS TO THE INTERRUPTED SEQUENCE OF INSTRUCTIONS. THIS SEQUENCE IS CONTINUED UNTIL THE END OF THE PROGRAM IS REACHED.

5.2.5 TRAPCATCHER

A "+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 56 TO DETECT ANY UNEXPECTED TRAPS AND A "+2" - "IOT" SEQUENCE IS REPEATED FROM 50 - 775 TO DETECT ANY UNEXPECTED INTERRUPTS. THIS ANY UNEXPECTED TRAPS WILL HALT AT THE VECTOR + 2. ANY UNEXPECTED INTERRUPTS WILL RESULT IN AN ERROR "HLT" IN "IOTRAP".

MAINDEC-11-DZDJA-D
DZDJAD.P11

MAINDEC-11-DZDJA-D-D
DESCRIPTION

DJ11 LOGIC TESTS

5.3 PROGRAM AND OPERATOR ACTION

THE FOLLOWING REQUESTS ARE MADE TO THE OPERATOR AT THE BEGINNING OF THE PROGRAM. A DETAILED DESCRIPTION OF WHAT IS REQUIRED FOR EACH PARAMETER IS GIVEN BELLOW.

- 1) "FIRST DJ11 ADDRESS: "
THE CSR ADDRESS OF THE FIRST DJ11 YOU WISH TO TEST. MUST BE BETWEEN 160000(8) AND 177777(8). THE DEFAULT (CARRIAGE RETURN) IS TO 160010(8). "P(REVIOUS)" SELECTS THE ADDRESS PREVIOUSLY SELECTED.
- 2) "VECTOR ADDRESS: "
THE RECEIVER INTERRUPT VECTOR ADDRESS OF THE FIRST DJ11 YOU WISH TO TEST. MUST BE BETWEEN 300(8) AND 1000(8). THE DEFAULT (CARRIAGE RETURN) IS TO 300(8). "P(REVIOUS)" SELECTS THE ADDRESS PREVIOUSLY SELECTED.
- 3) "NO. OF DJ11'S: "
THE NUMBER OF DJ11 UNITS YOU WISH TO TEST AT ONE TIME. MUST BE BETWEEN 1 AND 16. THE DEFAULT (CARRIAGE RETURN) IS TO "P(REVIOUS)" SELECTS THE NUMBER OF UNITS PREVIOUSLY SELECTED.
- 4) "STANDARD CONFIGURATION? "
"YES" OR DEFAULT (CARRIAGE RETURN) SELECTS 8 LEVEL CODE, NO PARITY. "N(O)" CAUSES REQUESTS FOR CODE LEVEL AND PARITY ON ALL REQUESTED LINES IN GROUPS OF FOUR. "P(REVIOUS)" SELECTS THE CODE LEVELS AND PARITIES PREVIOUSLY SELECTED.
- 5) "CHAR LENGTH: "
THE CODE LEVEL FOR THE LINE GROUP SPECIFIED. MUST BE 5, 6, 7, OR 8. THE DEFAULT (CARRIAGE RETURN) IS TO 8 LEVEL CODE.
- 6) "PARITY (NO, ODD, EVEN): "
THE TYPE OF PARITY SELECTED FOR THE LINE GROUP SPECIFIED. THE DEFAULT (CARRIAGE RETURN) IS TO NO PARITY.

6. ERRORS

6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR DJADR (R1) (R2) (R3) (R4)

WHERE:

ADR = ADDRESS OF ERROR HLT
DJADR = CSR ADDRESS OF DJ11 UNDER TEST

L01

MAINDEC-11-DIDJA-D
DIDJAD.P11

DJ11 LOGIC TESTS

MADY11 27(732) 21-SEP-76 13:43 PAGE 9

325
326

(RN) = CONTENTS OF GENERAL REGISTER "N" FROM NONE TO
FOUR OF THESE MAY BE TYPED DEPENDING ON THE NUMBER

NO1

MAINDEC-11-DZDJA-
DZDJA.D.P11

DJ11 LOGIC TESTS

MACY11 27(732) 21-SEP-76 13:43 PAGE 11

363
364

150 00:13:00
300 00:05:30

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

00 14 00

UNIVERSITY MICROFILMS
SERIALS ACQUISITION
300 N ZEEB RD
ANN ARBOR MI 48106

001 002 003 004 005 006 007 008 009 010 011 012 013 014 015 016 017 018 019 020 021 022 023 024 025 026 027 028 029 030 031 032 033 034 035 036 037 038 039 040 041 042 043 044 045 046 047 048 049 050 051 052 053 054 055 056 057 058 059 060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076 077 078 079 080 081 082 083 084 085 086 087 088 089 090 091 092 093 094 095 096 097 098 099 100

819-11 LINE NUMBER 'READ ONLY'

BREAK CONTROL STATUS REGISTER (BCSR) XXXXXX (BIT 10 OF CSR SET 'READ WRITE')

BIT 0-15 TRANSMIT A BREAK ON CORRESPONDING LINE!

001 002 003 004 005 006 007 008 009 010 011 012 013 014 015 016 017 018 019 020 021 022 023 024 025 026 027 028 029 030 031 032 033 034 035 036 037 038 039 040 041 042 043 044 045 046 047 048 049 050 051 052 053 054 055 056 057 058 059 060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076 077 078 079 080 081 082 083 084 085 086 087 088 089 090 091 092 093 094 095 096 097 098 099 100

001 002 003 004 005 006 007 008 009 010 011 012 013 014 015 016 017 018 019 020 021 022 023 024 025 026 027 028 029 030 031 032 033 034 035 036 037 038 039 040 041 042 043 044 045 046 047 048 049 050 051 052 053 054 055 056 057 058 059 060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076 077 078 079 080 081 082 083 084 085 086 087 088 089 090 091 092 093 094 095 096 097 098 099 100

001 002 003 004 005 006 007 008 009 010 011 012 013 014 015 016 017 018 019 020 021 022 023 024 025 026 027 028 029 030 031 032 033 034 035 036 037 038 039 040 041 042 043 044 045 046 047 048 049 050 051 052 053 054 055 056 057 058 059 060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076 077 078 079 080 081 082 083 084 085 086 087 088 089 090 091 092 093 094 095 096 097 098 099 100

001 002 003 004 005 006 007 008 009 010 011 012 013 014 015 016 017 018 019 020 021 022 023 024 025 026 027 028 029 030 031 032 033 034 035 036 037 038 039 040 041 042 043 044 045 046 047 048 049 050 051 052 053 054 055 056 057 058 059 060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076 077 078 079 080 081 082 083 084 085 086 087 088 089 090 091 092 093 094 095 096 097 098 099 100


```

0012737 001446 000010 : BEGIN: MOV #10NT, SP :SET UP STACK POINTER
0012737 000340 000340 : JSR PC, SUSWAR :CHECK FOR SWITCH REGISTER
0012737 000340 000340 : MOV #14, R0 :
0012737 000340 000340 : MOV #YESRT, (R0)+ :TRACE TRAP VECTOR (14),
0012737 000340 000340 : MOV #340, (R0)+ :
0012737 000340 000340 : MOV #IOTRAP, (R0)+ ;IOT VECTOR (20)
0012737 000340 000340 : MOV #340, (R0)+ :
0012737 000340 000340 : MOV #PDOWN, (R0)+ ;POWER FAIL VECTOR (24)
0012737 000340 000340 : MOV #340, (R0)+ :
0012737 000340 000340 : MOV #EMTS, (R0)+ ;EMT VECTOR (30)
0012737 000340 000340 : MOV #340, (R0)+ :
0012737 000340 000340 : MOV #TRAPS, (R0)+ ;TRAP VECTOR (34)
0012737 000340 000340 : MOV #340, (R0)+ :
0012737 000340 000340 : SXT #5, R0 :CHECK FOR PDP-11/40 OR 45
0012737 000006 015534 : MOV #RTT, 2*YESRT :
0012737 000006 000006 : MOV #RTT, 2*6 :
0012737 000400 177774 : MOV #400, 3*177774 :SET UP STACK LIMIT TO 1000
0012737 000006 000006 : CLR #6 :
0012737 000012 000010 18: : MOV #12, R0 :
0012737 001202 : CLR ERRORS :CLEAR ERROR COUNTER
0012737 001204 : CLR PCNT :CLEAR PASS COUNTER
0012737 001206 : CLR PCNT+2 :
0012737 000042 : TST #42 :CHECK FOR ACT11 OR DDP PRESENT
001478 004737 017470 : BFC GETADR :BRANCH IF NONE
001502 000137 002302 : JSR PC, AUTO :GO TO SUBROUTINE TO "MAP" DJ11 ON THE SYS
001502 000137 002302 : JMP RESTAR :SKIP OPERATOR ACTION
001506 000004 017244 : GETADR: TYPE, MSGADR :TYPE "FIRST DJ11 ADDRESS"
001506 0004537 016216 : JSR R5, READIN :READ INPUT FROM TTY AND SAVE
001506 0001230 .WORD DEVADR :IN DEVADR
001506 0001230 : BNE GETADR :BRANCH IF BAD INPUT
001506 0005737 001230 : TST DEVADR :
001506 0001003 : BNE 18 :
001506 012737 001312 001230 18: : MOV DEVADR, DEVADR :
001506 012737 000007 001230 : BIC #7, DEVADR :
001506 022737 163000 001230 : CMP #163000, DEVADR :
001506 101355 : BHT GETADR :
001506 000004 017274 : GETVEC: TYPE, MSGVEC :TYPE "VECTOR ADDRESS:"
001506 0004537 016216 : JSR R5, READIN :READ INPUT FROM TTY AND SAVE
001506 0001230 .WORD VECADR :IN VECADR
001506 0001230 : BNE GETVEC :BRANCH IF BAD INPUT
001506 0005737 001232 : TST VECADR :CHECK FOR CR
001506 0001003 : BNE 18 :
001506 012737 000300 001232 18: : MOV #300, VECADR :SET TO FIRST FLOATING VECTOR
001506 012737 000007 001232 : BIC #7, VECADR :CLEAR TO MODULO 10
001506 022737 000300 001232 : CMP #300, VECADR ;CHECK FOR LOW LIMIT
001506 00016 : BGT GETVEC :
001506 022737 001000 001232 : CMP #1000, VECADR ;CHECK FOR UPPER LIMIT
001506 000075 : BLE GETVEC :
001506 000004 017320 : GETNUM: TYPE, MSGNUM :TYPE "NUMBER OR UNITS:"
001506 004737 016354 : JSR PC, READS :READ INPUT FROM THE TTY
: CHECK STRING FOR VALID DIGITS, TERMINATOR, AND 'P'
: MOV #INPUT, R2 :POINTS TO INPUT STRING
    
```

```

000120      000120      000120      MOVB      (R2 +,R1)      :LOAD 1ST CHAR
000120      000120      BEQ        IS          :BRANCH IF IMMEDIATE TERMINATOR
000120      000120      CMPB      #'P,R1      :CHECK FOR A P
000120      000120      BEQ        CONFIG      :CONFIGURE MODE IF SO
000120      000120      CMPB      R1,#71      :MUST BE A VALID ASCII NUMBER
000120      000120      BHI        GETNUM      :ELSE RETRY
000120      000120      SUB        #60,R1      :STRIP ASCII CODE
000120      000120      BNE        GETNUM      :SHOULDN'T BE ZERO OR NEG
:1ST CHAR IS A VALID DIGIT, 1 THRU 9 - CHECK REST OF STRING
000120      000120      TSTB      (R2)+      :2ND CHAR A TERMINATOR?
000120      000120      BEQ        IS          :YES - R1 HAS THE FINAL # OF UNITS
000120      000120      TSTB      (R2)      :NO - NXT CHAR MUST BE THE TERMINATOR
000120      000120      BNE        GETNUM      :ELSE RETRY.
000120      000120      CMPB      -(R2),#71      :CHECK 2ND CHAR FOR A VALID NUMBER
000120      000120      BHI        GETNUM      :MAKE IT MORE ACCESSIBLE
000120      000120      MOVB      (R2),R3      :STRIP ASCII CODE
000120      000120      SUB        #60,R3      :SHOULDN'T BE NEGATIVE
: BOTH LOW AND HIGH ORDER DIGITS ARE OK - CONVERT DECIMAL VALUE.
000120      000120      BHI        GETNUM      :SAVE IT FOR LATER
000120      000120      MOV        R1,-(SP)      :MULT HI ORDER BY 8
000120      000120      ASL        R1          :MULTIPLY IT BY 2
000120      000120      ASL        R1          :RESULT IS (HI ORD)*10.
000120      000120      ADD        (SP)+,R1      :NOW ADD IN THE LOW ORDER
000120      000120      ADD        R2,R1
000120      000120      BR        IS
: IS: HAS THE CONVERTED VALUE - COMPARE AGAINST MAX ALLOWED.
000120      000120      MOV        #1,R1
000120      000120      CMP        R1,#DJMXND      :TOO BIG?
000120      000120      BHI        GETNUM      :YES - RETRY.
000120      000120      MOV        R1,UNITS      :VALUE OK - STORE RESULT
000120      000120      MOV        #100,UNIT      :PRIME UNIT UNDER TEST NUMBER
: CONFIG: TYPE, MSGLEN
000120      000120      ISR        PC          :TYPE "STANDARD CONFIG"
000120      000120      CMPB      #'P      :READ INPUT FROM TTY
000120      000120      BEQ        RESTART      :CHECK FOR "P"
000120      000120      MOV        #23,R0      :BRANCH IF PREVIOUS
000120      000120      MOV        #LENGTH,R1      :SET UP COUNTER
000120      000120      CLR        (R1)+      :POINT TO CHAR LEN TABLE
: IS:
000120      000120      DEC        R0          :PUT CHAR MASK FOR 9 IN CHAR TABLE
000120      000120      BNE        IS          :AND CLR PARITY TABLE
000120      000120      TSTB      INPUT      :COUNT DOWN
000120      000120      BEQ        RESTART      :BRANCH IF NOT DONE
000120      000120      CMPB      #131,INPUT      :CHECK FOR CR
000120      000120      BEQ        RESTART      :BRANCH IF DEFAULT
000120      000120      CMPB      #131,INPUT      :CHECK FOR "Y"
000120      000120      BEQ        RESTART      :BRANCH IF DEFAULT
000120      000120      CMPB      #116,INPUT      :CHECK FOR "N"
000120      000120      BNE        CONFIG      :BRANCH IF ILLEGAL ENTRY
000120      000120      CLR        R0          :CLR UNIT COUNTER
000120      000120      CLR        R1          :CLR LINE COUNTER
000120      000120      MOV        #LENGTH,R2      :SET UP POINTER TO CHAR MASK TABLE
000120      000120      MOV        #PARITY,R3      :SET UP POINTER TO PARITY TABLE
000120      000120      MOV        #1,R4          :SET UP MARKER
: TYPE: TYPE, MSGLEN
000120      000120      ISR        PC          :TYPE "LINES "

```


7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770

002302 000005
002304 012706 001230
002310 005737 001322
002314 001410
002316 022737 000176 001316
002324 001004
002326 034737 017770
002332 005037 001322
002336 012700 000300
002342 005720
002344 010060 177776
002350 012720 000004
002354 022700 001000
002360 001370
002362 062737 000010 001210
002370 062737 000010 001220
002376 062737 000004 001306
002404 006337 001310
002410 023737 001304 001234
002416 002416
002420 005037 001304
002424 013737 001230 001210
002432 013737 001232 001220
002440 012737 001236 001306
002446 012737 000001 001310
002454 005237 001304
002460 013701 001210
002464 062701 000002
002470 010137 001212
002474 062701 000002
002500 010137 001214

002504 062701 000002
002510 010137 001216
002514 013701 001220
002520 005721
002522 010137 001222
002526 005721
002530 010137 001224
002534 005721
002536 010137 001226
002542 005037 001200
002546 005037 015770
002552 104400

RESTAR: RESET :ISSUE RESET
MOV #ICNT, SP :SET UP STACK POINTER
TST FTIME
BEQ CLRVEC
CMP #SWREG, SWR
SNE CLRVEC
JSR PC, CNTLU
CLR FTIME
CLRVEC: MOV #300, RO :BEGINNING OF FLOATING VECTORS
IS: TST (RO)+
MOV RO, -2(RO) :":+2"
MOV #IOT, (RO)+ :":IOT"
CMP #1000, RO
BNE IS
ADD #10, CSR :UPDATE DEVICE ADDRESS TO NEXT UNIT
ADD #10, RCVVEC :UPDATE DEVICE VECTOR ADDRESS
ADD #4, DJLEN :MOVE CHAR TABLE POINTER
ASL DJPAR :UPDATE PARITY FLAG MARKER
CMP DJJUT, UNITS
BLT 2\$
CLR DJJUT
MOV DEVADR, CSR
MOV VECADR, RCVVEC
MOV #LENGTH, DJLEN :INIT CHAR TABLE POINTER
MOV #1, DJPAR :INIT PARITY FLAG MARKER
INC DJJUT
2\$: MOV CSR, R1 :SET UP ALL THE REGISTER ADDRESSES
ADD #2, R1 :ADD 2
MOV R1, RBUF :SET UP RECEIVER BUFFER
ADD #2, R1 :ADD 2
MOV R1, TOR :SET UP TRANSMITTER CONTROL REG
AND BREAK STATUS REG
ADD #2, R1 :ADD 2
MOV R1, TBUF :SET UP TRANSMITTER BUFFER
MOV RCVVEC, R1 :POINTER FOR VECTOR SETUP
TST (R1)+ :INC R1
MOV R1, RC, LVL :SET INT LVL
TST (R1)+ :INC R1
MOV R1, XMTVEC :TRANSMITTER VECTOR
TST (R1)+ :INC R1
MOV R1, XMTLVL :XMT INT LVL ADR
CLR ICNT
CLR LAD
SCOPE

```

003104 012777 002000 176076 TST6:  MOV    #BIT10,0CSR    ;SET BIT10
003112 032777 002000 176076      BIT    #BIT10,0CSR    ;CHECK THAT BIT10 IS SET
003120 001001      BNE    .+4            ;BRANCH IF OK
003122 104000      HLT                    ;CSR BIT10 FAILED TO SET

003124 032777 175777 176056      BIT    #175777,0CSR   ;CHECK THAT NO OTHER BIT SET
003132 001401      BEQ    .+4            ;BRANCH IF OK
003134 104000      HLT                    ;EXTRA BIT SET IN CSR

003136 005077 176046      CLR    0CSR           ;CLEAR BIT10
003142 032777 002000 176040      BIT    #BIT10,0CSR   ;CHECK THAT BIT10 IS CLEARED
003150 001401      BEQ    .+4            ;BRANCH IF OK
003152 104000      HLT                    ;CSR BIT10 FAILED TO CLEAR

003154 104400      SCOPE

```

:TEST 7: TEST THAT CSR BIT12 CAN BE SET AND CLEARED
:PROBABLE FAULTY LOGIC: M7285 (D2-2) E5,E1. (D2-4) E47,E31

```

003156 012777 010000 176024 TST7:  MOV    #BIT12,0CSR    ;SET BIT12
003164 032777 010000 176016      BIT    #BIT12,0CSR   ;CHECK THAT BIT12 IS SET
003172 001001      BNE    .+4            ;BRANCH IF OK
003174 104000      HLT                    ;CSR BIT12 FAILED TO SET

003176 032777 167777 176004      BIT    #167777,0CSR  ;CHECK THAT NO OTHER BIT SET
003204 001401      BEQ    .+4            ;BRANCH IF OK
003206 104000      HLT                    ;EXTRA BIT SET IN CSR

003210 005077 175774      CLR    0CSR           ;CLEAR BIT12
003214 032777 010000 175766      BIT    #BIT12,0CSR   ;CHECK THAT BIT12 IS CLEARED
003222 001401      BEQ    .+4            ;BRANCH IF OK
003224 104000      HLT                    ;CSR BIT12 FAILED TO CLEAR

003226 104400      SCOPE

```

:TEST 10: TEST THAT CSR BIT14 CAN BE SET AND CLEARED
:PROBABLE FAULTY LOGIC: M7285 (D2-2) E3,E1. (D2-4) E47,E31

```

003230 012777 040000 175752 TST10: MOV    #BIT14,0CSR    ;SET BIT14
003236 032777 040000 175744      BIT    #BIT14,0CSR   ;CHECK THAT BIT14 IS SET
003244 001001      BNE    .+4            ;BRANCH IF OK
003246 104000      HLT                    ;CSR BIT14 FAILED TO SET

003250 032777 137777 175732      BIT    #137777,0CSR  ;CHECK THAT NO OTHER BIT SET
003256 001401      BEQ    .+4            ;BRANCH IF OK
003260 104000      HLT                    ;EXTRA BIT SET IN CSR

003262 005077 175722      CLR    0CSR           ;CLEAR BIT14
003266 032777 040000 175714      BIT    #BIT14,0CSR   ;CHECK THAT BIT14 IS CLEARED
003274 001401      BEQ    .+4            ;BRANCH IF OK

```

M02

MAIN: 000-11-0200A-0
020: 00.011

TST10: 0011 0010 TESTS
TEST BIT14 OF CSR

MAY: 11 27(732) 21-SEP-76 13:43 PAGE 23

003276 104000

HLT

:CSR BIT14 FAILED TO CLEAR

003300 104400

SCOPE

:TEST 11: TEST THAT RECEIVER ENABLE (BIT0 OF THE CSR, CAN BE SET
AND CLEARED, AND THAT CLEAR MOS (BIT3) IS WRITE ONLY.
:PROBABLE FAULTY LOGIC: M7285 (D2-2) E26,E36,E7,E24, (D2-8) E17,E14,E15

003302 012777 000004 175700

TST11:

MOV #BIT2, 0CSR

:SET MAINTENANCE MODE (BIT2)

003310 005005

CLR R5

:SET UP COUNTER

003312 052777 000010 175670

1%:

BIS #BIT3, 0CSR

:SET CLEAR MOS (BIT3)

003320 017701 175664

MOV 0CSR, R1

:SAVE CSR

003324 032701 000010

BIT #BIT3, R1

:CHECK CLEAR MOS (BIT3)

003330 001401

BEQ .+4

:BRANCH IF OK

003332 104001

HLT+1

:CLEAR MOS (BIT3) SET (WRITE-ONLY)

003334 032701 000020

2%:

BIT #BIT4, R1

:CHECK CLEAR MOS FLAG

003340 001403

BEQ R5

:BRANCH IF CLEARED

003342 105305

DECB R5

:WAIT FOR MOS TO CLEAR

003344 001365

BVE R5

:BRANCH IF MORE TIME

003346 104001

HLT+1

:CLEAR MOS FLAG (BIT4) FAILED TO CLEAR

003350 022701 000004

2%:

CMP #BIT2, R1

:CHECK THAT ONLY MAINTENANCE BIT SET

003354 001401

BEQ .+4

:BRANCH IF OK

003356 104001

HLT+1

:CLEAR MOS CLEARED MAINTENANCE

003360 052777 000001 175622

3%:

BIS #BIT0, 0CSR

:SET RECEIVER ENABLE

003366 017701 175616

MOV 0CSR, R1

:SAVE CSR

003372 032777 000001 175610

3%:

BIT #BIT0, 0CSR

:CHECK THAT RECEIVER ENABLE SET

003400 001001

BNE .+4

:BRANCH IF OK

003402 104001

HLT+1

:RECEIVER ENABLE FAILED TO SET

003404 022777 000005 175576

3%:

CMP #5, 0CSR

:CHECK REST OF CSR

003412 001401

BEQ .+4

:BRANCH IF OK

003414 104001

HLT+1

:CSR ERROR

003416 042777 000001 175564

3%:

BIC #BIT0, 0CSR

:CLEAR RECEIVER ENABLE

003424 017701 175560

MOV 0CSR, R1

:SAVE CSR

003430 022777 000004 175552

3%:

CMP #BIT2, 0CSR

:CHECK CSR

003436 001401

BEQ .+4

:BRANCH IF OK

003440 104001

HLT+1

:RECEIVER ENABLE DIDN'T CLEAR

003442 104400

SCOPE

:OR OTHER CSR BIT SET

003442 104400

SCOPE

:R1 = CONTENTS OF CSR

:TEST 12: TEST THAT CSR RESPONDS PROPERLY TO BYTE COMMANDS
:PROBABLE FAULTY LOGIC: M7285 (D2-4) E47

0011 LOGIC TESTS
TEST BYTE ADDRESSING OF CSR

175535 TST12: MOV #052506,@CSR ;SET TEST NUMBER IN CSR
CLR @CSR ;CLR EVEN BYTE
MOV @CSR,R1 ;SAVE CSR
CMP #052400,R1 ;CHECK CSR
BEQ .+4 ;BRANCH IF OK
HLT+1 ;EVEN BYTE CLR FAILED ON CSR

175510 MOV #052506,@CSR ;SET TEST NUMBER IN CSR
INC @CSR ;INC TO ODD BYTE
CLR @CSR ;CLR ODD BYTE
DEC @CSR ;RESTORE TO EVEN
MOV @CSR,R1 ;SAVE CSR
CMP #000106,R1 ;CHECK CSR
BEQ .+4 ;BRANCH IF OK
HLT+1 ;ODD BYTE CLR FAILED ON CSR
;R1 = CONTENTS OF CSR

003530 104400 SCOPE

:TEST 13: TEST THAT THE BIS AND BIC INSTRUCTIONS SET AND CLEAR R/W
BITS OF CSR
:PROBABLE FAULTY LOGIC: M7285 (D2-4) E47

TST13: CLR @CSR ;CLEAR THE CSR
MOV @CSR,R1 ;CHECK AND SAVE CSR
BEQ .+4 ;BRANCH IF CLEARED OK
HLT+1 ;RESET FAILED TO CLR CSR

003546 052777 052506 175434 BIS #052506,@CSR ;SET ALL R/W BITS OF CSR
003554 022777 052506 175426 CMP #052506,@CSR ;CHECK THAT THEY GOT SET
003562 001401 BEQ .+4 ;BRANCH IF OK
003564 104000 HLT ;REG FAILED CMP

003566 042777 052506 175414 BIC #052506,@CSR ;CLEAR CSR
003574 017701 175410 MOV @CSR,R1 ;CHECK AND SAVE CSR
003580 001401 BEQ .+4 ;BRANCH IF CLEARED OK
003602 104001 HLT+1 ;CLR FAILED TO CLR CSR

003604 104400 SCOPE

:TEST 14: TEST BITS OF TCR FOR READ/WRITE CAPABILITY
:PROBABLE FAULTY LOGIC: M7285 (D2-2) ALL, (D2-3) E8,E20,E21,E43,E41

TST14: MOV #177777,@TCR ;SET ALL BITS OF TCR
MOV @TCR,R1 ;CHECK AND SAVE TCR
CMP #177777,R1 ;CHECK THAT ALL THE BITS ARE SET
BEQ .+4 ;BRANCH IF OK
HLT+1 ;BIT(S) OF TCR FAILED TO SET

003630 005077 175360 CLR @TCR ;CLEAR TCR
003634 017701 175354 MOV @TCR,R1 ;CHECK THAT IT CLEARED AND SAVE
003640 001401 BEQ .+4 ;BRANCH IF CLR

003535 003536 003542 003544 003546 003554 003562 003564 003566 003574 003580 003602 003604 003606 003614 003620 003624 003626 003630 003634 003640

:BITS OF TOR FAILED TO CLEAR

:RECEIVED: 08 23 03
:MAY 22 1976
:*****

:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****

:RECEIVED: 08 23 03
:MAY 22 1976
:*****

:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****

:RECEIVED: 08 23 03
:MAY 22 1976
:*****

:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****
:RECEIVED: 08 23 03
:MAY 22 1976
:*****

ALSO CHECK THAT THE RIGHT LINE NO. (0) APPEARS IN TO FF.
POSSIBLE FAULTY LOGIC: MT295 (02-5 ALL, 02-6, E23, E32, E33, E43, ...)

02:15:00
02:15:01
02:15:02
02:15:03
02:15:04
02:15:05
02:15:06
02:15:07
02:15:08
02:15:09
02:15:10
02:15:11
02:15:12
02:15:13
02:15:14
02:15:15
02:15:16
02:15:17
02:15:18
02:15:19
02:15:20
02:15:21
02:15:22
02:15:23
02:15:24
02:15:25
02:15:26
02:15:27
02:15:28
02:15:29
02:15:30
02:15:31
02:15:32
02:15:33
02:15:34
02:15:35
02:15:36
02:15:37
02:15:38
02:15:39
02:15:40
02:15:41
02:15:42
02:15:43
02:15:44
02:15:45
02:15:46
02:15:47
02:15:48
02:15:49
02:15:50
02:15:51
02:15:52
02:15:53
02:15:54
02:15:55
02:15:56
02:15:57
02:15:58
02:15:59
02:16:00

02:15:00
02:15:01
02:15:02
02:15:03
02:15:04
02:15:05
02:15:06
02:15:07
02:15:08
02:15:09
02:15:10
02:15:11
02:15:12
02:15:13
02:15:14
02:15:15
02:15:16
02:15:17
02:15:18
02:15:19
02:15:20
02:15:21
02:15:22
02:15:23
02:15:24
02:15:25
02:15:26
02:15:27
02:15:28
02:15:29
02:15:30
02:15:31
02:15:32
02:15:33
02:15:34
02:15:35
02:15:36
02:15:37
02:15:38
02:15:39
02:15:40
02:15:41
02:15:42
02:15:43
02:15:44
02:15:45
02:15:46
02:15:47
02:15:48
02:15:49
02:15:50
02:15:51
02:15:52
02:15:53
02:15:54
02:15:55
02:15:56
02:15:57
02:15:58
02:15:59
02:16:00

02:15:00
02:15:01
02:15:02
02:15:03
02:15:04
02:15:05
02:15:06
02:15:07
02:15:08
02:15:09
02:15:10
02:15:11
02:15:12
02:15:13
02:15:14
02:15:15
02:15:16
02:15:17
02:15:18
02:15:19
02:15:20
02:15:21
02:15:22
02:15:23
02:15:24
02:15:25
02:15:26
02:15:27
02:15:28
02:15:29
02:15:30
02:15:31
02:15:32
02:15:33
02:15:34
02:15:35
02:15:36
02:15:37
02:15:38
02:15:39
02:15:40
02:15:41
02:15:42
02:15:43
02:15:44
02:15:45
02:15:46
02:15:47
02:15:48
02:15:49
02:15:50
02:15:51
02:15:52
02:15:53
02:15:54
02:15:55
02:15:56
02:15:57
02:15:58
02:15:59
02:16:00

F03

MAINDEC-11-02DIA-0
02DIA.D.P11

DJ11 LOGIC TESTS
TEST TRANSMIT INTERRUPT LEVEL

MADY11 27(732) 21-SEP-76 13:43 PAGE 29

TST23:

END23: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS

004554 012777 001226 174442
004556 012777 000004 174436
004558 005077 174420
004560 005077 174410
004600 042737 000340 177776
004606 104400

SCOPE

:TEST 24: TEST THAT INTERRUPT DOES NOT OCCUR AT LEVEL 5
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP

TST24: MOV #ISR24, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @#PS ;CLEAR PS LEVEL
BIS #240, @#PS ;SET PS TO LEVEL 5
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BITC, @TCR ;SET TRAN CONTROL BIT, LINE C
IS: MOV @CSR, R1 ;WAIT
BPL IS
BR END24 ;OK, BRANCH IF NO INTERRUPT

004610 012777 004664 174406
004612 012777 000340 174402
004614 042737 000340 177776
004616 052737 000240 177776
004632 012777 040400 174342
004640 012777 000001 174340
004646 012777
004654 012701 174330
004660 100375
004662 000404

ISR24: HLT ;SHOULDN'T HAVE INTERRUPTED AT LEVEL 5
MOV #END24, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

004664 104000
004666 012716 004674
004672 000002

END24: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS

004674 012777 001226 174322
004676 012777 000004 174316
004678 005077 174300
004680 005077 174270
004682 042737 000340 177776
004726 104400

SCOPE

:TEST 25: TEST THAT INTERRUPT OCCURS AT LEVEL 4
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP

TST25: MOV #ISR25, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @#PS ;CLEAR PS LEVEL
BIS #200, @#PS ;SET PS TO LEVEL 4
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BITC, @TCR ;SET TRAN CONTROL BIT, LINE C
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULDN'T HAVE INTERRUPTED AT LEVEL 4
BR END25 ;CONTINUE

004732 012777 005006 174266
004734 012777 000340 174262
004736 042737 000340 177776
004738 052737 000200 177776
004740 012777 040400 174222
004742 012777 000001 174220
004744 012701 174210
004746 100375
004748 104000
004750 000404

ISR25: MOV #END25, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

004752 012716 005014
004754 000002

```

005014 012777 001226 174202
005020 012777 000004 174176
005030 005077 174150
005040 005077 174150
005050 042737 000340 177776
005060 104400

```

```

END25: MOV XMTLVL, @XMTVEC
MOV @IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC @340, @PS

```

SCOPE

:TEST 26: TEST THAT INTERRUPT OCCURS AT LEVEL 3
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP

```

005126 012777 005126 174146
005140 000340 174140
005150 000340 177776
005160 000140 177776
005170 040400 174100
005180 012777 000301 174100
005190 174270
005200
005210
005220
005230
005240
005250
005260
005270
005280
005290
005300
005310
005320
005330
005340
005350
005360
005370
005380
005390
005400
005410
005420
005430
005440
005450
005460
005470
005480
005490
005500

```

```

TST26: MOV @ISR26, @XMTVEC :SET UP XMTR INTERRUPT VECTOR
MOV @340, @XMTLVL :AT LEVEL 7
BIC @340, @PS :CLEAR PS LEVEL
BIS @140, @PS :SET PS TO LEVEL 3
MOV @040400, @CSR :SET TRAN MASTER INT. ENABLE
MOV @BITC, @TCR :SET TRAN CONTROL BIT, LINE 0
MOV @CSR, R1 :WAIT
BPL IS
HLT :SHOULD HAVE INTERRUPTED AT LEVEL 3
BR END26 :CONTINUE

```

```

ISR26: MOV @END26, (SP) :MOVE NEW RTI ADR ONTO STACK
RTI

```

```

005126 012777 001226 174062
005140 012777 000004 174056
005150 005077 174040
005160 005077 174030
005170 042737 000340 177776
005180 104400

```

```

END26: MOV XMTLVL, @XMTVEC
MOV @IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC @340, @PS

```

SCOPE

:TEST 27: TEST THAT INTERRUPT OCCURS AT LEVEL 2
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP

```

005246 012777 005246 174026
005270 012777 000340 174020
005290 042737 000340 177776
005310 052737 000100 177776
005330 012777 040400 173762
005350 012777 000001 173760
005370 017701 173750
005390 100375
005410 104000
005430 000403
005440
005450
005460
005470
005480
005490
005500

```

```

TST27: MOV @ISR27, @XMTVEC :SET UP XMTR INTERRUPT VECTOR
MOV @340, @XMTLVL :AT LEVEL 7
BIC @340, @PS :CLEAR PS LEVEL
BIS @100, @PS :SET PS TO LEVEL 2
MOV @040400, @CSR :SET TRAN MASTER INT. ENABLE
MOV @BITC, @TCR :SET TRAN CONTROL BIT, LINE 0
MOV @CSR, R1 :WAIT
BPL IS
HLT :SHOULD HAVE INTERRUPTED AT LEVEL 2
BR END27 :CONTINUE

```

```

ISR27: MOV @END27, (SP) :MOVE NEW RTI ADR ONTO STACK
RTI

```

001226 173742
000340 173736
173736
173736
000340 177776
005306 104400

END27: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @PS
SCOPE

:TEST 30: TEST THAT INTERRUPT OCCURS AT LEVEL 1
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP

005310 012777 005366 173706
005316 012777 000340 173702
005324 042737 000340 177776
005332 052737 000040 177776
005340 012777 040400 173642
005346 012777 000001 173640
005354 017701 173630
005360 100375
005362 104000
005364 000403

TST30: MOV #ISR30, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @PS ;CLEAR PS LEVEL
BIS #040, @PS ;SET PS TO LEVEL 1
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BITC, @TCR ;SET TRAN CONTROL BIT, LINE C
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULD HAVE INTERRUPTED AT LEVEL 1
BR END30 ;CONTINUE

005366 012716 005374
005372 000002

ISR30: MOV #END30, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

005374 013777 001226 173622
005382 012777 000004 173616
005410 005077 173600
005414 005077 173570
005420 042737 000340 177776
005426 104400

END30: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @PS
SCOPE

:TEST 31: TEST THAT INTERRUPT OCCURS AT LEVEL 0
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP

005430 012777 005506 173566
005436 012777 000340 173562
005444 042737 000340 177776
005452 052737 000000 177776
005460 012777 040400 173522
005466 012777 000001 173520
005474 017701 173510
005500 100375
005502 104000
005504 000403

TST31: MOV #ISR31, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @PS ;CLEAR PS LEVEL
BIS #000, @PS ;SET PS TO LEVEL 0
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BITC, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULD HAVE INTERRUPTED AT LEVEL 0
BR END31 ;CONTINUE

005506 012716 005514
005512 000002

ISR31: MOV #END31, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI


```

005514 013777 001226 173502
005516 012777 000004 173476
005518 005077 173460
005520 005077 173450
005540 042737 000340 177776
005546 104400
005550 005077 001300
005552 005077 005560 015770
005562 004737 015566
005566 052777 000001 173420
005567 017701 173410
005568 100375
005569 012777 000377 173406
005570 005000
005571 005305
005572 001376 173366
005573 005777
005574 100405
005575 005200
005576 001371 173354
005577 017701
005578 104001
005580 032701 070000
005581 001401

```

```

END31: MOV XMTLVL, @XMTVEC
MOV @IOT, @XMTLVL
CLR @ICR
CLR @DCSR
BIC #340, @#PS

SCOPE

CLR TIMER ;INITIALIZE TIMER
MOV #.+6, LAD ;RESET LOOP ADDRESS

```

```

*****
TEST 32: TEST THAT LINE 0 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
15: CHECKS THAT DONE SETS IN REASONABLE TIME.
25: CHECKS THAT CHAR PRESENT IS IN FI/FO
35: CHECKS THAT NO ERRORS IN FI/FO
45: CHECKS THAT RIGHT LINE # (0) IN FI/FO
55: CHECKS FOR RIGHT CHARACTER LENGTH
65: CHECKS THAT CORRECT DATA WAS RECEIVED
75: CHECKS THAT CHARACTER PRESENT CLEARS
85: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```

```

INITIALIZE
DEVICE"CSR"REGISTER

ST32: JSR PC, @#INIT0 SET:
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT8 = MASTER XMTR SCAN ENB

;WAIT FOR MOS TO CLEAR

SET:
;BIT0 = RECEIVER ENABLE

LCP32: BIS #BIT0, @ICR ;SET XMTR CONTROL BIT, LINE 0
MOV @DCSR, R1 ;WAIT FOR XMTR READY
BPL LCP32
MOV #377, @RBUF ;SEND A RUBOUT
CLR R0 ;CLEAR COUNTER
15: DECB R5 ;SHORT WAIT LOOP
BNE 15
TSTB @DCSR ;WAIT FOR DONE
BMI 25 ;BRANCH WHEN DONE
INC R0 ;TIME COUNTER
BNE 15 ;BRANCH IF NOT TIME-OUT
MOV @DCSR, R1 ;SAVE CSR
HLT+1 ;DONE NEVER CAME UP
;R1 = CONTENTS OF CSR

25: BIS R0, TIMER ;SAVE TIMER
MOV @RBUF, R1 ;READ THE FI/FO
BMI .+4 ;BRANCH IF CHARACTER READY
;CHARACTER READY DIDN'T SET
;R1 = CONTENTS OF RBUF
35: BIT #70000, R1 ;CHECK FOR ERROR BITS
BEQ .+4 ;BRANCH IF NONE

```

TST32:

TEST ALL OF LINE 0 TRANSMIT AND RECEIVE LOGIC

1498 005660 104001
 1499
 1500
 1501
 1502
 1503
 1504
 1505
 1506
 1507
 1508
 1509
 1510
 1511
 1512
 1513
 1514
 1515
 1516
 1517
 1518
 1519
 1520
 1521
 1522
 1523
 1524
 1525
 1526
 1527
 1528
 1529
 1530
 1531
 1532
 1533
 1534
 1535
 1536
 1537
 1538
 1539
 1540

010102
 042702 170377
 000302
 122702 000000
 001401
 104001
 HLT+1
 48: MOV R1, R2
 SBC #170377, R2
 SWAB R2
 CMPB #0, R2
 BEQ .+4
 HLT+1

:ERROR IN RECEIVED CHAR
 :R1 = CONTENTS OF RBUF
 :BIT14=UART OVERRUN
 :BIT13=FRAMING ERROR
 :BIT12=PARITY ERROR
 :DUPLICATE DATA WORD
 :MASK LINE #
 :LINE # IN LOW BYTE
 :CHECK LINE #
 :BRANCH IF OK
 :WRONG LINE # RECEIVED
 :R1 = CONTENTS OF RBUF
 :BITS8-11 = LINE #

1541
 1542
 1543
 1544
 1545
 1546
 1547
 1548
 1549
 1550
 1551
 1552
 1553
 1554
 1555
 1556
 1557
 1558
 1559
 1560
 1561
 1562
 1563
 1564
 1565
 1566
 1567
 1568
 1569
 1570
 1571
 1572
 1573
 1574
 1575
 1576
 1577
 1578
 1579
 1580
 1581
 1582
 1583
 1584
 1585
 1586
 1587
 1588
 1589
 1590
 1591
 1592
 1593
 1594
 1595
 1596
 1597
 1598
 1599
 1600

117702 173400
 130201
 001401
 104002
 MOV8 @DLEN, R2
 BITB R2, R1
 BEQ .+4
 HLT+2
 58:

:GET MASK OF CHARACTER
 :CHECK CHAR LENGTH.
 :BRANCH IF OK
 :WRONG CHARACTER LENGTH
 :R1=DATA FROM FI,FO
 :R2=MASK (BITS SET NOT EXPECTED)

1601
 1602
 1603
 1604
 1605
 1606
 1607
 1608
 1609
 1610
 1611
 1612
 1613
 1614
 1615
 1616
 1617
 1618
 1619
 1620
 1621
 1622
 1623
 1624
 1625
 1626
 1627
 1628
 1629
 1630
 1631
 1632
 1633
 1634
 1635
 1636
 1637
 1638
 1639
 1640
 1641
 1642
 1643
 1644
 1645
 1646
 1647
 1648
 1649
 1650
 1651
 1652
 1653
 1654
 1655
 1656
 1657
 1658
 1659
 1660

105102
 120102
 001401
 104002
 COMB R2
 CMPB R1, R2
 BEQ .+4
 HLT+2
 68:

:REVERSE THE MASK
 :CHECK THE ACTURAL DATA
 :BRANCH IF OK
 :WRONG CHAR LEN OR DATA ERROR
 :R1=DATA FROM FI,FO COMPLETE WORD
 :R2=DATA (LOW BYTE) EXPECTED

1661
 1662
 1663
 1664
 1665
 1666
 1667
 1668
 1669
 1670
 1671
 1672
 1673
 1674
 1675
 1676
 1677
 1678
 1679
 1680
 1681
 1682
 1683
 1684
 1685
 1686
 1687
 1688
 1689
 1690
 1691
 1692
 1693
 1694
 1695
 1696
 1697
 1698
 1699
 1700

017701 173262
 100001
 104001
 MOV @RBUF, R1
 BPL .+4
 HLT+1
 78:

:READ FI/FO
 :BRANCH IF CHAR PRESENT NOT SET
 :CHARACTER PRESENT STAYED SET
 :R1 = CONTENTS OF RBUF

1701
 1702
 1703
 1704
 1705
 1706
 1707
 1708
 1709
 1710
 1711
 1712
 1713
 1714
 1715
 1716
 1717
 1718
 1719
 1720
 1721
 1722
 1723
 1724
 1725
 1726
 1727
 1728
 1729
 1730
 1731
 1732
 1733
 1734
 1735
 1736
 1737
 1738
 1739
 1740
 1741
 1742
 1743
 1744
 1745
 1746
 1747
 1748
 1749
 1750

017701 173250
 022701 100405
 001401
 104001
 MOV @CSR, R1
 CMP #100405, R1
 BEQ .+4
 HLT+1
 88:

:SAVE THE CSR
 :CHECK THE CSR
 :BRANCH IF OK
 :DONE DIDN'T CLEAR OR OTHER CSR ERROR
 :R1 = CONTENTS OF CSR

1751
 1752
 1753
 1754
 1755
 1756
 1757
 1758
 1759
 1760
 1761
 1762
 1763
 1764
 1765
 1766
 1767
 1768
 1769
 1770
 1771
 1772
 1773
 1774
 1775
 1776
 1777
 1778
 1779
 1780
 1781
 1782
 1783
 1784
 1785
 1786
 1787
 1788
 1789
 1790

005077 173240
 005077 173230
 104400
 CLR @TCR
 CLR @CSR
 SCOPE

:CLEAR TCR
 :CLEAR CSR

 :TEST 33: TEST THAT LINE 1 CAN TRANSMIT AND
 :RECEIVE A CHARACTER. (377)
 :18: CHECKS THAT DONE SETS IN REASONABLE TIME.
 :28: CHECKS THAT CHAR PRESENT IS IN FI/FO
 :38: CHECKS THAT NO ERRORS IN FI/FO
 :48: CHECKS THAT RIGHT LINE # (1) IN FI,FO
 :58: CHECKS FOR RIGHT CHARACTER LENGTH
 :68: CHECKS THAT CORRECT DATA WAS RECEIVED
 :78: CHECKS THAT CHARACTER PRESENT CLEARS
 :88: CHECKS THAT DONE CLEARS
 :PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD 003 SERIES

1791
 1792
 1793
 1794
 1795
 1796
 1797
 1798
 1799
 1800

004737 015566
 TST33: JSR FC, @INITD

SET: :BIT2 = MAINTENANCE

K03

MAINTEN-11-0203A-0
2703AD.P11

0311 LOGIC TESTS
TEST ALL OF LINE 1 TRANSMIT AND RECEIVE LOGIC

MAY 11 27 (732) 21-SEP-76 13:43 PAGE 34

ST33:

15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009

005766 052777 000002 173220
005774 017701 173210
006000 100375
006002 012777 000377 173206
006010 005000
006012 105305
006014 001376
006016 105777 173166
006022 100405
006024 005200
006026 001371
006030 017701 173154
006034 104001

006036 050037 001302
006042 017701 173144
006046 100401
006050 104001

006052 032701 070000
006056 001401
006060 104001

006062 010102
006064 042702 170377
006070 000302
006072 122702 000001
006076 001401
006100 104001

006102 117702 173200
006106 130201
006110 001401
006112 104002

006114 105102
006116 120102
006120 001401
006122 104002

006124 017701 173062
006130 100001
006132 104001

:WAIT FOR MOS TO CLEAR

LOP32: BIS #BIT1, @TCR
MOV @CSR, R1
BPL LOP33
MOV #377, @RBUF
CLR R0
18: DECB R5
SNE 18
TSTB @CSR
BMI R5
INC R0
BNE 18
MOV @CSR, R1
HLT+1

28: BIS R0, TIMER
MOV @RBUF, R1
BMI .+4
HLT+1

38: BIT #70000, R1
BEQ .+4
HLT+1

48: MOV R1, R2
BIC #170377, R2
SWAB R2
CMPB #1, R2
BEQ .+4
HLT+1

58: MOVB @DJLEN, R2
BITB R2, R1
BEQ .+4
HLT+2

68: COMB R2
CMPB R1, R2
BEQ .+4
HLT+2

78: MOV @RBUF, R1
BPL .+4
HLT+1

:BIT3 = CLEAR MOS
:BIT8 = MASTER XMTR SCAN ENB
SET:
:BIT0 = RECEIVER ENABLE
:SET XMTR CONTROL BIT, LINE 1
:WAIT FOR XMTR READY
:SEND A RUBOLT
:CLEAR COUNTER
:SHORT WAIT LOOP
:WAIT FOR DONE
:BRANCH WHEN DONE
:TIME COUNTER
:BRANCH IF NOT TIME-OUT
:SAVE CSR
:DONE NEVER CAME UP
:R1 = CONTENTS OF CSR
:SAVE TIMER
:READ THE FI/FO
:BRANCH IF CHARACTER READY
:CHARACTER READY DIDN'T SET
:R1 = CONTENTS OF RBUF
:CHECK FOR ERROR BITS
:BRANCH IF NONE
:ERROR IN RECEIVED CHAR
:R1 = CONTENTS OF RBUF
:BIT14=UART OVERRUN
:BIT13=FRAMING ERROR
:BIT12=PARITY ERROR
:DUPLICATE DATA WORD
:MASK LINE #
:LINE # IN LOW BYTE
:CHECK LINE #
:BRANCH IF OK
:WRONG LINE # RECEIVED
:R1 = CONTENTS OF RBUF
:BITS8-11 = LINE #
:GET MASK OF CHARACTER
:CHECK CHAR LENGTH.
:BRANCH IF OK
:WRONG CHARACTER LENGTH
:R1=DATA FROM FI/FO
:R2=MASK (BITS SET NOT EXPECTED)
:REVERSE THE MASK
:CHECK THE ACTURAL DATA
:BRANCH IF OK
:WRONG CHAR LEN OR DATA ERROR
:R1=DATA FROM FI/FO (COMPLETE WORD)
:R2=DATA (LOW BYTE) EXPECTED
:READ FI/FO
:BRANCH IF CHAR PRESENT NOT SET
:CHARACTER PRESENT STAYED SET
:R1 = CONTENTS OF RBUF

L03

MAINDEC-11-DZDJA-C
DZDJA.D.P11

DJ11 LOGIC TESTS

MACY:1 27(732) 21-SEP-76 13:43 PAGE 35

TST33:

TEST ALL OF LINE 1 TRANSMIT AND RECEIVE LOGIC

1610	006134	017701	173050
1611	006140	022701	100405
1612	006144	001401	
1613	006146	104001	
1614			
1615	006150	005077	173040
1616	006154	005077	173030
1617	006150	104400	

```

9$:  MOV    QCSR, R1      :SAVE THE CSR
      CMP    #100405,R1   :CHECK THE CSP
      BEQ    .+4          :BRANCH IF OK
      HLT+1              :DONE DIDN'T CLEAR OR OTHER CSR ERROR
                          :R1 = CONTENTS OF CSP
      CLR    QCSR        :CLEAR CSR
      CLR    QCSR        :CLEAR CSR
      SCOPE
  
```

```

*****
:TEST 34:  TEST THAT LINE 2 CAN TRANSMIT AND
           RECEIVE A CHARACTER. (377)
           1$: CHECKS THAT DONE SETS IN REASONABLE TIME.
           2$: CHECKS THAT CHAR PRESENT IS IN FI/FO
           3$: CHECKS THAT NO ERRORS IN FI/FO
           4$: CHECKS THAT RIGHT LINE # (2) IN FI/FO
           5$: CHECKS FOR RIGHT CHARACTER LENGTH
           6$: CHECKS THAT CORRECT DATA WAS RECEIVED
           7$: CHECKS THAT CHARACTER PRESENT CLEARS
           8$: CHECKS THAT DONE CLEARS
:PROBABLE FAULTY LOGIC: M7285 (D2-7), ALL; M7279 ALL; CART CARD 003 SERIES
*****
  
```

INITIALIZE
DEVICE"CSR"REGISTER

006162 004737 015566

```

TST34:  CSR    PC,      2*INITD  SET:
                          :BIT2 = MAINTENANCE
                          :BIT3 = CLEAR MCS
                          :BIT9 = MASTER XMTR SCAN ENB
  
```

WAIT FOR MCS TO CLEAR

SET:
:BITC = RECEIVER ENABLE

1643	006166	052777	000054	173020
1644	006174	017701	173010	
1645	006200	100375		
1646	006202	012777	000377	173006
1647	006210	005000		
1648	006212	105305		
1649	006214	001376		
1650	006216	105777	172766	
1651	006222	100405		
1652	006224	005200		
1653	006226	001371		
1654	006230	017701	172754	
1655	006234	104001		

```

LOP34:  BIS    #BIT2, QCSR  :SET XMTR CONTROL BIT, LINE 2
          MOV    QCSR, R1   :WAIT FOR XMTR READY
          BPL    LOP34
          MOV    #377, R1   :SEND A RUBOUT
          CLR    RD         :CLEAR COUNTER
          DEC    RS         :SHORT WAIT LOOP
  
```

1\$: DECB RS

```

          BNE    1$
          TSTB   QCSR      :WAIT FOR DONE
          BMI    RS        :BRANCH WHEN DONE
          INC    RD        :TIME COUNTER
          BNE    1$        :BRANCH IF NOT TIME-OUT
          MOV    QCSR, R1  :SAVE CSR
          HLT+1           :DONE NEVER CAME UP
  
```

1657	006236	050037	001302	
1658	006242	017701	172744	
1659	006246	100401		
1660	006250	104001		

```

2$:  BIS    RD, TIMER      :SAVE TIMER
      MOV    QRBUF, R1     :READ THE FI/FO
      BMI    .+4           :BRANCH IF CHARACTER READY
      HLT+1               :CHARACTER READY DIDN'T SET
  
```

1663	006252	032701	370000	
1664	006256	001401		
1665	006260	104001		

```

3$:  BIT    #70000, R1     :CHECK FOR ERROR BITS
      BEQ    .+4           :BRANCH IF NONE
      HLT+1               :ERROR IN RECEIVED CHAR
                          :R1 = CONTENTS OF RBUF
  
```

M03

17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200

000000 001010 170377
000006 000300 000002
000022 122700
000030 001401 104001
006330 117702 173000
006331 130201
006332 001401
006333 104002
006334 105102
006335 120102
006336 001401
006337 104002
006338
006339
006340
006341
006342
006343
006344 017701 172662
006345 103001
006346 104001
006347
006348
006349
006350 017701 172650
006351 022701 100405
006352 001401
006353 104001
006354
006355
006356
006357
006358
006359
006360 005077 172640
005077 172630
006361
006362 104000

48:
53:
58:
75:
85:

MOV R1 R2
BIC #1+0377, R2
SWAB R2, R2
CMPB #2, R2
BEQ .+4
HLT+1
MOV R0, LEN, R2
BIT R2, R1
BEQ .+4
HLT+2
COMB R2 R2
COMB R1, R2
BEQ .+4
HLT+2
MOV R0, RBUF, R1
BPL .+4
HLT+1
MOV R0, CSR, R1
CMP #100405, R1
BEQ .+4
HLT+1
CLR R0, TOR
CLR R0, CSR
SCOPE

:BIT14=LART OVERRUN
:BIT13=FRAMING ERROR
:BIT12=PARITY ERROR
:DUPLICATE DATA WORD
:MASK LINE#
:LINE # IN LOW BYTE
:CHECK LINE #
:BRANCH IF OK
:WRONG LINE # RECEIVED
:R1 = CONTENTS OF RBUF
:BITS8-11 = LINE #
:GET MASK OF CHARACTER
:CHECK CHAR LENGTH.
:BRANCH IF OK
:WRONG CHARACTER LENGTH
:R1=DATA FROM FI/FO
:R2=MASK (BITS SET NOT EXPECTED)
:REVERSE THE MASK
:CHECK THE ACTUAL DATA
:BRANCH IF OK
:WRONG CHAR LEN OR DATA ERROR
:R1=DATA FROM FI/FO (COMPLETE WORD)
:R2=DATA (LOW BYTE) EXPECTED
:READ FI/FO
:BRANCH IF CHAR PRESENT NOT SET
:CHARACTER PRESENT STAYED SET
:R1 = CONTENTS OF RBUF
:SAVE THE CSR
:CHECK THE CSR
:BRANCH IF OK
:DONE DIDN'T CLEAR OR OTHER CSR ERROR
:R1 = CONTENTS OF CSR
:CLEAR TOR
:CLEAR CSR

:TEST 35: TEST THAT LINE 3 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
:15: CHECKS THAT DONE SETS IN REASONABLE TIME.
:25: CHECKS THAT CHAR PRESENT IS IN FI/FO
:35: CHECKS THAT NO ERRORS IN FI/FO
:45: CHECKS THAT RIGHT LINE # (3) IN FI/FO
:55: CHECKS FOR RIGHT CHARACTER LENGTH
:65: CHECKS THAT CORRECT DATA WAS RECEIVED
:75: CHECKS THAT CHARACTER PRESENT CLEARS
:85: CHECKS THAT DONE CLEARS
:PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD 003 SERIES

006362 004737 01556E

TEST35: JSR PC, @INITD

SET:
:BIT2 = MAINTENANCE
:BIT3 = CLEAR MOS
:BIT8 = MASTER XMTR SCAN ENB

TST35:

1722										:WAIT FOR MOS TO CLEAR
1723										...
1724										SET:
1725										:BIT0 = RECEIVER ENABLE
1726	006266	052777	000010	172620		BIS	#BIT3,	QTCR		:SET XMTR CONTROL BIT, LINE 3
1727	006374	017701	172610		LOP35:	MOV	QCSR,	R1		:WAIT FOR XMTR READY
1728	006400	100375				SPL	LOP35			
1729	006402	012777	000377	172606		MOV	#377,	QTBUF		:SEND A RUBOUT
1730	006410	005000				CLR	RO			:CLEAR COUNTER
1731	006412	105305			19:	DECB	R5			:SHORT WAIT LOOP
1732	006414	001376				BNE	19			
1733	006416	105777	172566			TSTB	QCSR			:WAIT FOR DONE
1734	006422	100405				BMI	29			:BRANCH WHEN DONE
1735	006424	005200				INC	RO			:TIME COUNTER
1736	006426	001371				BNE	19			:BRANCH IF NOT TIME-OUT
1737	006430	017701	172554			MOV	QCSR,	R1		:SAVE CSR
1738	006434	104001				HLT+1				:DONE NEVER CAME UP
1739										:R1 = CONTENTS OF CSR
1740	006436	050037	001302		29:	BIS	RO,	TIMER		:SAVE TIMER
1741	006442	017701	172544			MOV	QRBUF,	R1		:READ THE FI/FO
1742	006446	100401				BMI	.+4			:BRANCH IF CHARACTER READY
1743	006450	104001				HLT+1				:CHARACTER READY DIDN'T SET
1744										:R1 = CONTENTS OF RBUF
1745	006452	032701	070000		39:	BIT	#70000,	R1		:CHECK FOR ERROR BITS
1746	006456	001401				BEG	.+4			:BRANCH IF NONE
1747	006460	104001				HLT+1				:ERROR IN RECEIVED CHAR
1748										:R1 = CONTENTS OF RBUF
1749										:BIT14=UART OVERRLN
1750										:BIT13=FRAMING ERROR
1751										:BIT12=PARITY ERROR
1752	006462	010102			49:	MOV	R1,	R2		:DUPLICATE DATA WORD
1753	006464	042702	170377			BIC	#170377,	R2		:MASK LINE #
1754	006470	000302				SWAB	R2			:LINE # IN LOW BYTE
1755	006472	122702	000002			CMPS	#3,	R2		:CHECK LINE #
1756	006476	001401				BEG	.+4			:BRANCH IF OK
1757	006500	104001				HLT+1				:WRONG LINE # RECEIVED
1758										:R1 = CONTENTS OF RBUF
1759										:BITS8-11 = LINE #
1760	006502	117702	172600		59:	MOVW	QJLEN,	R2		:GET MASK OF CHARACTER
1761	006506	130201				BITB	R2,	R1		:CHECK CHAR LENGTH.
1762	006510	001401				BEG	.+4			:BRANCH IF OK
1763	006512	104002				HLT+2				:WRONG CHARACTER LENGTH
1764										:R1=DATA FROM FI/FO
1765										:R2=MASK (BITS SET NOT EXPECTED)
1766	006514	105102			69:	COMB	R2			:REVERSE THE MASK
1767	006516	120102				CMPS	R1,	R2		:CHECK THE ACTUAL DATA
1768	006520	001401				BEG	.+4			:BRANCH IF OK
1769	006522	104002				HLT+2				:WRONG CHAR LEN OR DATA ERROR
1770										:R1=DATA FROM FI/FO (COMPLETE WORD)
1771										:R2=DATA (LOW BYTE) EXPECTED
1772	006524	017701	172462		79:	MOV	QRBUF,	R1		:READ FI/FO
1773	006530	100001				BPL	.+4			:BRANCH IF CHAR PRESENT NOT SET
1774	006532	104001				HLT+1				:CHARACTER PRESENT STAYED SET
1775										:R1 = CONTENTS OF RBUF
1776	006534	017701	172450		89:	MOV	QCSR,	R1		:SAVE THE CSR
1777	006540	022701	100405			CMP	#100405,	R1		:CHECK THE CSR


```

000001 000000 000000 000000
000002 000000 000000 000000
000003 000000 000000 000000
000004 000000 000000 000000
000005 000000 000000 000000
000006 000000 000000 000000
000007 000000 000000 000000
000008 000000 000000 000000
000009 000000 000000 000000
000010 000000 000000 000000
000011 000000 000000 000000
000012 000000 000000 000000
000013 000000 000000 000000
000014 000000 000000 000000
000015 000000 000000 000000
000016 000000 000000 000000
000017 000000 000000 000000
000018 000000 000000 000000
000019 000000 000000 000000
000020 000000 000000 000000
000021 000000 000000 000000
000022 000000 000000 000000
000023 000000 000000 000000
000024 000000 000000 000000
000025 000000 000000 000000
000026 000000 000000 000000
000027 000000 000000 000000
000028 000000 000000 000000
000029 000000 000000 000000
000030 000000 000000 000000
000031 000000 000000 000000
000032 000000 000000 000000
000033 000000 000000 000000
000034 000000 000000 000000
000035 000000 000000 000000
000036 000000 000000 000000
000037 000000 000000 000000
000038 000000 000000 000000
000039 000000 000000 000000
000040 000000 000000 000000
000041 000000 000000 000000
000042 000000 000000 000000
000043 000000 000000 000000
000044 000000 000000 000000
000045 000000 000000 000000
000046 000000 000000 000000
000047 000000 000000 000000
000048 000000 000000 000000
000049 000000 000000 000000
000050 000000 000000 000000

```

```

BEO .+4 : BRANCH IF OK
HLT+1 : DONE DIDN'T CLEAR OR OTHER CSR EPROP
      : RI = CONTENTS OF CSR
CLS RTOR : CLEAR TOP
CLR RTOR : CLEAR CSR
SCOPE

```

```

*****
TEST 40: TEST THAT LINE 6 CAN TRANSMIT AND
          RECEIVE A CHARACTER. (377)
          CHECKS THAT DONE SETS IN REASONABLE TIME.
          CHECKS THAT CHAR PRESENT IS IN FI/FO
          CHECKS THAT NO ERRORS IN FI/FO
          CHECKS THAT RIGHT LINE # (6) IN FI/FO
          CHECKS FOR RIGHT CHARACTER LENGTH
          CHECKS THAT CORRECT DATA WAS RECEIVED
          CHECKS THAT CHARACTER PRESENT CLEARS
          CHECKS THAT DONE CLEARS
PROGRAM FAULTY LOGIC: M7275 AD2- ALL; M7279 ALL; UART 040 000 000 000 000
*****

```

```

          INITIALIZE
          DEVICE CSR REGISTER
1840: JSR PC, 30INIT0 SET:
          :BIT2 = MAINTENANCE
          :BIT3 = CLEAR MOS
          :BIT9 = MASTER XMTR SCAN ENB
          WAIT FOR MOS TO CLEAR
          SET:
          :BIT0 = RECEIVER ENABLE
1940: BIS #BIT6, RTOR :SET XMTR CONTROL BIT, LINE 6
          MOV #RTOR, RI :WAIT FOR XMTR READY
          BFL LOOP0
          MOV #377, RTBUF :SEND A RUBOUT
          CLR R0 :CLEAR COUNTER
          DEC R0 :SHORT WAIT LOOP
          BNE JB RTBUF
          BNE JB RTCSR
          BMI RTCSR
          INC R0
          BNE RTCSR, RI :WAIT FOR DONE
          :BRANCH WHEN DONE
          :TIME COUNTER
          BNE RTCSR, RI :BRANCH IF NOT TIME-OUT
          MOV #RTCSR, RI :SAVE CSR
          HLT+1 :DONE NEVER CAME UP
          :RI = CONTENTS OF CSR
20: BIS RT, TIMER :SAVE TIMER
          MOV RTBUF, RI :READ THE FI FO
          BMI .+4 :BRANCH IF CHARACTER READY
          HLT+1 :CHARACTER READY DIDN'T SET
          :RI = CONTENTS OF RTBUF
25: BIT #70000, RI :CHECK FOR ERROR BITS
          BEO .+4 :BRANCH IF NONE
          HLT+1 :ERROR IN RECEIVED CHAR
          :RI = CONTENTS OF RTBUF
          :BIT14=UART OVERRN
          :BIT13=FRAMING ERROR

```

007331 000000
007332 000000
007333 000000
007334 000000
007335 000000
007336 000000
007337 000000
007338 000000
007339 000000
007340 000000
007341 000000
007342 000000
007343 000000
007344 000000
007345 000000
007346 000000
007347 000000
007348 000000
007349 000000
007350 000000
007351 000000
007352 000000
007353 000000
007354 000000
007355 000000
007356 000000
007357 000000
007358 000000
007359 000000
007360 000000
007361 000000
007362 000000
007363 000000
007364 000000
007365 000000
007366 000000
007367 000000
007368 000000
007369 000000
007370 000000
007371 000000
007372 000000
007373 000000
007374 000000
007375 000000
007376 000000
007377 000000
007378 000000
007379 000000
007380 000000
007381 000000
007382 000000
007383 000000
007384 000000
007385 000000
007386 000000
007387 000000
007388 000000
007389 000000
007390 000000
007391 000000
007392 000000
007393 000000
007394 000000
007395 000000
007396 000000
007397 000000
007398 000000
007399 000000
007400 000000

```
44:  MOV R1, R2  
      UNPK R1, R2  
      COMB R1, R2  
      BEQ .+4  
      HL T+1  
      ;BIT12=PARITY ERROR  
      ;DUPLICATE DATA WORD  
      ;MASK LINE #  
      ;LINE # IN LOW BYTE  
      ;CHECK LINE #  
      ;BRANCH IF OK  
      ;WRONG LINE # RECEIVED  
      ;R1 = CONTENTS OF RBUF  
      ;BITS8-11 = LINE #  
55:  MOV R2, LEN  
      BIT8 R2, R1  
      BEQ .+4  
      HL T+2  
      ;GET MASK OF CHARACTER  
      ;CHECK CHAR LENGTH.  
      ;BRANCH IF OK  
      ;WRONG CHARACTER LENGTH  
      ;R1=DATA FROM FI/FO  
      ;R2=MASK (BITS SET NOT EXPECTED)  
      ;REVERSE THE MASK  
      ;CHECK THE ACTUAL DATA  
      ;BRANCH IF OK  
      ;WRONG CHAR LEN OR DATA ERROR  
      ;R1=DATA FROM FI/FO (COMPLETE WORD)  
      ;R2=DATA (LOW BYTE) EXPECTED  
75:  MOV RBUF, R1  
      BRP .+4  
      HL T+1  
      ;READ FI/FO  
      ;BRANCH IF CHAR PRESENT NOT SET  
      ;CHARACTER PRESENT STAYED SET  
85:  MOV CSR, R1  
      COMB CSR, R1  
      BEQ .+4  
      HL T+1  
      ;SAVE THE CSR  
      ;CHECK THE CSR  
      ;BRANCH IF OK  
      ;DONE DIDN'T CLEAR OF OTHER CSR ERROR  
      ;R1 = CONTENTS OF CSR  
95:  CLR TCR  
      CLR CSR  
      SCOPE  
      ;CLEAR TCR  
      ;CLEAR CSR
```

007331 170377
007332 000006
007333 171756
007334 171650
007335 171636
007336 171626
007337 171616
007338 105100
007339 100100
007340 104001
007341 100100
007342 104001
007343 100100
007344 100100
007345 100100
007346 104001
007347 100100
007348 100100
007349 100100
007350 104001
007351 100100
007352 100100
007353 100100
007354 100100
007355 100100
007356 100100
007357 100100
007358 100100
007359 100100
007360 100100
007361 100100
007362 100100
007363 100100
007364 100100
007365 100100
007366 100100
007367 100100
007368 100100
007369 100100
007370 100100
007371 100100
007372 100100
007373 100100
007374 100100
007375 100100
007376 100100
007377 100100
007378 100100
007379 100100
007380 100100
007381 100100
007382 100100
007383 100100
007384 100100
007385 100100
007386 100100
007387 100100
007388 100100
007389 100100
007390 100100
007391 100100
007392 100100
007393 100100
007394 100100
007395 100100
007396 100100
007397 100100
007398 100100
007399 100100
007400 100100

```
*****  
TEST #1: TEST THAT LINE 7 CAN TRANSMIT AND  
RECEIVE A CHARACTER. (377)  
14: CHECKS THAT DONE SETS IN REASONABLE TIME.  
25: CHECKS THAT CHAR PRESENT IS IN FI-FO  
35: CHECKS THAT NO ERRORS IN FI-FO  
45: CHECKS THAT RIGHT LINE # (?) IN FI-FO  
55: CHECKS FOR RIGHT CHARACTER LENGTH  
65: CHECKS THAT CORRECT DATA WAS RECEIVED  
75: CHECKS THAT CHARACTER PRESENT CLEARS  
85: CHECKS THAT DONE CLEARS  
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; JART CARD 003 SERIES  
*****
```

```
INITIALIZE  
DEVICE"CSR"REGISTER  
TEST1: JSR PC, @INIT0 SET:  
;BIT2 = MAINTENANCE  
;BIT3 = CLEAR MOS  
;BIT8 = MASTER XMTR SCAN ENB  
;WAIT FOR MOS TO CLEAR  
SET:
```


TRANSMIT AND RECEIVE LOGIC

:R1 = CONTENTS OF CSR
:CLEAR TCR
:CLEAR CSR

BTOR
BCSR
DJLEN
*.+E. LAC
MOV

015770

TEST 42: TEST THAT LINE 8 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)

- 1\$: CHECKS THAT DONE SETS IN REASONABLE TIME.
- 3\$: CHECKS THAT CHAR PRESENT IS IN FI/FO
- 3\$: CHECKS THAT NO ERRORS IN FI/FO
- 4\$: CHECKS THAT RIGHT LINE # (8) IN FI/FO
- 5\$: CHECKS FOR RIGHT CHARACTER LENGTH
- 5\$: CHECKS THAT CORRECT DATA WAS RECEIVED
- 5\$: CHECKS THAT CHARACTER PRESENT CLEARS
- 5\$: CHECKS THAT DONE CLEARS

PROBABLY FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD 003 SERIES

INITIALIZE
DEVICE "CSR" REGISTER

SET42: JSR PC, @INITD SET:
:BIT2 = MAINTENANCE
:BIT3 = CLEAR MOS
:BIT3 = MASTER XMTR SCAN ENB

WAIT FOR MOS TO CLEAR
SET:
:BIT0 = RECEIVER ENABLE

LOP42: BIS #BITB, BTOR :SET XMTR CONTROL BIT, LINE 8
MOV BCSR, R1 :WAIT FOR XMTR READY

BFL LOP42 :SEND A RUBOUT
MOV #377, BTBUF :CLEAR COUNTER
CLR RC :SHORT WAIT LOOP

5: DECB RS :WAIT FOR DONE
BNE 1\$:BRANCH WHEN DONE
TSTB BCSR :TIME COUNTER
RS :BRANCH IF NOT TIME-OUT
INC RC :SAVE CSR
BNE 1\$:DONE NEVER CAME UP
MOV BCSR, R1 :R1 = CONTENTS OF CSR

2\$: BIS RC, TIMER :SAVE TIMER
MOV BTBUF, R1 :READ THE FI/FO
BMI .+4 :BRANCH IF CHARACTER READY
HLT+1 :CHARACTER READY DIDN'T SET

3\$: BIT #70000, R1 :R1 = CONTENTS OF RBUF
BEQ .+4 :CHECK FOR ERROR BITS
HLT+1 :BRANCH IF NONE
:ERROR IN RECEIVED CHAR
:R1 = CONTENTS OF RBUF
:BIT14=UART OVERRUN
:BIT13=FRAMING ERROR

007650 017701 171330
007651 104001
007652 050037 001332
007653 017701 171323
007654 100401
007655 104001
007656 032701 070000
007657 001401
007658 104001

Address	Op Code	Op 1	Op 2	Op 3	Comments
007710	MOV	R1	R2		:BIT12=PARITY ERROR
007712	BIC	#170377	R2		:DUPLICATE DATA WORD
007714	SWAB	R2			:MASK LINE #
007716	CMPB	#8	R2		:LINE # IN LOW BYTE
007718	BEG	.+4			:CHECK LINE #
007720	HLT+1				:BRANCH IF OK
007722	MOVW	00JLEN	R2		:WRONG LINE # RECEIVED
007724	BITB	R2	R1		:R1 = CONTENTS OF RBUF
007726	BEG	.+4			:BITS8-11 = LINE #
007728	HLT+2				:GET MASK OF CHARACTER
007730					:CHECK CHAR LENGTH.
007732					:BRANCH IF OK
007734					:WRONG CHARACTER LENGTH
007736					:R1=DATA FROM FI/FO
007738					:R2=MASK (BITS SET NOT EXPECTED)
007740	COMB	R2			:REVERSE THE MASK
007742	CMPB	R1	R2		:CHECK THE ACTUAL DATA
007744	BEG	.+4			:BRANCH IF OK
007746	HLT+2				:WRONG CHAR LEN OR DATA ERROR
007750	MOV	0RBUF	R1		:R1=DATA FROM FI/FO COMPLETE WORD
007752	BPL	.+4			:R2=DATA (LOW BYTE) EXPECTED
007754	HLT+1				:READ FI/FO
007756					:BRANCH IF CHAR PRESENT NOT SET
007760	MOV	0CSR	R1		:CHARACTER PRESENT STAYED SET
007762	CMP	#100405	R1		:R1 = CONTENTS OF RBUF
007764	BEG	.+4			:SAVE THE CSR
007766	HLT+1				:CHECK THE CSR
007770					:BRANCH IF OK
007772					:DONE DIDN'T CLEAR OF OTHER CSR ERROR
007774	CLR	0TOR			:R1 = CONTENTS OF CSR
007776	CLR	0CSR			:CLEAR TOR
007778	SCOPE				:CLEAR CSR

 : TEST 43: TEST THAT LINE 9 CAN TRANSMIT AND
 : RECEIVE A CHARACTER. (377)
 : 13: CHECKS THAT DONE SETS IN REASONABLE TIME.
 : 23: CHECKS THAT CHAR PRESENT IS IN FI/FO
 : 33: CHECKS THAT NO ERRORS IN FI/FO
 : 43: CHECKS THAT RIGHT LINE # (9) IN FI/FO
 : 53: CHECKS FOR RIGHT CHARACTER LENGTH
 : 63: CHECKS THAT CORRECT DATA WAS RECEIVED
 : 73: CHECKS THAT CHARACTER PRESENT CLEARS
 : 83: CHECKS THAT DONE CLEARS
 : PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD DOB SERIES

INITIALIZE
 DEVICE "CSR" REGISTER
 : ST43: JSR PC, 0#INITD SET:
 : :BIT2 = MAINTENANCE
 : :BIT3 = CLEAR MOS
 : :BIT8 = MASTER XMTR SCAN ENB
 : WAIT FOR MOS TO CLEAR
 SET:


```

:BIT0 = RECEIVER ENABLE
:
:SET XMTR CONTROL BIT, LINE 9
:WAIT FOR XMTR READY
:
:SEND A RUBOUT
:CLEAR COUNTER
:SHORT WAIT LOOP
:
:WAIT FOR DONE
:BRANCH WHEN DONE
:TIME COUNTER
:BRANCH IF NOT TIME-OUT
:SAVE CSR
:DONE NEVER CAME UP
:R1 = CONTENTS OF CSR
:SAVE TIMER
:READ THE FI/FO
:BRANCH IF CHARACTER READY
:CHARACTER READY DIDN'T SET
:R1 = CONTENTS OF RBUF
:CHECK FOR ERROR BITS
:BRANCH IF NONE
:ERROR IN RECEIVED CHAR
:R1 = CONTENTS OF RBUF
:BIT14=UART OVERRUN
:BIT13=FRAMING ERROR
:BIT12=PARITY ERROR
:DUPLICATE DATA WORD
:MASK LINE#
:LINE # IN LOW BYTE
:CHECK LINE #
:BRANCH IF OK
:WRONG LINE # RECEIVED
:R1 = CONTENTS OF RBUF
:BITS8-11 = LINE #
:GET MASK OF CHARACTER
:CHECK CHAR LENGTH.
:BRANCH IF OK
:WRONG CHARACTER LENGTH
:R1=DATA FROM FI/FO
:R2=MASK (BITS SET NOT EXPECTED)
:REVERSE THE MASK
:CHECK THE ACTURAL DATA
:BRANCH IF OK
:WRONG CHAR LEN OR DATA ERROR
:R1=DATA FROM FI/FO (COMPLETE WORD)
:R2=DATA (LOW BYTE) EXPECTED
:READ FI/FO
:BRANCH IF CHAR PRESENT NOT SET
:CHARACTER PRESENT STAYED SET
:R1 = CONTENTS OF RBUF
:SAVE THE CSR
:CHECK THE CSR
:BRANCH IF OK
:DONE DIDN'T CLEAR OR OTHER CSR ERROR

```

010012	052777	001000	171174	:	BIS	#BIT9,	QTCR		
010020	017701	171164		LOP43:	MOV	QCSR,	R1		
010024	100375				BPL	LOP43			
010026	012777	000377	171162		MOV	#377,	QTBUF		
010034	005000			1\$:	CLR	RD			
010036	025305				DECB	R5			
010040	001376				SNE	1\$			
010042	105777		171142		TSTB	QCSR			
010046	100405				BMI	2\$			
010050	005200				INC	RD			
010054	001371				SNE	1\$			
010054	017701		171130		MOV	QCSR,	R1		
010060	104001				HLT+1				
010062	050037	001302		2\$:	BIS	RD,	TIMER		
010066	017701		171120		MOV	QRBUF,	R1		
010072	100401				BMI	+.4			
010074	104001				HLT+1				
010076	032701	070000		3\$:	BIT	#70000,	R1		
010102	001401				BEQ	+.4			
010104	104001				HLT+1				
010106	010102			4\$:	MOV	R1,	R2		
010110	042702		170377		BIC	#170377,	R2		
010114	000302				SHAB	R2			
010116	122702	000011			CMPB	#9,	R2		
010122	001401				BEQ	+.4			
010124	104001				HLT+1				
010126	117702		171154	5\$:	MOVB	QDYLEN,	R2		
010132	130201				BITB	R2,	R1		
010134	001401				BEQ	+.4			
010136	104002				HLT+2				
010140	105102			6\$:	COMB	R2			
010142	120102				CMPB	R1,	R2		
010144	001401				BEQ	+.4			
010146	104002				HLT+2				
010150	017701		171036	7\$:	MOV	QRBUF,	R1		
010154	100001				BPL	+.4			
010156	104001				HLT+1				
010160	017701		171024	8\$:	MOV	QCSR,	R1		
010164	022701		100405		CMP	#100405,	R1		
010170	001401				BEQ	+.4			
010172	104001				HLT+1				

K04

MAINDEC-11-DZDJA-D
DZDJA.D.F11

TST43:

DJ11 LOGIC TESTS
TEST ALL OF LINE 9 TRANSMIT AND RECEIVE LOGIC

MACY11 27(732) 21-SEP-76 13:43 PAGE 47

:R1 = CONTENTS OF CSR
:CLEAR TCR
:CLEAR CSR

CLR TCR
CLR TCSR
SCOPE

010174 005077 171014
010200 005077 171004
010204 104400

TEST 44: TEST THAT LINE 10 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
1\$: CHECKS THAT DONE SETS IN REASONABLE TIME.
2\$: CHECKS THAT CHAR PRESENT IS IN FI/FO
3\$: CHECKS THAT NO ERRORS IN FI/FO
4\$: CHECKS THAT RIGHT LINE # (10) IN FI/FO
5\$: CHECKS FOR RIGHT CHARACTER LENGTH
6\$: CHECKS THAT CORRECT DATA WAS RECEIVED
7\$: CHECKS THAT CHARACTER PRESENT CLEARS
8\$: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; JART CARD DC3 SERIES

INITIALIZE
DEVICE"CSR"REGISTER

010206 004737 015566

TST44: JSR PC, @*INITD SET:
:BIT2 = MAINTENANCE
:BIT3 = CLEAR MOS
:BITS = MASTER XMTR SCAN ENB

:WAIT FOR MOS TO CLEAR

SET:
:BIT0 = RECEIVER ENABLE

010212 052777 002000 170774
010220 017701 170764
010224 100375
010226 012777 000377 170762
010234 005000
010236 105305
010240 001376
010242 105777 170742
010246 100405
010250 005200
010252 001371
010254 017701 170730
010260 104001

LOP44: BIS #BIT10, TCR :SET XMTR CONTROL BIT. LINE 10
MOV TCSR, R1 :WAIT FOR XMTR READY
BPL LOP44
MOV #377, TBUF :SEND A RUBOUT
CLR RC :CLEAR COUNTER
1\$: DECB R5 :SHORT WAIT LOOP
BNE 1\$
TSTB TCSR :WAIT FOR DONE
BMI 2\$:BRANCH WHEN DONE
INC RC :TIME COUNTER
BNE 1\$:BRANCH IF NOT TIME-OUT
MOV TCSR, R1 :SAVE CSR
HLT+1 :DONE NEVER CAME UP
:R1 = CONTENTS OF CSR

010262 050037 001302
010266 017701 170720
010272 100401
010274 104001

2\$: BIS RC, TIMER :SAVE TIMER
MOV TBUF, R1 :READ THE FI/FO
BMI .+4 :BRANCH IF CHARACTER READY
HLT+1 :CHARACTER READY DIDN'T SET

010276 032701 070000
010302 001401
010304 104001

3\$: BIT #70000, R1 :R1 = CONTENTS OF RBUF
BEQ .+4 :CHECK FOR ERROR BITS
HLT+1 :BRANCH IF NONE
:ERROR IN RECEIVED CHAR
:R1 = CONTENTS OF RBUF

010306 010102

4\$: MOV R1, R2 :DUPLICATE DATA WORD

000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014
000015
000016
000017
000018
000019
000020
000021
000022
000023
000024
000025
000026
000027
000028
000029
000030
000031
000032
000033
000034
000035
000036
000037

```

2338 010310 042702 170377 BIC #170377,R2 :MASK LINE#
2339 010314 000302 SWAB R2 :LINE # IN LOW BYTE
2340 010316 122702 000012 CMPB #10., R2 :CHECK LINE #
2341 010322 001401 BEQ .+4 :BRANCH IF OK
2342 010324 104001 HLT+1 :WRONG LINE # RECEIVED
2343 :R1 = CONTENTS OF RBUF
2344 :BITS8-11 = LINE #
2345 010326 117702 170754 5$: MOVB @DJLEN, R2 :GET MASK OF CHARACTER
2346 010332 130301 BITB R2, R1 :CHECK CHAR LENGTH.
2347 010334 001401 BEQ .+4 :BRANCH IF OK
2348 010336 104002 HLT+2 :WRONG CHARACTER LENGTH
2349 :R1=DATA FROM FI/FO
2350 :R2=MASK (BITS SET NOT EXPECTED)
2351 010340 105102 6$: COMB R2 :REVERSE THE MASK
2352 010342 120102 CMPB R1, R2 :CHECK THE ACTUAL DATA
2353 010344 001401 BEQ .+4 :BRANCH IF OK
2354 010346 104002 HLT+2 :WRONG CHAR LEN OR DATA ERROR
2355 :R1=DATA FROM FI/FO (COMPLETE WORD)
2356 :R2=DATA (LOW BYTE) EXPECTED
2357 010350 017701 170636 7$: MOV @RBUF, R1 :READ FI/FO
2358 010354 100001 BPL .+4 :BRANCH IF CHAR PRESENT NOT SET
2359 010356 104001 HLT+1 :CHARACTER PRESENT STAYED SET
2360 010360 017701 170624 8$: MOV @CSR, R1 :SAVE THE CSR
2361 010364 022701 100405 CMP #100405,R1 :CHECK THE CSR
2362 010370 001401 BEQ .+4 :BRANCH IF OK
2363 010372 104001 HLT+1 :DONE DIDN'T CLEAR OR OTHER CSR ERROR
2364 :R1 = CONTENTS OF RBUF
2365 010374 005077 170514 CLR @TCR :CLEAR TCR
2366 010400 005077 170604 CLR @CSR :CLEAR CSR
2367 010404 104400 SCOPE

```

```

:*****
:TEST 45: TEST THAT LINE 11 CAN TRANSMIT AND
: RECEIVE A CHARACTER. (3")
:
: 1$: CHECKS THAT DONE SETS IN REASONABLE TIME.
: 2$: CHECKS THAT CHAR PRESENT IS IN FI/FO
: 3$: CHECKS THAT NO ERRORS IN FI/FO
: 4$: CHECKS THAT RIGHT LINE # (11) IN FI/FO
: 5$: CHECKS FOR RIGHT CHARACTER LENGTH
: 6$: CHECKS THAT CORRECT DATA WAS RECEIVED
: 7$: CHECKS THAT CHARACTER PRESENT CLEARS
: 8$: CHECKS THAT DONE CLEARS
:PROBABLE FAULTY LOGIC: M7295 (D2-7) ALL; M7279 ALL; UART CARD D33 SERIES
:*****

```

```

:
: INITIALIZE
: DEVICE"CSR"REGISTER
:
: TST45: JSR PC, @#INITD SET:
: :BIT2 = MAINTENANCE
: :BIT3 = CLEAR MOS
: :BIT8 = MASTER XMTR SCAN ENB
:
: WAIT FOR MOS TO CLEAR
:
: SET:
: :BIT0 = RECEIVER ENABLE
:

```

```

2368 010406 004737 015566
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399

```

M04

010412 010420 010424 010428 010434 010436 010440 010442 010446 010450 010452 010454 010458 010462 010466 010472 010474 010476 010502 010504 010506 010510 010514 010516 010522 010524 010526 010532 010534 010536 010540 010542 010544 010546 010550 010554 010556 010560 010564 010570 010572 010574	052777 017701 100379 012777 005000 105305 001375 105777 100405 005202 001371 017701 104001 050037 017701 100401 104001 032701 001401 104001 010102 042702 000302 122702 001401 104001 117702 130201 001401 104002 105102 120102 001401 104002 017701 100001 104001 017701 022701 001401 104001 005 77	004000 170564 000377 170542 170530 001302 170520 070000 170377 000013 170554 170436 170424 100405 170414	LOP45: 1\$: 2\$: 3\$: 4\$: 5\$: 6\$: 7\$: 8\$:	BIS #BIT11, @TCR MOV @CSR, R1 BPL LOP45 MOV #377, @TBUF CLR R0 DECS R5 SNE 1\$ TSTB @CSR BMI 2\$ INC R0 BNE 1\$ MOV @CSR, R1 HLT+1 BIS R0, TIMER MOV @RBUF, R1 BMI .+4 HLT+1 BIT #70000, R1 BEQ .+4 HLT+1 MOV R1, R2 BIC #170377, R2 SWAB R2 CMPB #11, R2 BEQ .+4 HLT+1 MOVB @CJLEN, R2 BITB R2, R1 BEQ .+4 HLT+2 COMB R2 CMPB R1, R2 BEQ .+4 HLT+2 MOV @RBUF, R1 BPL .+4 HLT+1 MOV @CSR, R1 CMP #100405, R1 BEQ .+4 HLT+1 CLR @TCR	:SET XMTR CONTROL BIT, LINE 11 :WAIT FOR XMTR READY :SEND A RUBOUT :CLEAR COUNTER :SHORT WAIT LOOP :WAIT FOR DONE :BRANCH WHEN DONE :TIME COUNTER :BRANCH IF NOT TIME-OUT :SAVE CSR :DONE NEVER CAME UP :R1 = CONTENTS OF CSR :SAVE TIMER :READ THE FI/FO :BRANCH IF CHARACTER READY :CHARACTER READY DIDN'T SET :R1 = CONTENTS OF RBUF :CHECK FOR ERROR BITS :BRANCH IF NONE :ERROR IN RECEIVED CHAR :R1 = CONTENTS OF RBUF :BIT14=UART OVERRUN :BIT13=FRAMING ERROR :BIT12=PARITY ERROR :DUPLICATE DATA WORD :MASK LINE # :LINE # IN LOW BYTE :CHECK LINE # :BRANCH IF OK :WRONG LINE # RECEIVED :R1 = CONTENTS OF RBUF :BITS8-11 = LINE # :GET MASK OF CHARACTER :CHECK CHAR LENGTH. :BRANCH IF OK :WRONG CHARACTER LENGTH :R1=DATA FROM FI/FO :R2=MASK (BITS SET NOT EXPECTED) :REVERSE THE MASK :CHECK THE ACTUAL DATA :BRANCH IF OK :WRONG CHAR LEN OR DATA ERROR :R1=DATA FROM FI/FO (COMPLETE WORD) :R2=DATA (LOW BYTE) EXPECTED :READ FI/FO :BRANCH IF CHAR PRESENT NOT SET :CHARACTER PRESENT STAYED SET :R1 = CONTENTS OF RBUF :SAVE THE CSR :CHECK THE CSR :BRANCH IF OK :DONE DIDN'T CLEAR OR OTHER CSR ERROR :R1 = CONTENTS OF CSR :CLEAR TCR
--	--	--	--	--	--

```

010600 005077 170404
010604 104400
010606 005237 001306
010612 012737 010620 015770

```

```

CLR 2CSR :CLEAR CSR
SCOPE
INC DJLEN
MOV #.+6. LAD

```

```

TEST 46: TEST THAT LINE 12 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
1$: CHECKS THAT DONE SETS IN REASONABLE TIME.
2$: CHECKS THAT CHAR PRESENT IS IN FI/FO
3$: CHECKS THAT NO ERRORS IN FI/FO
4$: CHECKS THAT RIGHT LINE # (12) IN FI/FO
5$: CHECKS FOR RIGHT CHARACTER LENGTH
6$: CHECKS THAT CORRECT DATA WAS RECEIVED
7$: CHECKS THAT CHARACTER PRESENT CLEARS
8$: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD DC3 SERIES
*****

```

```

INITIALIZE
DEVICE"CSR"REGISTER

```

```

010620 004737 015566

```

```

ST46: JSR PC, 3*INITD SET:
:BIT2 = MAINTENANCE
:BIT3 = CLEAR MOS
:BIT8 = MASTER XMTR SCAN ENB

```

:WAIT FOR MOS TO CLEAR

```

SET:
:BIT0 = RECEIVER ENABLE

```

```

010624 052777 010000 170362
010632 017701 170352
010636 100375
010640 012777 000377 170350
010646 005000
010650 105305
010652 001376
010654 105777 170320
010660 100405
010662 005200
010664 001371
010666 017701 170316
010672 104001

```

```

LOP46: BIS #BIT12, 2CSR :SET XMTR CONTROL BIT, LINE 12
MOV 2CSR, R1 :WAIT FOR XMTR READY
BPL LOP46
MOV #377, 2TBUF :SEND A RUBOUT
CLR RO :CLEAR COUNTER
1$: DECB R5 :SHORT WAIT LOOP
BNE 1$
TSTB 2CSR :WAIT FOR DONE
BMI 2$ :BRANCH WHEN DONE
INC RO :TIME COUNTER
BNE 1$ :BRANCH IF NOT TIME-OUT
MOV 2CSR, R1 :SAVE CSR
HLT+1 :DONE NEVER CAME UP

```

```

010674 050037 001302
010700 017701 170306
010704 100401
010706 104001

```

```

2$: BIS RO, TIMER :SAVE TIMER
MOV 2RBUF, R1 :READ THE FI/FO
BMI .+4 :BRANCH IF CHARACTER READY
HLT+1 :CHARACTER READY DIDN'T SET

```

```

010710 032701 070000
010714 001401
010716 104001

```

```

3$: BIT #70000, R1 :CHECK FOR ERROR BITS
BEQ .+4 :BRANCH IF NONE
HLT+1 :ERROR IN RECEIVED CHAR

```

```

010720 010102

```

```

4$: MOV R1, R2 :DUPLICATE DATA WORD

```


12 TRANSMITTED BY THE CPU

WPC
OF

PCSR

:CLEAR CSR

```

*****
TEST SJ:
*****
TEST THAT LINE 14 CAN TRANSMIT AND
RECEIVE A CHARACTER (377)
TEST THAT DONE BITS IN REASONABLE TIME.
TEST THAT DONE BITS IN FI/FO
TEST THAT NO ERRORS IN FI/FO
TEST THAT RIGHT LINE # (14) IN FI/FO
FOR RIGHT CHARACTER LENGTH
TEST THAT CHARACTER DATA WAS RECEIVED
TEST THAT CHARACTER PRESENT CLEARS
DONE CLEARS
*****
PROGRAM TITLE: LOGIC: M7279 ALL: M7279 ALL: CART CARD 003 SERIES
*****

```

DEVICE INITIALIZE

```

10: CSR PC 200170
SFT:
:BIT0 = MAINTENANCE
:BIT1 = CLEAR MCS
:BIT2 = MASTER XMTA SCAN ENB

```

```

WAIT FOR MCS TO CLEAR
SFT:
:BIT0 = RECEIVER ENABLE

```

```

11: SET XMTA CONTROL BIT, LINE 14
WAIT FOR XMTA READY

```

```

12: SEND A RUBOUT
CLEAR COUNTER
SHORT WAIT LOOP

```

```

13: WAIT FOR DONE
BRANCH WHEN DONE
INCR COUNTER
BRANCH IF NOT TIME-OUT

```

```

14: SAVE CSR
DO NOT NEVER CAME UP
BI = CONTENTS OF CSR
SAVE TIMER
READ THE FI/FO
BRANCH IF CHARACTER READY
CHARACTER READY DICY
BI = CONTENTS OF RESULT

```

```

15: CHECK FOR ERROR BITS
BRANCH IF NONE
ERROR IN RECEIVED CHAR
BI = CONTENTS OF RESULT
BIT14 = JAM OVERFLOW
BIT13 = FRAMING ERROR
BIT12 = PARITY ERROR

```

```

16: DUPLICATE DATA WORD
MOVE LINE #
LINE # IN LOW BYTE

```

Vertical text on the left side of the page, likely a list of memory addresses or data points, including values like 0000, 0001, 0002, etc., and some alphanumeric strings.


```

167550:  BPTL      @RBUF      @RBUF      :SEND A RUBOUT
167551:  BPTL      @RBUF      @RBUF      :CLEAR COUNTER
167552:  BPTL      @RBUF      @RBUF      :SHORT WAIT LOOP
167553:  BPTL      @RBUF      @RBUF      :WAIT FOR DONE
167554:  BPTL      @RBUF      @RBUF      :BRANCH WHEN DONE
167555:  BPTL      @RBUF      @RBUF      :TIME COUNTER
167556:  BPTL      @RBUF      @RBUF      :BRANCH IF NOT TIME-OUT
167557:  BPTL      @RBUF      @RBUF      :SAVE CSR
167558:  BPTL      @RBUF      @RBUF      :DONE NEVER CAME UP
167559:  BPTL      @RBUF      @RBUF      :R1 = CONTENTS OF CSR
167560:  BPTL      @RBUF      @RBUF      :SAVE TIMER
167561:  BPTL      @RBUF      @RBUF      :READ THE FI/FO
167562:  BPTL      @RBUF      @RBUF      :BRANCH IF CHARACTER READY
167563:  BPTL      @RBUF      @RBUF      :CHARACTER READY DIDN'T SET
167564:  BPTL      @RBUF      @RBUF      :R1 = CONTENTS OF RBUF
167565:  BPTL      @RBUF      @RBUF      :CHECK FOR ERROR BITS
167566:  BPTL      @RBUF      @RBUF      :BRANCH IF NONE
167567:  BPTL      @RBUF      @RBUF      :ERROR IN RECEIVED CHAR
167568:  BPTL      @RBUF      @RBUF      :R1 = CONTENTS OF RBUF
167569:  BPTL      @RBUF      @RBUF      :BIT14=UART OVERRUN
167570:  BPTL      @RBUF      @RBUF      :BIT13=FRAMING ERROR
167571:  BPTL      @RBUF      @RBUF      :BIT12=PARITY ERROR
167572:  BPTL      @RBUF      @RBUF      :DUPLICATE DATA WORD
167573:  BPTL      @RBUF      @RBUF      :MASK LINE#
167574:  BPTL      @RBUF      @RBUF      :LINE# IN LOW BYTE
167575:  BPTL      @RBUF      @RBUF      :CHECK LINE#
167576:  BPTL      @RBUF      @RBUF      :BRANCH IF OK
167577:  BPTL      @RBUF      @RBUF      :WRONG LINE# RECEIVED
167578:  BPTL      @RBUF      @RBUF      :R1 = CONTENTS OF RBUF
167579:  BPTL      @RBUF      @RBUF      :BITS8-11 = LINE#
167580:  BPTL      @RBUF      @RBUF      :GET MASK OF CHARACTER
167581:  BPTL      @RBUF      @RBUF      :CHECK CHAR LENGTH.
167582:  BPTL      @RBUF      @RBUF      :BRANCH IF OK
167583:  BPTL      @RBUF      @RBUF      :WRONG CHARACTER LENGTH
167584:  BPTL      @RBUF      @RBUF      :R1=DATA FROM FI/FO
167585:  BPTL      @RBUF      @RBUF      :R2=MASK (BITS SET NOT EXPECTED)
167586:  BPTL      @RBUF      @RBUF      :REVERSE THE MASK
167587:  BPTL      @RBUF      @RBUF      :CHECK THE ACTUAL DATA
167588:  BPTL      @RBUF      @RBUF      :BRANCH IF OK
167589:  BPTL      @RBUF      @RBUF      :WRONG CHAR LEN OR DATA ERROR
167590:  BPTL      @RBUF      @RBUF      :R1=DATA FROM FI/FO (COMPLETE WORD)
167591:  BPTL      @RBUF      @RBUF      :R2=DATA (LOW BYTE) EXPECTED
167592:  BPTL      @RBUF      @RBUF      :READ FI/FO
167593:  BPTL      @RBUF      @RBUF      :BRANCH IF CHAR PRESENT NOT SET
167594:  BPTL      @RBUF      @RBUF      :CHARACTER PRESENT STAYED SET
167595:  BPTL      @RBUF      @RBUF      :R1 = CONTENTS OF RBUF
167596:  BPTL      @RBUF      @RBUF      :SAVE THE CSR
167597:  BPTL      @RBUF      @RBUF      :CHECK THE CSR
167598:  BPTL      @RBUF      @RBUF      :BRANCH IF OK
167599:  BPTL      @RBUF      @RBUF      :DONE DIDN'T CLEAR OR OTHER CSR ERROR
167600:  BPTL      @RBUF      @RBUF      :R1 = CONTENTS OF CSR
167601:  CLR       @TCR
167602:  CLR       @CSR
167603:  SCOPE
    
```


TESTS

012046 004737 015556
012048 004737 015556
012050 004737 015556
012052 004737 015556
012054 004737 015556
012056 004737 015556
012058 004737 015556
012060 004737 015556
012062 004737 015556
012064 004737 015556
012066 004737 015556
012068 004737 015556
012070 004737 015556
012072 004737 015556
012074 004737 015556
012076 004737 015556
012078 004737 015556
012080 004737 015556
012082 004737 015556
012084 004737 015556
012086 004737 015556
012088 004737 015556
012090 004737 015556
012092 004737 015556
012094 004737 015556
012096 004737 015556
012098 004737 015556
012100 004737 015556
012102 004737 015556
012104 004737 015556
012106 004737 015556
012108 004737 015556
012110 004737 015556
012112 004737 015556
012114 004737 015556
012116 004737 015556
012118 004737 015556
012120 004737 015556
012122 004737 015556
012124 004737 015556
012126 004737 015556
012128 004737 015556
012130 004737 015556
012132 004737 015556
012134 004737 015556

```
JSR PC, @XMIT
:WAIT FOR MOS TO CLEAR
18: BIS @BIT0, @TCR
MOV @TCR, R1
BPL IS
25: MOV @TCR, @RBUF
BPL @RBUF
MOV @TCR, @RBUF
BPL @RBUF
MOV @TCR, R1
BPL .+4
HLT.+1
33: MOV TIMER, RC
DECB RE
BNE US
MOV @TCR, R1
BP .+2
```

```
:SAVE CSR
:CHECK FOR DONE
:BRANCH IF OK
:DONE CAME UP!
:MOS MUST NOT HAVE CLEARED
:TIMER COUNT
:CHECK CSR
:BRANCH IF OK
:CSR ERROR
:CHECK RBUF
:BRANCH IF OK
:RBUF NOT EMPTY!
:TCR
:TCR
:SCOPE
```

TEST 53: TEST THAT TRANSMITTER READY CLEARS WHEN RBUF IS
NOTE: DUE TO THE DOUBLE BUFFERING BY THE CPU, RBUF MUST
MUST BE LOADED TO INSURE SEEING TRANS. TO READY CLEAR
PROBABLE FAULTY LOGIC: M7285 02-6' E39, E33, E49

```
INITIALIZE
DEVICE CSR REGISTER
TESTS: JSR PC, @XMIT
:WAIT FOR MOS TO CLEAR
SET:
@BIT0 = RECEIVER ENABLE
:TRANS CONTROL LINE 0
:WAIT FOR XMIT READY
:TRANSMIT A 1
:WAIT FOR XMIT READY
:TRANSMIT A 2
:CHECK FOR XMIT READY
:BRANCH IF XMIT READY CLEARED
:TRANSMITTER READY FAILED TO CLEAR
R1 = CONTENTS OF CSR
SET UP TIMER
SHORT WAIT LOOP
:SAVE CSR FOR THE RECORD
:NOP FOR TIMING
```

MAINTENANCE-11-020JA-C
D270AD.P11

DJ11 LOGIC TESTS
TEST TRANSMIT READY

MAY11 27.732) 21-SEP-76 13:43 PAGE 58

012136	005300		DEC	R0	:TIMER COUNT
012140	001371		BNE	35	:BRANCH IF MORE TIME
012142	022701	102605	CMP	#100605,R1	:CHECK CSR
012146	001401		BEG	.+4	:BRANCH IF OK
012150	104001		HLT+1		:DONE DIDN'T SET OR OTHER CSR ERROR
012152	017701	167034	MOV	2RBUF, R1	:R1 = CONTENTS OF CSR
012156	100401		BMI	.+4	:CHECK RBUF FOR CHAR PRESENT
012160	104001		HLT+1		:BRANCH IF CHAR PRESENT
012162	022701	100201	CMP	#100001,R1	:CHAR PRESENT MISSING
012166	001401		BEG	.+4	:R1 = CONTENTS OF RBUF
012170	104001		HLT+1		:CHECK THE DATA
012172	017701	167014	MOV	2RBUF, R1	:BRANCH IF OK
012176	100401		BMI	.+4	:RECEIVER ERROR
012180	104001		HLT+1		:R1 = CNTENTS OF RBUF
012182	022701	100202	CMP	#100002,R1	:CHECK RBUF FOR SECOND CHAR
012186	001401		BEG	.+4	:BRANCH IF CHAR PRESENT
012190	104001		HLT+1		:CHAR PRESENT MISSING
012192	017701	166774	MOV	2RBUF, R1	:R1 = CONTENTS OF RBUF
012196	100001		BPL	.+4	:CHECK FOR NO MORE CHARACTERS
012200	104001		HLT+1		:BRANCH IF CHAR PRESENT CLEARED
012202	017701	166762	MOV	2CSR, R1	:CHAR PRESENT NOT CLEAR!
012206	022701	100405	CMP	#100405,R1	:R1 = CONTENTS OF RBUF
012210	001401		BEG	.+4	:SAVE CSR
012214	104001		HLT+1		:CHECK CSR
012216	005077	166752	CLR	2TCR	:BRANCH IF OK
012220	005077	166742	CLR	2CSR	:CSR ERROR
012224	104400		SCOPE		:R1 = CONTENTS OF CSR
					:CLEAR TCR
					:CLEAR CSR

:TEST 54: TEST THAT RECEIVER ENABLE ON A 0 INHIBITS DONE
AND CHARACTER PRESENT.
:PROBABLE FAULTY LOGIC: M7285 (D2-7) E32, E15

012250	012777	000414	166732	TST54:	MOV	#414,	2CSR	:BIT2 = MAINTENANCE
012256	032777	000020	166724	105:	BIT	#BIT4,	2CSR	:BIT3 = CLEAR MOS
012264	001374				BNE	105		:BIT0 = MASTER TRAN SCAN ENB
012266	052777	000000	166720		BIS	#BIT0,	2TCR	:WAIT FOR MOS TO CLEAR
012274	017701	166710		15:	MOV	2CSR,	R1	:SET XMTR CONTROL BIT. LINED
012280	100375				BPL	15		:WAIT FOR XMTR READY
012282	012777	000252	166706		MOV	#252,	2TBLF	:SEND AN "*"
012286	012700	001302			MOV	TIMER,	R0	:SET UP TIMER
012294	105305			25:	DECB	R5		:SHORT WAIT LOOP
012296	001376				BNE	25		
012298	017701	166664			MOV	2CSR,	R1	:SAVE CSR FOR TYPING

```

012324 105701 TSTB R1 ;CHECK FOR DONE
012326 100002 BPL 3$ ;BRANCH IF NOT SET
012330 104001 HLT+1 ;DONE SET WHEN RCV ENB CLR
;R1=CONTENTS OF CSR
012332 000402 BR 4$
012334 005300 3$: DEC RO ;TIMER COUNT
012336 001366 SNE 2$ ;BRANCH IF MORE TIMER
012340 017701 166646 4$: MOV @RBUF, R1 ;CHECK AND SAVE FI/FO
012344 100001 BPL .+4 ;BRANCH IF OK
012346 104001 HLT+1 ;CHARACTER PRESENT IN FI/FO
;R1=DATA FROM FI/FO
012350 005277 166634 INC @CSR ;SET RECEIVER ENABLE
012354 017701 166630 5$: MOV @CSR, R1 ;SAVE CSR
012360 105701 TSTB R1 ;CHECK FOR DONE
012362 100403 BMI 6$ ;BRANCH IF OK
012364 105300 DECB RO
012366 001372 SNE 5$ ;SHORT TIMER
012370 104001 HLT+1 ;DONE DIDN'T COME UP WHEN RECEIVER ENABLED
;UART SHOULD HAVE HELD A CHARACTER
;R1 = CONTENTS OF CSR
012372 017701 166614 6$: MOV @RBUF, R1 ;CHECK FOR CHARACTER PRESENT
012376 100401 BMI .+4 ;BRANCH IF OK
012400 104001 HLT+1 ;CHARACTER PRESENT MISSING
;R1 = CONTENTS OF RBUF
012402 005077 166606 CLR @TCR ;CLR TRANS CONTROL REG
012406 104400 SCOPE

```

```

:*****
:TEST 55: TEST THAT HALF DUPLEX (BIT1) DISABLES THE RECEIVER UARTS.
:PROBABLE FAULTY LOGIC: M7295 (D2-4) E32, E17, E22, (D2-2) E5, E1
:*****

```

```

012410 004737 015556 TST55: JSR PC, @#INITC ;INITIALIZE
;BIT1 = HALF DUPLEX
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT8 = MASTER TRAN SCAN ENB
;WAIT FOR MOS TO CLEAR
;BITC = RECEIVER ENABLE
;SET XMTR CONTROL BIT, LINEC
;WAIT FOR XMTR READY
012414 012777 000001 166572 1$: MOV @BITC, @TCR
012422 017701 166562 MOV @CSR, R1
012426 100375 BPL 1$
012430 012777 000252 16656C MOV #252, @TBUF ;SEND AN "*"
012436 013700 001302 MOV TIMER, RO ;SET UP TIMER
012442 105305 2$: DECB R5 ;SHORT WAIT LOOP
012444 001376 BNE 2$
012446 017701 166536 MOV @CSR, R1 ;SAVE CSR
012452 105701 TSTB R1 ;CHECK FOR DONE
012454 100002 BPL 3$ ;BRANCH IF NOT SET
012456 104001 HLT+1 ;DONE SET WHEN HALF DUPLEX (BIT1) SET
;R1=CONTENTS OF CSR
012460 000402 BR 4$
012462 005300 3$: DEC RO ;TIMER COUNT
012464 001366 SNE 2$ ;BRANCH IF MORE TIMER

```

K05

MAYNDEC-11-02DJA-D
02DJA.D.P11

TST55:

DJ11 LOGIC TESTS
TEST HALF DUPLEX

MAY11 27(732) 21-SEP-76 13:43 PAGE 60

000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014
000015
000016
000017
000018
000019
000020
000021
000022
000023
000024
000025
000026
000027
000028
000029
000030
000031
000032
000033
000034
000035
000036
000037
000038
000039
000040
000041
000042
000043
000044
000045
000046
000047
000048
000049
000050
000051
000052
000053
000054
000055
000056
000057
000058
000059
000060
000061
000062
000063
000064
000065

012466 017701 166520
012472 100001
012474 104001

012476 042777 000002 166504
012504 000240
012506 000240
012510 000240
012512 000240
012514 017701 166472
012520 100001
012522 104001

012524 005077 166464

012530 104400

4\$: MOV RBUF, R1 ;CHECK AND SAVE FI/FO
BP ;BRANCH IF OK
HLT+1 ;CHARACTER PRESENT IN FI/FO
;RI=DATA FROM FI/FO

BIC #BIT1, DCSR ;CLEAR HALF DUPLEX BIT
NOP
NOP
NOP
NOP
5\$: MOV RBUF, R1 ;CHECK FOR CHAR PRESENT
BPL .+4 ;BRANCH IF CHAR NOT PRESENT
HLT+1 ;CHAR PRESENT AFTER H/D CLEARED
;RI = CONTENTS OF RBUF

CLR DTCR ;CLR TRANS CONTROL REG

SCOPE

:TEST 56: TEST THAT RECEIVER INTERRUPT DOES NOT OCCUR AT LEVEL 5
:PROBABLE FAULTY LOGIC: M7921 WIRING, PROPER PRIORITY CHIP

012532 012777 012620 166460
012540 012777 000340 166454
012546 042737 000340 177776
012554 052737 000240 177776
012562 004737 015545

012566 012777 000001 166420
012574 017701 166410
012600 100375
012602 012777 000025 166406
012610 105777 166374
012614 100375
012616 000404

012620 104000
012622 012716 012630
012626 000002

012630 017701 166356
012634 100401
012636 104001

012640 022701 100025
012644 001401
012646 104001

012650 012777 001222 166342

TST56: MOV #ISR56, DRCVVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, DRCVLVL ;AT LEVEL 7
BIC #340, D#PS ;CLEAR PS LEVEL
BIS #240, D#PS ;SET PS TO LEVEL 5
JSR PC, D#INITB ;SET:
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT6 = RECEIVER INTERRUPT ENABLE
;BIT8 = MASTER TRANS SCAN ENABLE
;WAIT FOR MOS TO CLEAR
;BIT0 = RECEIVER ENABLE
;SET TRAN CONTROL BIT, LINE C

1\$: MOV #BIT0, DTCR ;WAIT
MOV DCSR, R1
BPL 1\$
2\$: MOV #25, DTCR ;SEND #25
TSTB DCSR ;WAIT FOR DONE
BPL 2\$
BR END56 ;OK, BRANCH IF NO INTERRUPT

ISR56: HLT ;SHOULDN'T HAVE INTERRUPTED AT LEVEL 5
MOV #END56, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

END56: MOV RBUF, R1 ;READ THE CHARACTER
BMI .+4 ;BRANCH IF CHAR PRESENT
HLT+1 ;CHAR PRESENT MISSING
;RI = CONTENTS OF RBUF

CMP #100025, R1 ;CHECK THE DATA
BEQ .+4 ;BRANCH IF OK
HLT+1 ;RECEIVED DATA ERROR
;RI = CONTENTS OF RBUF

MOV RCVLVL, DRCVVEC

L05

```

3066 012656 012777 000004 166336      MOV      #IOT,  @RCVLVL
3067 012664 005077 166324      CLR      @TCR
3068 012670 005077 166314      CLR      @CSR
3069 012674 042737 000340 177776      BIC      #340,@#PS
3070
3071 012702 104400      SCOPE

```

```

:*****
:TEST 57:      TEST THAT RECEIVER INTERRUPT OCCURS AT LEVEL 4
:PROBABLE FAULTY LOGIC:  M7821 WIRING, PROPER PRIORITY CHIP
:*****

```

```

3072 012704 012777 012774 166306  TST57:  MOV      #ISR57, @RCVVEC ;SET UP XMTR INTERRUPT VECTOR
3073 012712 012777 000340 166302      MOV      #340, @RCVLVL ;AT LEVEL 7
3074 012720 042737 000340 177776      BIC      #340, @#PS ;CLEAR PS LEVEL
3075 012726 052737 000200 177776      BIS      #200, @#PS ;SET PS TO LEVEL 4
3076 012734 004737 015546      JSR      PC, @#INITB ;SET:

```

```

;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT6 = RECEIVER INTERRUPT ENABLE
;BIT8 = MASTER TRANS SCAN ENABLE
;WAIT FOR MOS TO CLEAR
;BIT0 = RECEIVER ENABLE

```

```

3077 012740 012777 000001 166246      MOV      #BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
3078 012746 017701 166236 1$:      MOV      @CSR, R1 ;WAIT
3079 012752 100375      SPL      1$
3080 012754 012777 000025 166234      MOV      #25, @TBUF ;SEND #25
3081 012762 105777 166222 2$:      TSTB    @CSR ;WAIT FOR DONE
3082 012766 100375      BP_      2$
3083 012770 104000      HLT
3084 012772 000403      BR      ENDS7 ;SHOULD HAVE INTERRUPTED AT LEVEL 4

```

```

;CONTINUE

```

```

3085 012774 012716 013002 3085:  MOV      #ENDS7,(SP) ;MOVE NEW RTI ADR ONTO STACK
3086 013000 000002      RTI

```

```

3087 013002 017701 166204 3087:  MOV      @RBUF, R1 ;READ THE CHARACTER
3088 013006 100401      BMI     .+4 ;BRANCH IF CHAR PRESENT
3089 013010 104001      HLT+1 ;CHAR PRESENT MISSING
3090
3091 013012 022701 100025      CMP      #100025,R1 ;CHECK THE DATA
3092 013016 001401      BEQ     .+4 ;BRANCH IF OK
3093 013020 104001      HLT+1 ;RECEIVED DATA ERROR

```

```

;R1 = CONTENTS OF RBUF
;R1 = CONTENTS OF RBUF

```

```

3094 013022 013777 001222 166170      MOV      RCVLVL,@RCVVEC
3095 013030 012777 000004 166164      MOV      #IOT, @RCVLVL
3096 013036 005077 166152      CLR      @TCR
3097 013042 005077 166142      CLR      @CSR
3098 013046 042737 000340 177776      BIC      #340,@#PS
3099
3100 013054 104400      SCOPE

```

```

:*****
:TEST 60:      TEST FI/FO OVERRUN
:               THE FI/FO BUFFER SHOULD HOLD 64 CHARACTERS.
:
```


MOS

MAY 1970-11-22 DJIA-7
200000.F11 ST60:

DJ11 LOGIC TESTS
TEST FI/FO OVERRUN

MAY 11 27(732) 21-SEP-76 13:43 PAGE 62

:PROBABLE FAULTY LOGIC: M7285 (D1-7) E32, E17, E22 (D2-2) E5, E1
:*****

: INITIALIZE
: DEVICE"CSR"REGISTER

013056 004737 015566

ST60: JSR PC, 2*INITD

SET:
:BIT2 = MAINTENANCE
:BIT3 = CLEAR MOS
:BIT8 = MASTER XMTR SCAN ENB

:WAIT FOR MOS TO CLEAR

SET:
:BIT0 = RECEIVER ENABLE

013062 012777 177777 166124

MOV #177777, 2*CR

:TRANS CONTROL BIT, ALL LINES
:SET UP COUNTER - 64. CHAR FI/FO BLFF
:SAVE AND WAIT FOR TRANS READY

013070 012700 000100

MOV #100, RO

013074 017701 166110

18: MOV 2*CSR, R1

013100 100375

BPL IS

013102 000377 166110

SWAB 2*BUF

:TRANSMIT LINE # ON LINE

013106 032701 020000

BIT #BIT13, R1

:CHECK FI/FO OVERRUN

013112 001401

BEQ .+4

:BRANCH IF OK

013114 104001

HLT+1

:FI/FO OVERRUN TOO SOON

013116 005300

DEC RO

:R1=CONTENTS OF CSR

013120 001365

BNE IS

:COUNT DOWN

013122 013700 001302

MOV TIMER, RO

:SET UP TIMER

013126 017701 166056

28: MOV 2*CSR, R1

:WAIT FOR XMTR READY

013132 100375

BPL 28

013134 105305

38: DECB RE

:SHORT WAIT LOOP

013136 001376

BNE 38

013140 017701 166044

MOV 2*CSR, R1

:SAVE CSR FOR THE RECORD

013144 100401

BMI .+4

:BRANCH IF TRANS READY

013146 104001

HLT+1

:TRANS READY MISTERIOUSLY T.O. - F-700

013150 005300

DEC RO

:R1=CONTENTS OF CSR

013152 001370

BNE 38

:TIME 3 CHARACTER LENGTHS

:BRANCH IF MORE TIME

:FI/FO SHOULD NOW BE FULL

013154 105701

TSTB R1

:CHECK THAT DONE IS SET

013156 100401

BMI .+4

:BRANCH IF OK

013160 104001

HLT+1

:DONE DIDN'T COME UP!

013162 022701 100605

CMP #100605, R1

:R1 = CONTENTS OF CSR

013166 001401

BEQ .+4

:CHECK THAT FI/FO NOT OVERRUN

013170 104001

HLT+1

:BRANCH IF OK

:FI/FO OVERRUN SET

:OR SOME OTHER CSR ERROR

:R1=CONTENTS OF CSR

:*****
:TEST 60A: TEST THAT FI/FO OVERRUN COMES UP WHEN 65TH CHARACTER
: IS RECEIVED WITHOUT READING FI/FO
:*****

013172 000377 166020

T60A: SWAB 2*BUF

:SEND 65TH CHARACTER

013176 013700 001302

MOV TIMER, RO

:SET UP TIMER

N05

MAINDEC-11-DZDJA-D
DZDJA.D.P11 TST60:

DJ11 LOGIC TESTS
TEST FI/FO OVERRUN

MADY11 27.732) 21-SEP-76 13:43 PAGE 63

```

3178 013202 105305      11$:  DECB  R5      ;SHORT WAIT LOOP
3179 013204 001376      BNE   11$
3180 013206 017701 165776  MOV   JCSR,R1   ;SAVE CSR
3181 013212 032701 023000  BIT   #BIT13,R1 ;CHECK FI/FO OVERRUN
3182 013216 001003      BNE   12$      ;BRANCH WHEN SET
3183 013220 005300      DEC   R0      ;TIMER
3184 013222 001367      BNE   11$      ;BRANCH IF MORE TIME
3185 013224 104001      HLT+1        ;FI/FO OVERRUN DIDN'T COME UP

```

```

3186 013226 022701 120605 12$:  CMP   #120605,R1 ;CHECK TOTAL CSR
3187 013232 001401      BEQ   .+4     ;BRANCH IF OK
3188 013234 104001      HLT+1        ;SOMETHING IN CSR FOULED UP

```

```

:*****
:TEST 50B:  TEST THAT READING THE RECEIVER BUFFER CAUSES FI/FO
:           OVERRUN TO CLEAR.
:           NOTE:  BECAUSE OF TIMING OF THE FI/FO, FI/FO OVERRUN CAN COME
:           BACK UP AFTER READING ONE CHARACTER, SO A SECOND MUST
:           BE READ TO INSURE THAT FI/FO OVERRUN IS CLEAR.
:*****

```

```

3189 013236 012700 000002  T50B: MOV   #2, R0   ;SET UP COUNTER - 2 CHARACTERS
3190 013242 017701 165744 21$:  MOV   RBUF, R1  ;CHECK AND SAVE FIRST CHAR IN FI/FO
3191 013246 100401      BMI   .+4     ;BRANCH IF CHAR PRESENT
3192 013250 104001      HLT+1        ;CHARACTER PRESENT GONE!

```

```

3193 013252 032701 070000      BIT   #070000,R1 ;CHECK RECEIVER ERRORS
3194 013256 001401      BEQ   .+4     ;BRANCH IF OK
3195 013260 104001      HLT+1        ;RECEIVER ERROR

```

```

3196 013262 010102      MOV   R1, R2   ;PUT LINE # IN R2
3197 013264 000302      SWAB  R2
3198 013266 042702 177760  BIC   #177760,R2
3199 013272 120102      CMPB  R1, R2  ;CHECK DATA (=LINE#)
3200 013274 001401      BEQ   .+4     ;BRANCH IF OK
3201 013276 104001      HLT+1        ;WRONG DATA RECEIVED

```

```

3202 013300 005300      22$:  DEC   R0      ;(DATA SHOULD=LINE#)
3203 013302 001403      BEQ   24$     ;COUNT CHARACTERS
3204 013304 105305      23$:  DECB  R5      ;BRANCH WHEN DONE
3205 013306 001376      BNE   23$     ;SHORT WAIT LOOP - GIVE FI/FO TIME
3206 013310 000754      BR    21$     ;GO READ ANOTHER

```

```

3207 013312 017701 165672 24$:  MOV   JCSR, R1 ;SAVE CSR
3208 013316 022701 100605  CMP   #100605,R1 ;CHECK THAT FI/FO OVERRUN CLEARED
3209 013322 001401      BEQ   .+4     ;BRANCH IF OK
3210 013324 104001      HLT+1        ;FI/FO OVERRUN DIDN'T CLR

```

```

3211 013324 104001      ;OR SOMEOTHER CSR PROBLEM
3212 013324 104001      ;R1=CONTENTS OF CSR

```


TEST RECEIVER UART OVERRUN ON ALL LINES

Vertical column of test data including addresses (e.g., 165032, 165036, 040000, 000000, 000000, 000000, 000000, 000000, 000000, 000000, 164726, 164724, 164722, 000000, 000000) and control signals (e.g., TSTB, MOV, INC, BSL, BCC, CLR, SCOPE).

Assembly code snippets including instructions like TSTB, MOV, INC, BSL, BCC, CLR, SCOPE, and their associated register and bit references (e.g., BCSR, RBUF, CSR).

Comments and macros describing the logic, such as 'WAIT FOR DONE', 'BRANCH IF CHARACTER PRESENT', 'CONTENTS OF RBUF', 'RECEIVER ENABLE', 'RECEIVER CSR', 'ERROR', 'LINE NUMBER', 'CONTENTS OF CSR', 'COUNT LINES', 'GO TO NEXT LINE', 'BRANCH BACK IF MORE LINES'.

TEST 62: TEST BITS OF BCSR FOR READ WRITE CAPABILITY
PROBABLE FAULTY LOGIC: M7285 (D2-2) E5, E1, (D2-3) E16, E2, E19, E35

000000 164704 TST62: MOV #002010, BCSR ;SET CSR
000000 164708 MOV #177777, @BCSR ;SET ALL BITS OF BCSR

014312 017701 164676
014314 022701 177777
014316 001401
014318 104001
014320 005077 164680
014322 017701 164685
014324 001401
014326 104001
014342 104400
014344 004707 015536
014350 012777 000001 164686
014352 013700 001302
014354 105305
014356 001376 164616
014358 017701
014360 105701
014362 100404
014364 005200
014366 001270
014368 104001
014404 000430
014406 017701 002205
014408 001401
014410 104001
014416 017701 164570
014418 100401
014420 104001
014426 002701 020000
014428 001001
014430 104001
014436 122737 001310 001276
014438 001404
014440 002701 010000
014442 001005

TEST READ WRITE BITS OF BCSR
164676
177777
164680
164685
164686
164616
164570
020000
001310 001276
010000

MOV 2BCSR, R1
CMP 2BCSR, R1
BEQ .+4
HLT+1
CLR 2BCSR
MOV 2BCSR, R1
BEQ .+4
HLT+1
JSR PC, @INITA
MOV 2BCSR, R1
MOV TIMER, R0
DECB R5
BNE 15
MOV 2BCSR, R1
TSTB R1
BMT 25
INC R0
BNE 15
HLT+1
BR 45
CMP 2205, R1
BEQ .+4
HLT+1
MOV 2RBUF, R1
BMT .+4
HLT+1
BIT 202000, R1
BNE .+4
HLT+1
BITB DJPAR, PARITY
BEQ 35
BIT 201000, R1
BNE 45

:CHECK AND SAVE BCSR
:CHECK THAT ALL THE BITS ARE SET
:BRANCH IF OK
:BIT(S) OF BCSR FAILED TO SET
:CLEAR BCSR
:CHECK THAT IT CLEARED AND SAVE
:BRANCH IF CLR
:BIT(S) OF BCSR FAILED TO CLEAR
SCOPE

TEST 63: TEST THAT LINED CAN TRANSMIT AND RECEIVE A BREAK
ALSO CHECKS FRAMING ERROR(RBUF BIT13)
ALSO CHECKS PARITY ERROR(RBUF BIT12)
IF ODD PARITY IS SELECTED
PROBABLE FAULTY LOGIC: M7295 (02-2) E5, E1, (02-3) E16, E2, E19, E35

:INITIALIZE
:BIT2 = MAINTENANCE
:BIT3 = CLEAR MOS
:BIT10 = R/W BCSR
:WAIT FOR MOS TO CLEAR
:BIT0 = RECEIVER ENABLE
:SEND BREAKS LINE C
:SET UP TIMER
:SHORT WAIT LOOP
:SAVE CSR
:CHECK FOR DONE
:BRANCH WHEN DONE
:WAIT A WHILE
:DONE NEVER CAME UP
:R1=CONTENTS OF CSR
:CHECK REST OF CSR
:BRANCH IF OK
:CSR ERROR
:R1=CONTENTS OF CSR
:GET DATA FROM FI FO
:BRANCH IF OK
:CHARACTER PRESENT NOT LF
:R1=CONTENTS OF RBUF
:CHECK FOR FRAMING ERROR
:BRANCH IF OK
:FRAMING ERROR NOT UP
:R1=CONTENTS OF RBUF
:CHECK ODD PARITY FLAG
:BRANCH IF NOT
:CHECK PARITY ERROR

014722 001401
014724 104002

014726 017702 164260
014730 100001
014734 104002

014736 005077 164252
014742 005201
014744 006204
014746 103200

014750 005077 164234
014754 104400

014756 012737 000002 015772

BEQ .+4
HLT+2

MOV 3RBUF, R2
BPL .+4
HLT+2

CLR 3BCSR
INC R1
ASL R4
SCC LOP64

CLR 3CSR
SCOPE

MOV #2, TIMES

:BRANCH IF OK
:WRONG DATA RECEIVED
:R1 = LINE #
:R2 = CONTENTS OF RBUF
:READ FI/FO AGAIN
:BRANCH IF OK
:EXTRA CHAR IN FI/FO
:R1 = LINE #
:R2 = CONTENTS OF RBUF
:CLEAR BREAK CONTROL REG
:COUNT LINES
:UPDATE LINE MARKER
:BRANCH IF MORE LINES

:CLEAR CSR

:TEST 65: TEST THAT RESET CLEARS ALL BUFFERS
:NOTE: THE FI/FO BUFFER IS NOT COMPLETELY CLEARED
: BY RESET; ONLY CHARACTER PRESENT IS CLEARED.
:PROBABLE FAULTY LOGIC: M7285 (D2-8) E13

014754 052737 000340 177775
014772 012777 177777 164214
015000 012777 052507 164202
015006 012777 177777 164200

015014 012777 177777 164174

015022 000005
015024 013737 001210 015034
015032 013701
015034 000000
015036 001401
015040 104001

015042 017701 164146
015046 001401
015050 104001

015052 017701 164136
015056 001401
015060 104001

015062 017701 164124
015066 100001
015070 104001

015072 017701 164120
015076 001401
015100 104001

TST65: BIS #340, 3#PS :SET PROCESSOR TO LEVEL 7
MOV #177777, 3TCR :SET ALL TCR BITS
MOV #052507, 3CSR :SET ALL R/W BITS OF CSR
MOV #177777, 3BCSR :SET ALL BREAK CONTROL BITS, SEND BREAKS:
:NOTE: ALL LINES SHOULD BE SENDING BREAKS, BUT NONE SHOULD BE RECEIVING
: BECAUSE THE HALF DUPLEX BIT IS SET
MOV #177777, 3TBUF :LOADING TRANS BUFF WHEN BREAK BIT SET
: SHOULD DO NOTHING
RESET :CLEAR THE WORLD
MOV CSR, 1\$:CHECK CSR AND SAVE
MOV 3(PC)+, R1
15: 000000
BEQ .+4
HLT+1

MOV 3TCR, R1 :CHECK TCR AND SAVE
BEQ .+4
HLT+1

MOV 3BCSR, R1 :CHECK BCSR AND SAVE
BEQ .+4
HLT+1

MOV 3RBUF, R1 :CHECK RBUF AND SAVE
BPL .+4
HLT+1

MOV 3TBUF, R1 :CHECK TBUF AND SAVE
BEQ .+4
HLT+1

2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737

015102 104400

015104 005001
015106 012703 100000
015112 005004
015114 042737 000340 177776
015122 052737 000200 177775
015130 012700 000001
015134 012777 000010 164046
015142 012777 010505 164040

015150 032777 000020 164032 105:
015156 001374
015160 012777 015274 164032
015166 012777 000240 164026
015174 010077 164014
015200 005777 164004
015204 100375
015206 010477 164004
015212 105204
015214 001371
015216 105703 36:
015220 001376
015222 017702 163762
015226 022702 110505
015232 001401
015234 104002

015236 017702 163750
015242 100001
015244 104002

015246 062703 000400
015252 005201
015254 032701 000003
015260 001002
015262 005237 001306
015266 006300 45:
015270 103341
015272 000417

015274 017702 163712
015300 100401
015302 104002

SCOPE

:TEST 66: SEND A BINARY COUNT PATTERN ON EACH LINE
:PROBABLE FAULTY LOGIC: COULD BE ALMOST ANYWHERE!

TST66: CLR R1 ;SET UP LINE COUNTER
MOV #100000,R3 ;SET UP RCV DATA
CLR R4 ;SET UP TRANS DATA
BIC #340, @#PS ;CLEAR PROCESSOR PRIORIT:
BIS #200, @#PS ;SET PRIORITY TO 4
MOV #1, R0 ;SET UP LINE MARKER
MOV #10, @CSR ;CLEAR MOS
MOV #010505, @CSR ;BIT0 = RECEIVE ENABLE
;BIT2 = MAINTENANCE
;BIT6 = RECEIVER INTERRUPT ENB
;BIT8 = TRANS SCAN ENABLE
;BIT12= STATUS ENABLE
;WAIT FOR MOS TO CLEAR

105: BIT #BIT4, @CSR
BNE 105
MOV #ISR66, @RCVVEC ;SET UP RECEIVER INTERRUPT VECTOR
MOV #240, @RCV_LVL
15: MOV #0, @TCR ;TRANS CONTROL, ONE LINE AT A TIME
25: TST @CSR ;WAIT FOR TRANS READY
BPL 25
MOV #R4, @TBUF ;SEND DATA
INCB R4 ;BINARY COUNT
35: BNE 35 ;WAIT FOR RECEIVER DONE
MOV @CSR, R2 ;SAVE CSR
CMP #110505, R2 ;CHECK CSR
BEQ .+4 ;BRANCH IF OK
HLT+2 ;CSR ERROR
;R1=LINE #
;R2=CONTENTS OF CSR
MOV @RBUF, R2 ;CHECK CHARACTER PRESENT
BPL .+4 ;BRANCH IF JK
HLT+2 ;CHARACTER PRESENT SET!!
;R1=LINE #
;R2=CONTENTS OF CSR
ADD #400, R3 ;UPDATE LINE # IN EXPECTED DATA
INC R1 ;UPDATE LINE #
BIT #3, R1 ;CHECK FOR FOURTH LINE
BNE 45 ;BRANCH IF NOT
INC @JLEN ;MOVE CHARACTER LENGTH POINTER
45: ASL R0 ;UPDATE LINE MARKER
BCC 15 ;BRANCH IF MORE
BR END66 ;SKIP ISR

ISR66: MOV @RBUF, R2 ;READ FIRST DATA
BMI 115 ;BRANCH IF CHARACTER PRESENT
HLT+3 ;INTERRUPT BUT NO CHAR PRESENT

K06

MAINDEC-11-32DJA-C
32DJA2.P11

TST66:

DJ11 LOGIC TESTS
TEST ALL DATA ON EACH LINE

MAY11 27(732) 21-SEP-76 13:43 PAGE 73

```

3738 ;R1=LINE #
3739 ;R2=CONTENTS OF RBUF
3740 ;R3=EXPECTED DATA
3741 015304 020203 11$: CMP R2 R3 ;CHECK THE DATA
3742 015306 001401 BEQ .+4 ;BRANCH IF OK
3743 015310 104003 HLT+3 ;DATA ERROR
3744 ;R1=LINE #
3745 ;R2=CONTENTS OF RBUF
3746 ;R3=EXPECTED DATA
3747 015312 105203 INCB R3 ;UPDATE EXPECTED DATA
3748 015314 147703 163766 BICB DJLEN, R3 ;MASK CHARACTER LENGTH
3749 015320 001403 BEQ 12$ ;BRANCH OUT IF DATA=0
3750 015322 017702 163664 MOV RBUF, R2 ;READ MORE DATA
3751 015326 100766 BMI 11$ ;BRANCH IF MORE
3752 015330 000002 12$: RTI ;RETURN
3753 ;R1=LINE #
3754 015332 162737 000004 001306 END6$: SUB #4, DJLEN ;RESET CHAR LENGTH POINTER
3755 015340 013777 001222 163652 MOV RCVLVL, RCVVEC ;RESTORE RECEIVER INT. VEC
3756 015346 012777 000004 163646 MOV #IOT, RCVLVL
3757 015354 005077 163634 CLR DTCR ;CLEAR TCR
3758 015360 005077 163624 CLR DCSR ;CLEAR CSR
3759 015364 104400 SCOPE
3760 ;R1=LINE #
3761 015366 012737 000020 015772 MOV #20, TIMES
3762 015374 023737 001304 001234 CMP DJUNT,UNITS ;CHECK FOR LAST UNIT
3763 015402 002002 BEQ DCNE ;BRANCH IF LAST UNIT
3764 015404 000137 002302 JMP RESTAR ;JUMP IF NOT
3765 ;R1=LINE #
3766 015410 000002 DCNE:
3767 015410 004737 017640 JSR PC, KBCINT
3768 015414 062737 000001 001206 ADD #1,PCNT+2 ;ADD 1 TO THE PASS COUNT
3769 015422 005537 001204 ADC PCNT ;MAKE IT DOUBLE PREC.
3770 015426 032777 002000 163662 BIT #SW10,DSWR ;RING THE BELL?
3771 015434 001004 BNE 1$ ;NO!
3772 015436 000004 000007 TYPE .BELL ;RING THE BELL
3773 015442 000004 000177 TYPE ,177 ;TYPE A FILLER FOR 11/05
3774 015446 005046 CLR -(6) ;CLEAR TRACE TRAP
3775 015450 032777 010000 163640 BIT #SW12,DSWR ;RUN WITH TRT?
3776 015456 001010 BNE 2$ ;SKIP T BIT
3777 015460 005137 015532 COM .TBIT ;COMPLIMENT FLAG
3778 015464 100005 BPL 2$ ;SKIP IF PLUS
3779 015466 052716 000020 BIS #20,(6) ;SET TRACE TRAP
3780 015472 012746 015526 MOV #3$,-(6) ;JUMP TO START OF TEST
3781 015476 000002 RTI ;RETURN
3782 015500 012746 015506 2$: MOV #4$,-(6) ;JUMP TO START OF TEST
3783 015504 000002 RTI ;RETURN
3784 015506 013700 000042 4$: MOV #42,RO ;GET MONITOR ADDRESS
3785 015512 001405 BEQ 3$ ;IF NONE
3786 015514 000005 RESET ;RESET AND
3787 015516 SENDAD =
3788 015516 004710 JSR 7,(0) ;GO TO MONITOR
3789 015520 000240 NOP ;SAVE RCOM
3790 015522 000240 NOP ;FOR
3791 015524 000240 NOP ;ACT11
3792 015526 000137 002302 3$: JMP RESTAR ;RETJRN

```

3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900

015532 000000
015534 000002

015536 012777 002014 163444
015544 000413

015546 012777 000514 163434
015554 000407

015556 012777 000416 163424
015564 000403

015566 012777 000414 163414

015574 005000

015576 005200
015600 001004

015602 011600
015604 162700 000002

015610 104000

015612 032777 000020 163370
015620 001366

015622 052777 000001 163360
015630 000207

.TBIT: 0 ;T BIT FLAG
YESRT: RTI ;RETLPM FROM TRACE TRAP
INITIALIZATION ROUTINE
DEVICE CSR REGISTER
ON FAILURE: REGISTER 0 CONTAINS ERROR ADDRESS
SET:
:BIT01 = HALF DUPLEX
:BIT02 = MAINTENANCE
:BIT03 = CLEAR MOS
:BIT06 = RECEIVER INTERRUPT ENABLE
:BIT08 = MASTER XMTR SCAN ENB
:BIT10 = R/W BCSR
WAIT FOR MOS TO CLEAR
SET:
:BIT00 = RECEIVER ENABLE

INITA: MOV #2014, @CSR ;SET
BR INTR ;BIT(S)2,3,10 THEN 0

INITB: MOV #514, @CSR ;BIT(S)2,3,6,8 THEN 0
BR INTR

INITC: MOV #416, @CSR ;BIT(S)1,2,3,9 THEN 0
BR INTR

INITD: MOV #414, @CSR ;BIT(S)2,3,9 THEN 0

INTR: CLR RC

IS: INC RC ;ANTI HANG
BNE 2\$;ROUTINE

MOV (SP), R0 ;RECORD SUBROUTINE CALL RETURN
SUB #2, R0 ;FORM CALL ADDRESS FOR DISPLAY

HLT ;BIT#4 OF DEVICE CSR FAILED TO CLEAR

2\$: BIT #BIT4, @CSR ;TEST HAS MOS CLEARED
BNE 1\$;NO BRANCHES
SET:
:BIT00 RECEIVE ENABLE
RTS PC ;CONTINUE

:
: \$SCOPE SCOPE LOOP HANDLER
: THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR
: LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.

MO6

MANDECO-11-0000A-0
 11/17/76

0111 LOGIC TESTS
 SCOPE LOOP HANDLER

MAY11 27(732) 21-SEP-76 13:43 PAGE 75

:"SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND
 RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"

3850											
3851											
3852											
3853	015632	004737	017640			TRAPS:	JSR	PC,	KBDINT		
3854	015636	002777	000400	163452			BIT	*SW8,@SWR		:LOOP ON SPEC. TEST?	
3855	015644	001404					BEQ	IS		:NO LOOP ON SPEC. TEST	
3856	015646	127737	163444	001200			CMPB	@SWR,ICNT		:ON RIGHT TEST? *SW7-C*	
3857	015654	001434					BEQ	OVERS		:NOT RIGHT TEST	
3858	015656	002777	040000	163432	1\$:		BIT	*SW14,@SWR		:LOOP ON TEST?	
3859	015664	001026					BNE	KITS		:LOOP ON TEST IS SET	
3860	015666	002777	004000	163422			BIT	*SW11,@SWR		:KILL ITERATIONS	
3861	015674	001012					BNE	SVLADS		:YES - KILL ITERATIONS	
3862	015676	105737	001201				TSTB	ICNT+1		:FIRST ONE?	
3863	015702	001404					BEQ	2\$:BRANCH IF FIRST	
3864	015704	123737	015772	001201			CMPB	TIMES,ICNT+1		:DONE?	
3865	015712	001013					BNE	KITS		:BRANCH IF NOT	
3866	015714	112737	000001	001201	2\$:		MOVB	#1,ICNT+1		:FIRST ITERATION	
3867	015722	105237	001200		SVLADS:		INCB	ICNT		:COUNT TEST NUMBERS	
3868	015726	011637	015770				MOV	(6),LAD		:SAVE LOOP ADDRESS	
3869	015732	013737	001200	001320			MOV	ICNT,@#DISPLAY		:DISPLAY TEST NO. AND ITERATION COUNT	
3870	015740	000002					RTI			:RETURN	
3871											
3872	015742	105237	001201		KITS:		INCB	ICNT+1		:INC THE ITERATION COUNT	
3873	015746	013737	001200	001320	OVERS:		MOV	ICNT,@#DISPLAY		:SET UP DISPLAY	
3874	015754	105737	015770				TST	LAD		:FIRST ONE?	
3875	015760	001760					BEQ	SVLADS		:YES	
3876	015762	013716	015770				MOV	LAD,(6)		:FUDGE RETURN ADDRESS	
3877	015766	000002					RTI			:FIXES PS	
3878											
3879	015770	000000			LAD:		0			:LOOP ADDRESS	
3880	015772	000000			TIMES:		20			:RUN 20 TIMES	

000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014
000015
000016
000017
000018
000019
000020
000021
000022
000023
000024
000025
000026
000027
000028
000029
000030
000031
000032
000033
000034
000035
000036
000037
000038
000039
000040
000041
000042
000043
000044
000045
000046
000047
000048
000049
000050
000051
000052
000053
000054
000055
000056
000057
000058
000059
000060
000061
000062
000063
000064
000065
000066
000067
000068
000069
000070
000071
000072
000073
000074
000075
000076
000077
000078
000079
000080
000081
000082
000083
000084
000085
000086
000087
000088
000089
000090
000091
000092
000093
000094
000095
000096
000097
000098
000099
000100

015774 004737 017640
016000 032777 002000 163310
016006 001402
016010 000004 000007
016014 005237 001202
016020 032777 020000 163270
016026 001026
016030 000004 016034
016040 011637 016144
016044 162737 000002 016144
016052 117737 000066 016142
016060 013705 016144
016064 004737 016562
016070 000004 016074
016100 004737 016146
016104 005777 163206
016110 100001
016112 000000
016114 004737 017640
016120 032777 001000 163170
016126 001001
016130 000002
016132 105037 001201
016136 000137 015742

016142 000000
016144 000000

016146 013705 01210
016152 004737 016562
016156 042737 007700 016204
016164 105337 016142
016170 100411
016172 062737 000100 016204
016200 000004 017241
016204 010005
016206 004737 016562
016212 000764
016214 000207

: \$HLT ERROR TIMEOUT HANDLER

: THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE
: ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS
: AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR,
: "HALT" ON ERROR, AND INHIBIT TIMEOUTS. AN OPTIONAL ARGUMENT
: (HLT+3) WILL BE PLACED IN "HLTCT\$:" FOR ADDITIONAL TIMEOUTS.

EMTS: JSR PC, KBDINT
BIT #SW10, 2SWR ; BELL ON ERROR?
BEQ 1\$; NO - SKIP
TYPE BELL ; RING BELL
1\$: INC ERRORS ; COUNT THE NUMBER OF ERRORS
BIT #SW13, 2SWR ; SKIP TIMEOUT IF SET
BNE 2\$; SKIP TIMEOUTS
TYPE ..+2 ; .ASCIZ <15><12>
MOV (6), HLTADR ; PUT ADDRESS OF I INSTRUCTION ON STACK
SUB #2, HLTADR ; FUDGE ADDRESS
MOV 3HLTADR, HLTCT\$; GET HLT ARGUMENT
MOV HLTADR, TTY ; TYPE HLTADR IN OCTAL
JSR PC, PRINTR ; TYPE LEADING ZERO'S
TYPE ..+2 ; .ASCIZ " "
2\$: JSR PC, ERRORS ; GO TO USER ERROR ROUTINE
TST 2SWR ; HALT ON ERROR
BPL .+4 ; SKIP IF CONTINUE
HALT ; HALT ON ERROR!
JSR PC, KBDINT
BIT #SW9, 2SWR ; CHECK FOR INHIBIT LOOP ON ERROR
BNE .+4 ; SKIP IF LOOP ON ERROR
RTI ; RETURN
CLRB ICNT+1 ; CLEAR ITERATION COUNT
JMP KITS ; LOOP ON TEST UNTIL NO ERRORS

HLTCT\$: 0 ; HLT ARGUMENT
HLTADR: 0 ; LAST HLT INSTRUCTION EXECUTED

ERRORS: MOV CSR, TTY ; TYPE CSR IN OCTAL
JSR PC, PRINTR ; TYPE LEADING ZERO'S
BIC #7700, 2\$
1\$: DECB HLTCT\$
BMI 3\$
ADD #100, 2\$
TYPE SPACE
2\$: MOV %0, TTY ; TYPE REGISTER X IN OCTAL
JSR %7, PRINTR
BR 1\$
3\$: RTS PC

ROUTINES

SUBROUTINE TO SAVE INPUT AS COTAL NUMBER

READS

GO READ IT? UNTIL CR

UNSTACK
UNSTACK
UNSTACK
UNSTACK

FOR "P"

UNSTACK

Complex block of assembly code containing various instructions like PUSH, POP, and arithmetic operations.

Complex block of assembly code containing various instructions like PUSH, POP, and arithmetic operations.

Complex block of assembly code containing various instructions like PUSH, POP, and arithmetic operations.

Vertical text on the left side of the page, possibly representing a stack trace or input data.

Symbol	Value	Symbol	Value	Symbol	Value	Symbol	Value	Symbol	Value
3915	3915	3916	3916	3917	3917	3918	3918	3919	3919
3920	3920	3921	3921	3922	3922	3923	3923	3924	3924
3925	3925	3926	3926	3927	3927	3928	3928	3929	3929
3930	3930	3931	3931	3932	3932	3933	3933	3934	3934
3935	3935	3936	3936	3937	3937	3938	3938	3939	3939
3940	3940	3941	3941	3942	3942	3943	3943	3944	3944
3945	3945	3946	3946	3947	3947	3948	3948	3949	3949
3950	3950	3951	3951	3952	3952	3953	3953	3954	3954
3955	3955	3956	3956	3957	3957	3958	3958	3959	3959
3960	3960	3961	3961	3962	3962	3963	3963	3964	3964
3965	3965	3966	3966	3967	3967	3968	3968	3969	3969
3970	3970	3971	3971	3972	3972	3973	3973	3974	3974
3975	3975	3976	3976	3977	3977	3978	3978	3979	3979
3980	3980	3981	3981	3982	3982	3983	3983	3984	3984
3985	3985	3986	3986	3987	3987	3988	3988	3989	3989
3990	3990	3991	3991	3992	3992	3993	3993	3994	3994
3995	3995	3996	3996	3997	3997	3998	3998	3999	3999

3915
 3916
 3917
 3918
 3919
 3920
 3921
 3922
 3923
 3924
 3925
 3926
 3927
 3928
 3929
 3930
 3931
 3932
 3933
 3934
 3935
 3936
 3937
 3938
 3939
 3940
 3941
 3942
 3943
 3944
 3945
 3946
 3947
 3948
 3949
 3950
 3951
 3952
 3953
 3954
 3955
 3956
 3957
 3958
 3959
 3960
 3961
 3962
 3963
 3964
 3965
 3966
 3967
 3968
 3969
 3970
 3971
 3972
 3973
 3974
 3975
 3976
 3977
 3978
 3979
 3980
 3981
 3982
 3983
 3984
 3985
 3986
 3987
 3988
 3989
 3990
 3991
 3992
 3993
 3994
 3995
 3996
 3997
 3998
 3999

M07

		3904*	2875*	2398*	3038*	3083*	3128*	3478*	3554*	3662	3767*	3842*	2853*	3897*
		3902*	3904*	3908*	3920*	3929*	3934*	3995*	4038*	4193*	4208*	4209*	4220*	4222*
		4240*												
PCNT	001204	537*	592*	593*	3768*	3769*	3794							
PDOWN\$	016744	516*	4040*	4062										
PRINTR	C16562	3902	3920	3927	4007*	4232								
PRINTS	016572	693	687	4009*										
PS	= 177776	486*	1234*	1235*	1250*	1262*	1263*	1278*	1290*	1291*	1306*	1318*	1319*	1334*
		1346*	1347*	1362*	1374*	1375*	1390*	1402*	1403*	1418*	1430*	1431*	1446*	3026*
		3037*	3069*	3081*	3082*	3114*	3240*	3241*	3299*	3300*	3366*	3652*	3694*	3695*
		3961	3965*											
STEMP	016352	3961*	3965	3968*										
TUP\$	017010	4049	4052*											
PLVECS	C17100	4040*	4041*	4049*	4071*									
ROUF	001212	540*	752*	1492	1523	1575	1606	1658	1689	1741	1772	1826	1857	1909
		1940	1992*	2023	2075	2106	2160	2191	2243	2274	2326	2357	2409	2440
		2494	2525	2577	2608	2660	2691	2743	2774	2827	2855	2905	2913	2921
		2962	2975	3011	3020	3057	3102	3201	3261	3266	3325	3356	3405	3428
		3501	3535	3581	3630	3675	3721	3735	3750					
RCV LVL	001222	3546*	760*	3035*	3065	3066*	3080*	3110	3111*	3243*	3360	3361*	3706*	3755
		3756*												
RCVVEC	001220	545*	739*	746*	759	3034*	3065*	3079*	3110*	3242*	3301*	3360*	3705*	3755*
READIN	016216	600	611	3933*	4234									
READS	016364	623	661	690	705	3934	3970*							
RESTAR	002202	532	597	662	671	672	724*	3764	3792	4055				
RETURN	017236	4120*												
RO	=:000000	487*	573*	574*	575*	576*	577*	578*	579*	580*	581*	592*	593*	595*
		664*	668*	676*	720*	721	732*	733	734*	735*	736	1112*	1115*	1121
		1153*	1156*	1164	1202*	1207*	1211*	1214*	1491*	1486*	1491	1564*	1569*	1574
		1647*	1652*	1657	1730*	1735*	1740	1815*	1820*	1825	1898*	1903*	1909	1991*
		1986*	1991	2064*	2069*	2074	2149*	2154*	2159	2232*	2237*	2242	2215*	2320*
		2325	2398*	2403*	2408	2483*	2488*	2493	2566*	2571*	2576	2649*	2654*	2659
		2732*	2737*	2742	2788*	2789*	2790*	2791*	2793	2839*	2849*	2893*	2898*	2950*
		2959*	2970*	2999*	3008*	3136*	3144*	3147*	3156*	3177*	3183*	3200*	3221*	3255*
		3281*	3324*	3341*	3343	3389*	3394*	3495*	3491*	3562*	3569*	3696*	3707	3731*
		3784*	3828*	3930*	3833*	3834*	4042	4051*	4159*	4163	4165*	4171*	4172	
R!	=:000001	488*	626*	628	630	632*	645	646*	647*	648*	650*	651*	653*	655
		657	665*	666*	677*	682	685*	686	688*	716	750*	751*	752	753*
		754	756*	757	758*	759	760	761	762	763	764	787*	951*	952
		956	962	968*	980*	996*	997	1005*	1006	1020*	1030*	1042*	1043	1049*
		1061*	1062	1070*	1071	1095*	1095*	1113*	1122*	1123*	1124*	1125	1134*	1150*
		1167	1186*	1203*	1212*	1220*	1238*	1266*	1294*	1322*	1350*	1378*	1406*	1424*
		1478*	1488*	1492*	1496	1503	1512	1519	1523*	1527*	1528	1561*	1571*	1575*
		1579	1586	1595	1601	1606*	1610*	1611	1644*	1654*	1659*	1662	1669	1679
		1684	1689*	1693*	1694	1727*	1737*	1741*	1745	1752	1761	1767	1772*	1776*
		1777	1812*	1822*	1826*	1830	1837	1846	1852	1857*	1861*	1862	1835*	1925*
		1909*	1913	1920	1929	1935	1940*	1944*	1945	1978*	1998*	1992*	1996	2000
		2012	2018	2023*	2027*	2028	2061*	2071*	2075*	2079	2096	2095	2101	2106*
		2110*	2111	2145*	2156*	2160*	2164	2171	2180	2186	2191*	2195*	2196	2229*
		2239*	2243*	2247	2254	2263	2269	2274*	2278*	2279	2312*	2322*	2326*	2330
		2337	2346	2352	2357*	2361*	2362	2395*	2405*	2409*	2413	2420	2429	2435
		2440*	2444*	2445	2480*	2490*	2494*	2498	2505	2514	2520	2525*	2529*	2530
		2563*	2573*	2577*	2581	2588	2597	2603	2608*	2612*	2613	2646*	2656*	2650*
		2664	2671	2680	2686	2691*	2695*	2696	2729*	2739*	2743*	2747	2751	2753*
		2763	2774*	2778*	2779	2814*	2827*	2830*	2831	2843*	2844	2851	2855*	2859*
		2886*	2889*	2896*	2901	2905*	2909	2913*	2917	2921*	2925*	2926	2931*	2933*

TESTS

USER SYMBOLS

40220			
40220			
40220	4022	40220	

CROSS REFERENCE TABLE -- MACRO NAMES

MACRO NAME	LINE NO.	START	END	START	END	START	END	START	END	START	END	START	END	START	END	START	END	START	END
MACRO 1	10	0001	0005	0001	0005	0001	0005	0001	0005	0001	0005	0001	0005	0001	0005	0001	0005	0001	0005
MACRO 2	20	0006	0010	0006	0010	0006	0010	0006	0010	0006	0010	0006	0010	0006	0010	0006	0010	0006	0010
MACRO 3	30	0011	0015	0011	0015	0011	0015	0011	0015	0011	0015	0011	0015	0011	0015	0011	0015	0011	0015
MACRO 4	40	0016	0020	0016	0020	0016	0020	0016	0020	0016	0020	0016	0020	0016	0020	0016	0020	0016	0020
MACRO 5	50	0021	0025	0021	0025	0021	0025	0021	0025	0021	0025	0021	0025	0021	0025	0021	0025	0021	0025
MACRO 6	60	0026	0030	0026	0030	0026	0030	0026	0030	0026	0030	0026	0030	0026	0030	0026	0030	0026	0030
MACRO 7	70	0031	0035	0031	0035	0031	0035	0031	0035	0031	0035	0031	0035	0031	0035	0031	0035	0031	0035
MACRO 8	80	0036	0040	0036	0040	0036	0040	0036	0040	0036	0040	0036	0040	0036	0040	0036	0040	0036	0040
MACRO 9	90	0041	0045	0041	0045	0041	0045	0041	0045	0041	0045	0041	0045	0041	0045	0041	0045	0041	0045
MACRO 10	100	0046	0050	0046	0050	0046	0050	0046	0050	0046	0050	0046	0050	0046	0050	0046	0050	0046	0050

MACRO 1
 MACRO 2
 MACRO 3
 MACRO 4
 MACRO 5
 MACRO 6
 MACRO 7
 MACRO 8
 MACRO 9
 MACRO 10
 MACRO 11
 MACRO 12
 MACRO 13
 MACRO 14
 MACRO 15
 MACRO 16
 MACRO 17
 MACRO 18
 MACRO 19
 MACRO 20
 MACRO 21
 MACRO 22
 MACRO 23
 MACRO 24
 MACRO 25
 MACRO 26
 MACRO 27
 MACRO 28
 MACRO 29
 MACRO 30
 MACRO 31
 MACRO 32
 MACRO 33
 MACRO 34
 MACRO 35
 MACRO 36
 MACRO 37
 MACRO 38
 MACRO 39
 MACRO 40
 MACRO 41
 MACRO 42
 MACRO 43
 MACRO 44
 MACRO 45
 MACRO 46
 MACRO 47
 MACRO 48
 MACRO 49
 MACRO 50
 MACRO 51
 MACRO 52
 MACRO 53
 MACRO 54
 MACRO 55
 MACRO 56
 MACRO 57
 MACRO 58
 MACRO 59
 MACRO 60
 MACRO 61
 MACRO 62
 MACRO 63
 MACRO 64
 MACRO 65
 MACRO 66
 MACRO 67
 MACRO 68
 MACRO 69
 MACRO 70
 MACRO 71
 MACRO 72
 MACRO 73
 MACRO 74
 MACRO 75
 MACRO 76
 MACRO 77
 MACRO 78
 MACRO 79
 MACRO 80
 MACRO 81
 MACRO 82
 MACRO 83
 MACRO 84
 MACRO 85
 MACRO 86
 MACRO 87
 MACRO 88
 MACRO 89
 MACRO 90
 MACRO 91
 MACRO 92
 MACRO 93
 MACRO 94
 MACRO 95
 MACRO 96
 MACRO 97
 MACRO 98
 MACRO 99
 MACRO 100

1. יתנו פניו אל הים...
2. יתנו פניו אל הים...
3. יתנו פניו אל הים...

4. יתנו פניו אל הים...
5. יתנו פניו אל הים...
6. יתנו פניו אל הים...

7. יתנו פניו אל הים...
8. יתנו פניו אל הים...
9. יתנו פניו אל הים...

10. יתנו פניו אל הים...
11. יתנו פניו אל הים...
12. יתנו פניו אל הים...

13. יתנו פניו אל הים...
14. יתנו פניו אל הים...
15. יתנו פניו אל הים...

16. יתנו פניו אל הים...
17. יתנו פניו אל הים...
18. יתנו פניו אל הים...

19. יתנו פניו אל הים...
20. יתנו פניו אל הים...
21. יתנו פניו אל הים...

22. יתנו פניו אל הים...
23. יתנו פניו אל הים...
24. יתנו פניו אל הים...

25. יתנו פניו אל הים...
26. יתנו פניו אל הים...
27. יתנו פניו אל הים...

28. יתנו פניו אל הים...
29. יתנו פניו אל הים...
30. יתנו פניו אל הים...

31. יתנו פניו אל הים...
32. יתנו פניו אל הים...
33. יתנו פניו אל הים...

34. יתנו פניו אל הים...
35. יתנו פניו אל הים...
36. יתנו פניו אל הים...

37. יתנו פניו אל הים...
38. יתנו פניו אל הים...
39. יתנו פניו אל הים...

40. יתנו פניו אל הים...
41. יתנו פניו אל הים...
42. יתנו פניו אל הים...

43. יתנו פניו אל הים...
44. יתנו פניו אל הים...
45. יתנו פניו אל הים...

46. יתנו פניו אל הים...
47. יתנו פניו אל הים...
48. יתנו פניו אל הים...

49. יתנו פניו אל הים...
50. יתנו פניו אל הים...
51. יתנו פניו אל הים...

