

PDP11/70

CACHE DIAGNOSTIC PART 1
MD-11-DEKBC-B

EP-DEKBC-DL-A
COPYRIGHT © 1976
FICHE 2 OF 2

NOV 1976
digital
MADE IN USA

This microfiche card displays a grid of 100 frames of diagnostic data, organized into 10 rows and 10 columns. Each frame contains a small table or list of data points, likely representing cache status or error logs. The text is very small and difficult to read, but the overall structure is a regular grid of diagnostic information.

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DEK80-B-D
PRODUCT NAME: PDP-11/70 CACHE DIAGNOSTIC PART 1
DATE CREATED: 11-SEPT-75
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHOR: ANTHONY VEZZA

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITAL'S COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975 BY DIGITAL EQUIPMENT CORPORATION

CONTENTS

1. ABSTRACT
2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
 - 3.1 METHOD

4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS
 - 4.3 PROGRAM AND OPERATOR ACTION
 - 4.4 SPECIAL OPERATOR INTERVENTION OPTIONS
5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUBROUTINE ABSTRACTS
 - 5.3 OPERATOR ACTION
6. ERRORS
 - 6.1 ERROR HALTS AND DESCRIPTION
 - 6.2 ERROR RECOVERY
7. RESTRICTIONS
 - 7.1 STARTING RESTRICTIONS
 - 7.2 OPERATING RESTRICTIONS
8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 PASS COUNT
 - 8.4 ITERATIONS
 - 8.5 OSCILLOSCOPE SYNC POINTS
 - 8.6 RESTORING LOADER OR MONITOR
 - 8.7 OPTIONAL POWER DOWN POWER UP TEST
 - 8.8 MEMORY MANAGEMENT RESTRICTIONS/OPTIONS
 - 8.9 CRITICAL DEPENDENCE OF SOME TESTS ON THE CACHE REGISTERS
9. PROGRAM DESCRIPTION
 - 9.1 DEKBC
10. LISTINGS
 - 10.1 DEKBC
1. ABSTRACT

THE PROGRAMS, DEKBC AND DEKBD, ARE INTENDED TO BE USED AS AIDS FOR THE REPAIR AND MAINTENANCE OF THE CACHE MEMORY SYSTEM IN THE PDP 11/70 COMPUTING SYSTEM. THE AIM IS TO DETECT AND REPORT FAILING COMPONENTS OF THE CACHE UNIT. THE FAILURES ARE TYPICALLY IDENTIFIED WITH A FAILING CIRCUIT WHEN THE REPORT IS MADE, BUT THE OVERALL DIAGNOSTIC PHILOSOPHY HAS BEEN TO LOCATE THE FAILING MODULE (HEX BOARD) OF WHICH THERE ARE FOUR (4) IN THE CACHE UNIT. NOTE THAT WHEN IS FAILURE IS REPORTED AND THE ASSOCIATED CIRCUIT IDENTIFIED, THAT CIRCUIT SHOULD NOT BE TAKEN IN BLIND FAITH AS THE DEFECTIVE COMPONENT; THE IDENTIFIED COMPONENT SHOULD RATHER BE TAKEN AS THE PROBABLE CAUSE OF THE FAILURE. THERE

ARE FOUR (4) MODULES (HEX BOARDS) IN THE CACHE UNIT:

CCB CACHE CONTROL BOARD
 CDP CACHE DATA PATHS BOARD
 ADM CACHE ADDRESS MEMORY BOARD
 DTM CACHE DATA MEMORY BOARD

THE PROGRAM, DEKBC, IS DESIGNED TO TEST THE FIRST TWO OF THESE BOARDS; THE PROGRAM, DEKBD, IS DESIGNED TO TEST THE LAST TWO BOARDS. NOTE THAT THOUGH THE TESTING HAS BEEN DIVIDED INTO TWO STAND ALONE PROGRAMS EACH ASSOCIATED WITH TWO MODULES IT SHOULD NOT BE ASSUMED THAT A PARTICULAR MODULE IS WORKING AFTER HAVING RUN ONLY ONE OF THE PROGRAMS! BOTH PROGRAMS SHOULD BE RUN! FOR EXAMPLE, JUST RUNNING DEKBC WITHOUT ERROR DOES NOT RULE OUT A FAULTY COMPONENT ON THE CCB (CACHE CONTROL) BOARD. TO PUT IT MORE SIMPLY THE TESTING HAS BEEN DIVIDED INTO TWO PROGRAMS ONLY BECAUSE OF THE RESTRICTIONS OF CORE SIZE! AND NOT TO PROVIDE A MEANS OF TESTING TWO OF THE BOARDS WITH ONE PROGRAM AND THE OTHER TWO BOARDS WITH A SECOND PROGRAM. NOTE THAT DEKBD IS DESIGNED TO RUN AFTER DEKBC. IF THIS HIERARCHY IS NOT HEEDED, THAT IS IF DEKBD IS RUN BEFORE DEKBC, THEN THE ERROR REPORTING FROM DEKBD SHOULD NOT BE STRICTLY INTERPRETED.

2. REQUIREMENTS

2.1 EQUIPMENT PDP 11/70 CPU WITH OPERATORS CONSOLE LA30 OR EQUIVALENT TERMINAL.

2.2 STORAGE BOTH PROGRAMS, DEKBC AND DEKBD, EACH REQUIRE 13K TO LOAD, BUT THEY BOTH ALSO ASSUME THAT THERE IS A MINIMUM OF 28K OF MEMORY IN WHICH TO RUN TESTS.

2.3 PRELIMINARY PROGRAMS THIS PROGRAM ASSUME THAT THE CPU IS FUNCTIONAL! THIS COULD IN SOME CIRCUMSTANCES MEAN THAT THE CPU DIAGNOSTICS SHOULD BE RUN BEFORE EITHER OF THESE DIAGNOSTICS. BUT A FAULTY MEMORY SYSTEM MAY PRECLUDE THIS, SO SITUATIONAL JUDGEMENT MUST BE USED. IF THE CPU IS KNOWN TO BE WORKING THEN RUN THESE DIAGNOSTICS, DEKBC AND DEKBD, FIRST. BUT IF THE CPU CAN NOT BE ASSUMED TO BE WORKING THEN TRY TO RUN THE CPU DIAGNOSTICS FIRST. THEN RUN THESE PROGRAMS IN THE ORDER: DEKBC BEFORE DEKBD! IN FACT DEKBD ASSUMES THAT MUCH OF WHAT IS TESTED IN DEKBC IS OPERATIONAL FOR DOING ITS FAULT ANALYSIS.

3. LOADING PROCEDURE

3.1 METHOD (TO BE SUPPLIED)

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS (SEE 5.1)

4.2 STARTING ADDRESS 200

4.3 PROGRAM AND OPERATOR ACTION BOTH PROGRAMS CAN BE STARTED BY:

```

1 LOAD PROGRAM INTO MEMORY
2 LOAD ADDRESS 200
3 PRESS START
4 THE PROGRAMS WILL LOOP UNTIL THE
  HALT SWITCH IS PRESSED OR UNTIL THE
  USER STRIKES (TYPES) CONTROL-C (↑C)
  ON THE TELETYPE OR TERMINAL (SEE 8.6
  AND 5.2.7).

```

4.4 SPECIAL OPERATOR INTERVENTION OPTIONS IF SWITCH 7 OF THE SWITCH REGISTER IS ON THEN DEKBD WILL REQUIRE THE OPERATOR TO POWER THE MACHINE FIRST DOWN AND THEN UP (SEE 5.1 AND 8.7).

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS FOR DEKBC:

```

SW<15>=1    HALT ON ERROR
SW<14>=1    LOOP ON TEST
SW<13>=1    INHIBIT ERROR TYPABOUTS
SW<12>      NOT USED IN DEKBC
SW<11>=1    INHIBIT ITERATIONS
SW<10>=1    RING BELL ON ERROR
SW<9>=1     LOOP ON ERROR
SW<8>=1     LOOP ON TEST IN SW<7:0>
SW<7:0>     TEST NUMBER FOR LOOPING WHEN SW<8>=1

```

DEKBD USES THE SAME SWITCH SETTINGS AS DEKBC EXCEPT

```

SW<7>=1     RUN THE OPERATOR INTERVENTION NEEDED
             POWER UP TEST

```

5.2 SUBROUTINE ABSTRACTS BOTH DEKBC AND DEKBD USE THE FOLLOWING SUBROUTINES.

5.2.1 SPURIOUS ERROR HANDLERS THESE ARE TWO ROUTINES WHICH ARE CALLED BY UNEXPECTED TRAPS TO EITHER VECTOR 4, IN THE CASE OF A CPU ERROR, OR VECTOR 114, IN CASE OF A MEMORY PARITY ERROR. THE CPU ERROR HANDLER, CPSPUR, TYPES OUT THE PC AT THE TIME OF THE TRAP AND THE CONTENTS OF THE CPU ERROR REGISTER, CPUERR AND SKIPS TO THE TEST FOLLOWING THE ONE DURING WHICH THE ERROR OCCURRED. THE PARITY ERROR HANDLER, SPUR, TYPES OUT THE PC AT THE TIME OF THE TRAP AND THE CACHE ERROR REGISTERS, MEMERR AND LOADRS AND HIADRS, IT THEN ALSO GIVES CONTROL TO THE TEST FOLLOWING THE ONE DURING WHICH THE ERROR OCCURRED.

5.2.2 SCOPE THIS SUBROUTINE IS CALLED (VIA AN IOT INSTRUCTION) AT THE BEGINNING OF THE EXECUTION OF ALL THE TESTS. IT CONTROLS THE OPERATIONAL FUNCTIONS OF LOOPING ON TEST, ITERATION, AND SETS UP FOR LOOPING ON ERRORS.

5.2.3 ERROR THIS SUBROUTINE IS CALLED (VIA AN EMT INSTRUCTION) TO TYPE OUT AN ERROR REPORT. IT CONTROLS THE OPERATIONAL FUNCTIONS OF HALTING ON ERROR, INHIBITING ERROR PRINT OUT, LOOPING ON ERROR, BELL ON ERROR, ETC.

5.2.4 TRAP CATCHER THIS CONSISTS OF A '.+2' FOLLOWED BY A HALT INSTRUCTION REPEATED FROM LOCATION 0 THROUGH 776 FOR THE PURPOSE OF CATCHING ANY SPURIOUS TRAP TO A VECTOR. SUCH A TRAP WILL RESULT IN A HALT AT THE TRAP VECTOR ADDRESS PLUS TWO (2).

5.2.5 TRAP A NUMBER OF SUBROUTINES ARE CALLED BY USING THE TRAP INSTRUCTION:
 TYPE TO TYPE OUT AN ASCII STRING
 TYPEOC TO TYPE OUT THE OCTAL FOR A 16-BIT BINARY NUMBER ETC.

5.2.6 POWER DOWN AND POWER UP THIS SUBROUTINE IS CALLED WHEN AN UNEXPECTED POWER DOWN OCCURS. WHEN POWER IS RETURNED (IF THE HALT SWITCH IS NOT ON) THE PROGRAM WILL RESTART AFTER TYPING A MESSAGE.

5.2.7 MONITOR OR LOADER RESTORE WHEN THIS PROGRAM IS FIRST STARTED IT SAVES THE CONTENTS OF THE HIGHEST 1.5 (DEC) K OF MEMORY IN THE FIRST 28K. THESE LOCATIONS USUALLY CONTAIN THE LOADER OR MONITOR OF THE SYSTEM. TO RESTORE THIS LOADER OR MONITOR THE USER NEED ONLY TYPE CONTROL C (↑C) ON THE TERMINAL AND THAT MONITOR OR LOADER WILL AUTOMATICALLY BE RESTORED. AFTER THIS IS DONE THE PROGRAM WILL HALT. NOTE THAT MANY OF THESE TESTS WIPE OUT THE ORIGINAL CONTENTS OF THAT PART OF MEMORY THEREFORE THE USER SHOULD TYPE CONTROL-C (↑C) TO RESTORE THESE LOCATIONS AND AVOID HAVING TO RELOAD HIS MONITOR OR LOADER.

5.3 OPERATOR ACTION ONLY THE POWER UP INVALIDATOR TEST IN PROGRAM DEKBD REQUIRES OPERATOR INTERVENTION, IN THE FORM OF POWERING THE PROCESSOR FIRST DOWN AND THEN UP. THIS TEST IS RUN ONLY IF SW<12>=1 (SEE 4.4 AND 5.1).

6. ERRORS

6.1 ERROR HALTS ONLY TEST NUMBER 14 IN PROGRAM DEKBC, THE MAINTENANCE REGISTER COUNT PATTERN TEST, HALTS THE PROCESSOR IN THE SITUATION WHERE IT CAN'T CLEAR THE MAINTENANCE REGISTER. HERE PROCEEDING WITH

THE PROGRAM'S EXECUTION WOULD PROBABLY BE FATAL, SO A HALT IS EXECUTED! NO OTHER TEST IN EITHER PROGRAM SHOULD HALT UNDER ANY NORMAL ERROR DETECTION.

6.2 ERROR RECOVERY IF NONE OF THE ERROR PERTAINENT OPERATIONAL SWITCHES ARE BEING USED THE PROGRAM WILL EITHER RESUME THE TEST THAT MADE THE ERROR CALL OR START EXECUTION OF THE TEST FOLLOWING THE TEST DURING WHICH THE ERROR CALL WAS MADE DEPENDING ON WHETHER OR NOT THE ERROR WHICH WAS DETECTED (OR EVEN THE ERROR CALL ITSELF) WAS FATAL TO THE TEST WHICH MADE THE ERROR CALL. IF THE HALT DESCRIBED IN 6.1 ABOVE IS EVER EXECUTED TO USER CAN RESUME, IF HE IS BRAVE, BY HITTING THE CONSOLE CONTINUE SWITCH. IF ANY OF THE PERTAINENT CONSOLE SWITCH SETTING ARE SET SEE SECTION 5.1 FOR A DESCRIPTION OF THE ACTION TAKEN WHEN AN ERROR CALL IS MADE.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS NONE

7.2 OPERATING RESTRICTIONS THE MONITOR OR LOADER (OR WHAT EVER IS IN THE FIRST 28K OF MEMORY FROM LOCATIONS 152000 THROUGH LOCATION 157776 ARE SAVED SO THAT THE USER CAN RESTORE HIS LOADER OR MONITOR BY TYPING CONTROL-C (^C), (SEE 4.3 AND 5.2.7). IF THE PROGRAM WAS CHAINED IN BY A MONITOR WHICH WANTS CONTROL AUTOMATICALLY PASSED BACK TO IT WHEN TESTING IS DONE THAT MONITOR IS RESTORED AND CONTROL IS GIVEN TO IT BY THE END OF PASS ROUTINE .SEOP.

8. MISCELLANEOUS

8.1 EXECUTION TIME FIRST PASS UNDER 10 SECONDS FOR BOTH PROGRAMS. SUBSEQUENT PASSES UNDER 2 MINUTES FOR BOTH PROGRAMS. (MORE EXACT EXECUTION TIMES WILL BE LATER SUPPLIED).

8.2 STACK POINTER IN BOTH PROGRAMS THE STACK POINTER (R6) WILL BE INITIALIZED TO LOCATIO 1100.

8.3 PASS COUNT BOTH PROGRAMS WILL TYPE OUT THE PASS COUNT AT THE END OF EACH PASS.

8.4 ITERATIONS EACH TEST HAS BEEN ASSIGNED AN ITERATION COUNT WHICH WILL DESIGNATE HOW MANY TIMES THAT TEST IS TO BE EXECUTED ON EACH PASS. NOTE THAT ON THE FIRST PASS THE ITERATION COUNT IS OVERIDED BY A ONE (1) MAKING ITERATIONS MEANINGLESS ON THAT FIRST PASS.

8.5 OSCILLOSCOPE SYNC POINTS WHERE EVER POSSIBLE EACH TEST HAS BEEN GIVEN AN OSCILLOSCOPE SYNC POINT (A NOP INSTRUCTION). THE ADDRESS OF THE CONDITION CODE ROM STATE (44) IS PUT IN THE PROCESSOR MICROBREAK REGISTER (177770). THIS WILL RESULT IN PIN AE1 (SLOT 10) ON THE BACK PLANE TO GO HIGH WHENEVER THE CPU ROM FLOW GOES THROUGH THE MICRO CODE ADDRESS 144. THEREFORE BY USING THE OUTPUT OF THIS BACKPLANE PIN AS A SCOPE SYNC AND BY PUTTING NOP INSTRUCTION IN CRUCIAL PARTS OF A TEST THE USER WILL HAVE A VERY CONVENIENT SYNC FOR MANY SIGNALS HE MAY WISH TO OBSERVE. THE LIMITATIONS OF THIS PROCEDURE ARE THAT THE USER MUST BE ABLE TO JUDGE (DETERMINE) HOW SOON AFTER THE NOP IN THE PARTICULAR TEST HE IS RUNNING (LOOPING ON) THE SIGNAL HE WISHES TO OBSERVE SHOULD OCCUR. IN MANY CASES THIS WILL BE EASY (E.G. THE ERROR REGISTER TESTS.) BUT IN SOME TESTS THE NOP IS SO FAR FROM THE EXPECTED OCCURRENCE OF THE DESIRED SIGNAL THAT THE PROBLEM BECOMES NONTRIVIAL AND THE EXPERIENCED USER WOULD DO WELL TO FIND OTHER SYNC SIGNALS ORIGINATING IN THE CACHE DEVICE ITSELF TO OBSERVE THE LOGIC.

8.6 RESTORING THE MONITOR OR LOADER FOR THE USERS CONVENIENCE BOTH PROGRAMS SAVE EITHER THE MONITOR OR LOADER (OR WHATEVER IS IN THE HIGHEST 1.5K OF MEMORY'S FIRST 28K) AND RESTORE IT WHEN THE USER TYPES CONTROL-C (↑C) ON THE TELETYPE OR TERMINAL. THE PROGRAM WHEN IT GETS THE CONTROL-C RESTORES THE MONITOR AND THEN HALTS; AT THIS POINT THE USERS CAN EITHER RESTART THE MONITOR OR REUSE THE LOADER ETC.

8.7 POWER UP LOGIC TEST THERE IS A CERTAIN PART OF THE CACHE DEVICE WHICH REQUIRES A POWER DOWN POWER UP SEQUENCE TO TEST. THIS TEST HAS BEEN INCLUDED HERE AS AN OPTION ONLY BECAUSE IT REQUIRES OPERATOR INTERVENTION. TO RUN THIS TEST SET SW<12>=1 (SEE 5.1).

8.8 MEMORY MANAGEMENT RESTRICTION OPTION MANY OF THE TESTS REQUIRE THE USE OF EXTENSIVE MEMORY MANAGEMENT MAPPING FACILITY. THESE TESTS MUST ASSUME THE MEMORY MANAGEMENT (AND SOME THE MAPPING BOX) IS OPERATIONAL. NORMALLY THESE TEST WILL BE EXECUTED. BUT THE FEATURE HAS BEEN PROVIDED WHEREBY THE USER CAN DELETE THE EXECUTION OF ANY TESTS WHICH REQUIRE THE USE OF MEMORY MANAGEMENT AND/OR THE MAPPING. THIS HAS BEEN IMPLIMENTED USING SW<7>. WHEN THIS SWITCH IS 0 NORMAL OPERATION IS UNDERTAKEN, BUT WHEN SW<7>=1 THEN ANY TEST WHICH MUST TURN ON THE MEMORY MANAGEMENT UNIT (THE MAPPING BOX) WILL NOT BE RUN AND CONTROL WILL BE PASSED TO THE NEXT TEST!

8.9 CRITICAL DEPENDENCE OF SOME TESTS ON THE

CACHE REGISTERS AS THE PROGRAMS RUN FLAGS ARE SET WHICH DESIGNATE THE FUNCTIONALITY OF A CACHE REGISTER. IF A TEST DETERMINES THAT A PARTICULAR REGISTER IS NOT FUNCTIONAL IT SETS A FLAG WHICH DESIGNATES TO THE REST OF THE PROGRAM THAT THAT REGISTER DOES NOT WORK PROPERLY. SOME TESTS WHICH RELY ON THE REGISTERS TO BE FUNCTIONAL WILL TEST THESE FLAGS AND IF THEY FIND THEM TO INDICATE THAT A REGISTER THEY NEED IS BAD THEY WILL SKIP TO THE NEXT TEST!

9. PROGRAM DESCRIPTION

9.1 DEKBC

COPYRIGHT 1975 DIGITAL EQUIPMENT CORPORATION MAYNARD, MASS. 01754

COPYRIGHT (C) MAR 14, 1975 DIGITAL EQUIPMENT CORP. MAYNARD, MASS. 01754

PROGRAM BY ANTHONY S. VEZZA

THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC PACKAGE (MAINDEC-11-DZQAC-A3).

TEST 1 CACHE REGISTERS RESPONSE TEST

REFERENCE EACH CACHE REGISTER MAKING SURE SUCH REFERENCES DO NOT TIME OUT.

TEST 2 CACHE REGISTERS DATA PATH, READ ZEROES TEST

THIS TEST CHECKS THE ABILITY OF THE CACHE REGISTER DATA PATHS TO PASS 0'S BY FIRST WRITING THEN READING 0'S AT THE CONTROL AND MAINTENANCE REGISTERS.

TEST 3 CACHE REGISTERS DATA PATH, READ ONES TEST

THIS TEST PERFORMS A READ OF BOTH THE HIGH ORDER AND LOW ORDER ERROR

ADDRESS REGISTER. THIS IS DONE TO MAKE SURE THAT THE REGISTERS' DATA PATHS CAN PASS ONES. NOTE THAT THE LOW ORDER ADDRESS REGISTER SHOULD CONTAIN A 177740 AND THE HIGH ORDER REGISTER SHOULD CONTAIN 000003; THIS LEAVES THE DATA PATH LINE'S BITS 2,3 AND 4 UNTESTED FOR THEIR AVAILABILITY TO PASS ONES. THIS WILL BE CHECKED IN THE COUNT PATTERN TST4.

TEST 4 CACHE CONTROL REGISTER COUNT PATTERN TEST

THIS TEST RUNS A COUNT PATTERN THROUGH THE CACHE CONTROL REGISTER FOR THE PURPOSE OF CHECKING OUT THE DATA RELIABILITY OF BOTH THE REGISTER BITS AND THE DATA PATHS LINES.

TEST 5 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE MISSES TEST

THIS IS A TEST OF THE HIT/MISS REGISTER AND THE CONTROL REGISTER'S ABILITY TO FORCE MISSES. ZEROES ARE FLOATED THROUGH THE HIT/MISS REGISTER.

TEST 6 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE HIT TEST

THIS IS A TEST OF THE HIT/MISS REGISTER AND THE THE FORCE MISS BITS OF THE CONTROL REGISTER. WHAT IS DONE IS TO SEE IF ANY HITS AT ALL ARE POSSIBLE WITH THE CONTROL REGISTER CLEARED. THEN THE SAME IS DONE WITH EACH GROUP DISABLE ONE AT A TIME. BY DISABLED IS MEANT THAT THE FORCE MISS BIT IS SET IN THE CONTROL REGISTER FOR THE DISABLED GROUP AND THE FORCE SELECT BIT IS SET FOR THE OTHER GROUP.

TEST 7 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 0 TEST

THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS OF FORCE MISS AND

FORCE SELECTION. AN ADDRESS IS MADE A HIT IN GROUP ONE; THEN ANOTHER ADDRESS, WHOSE HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING SELECTION OF GROUP ZERO; THEN SEE IF THE FIRST ADDRESS IS STILL A HIT IN GROUP ONE; FINALLY TURN ON THE FORCE MISS GROUP ZERO BIT AND SEE IF THE SECOND ADDRESS' HIT IN GROUP ZERO CAN BE FORCED TO A MISS.

TEST 10 CACHE CONTROL REGISTER, FORCE
SELECT-FORCE MISS, GROUP 1 TEST

THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS MADE A HIT IN GROUP ZERO; THEN ANOTHER ADDRESS, WHOSE HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING SELECTION OF GROUP ONE; THEN SEE IF THE FIRST ADDRESS IS STILL A HIT IN GROUP ZERO; FINALLY TURN ON THE FORCE MISS GROUP ONE BIT AND SEE IF THE SECOND ADDRESS' HIT IN GROUP ONE CAN BE FORCED TO A MISS.

TEST 11 CACHE HIT/MISS REGISTER PATTERNS
TEST

THIS IS A TEST OF THE HIT/MISS REGISTER WHICH FLOATS DIFFERENT PATTERNS OF HITS AND MISSES THROUGH THAT REGISTER. THIS IS DONE FIRST WITH BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED THAT IS FORCING SELECTION OF GROUP ONE AND FORCING MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE DISABLED.

TEST 12 CACHE CONTROL AND HIT/MISS REGISTERS
EVALUATION ROUTINE

THIS IS NOT A TEST. THIS ROUTINE IS USED TO LOOK AT THE RESULTS OF TESTS THROUGH TEST10, WHICH TESTED THE HIT/MISS REGISTER AND THE CONTROL REGISTER. THOSE TESTS HAVE

SIGNALLED A BAD REGISTER USING THE FLAGS, CONFL2 AND HIMFL2, REPRESENTING THE CONTROL AND HIT/MISS REGISTERS RESPECTIVELY. IF ONE OF THESE REGISTERS WAS FOUND TO BE BAD THE FLAG SHOULD BE A -1. WHILE A ZERO FLAG INDICATES THAT THOSE TESTS FOUND THAT REGISTER FUNCTIONAL. THIS ROUTINE LOOKS AT THE FLAGS, CONFL2 AND HIMFL2, WHICH ARE CONSIDERED TO BE LOCAL AND TRANSFERS THE INDICATORS THEY CONTAIN TO THE GLOBAL FLAGS, CONFLG AND HIMFLG. THESE GLOBAL FLAGS ARE USED TO DESIGNATE TO THE REST OF THE PROGRAM THE FUNCTIONALITY OR DISFUNCTIONALITY OF THOSE REGISTERS.

TEST 13 CACHE CONTROL LOGIC, 'RANDOM' FLIP FLOP TEST

THIS IS A TEST OF THE 'RANDOM' CONTROL SIGNAL. A TEST IS MADE TO INSURE THAT THE 'RANDOM' FLIP-FLOP IS NOT STUCK AND IS TOGGLED ONCE FOR EVERY 'BUST' CYCLE INITIATED BY THE PROCESSOR. 'BUST' IS BUS START, A SIGNAL PRODUCED BY THE PROCESSOR WHENEVER IT THINKS IT IS ABOUT TO DO A MEMORY CYCLE. THE RANDOM FLIP FLOP IS USED IN THE CACHE TO DETERMINE WHICH GROUP TO WRITE IN THE EVENT OF A READ MISS CYCLE. IF THIS FLIP FLOP IS SET THEN GROUP ZERO IS WRITTEN; IF CLEAR THEN GROUP ONE IS WRITTEN.

TEST 14 CACHE MAINTENANCE REGISTER COUNT PATTERN TEST

THIS TEST RUNS A COUNT PATTERN THROUGH THE MAINTENANCE REGISTER'S BITS 15 TO 4. THIS IS DONE TO INSURE THAT THESE BITS ARE SETTABLE AND THAT THE DATA PATH TO THE REGISTERS IS VIABLE. MISSES ARE FORCED TO BOTH GROUPS SO THAT NO CACHE DATA OR ADDRESS MEMORY ERRORS SHOULD OCCUR. ALSO ANY CYCLES DONE TO MAIN MEMORY ARE INSURED, BY PROPER SELECTION OF INSTRUCTIONS, TO RETURN DATA WITH THE PARITY BITS ON SO AS TO NOT CAUSE MAIN MEMORY

PARITY ERRORS BY SETTING THE MAIN MEMORY MAINTENANCE FUNCTION WHICH WOULD EFFECTIVELY FORCE THE PARITY BITS READ FROM MAIN MEMORY TO A ONE. SINCE THESE PARITY ARE ALREADY ONES, NO ERRORS SHOULD OCCUR.

TEST 15 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 1

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ADDRESS AND CONTROL LINES, AND ALSO A TEST OF THE ERROR REGISTER'S ABILITY TO APPROPRIATELY SET TO 104402. THE REFERENCE CAUSING THIS ERROR WILL BE MADE FROM THE CPU DIRECTLY TO THE CACHE.

TEST 16 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 2

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 17 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 3

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S HIGH BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 20 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 4

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 21 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 5

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S HIGH BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 22 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 6

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE, WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 23 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 7

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE, WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 24 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 10

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 25 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 11

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE HIGH BYTE OF THE

ADDRESS WORD. ALSO TESTED IS THE
ERROR REGISTER'S ABILITY TO SET
CORRECTLY FOR THIS ERROR. THE
REFERENCE RESULTING IN THIS ERROR IS
MADE DIRECTLY FROM THE CPU TO THE
CACHE.

TEST 26 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 12

THIS IS A TEST OF THE MAINTENANCE
REGISTER'S ABILITY TO FORCE A PARITY
ERROR IN THE CACHE ADDRESS MEMORY OF
GROUP ONE, FOR THE LOW BYTE OF THE
ADDRESS WORD. ALSO TESTED IS THE
ERROR REGISTER'S ABILITY TO SET
CORRECTLY FOR THIS ERROR. THE
REFERENCE RESULTING IN THIS ERROR IS
MADE DIRECTLY FROM THE CPU TO THE
CACHE.

TEST 27 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 13

THIS IS A TEST OF THE MAINTENANCE
REGISTER'S ABILITY TO FORCE A PARITY
ERROR IN THE CACHE ADDRESS MEMORY OF
GROUP ONE, FOR THE HIGH BYTE OF THE
ADDRESS WORD. ALSO TESTED IS THE
ERROR REGISTER'S ABILITY TO SET
CORRECTLY FOR THIS ERROR. THE
REFERENCE RESULTING IN THIS ERROR IS
MADE DIRECTLY FROM THE CPU TO THE
CACHE.

TEST 30 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 14

THIS IS A TEST OF THE MAINTENANCE
REGISTER'S ABILITY TO FORCE A PARITY
ERROR IN THE CACHE DATA MEMORY OF
GROUP ZERO, FOR THE LOW BYTE OF THE
DATA WORD. ALSO TESTED IS THE ERROR
REGISTER'S ABILITY TO SET CORRECTLY
FOR THIS ERROR. THE REFERENCE
RESULTING IN THIS ERROR IS MADE
DIRECTLY FROM THE CPU TO THE CACHE.

TEST 31 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 15

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 32 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 16

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 33 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 17

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 34 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 20

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO MAKE THAT REFERENCE CAUSE A MAIN MEMORY ADDRESS AND CONTROL LINES PARITY ERROR ON THE MAIN MEMORY BUS.

TEST 35 CACHE MAINTENANCE AND ERROR

REGISTERS TEST 21

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA PARITY ERROR ON THAT REFERENCE WHICH IS TO AN EVEN WORD IN THE PAIR, WHICH IS ALSO THE WANTED WORD.

TEST 36 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 22

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA PARITY ERROR ON THAT REFERENCE WHICH IS TO AN ODD WORD IN THE PAIR, WHICH IS ALSO THE WANTED WORD.

TEST 37 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 23

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE LOW BYTE OF THAT ADDRESS .

TEST 40 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 24

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND

THROUGH THE UNIBUS MAP TO THE CACHE.
THE MAINTENANCE REGISTER IS USED TO
CAUSE A CACHE ADDRESS MEMORY PARITY
ERROR IN GROUP 1 ON THAT REFERENCE.
THE ERROR IS ON THE LOW BYTE OF THAT
ADDRESS .

TEST 41 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 25

THIS IS A TEST OF THE ERROR
REGISTER'S ABILITY TO SET CORRECTLY
AS THE RESULT OF A CPU REFERENCE
WHICH RELOCATED THROUGH THE MEMORY
MANAGEMENT UNIT TO THE UNIBUS AND
THROUGH THE UNIBUS MAP TO THE CACHE.
THE MAINTENANCE REGISTER IS USED TO
CAUSE A CACHE DATA MEMORY PARITY
ERROR IN GROUP 0 ON THAT REFERENCE.
THE ERROR IS ON THE LOW BYTE OF THAT
DATA .

TEST 42 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 26

THIS IS A TEST OF THE ERROR
REGISTER'S ABILITY TO SET CORRECTLY
AS THE RESULT OF A CPU REFERENCE
WHICH RELOCATED THROUGH THE MEMORY
MANAGEMENT UNIT TO THE UNIBUS AND
THROUGH THE UNIBUS MAP TO THE CACHE.
THE MAINTENANCE REGISTER IS USED TO
CAUSE A CACHE DATA MEMORY PARITY
ERROR IN GROUP 1 ON THAT REFERENCE.
THE ERROR IS ON THE LOW BYTE OF THAT
DATA .

TEST 43 CACHE ERROR REGISTER UNIBUS TIME OUT
TEST

THIS IS A TEST OF THE ERROR
REGISTER'S ABILITY TO COMPREHEND A
CPU TO UNIBUS THROUGH THE MAP TO THE
CACHE REFERENCE WHICH TIMES OUT IN
MAIN MEMORY. MANY SUCH NON-EXISTENT
MEMORY LOCATIONS ARE CONVIENLY
GUARENTEED TO EXIST! ALL THE
ADDRESSES FROM 17000000 THROUGH
17777776 ARE ADDRESSES WHICH CAN NOT
EXIST. HERE ONLY ONE OF THESE
ADDRESSES, 17777776, WILL BE USED TO
CAUSE A TIME OUT ON THE UNIBUS AN

THE CONSEQUENT ABORT TO VECTOR
ERRVEC.

TEST 44 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 1

THIS IS A TEST OF THE CONTROL REGISTER'S ABILITY TO DISABLE A TRAP OCCURRING AS THE RESULT OF A MAIN MEMORY DATA PARITY ERROR IN THE UNWANTED WORD OF THE REFERENCED PAIR. THE MAINTENANCE REGISTER IS USED TO FORCE AN ERROR ON THE LOW BYTE OF THE ODD WORD WHEN REFERENCING THE EVEN WORD OF THAT PAIR.

TEST 45 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 2

THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION. IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE ADDRESS MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO FORCE THE ERROR ON THE LOW BYTE OF THE ADDRESS, IN THE ADDRESS MEMORY OF GROUP 0.

TEST 46 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 3

THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION. IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO FORCE THE ERROR ON THE LOW BYTE OF THE , IN THE MEMORY OF GROUP 0.

TEST 47 CACHE ERROR REGISTER LOCK UP TEST 1

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST

TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE CACHE DIRECTLY. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE CACHE DIRECTLY.

TEST 50 CACHE ERROR REGISTER LOCK UP TEST 2

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE CACHE DIRECTLY. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

TEST 51 CACHE ERROR REGISTER LOCK UP TEST 3

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO

THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE CACHE DIRECTLY.

TEST 52 CACHE ERROR REGISTER LOCK UP TEST 4

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

TEST 53 MAIN MEMORY DATA PARITY CHECKERS LOW BYTE TEST

THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS FOR THE LOW BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD. THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1). THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA PARITY CHECKERS WORKS IN SUCH A WAY AS TO EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS ALREADY ONE THEN NO ERROR OCCURS!

TEST 54 MAIN MEMORY DATA PARITY CHECKERS HIGH BYTE TEST

THIS IS A TEST OF THE TWO MAIN

MEMORY DATA PARITY CHECKERS FOR THE HIGH BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD. THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1). THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA

PARITY CHECKERS WORKS IN SUCH A WAY AS TO EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS ALREADY ONE THEN NO ERROR OCCURS!

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

.LIST ME
.NLIST MD,MC,CND

.ENABL ABS,AMA
.MCALL .HEADER,SWRHI,.1170,.SETUP,.SCATCH,.\$ACT11,.\$CMTAG
.MCALL .SEOP,.\$SCOPE,.\$ERROR,.\$SAVE,.\$TYPE,.\$STYPOCT
.MCALL .STYPOEC,.\$STRAP,.\$POWER,.\$SDB20
.TITLE MAINDEC-11-DEKBC-B PDP 11/70 CACHE DIAGNOSTIC PART 1
;*COPYRIGHT (C) SEPT 11, 1975
;*DIGITAL EQUIPMENT CORP.
;*MAYNARD, MASS. 01754
;*PROGRAM BY ANTHONY S. VEZZA
;*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC

67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112

000001
160000
167400
000200

```

;*PACKAGE (MAINDEC-11-DZQAC-C2), SEPT 14, 1976.
;*
$TN=1
$SWR=160000      ;;HALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TYP0UT
$SWR=167400
$SWRMK=200

.SBTTL OPERATIONAL SWITCH SETTINGS
;*
;*      SWITCH              USE
;*      -----            -
;*      15                  HALT ON ERROR
;*      14                  LOOP ON TEST
;*      13                  INHIBIT ERROR TYPEOUTS
;*      11                  INHIBIT ITERATIONS
;*      10                  BELL ON ERROR
;*      9                   LOOP ON ERROR
;*      8                   LOOP ON TEST IN SWR<6:0>
;*      7                   SKIP EXECUTION OF ALL TESTS THAT USE MEMORY MANAGEMENT

.SBTTL BASIC DEFINITIONS

;*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
STACK= 1100      ;;FIRST ADDRESS OF THE STACK
KERSTK= STACK   ;;KERNEL STACK
SUPSTK= STACK-200 ;;SUPERVISOR STACK
USESTK= STACK-300 ;;USER STACK
.EQUIV EMT,ERROR ;;BASIC DEFINITION OF ERROR CALL
.EQUIV IOT,SCOPE ;;BASIC DEFINITION OF SCOPE CALL
PS= 177776     ;;PROCESSOR STATUS WORD
.EQUIV PS,PSW
STKLMT= 177774 ;;STACK LIMIT REGISTER
PIRQ= 177772  ;;PROGRAM INTERRUPT REQUEST REGISTER
DSWR= 177570  ;;HARDWARE SWITCH REGISTER
DDISP= 177570 ;;HARDWARE DISPLAY REGISTER
LKS= 177546   ;;LINE CLOCK (KW11-L) STATUS REGISTER

;*MISCELLANEOUS DEFINITIONS
HT= 11        ;;CODE FOR HORIZONTAL TAB
LF= 12        ;;CODE LINE FEED
CR= 15        ;;CODE CARRIAGE RETURN
CRLF= 200     ;;CODE FOR CARRIAGE RETURN-LINE FEED

;*GENERAL PURPOSE REGISTER DEFINITIONS
R0= %0        ;;GENERAL REGISTER
R1= %1        ;;GENERAL REGISTER
R2= %2        ;;GENERAL REGISTER
R3= %3        ;;GENERAL REGISTER
R4= %4        ;;GENERAL REGISTER
R5= %5        ;;GENERAL REGISTER
R6= %6        ;;GENERAL REGISTER
R7= %7        ;;GENERAL REGISTER
.EQUIV R0,R10 ;;GENERAL REGISTER
.EQUIV R1,R11 ;;GENERAL REGISTER
.EQUIV R2,R12 ;;GENERAL REGISTER
.EQUIV R3,R13 ;;GENERAL REGISTER

```



```

113 .EQUIV R4,R14      ;;GENERAL REGISTER
114 .EQUIV R5,R15      ;;GENERAL REGISTER
115 000006 SP= %6      ;;STACK POINTER
116 .EQUIV SP,KSP      ;;KERNEL STACK POINTER
117 .EQUIV SP,SSP      ;;SUPERVISOR STACK POINTER
118 .EQUIV SP,USP      ;;USER STACK POINTER
119 000007 PC= %7      ;;PROGRAM COUNTER
120
121 ;*PRIORITY LEVEL DEFINITIONS
122 000000 PR0= 0      ;;PRIORITY LEVEL 0
123 000040 PR1= 40     ;;PRIORITY LEVEL 1
124 000100 PR2= 100    ;;PRIORITY LEVEL 2
125 000140 PR3= 140    ;;PRIORITY LEVEL 3
126 000200 PR4= 200    ;;PRIORITY LEVEL 4
127 000240 PR5= 240    ;;PRIORITY LEVEL 5
128 000300 PR6= 300    ;;PRIORITY LEVEL 6
129 000340 PR7= 340    ;;PRIORITY LEVEL 7
130
131 ;*"SWITCH REGISTER" SWITCH DEFINITIONS
132 100000 SW15= 100000
133 040000 SW14= 40000
134 020000 SW13= 20000
135 010000 SW12= 10000
136 004000 SW11= 4000
137 002000 SW10= 2000
138 001000 SW09= 1000
139 000400 SW08= 400
140 000200 SW07= 200
141 000100 SW06= 100
142 000040 SW05= 40
143 000020 SW04= 20
144 000010 SW03= 10
145 000004 SW02= 4
146 000002 SW01= 2
147 000001 SW00= 1
148 .EQUIV SW09,SW9
149 .EQUIV SW08,SW8
150 .EQUIV SW07,SW7
151 .EQUIV SW06,SW6
152 .EQUIV SW05,SW5
153 .EQUIV SW04,SW4
154 .EQUIV SW03,SW3
155 .EQUIV SW02,SW2
156 .EQUIV SW01,SW1
157 .EQUIV SW00,SW0
158
159 ;*DATA BIT DEFINITIONS (BIT00 TO BIT15)
160 100000 BIT15= 100000
161 040000 BIT14= 40000
162 020000 BIT13= 20000
163 010000 BIT12= 10000
164 004000 BIT11= 4000
165 002000 BIT10= 2000
166 001000 BIT09= 1000
167 000400 BIT08= 400
168 000200 BIT07= 200

```

```

169      000100      BIT06= 100
170      000040      BIT05= 40
171      000020      BIT04= 20
172      000010      BIT03= 10
173      000004      BIT02= 4
174      000002      BIT01= 2
175      000001      BIT00= 1
176      .EQUIV      BIT09,BIT9
177      .EQUIV      BIT08,BIT8
178      .EQUIV      BIT07,BIT7
179      .EQUIV      BIT06,BIT6
180      .EQUIV      BIT05,BIT5
181      .EQUIV      BIT04,BIT4
182      .EQUIV      BIT03,BIT3
183      .EQUIV      BIT02,BIT2
184      .EQUIV      BIT01,BIT1
185      .EQUIV      BIT00,BIT0

```

```

187      ;*BASIC "CPU" TRAP VECTOR ADDRESSES
188      000004      ERRVEC= 4      ;; TIME OUT AND OTHER ERRORS
189      000010      RESVEC= 10     ;; RESERVED AND ILLEGAL INSTRUCTIONS
190      000014      TBITVEC=14    ;; "T" BIT
191      000014      TRTVEC= 14    ;; TRACE TRAP
192      000014      BPTVEC= 14    ;; BREAKPOINT TRAP (BPT)
193      000020      IOTVEC= 20    ;; INPUT/OUTPUT TRAP (IOT) **SCOPE**
194      000024      PWRVEC= 24    ;; POWER FAIL
195      000030      EMTVEC= 30    ;; EMULATOR TRAP (EMT) **ERROR**
196      000034      TRAPVEC=34    ;; "TRAP" TRAP
197      000060      TKVEC= 60     ;; TTY KEYBOARD VECTOR
198      000064      TPVEC= 64     ;; TTY PRINTER VECTOR
199      000100      LKVEC= 100    ;; LINE CLOCK (KW11-L) VECTOR
200      000114      CACHVEC=114  ;; CACHE ERROR INTERRUPT VECTOR
201      000240      PIRQVEC=240  ;; PROGRAM INTERRUPT REQUEST VECTOR
202      000250      MMVEC= 250   ;; MEMORY MANAGEMENT VECTOR
203      .SBTTL      CACHE REGISTER DEFINITIONS

```

```

206      177740      LOADRS = 177740 ;; LOWER 16 BITS OF ADDRESS THAT CAUSED ERROR
207      177742      HIADRS = 177742 ;; UPPER SIX BITS OF ADDRESS THAT CAUSED ERROR
208      177744      MEMERR = 177744 ;; CACHE ERROR REGISTER
209      177746      CONTRL = 177746 ;; MEMORY CONTROL REGISTER
210      177750      MAINT = 177750 ;; MEMORY MAINTENANCE REGISTER
211      177752      HITMIS = 177752 ;; HIT MISS REGISTER "1" IMPLIES HIT IN CACHE

```

.SBTTL CPU REGISTER DEFINITIONS

```

216      177760      SIZELO = 177760 ;; MEMORY SIZE REGISTER NUMBER TO PUT INTO A PAR
217      ;; TO GET TO THE LAST 32 WORDS OF MEMORY
218      177762      SIZEHI = 177762 ;; HIGH SIZE REGISTER, RESERVED FOR FUTURE USE
219      ;; CURRENTLY ALL ZERO
220      177764      SYSTID = 177764 ;; SYSTEM ID REGISTER
221      177766      CPUERR = 177766 ;; CPU ERROR REGISTER HOLDS CONDITION THAT CAUSED
222      ;; THE TRAP TO ERRVEC (000004)
223
224

```

.SBTTL MEMORY MANAGEMENT DEFINITIONS

;*MEMORY MANAGEMENT STATUS REGISTER ADDRESSES

177572	MMR0=	177572
177574	MMR1=	177574
177576	MMR2=	177576
172516	MMR3=	172516
	.EQUIV	MMR0,SR0
	.EQUIV	MMR1,SR1
	.EQUIV	MMR2,SR2
	.EQUIV	MMR3,SR3

;*USER "I" PAGE DESCRIPTOR REGISTERS

177600	UIPDR0=	177600
177602	UIPDR1=	177602
177604	UIPDR2=	177604
177606	UIPDR3=	177606
177610	UIPDR4=	177610
177612	UIPDR5=	177612
177614	UIPDR6=	177614
177616	UIPDR7=	177616

;*USER "D" PAGE DESCRIPTOR REGISTERS

177620	UDPDR0=	177620
177622	UDPDR1=	177622
177624	UDPDR2=	177624
177626	UDPDR3=	177626
177630	UDPDR4=	177630
177632	UDPDR5=	177632
177634	UDPDR6=	177634
177636	UDPDR7=	177636

;*USER "I" PAGE ADDRESS REGISTERS

177640	UIPAR0=	177640
177642	UIPAR1=	177642
177644	UIPAR2=	177644
177646	UIPAR3=	177646
177650	UIPAR4=	177650
177652	UIPAR5=	177652
177654	UIPAR6=	177654
177656	UIPAR7=	177656

;*USER "D" PAGE ADDRESS REGISTERS

177660	UDPAR0=	177660
177662	UDPAR1=	177662
177664	UDPAR2=	177664
177666	UDPAR3=	177666
177670	UDPAR4=	177670
177672	UDPAR5=	177672

228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280

177674
177676

UDPAR6= 177674
UDPAR7= 177676

;*SUPERVISOR "I" PAGE DESCRIPTOR REGISTERS

172200
172202
172204
172206
172210
172212
172214
172216

SIPDR0= 172200
SIPDR1= 172202
SIPDR2= 172204
SIPDR3= 172206
SIPDR4= 172210
SIPDR5= 172212
SIPDR6= 172214
SIPDR7= 172216

;*SUPERVISOR "D" PAGE DESCRIPTOR REGISTERS

172220
172222
172224
172226
172230
172232
172234
172236

SDPDR0= 172220
SDPDR1= 172222
SDPDR2= 172224
SDPDR3= 172226
SDPDR4= 172230
SDPDR5= 172232
SDPDR6= 172234
SDPDR7= 172236

;*SUPERVISOR "I" PAGE ADDRESS REGISTERS

172240
172242
172244
172246
172250
172252
172254
172256

SIPAR0= 172240
SIPAR1= 172242
SIPAR2= 172244
SIPAR3= 172246
SIPAR4= 172250
SIPAR5= 172252
SIPAR6= 172254
SIPAR7= 172256

;*SUPERVISOR "D" PAGE ADDRESS REGISTERS

172260
172262
172264
172266
172270
172272
172274
172276

SDPAR0= 172260
SDPAR1= 172262
SDPAR2= 172264
SDPAR3= 172266
SDPAR4= 172270
SDPAR5= 172272
SDPAR6= 172274
SDPAR7= 172276

;*KERNEL "I" PAGE DESCRIPTOR REGISTERS

172300
172302
172304
172306
172310
172312
172314

KIPDR0= 172300
KIPDR1= 172302
KIPDR2= 172304
KIPDR3= 172306
KIPDR4= 172310
KIPDR5= 172312
KIPDR6= 172314

000
001
002
003
004
005
006
007
008
009
010
011
012
013
014
015
016
017
018
019
020
021
022
023
024
025
026
027
028
029
030
031
032
033
034
035
036
037
038
039
040
041
042
043
044
045
046
047
048
049
050
051
052
053
054
055
056
057
058
059
060
061
062
063
064
065
066
067
068
069
070
071
072
073
074
075
076
077
078
079
080
081
082
083
084
085
086
087
088
089
090
091
092

172316

172320
172322
172324
172326
172330
172332
172334
172336

172340
172342
172344
172346
172350
172352
172354
172356

172360
172362
172364
172366
172370
172372
172374
172376

170200
170202
170204
170206
170210
170212
170214
170216
170220
170222
170224
170226

KIPDR7= 172316
;*KERNEL "D" PAGE DESCRIPTOR REGISTERS

KDPDR0= 172320
KDPDR1= 172322
KDPDR2= 172324
KDPDR3= 172326
KDPDR4= 172330
KDPDR5= 172332
KDPDR6= 172334
KDPDR7= 172336

*KERNEL "I" PAGE ADDRESS REGISTERS

KIPAR0= 172340
KIPAR1= 172342
KIPAR2= 172344
KIPAR3= 172346
KIPAR4= 172350
KIPAR5= 172352
KIPAR6= 172354
KIPAR7= 172356

*KERNEL "D" PAGE ADDRESS REGISTERS

KDPAR0= 172360
KDPAR1= 172362
KDPAR2= 172364
KDPAR3= 172366
KDPAR4= 172370
KDPAR5= 172372
KDPAR6= 172374
KDPAR7= 172376

.SBTTL UNIBUS MAP REGISTER DEFINITIONS

*THE LOWER 16 BITS OF THE MAP REGISTERS ARE LABELED 'MAPLXX'
*THE UPPER 6 BITS OF THE MAP REGISTERS ARE LABELED 'MAPHXX'

MAPL00 = 170200
MAPH00 = 170202
MAPL01 = 170204
MAPH01 = 170206
MAPL02 = 170210
MAPH02 = 170212
MAPL03 = 170214
MAPH03 = 170216
MAPL04 = 170220
MAPH04 = 170222
MAPL05 = 170224
MAPH05 = 170226

MAINDBEC-11-DEKBC-6 POP 1170 CACHE DIAGNOSTIC PART 1
 DEKBC00.911 UNIBUS MAP REGISTER DEFINITIONS

110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150

170230
170232
170234
170236
170240
170242
170244
170246
170250
170252
170254
170256
170260
170262
170264
170266
170270
170272
170274
170276
170300
170302
170304
170306
170310
170312
170314
170316
170320
170320
170324
170326
170330
170332
170334
170336
170340
170342
170344
170346
170350
170352
170354
170356
170360
170362
170364
170366
170370
170372
170374
170376

MAPL06 = 170230
 MAPH06 = 170232
 MAPL07 = 170234
 MAPH07 = 170236
 MAPL10 = 170240
 MAPH10 = 170242
 MAPL11 = 170244
 MAPH11 = 170246
 MAPL12 = 170250
 MAPH12 = 170252
 MAPL13 = 170254
 MAPH13 = 170256
 MAPL14 = 170260
 MAPH14 = 170262
 MAPL15 = 170264
 MAPH15 = 170266
 MAPL16 = 170270
 MAPH16 = 170272
 MAPL17 = 170274
 MAPH17 = 170276
 MAPL20 = 170300
 MAPH20 = 170302
 MAPL21 = 170304
 MAPH21 = 170306
 MAPL22 = 170310
 MAPH22 = 170312
 MAPL23 = 170314
 MAPH23 = 170316
 MAPL24 = 170320
 MAPH24 = 170320
 MAPL25 = 170324
 MAPH25 = 170326
 MAPL26 = 170330
 MAPH26 = 170332
 MAPL27 = 170334
 MAPH27 = 170336
 MAPL30 = 170340
 MAPH30 = 170342
 MAPL31 = 170344
 MAPH31 = 170346
 MAPL32 = 170350
 MAPH32 = 170352
 MAPL33 = 170354
 MAPH33 = 170356
 MAPL34 = 170360
 MAPH34 = 170362
 MAPL35 = 170364
 MAPH35 = 170366
 MAPL36 = 170370
 MAPH36 = 170372
 MAPL37 = 170374
 MAPH37 = 170376
 .EQUIV MAPL00, MAPLO
 .EQUIV MAPH00, MAPHO
 .EQUIV MAPL01, MAPL1
 .EQUIV MAPH01, MAPH1

.SBTTL COMMON TAGS

::*****
:*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
:*USED IN THE PROGRAM.

501
502
503
504
505
506
507
508 001100
509 001100 000000
510 001102 000
511 001103 000
512 001104 000000
513 001106 000000
514 001110 000000
515 001112 000000
516 001114 000
517 001115 001
518 001116 000000
519 001120 000000
520 001122 000000
521 001124 000000
522 001126 000000
523 001130 000000
524 001132 000000
525 001134 000
526 001135 000
527 001136 000000
528 001140 177570
529 001142 177570
530 001144 177560
531 001146 177562
532 001150 177564
533 001152 177566
534 001154 000
535 001155 002
536 001156 012
537 001157 000
538 001160 000000
539
540 001162 000000
541 001164 000000
542 001166 000000
543 001170 000000
544 001172 000000
545 001174 000000
546 001176 000000
547 001200 000000
548 001202 000000
549 001204 000000
550 001206 000000
551 001210 000000
552 001212 000000
553 001214 000000
554 001216 000000
555 001220 000000
556 001222 000000

.=1100
\$CMTAG: .WORD 0
\$PASS: .WORD 0
\$STNM: .BYTE 0
\$ERFLG: .BYTE 0
\$ICNT: .WORD 0
\$LPADR: .WORD 0
\$LPERR: .WORD 0
\$ERTTL: .WORD 0
\$ITEMB: .BYTE 0
\$ERMAX: .BYTE 1
\$ERRPC: .WORD 0
\$GDADR: .WORD 0
\$BDADR: .WORD 0
\$GDDAT: .WORD 0
\$BDDAT: .WORD 0
\$AUTOB: .BYTE 0
\$INTAG: .BYTE 0
\$SWR: .WORD DSWR
\$DISPLAY: .WORD DDISP
\$TKS: 177560
\$TKB: 177562
\$TPS: 177564
\$TPB: 177566
\$NULL: .BYTE 0
\$FILLS: .BYTE 2
\$FILLC: .BYTE 12
\$TPFLG: .BYTE 0
\$REGAD: .WORD 0
\$REG0: .WORD 0
\$REG1: .WORD 0
\$REG2: .WORD 0
\$REG3: .WORD 0
\$REG4: .WORD 0
\$REG5: .WORD 0
\$REG6: .WORD 0
\$REG7: .WORD 0
\$REG10: .WORD 0
\$REG11: .WORD 0
\$REG12: .WORD 0
\$REG13: .WORD 0
\$REG14: .WORD 0
\$REG15: .WORD 0
\$REG16: .WORD 0
\$REG17: .WORD 0
\$REG20: .WORD 0

:: START OF COMMON TAGS
:: CONTAINS PASS COUNT
:: CONTAINS THE TEST NUMBER
:: CONTAINS ERROR FLAG
:: CONTAINS SUBTEST ITERATION COUNT
:: CONTAINS SCOPE LOOP ADDRESS
:: CONTAINS SCOPE RETURN FOR ERRORS
:: CONTAINS TOTAL ERRORS DETECTED
:: CONTAINS ITEM CONTROL BYTE
:: CONTAINS MAX. ERRORS PER TEST
:: CONTAINS PC OF LAST ERROR INSTRUCTION
:: CONTAINS ADDRESS OF 'GOOD' DATA
:: CONTAINS ADDRESS OF 'BAD' DATA
:: CONTAINS 'GOOD' DATA
:: CONTAINS 'BAD' DATA
:: RESERVED--NOT TO BE USED
:: AUTOMATIC MODE INDICATOR
:: INTERRUPT MODE INDICATOR
:: ADDRESS OF SWITCH REGISTER
:: ADDRESS OF DISPLAY REGISTER
:: TTY KBD STATUS
:: TTY KBD BUFFER
:: TTY PRINTER STATUS REG. ADDRESS
:: TTY PRINTER BUFFER REG. ADDRESS
:: CONTAINS NULL CHARACTER FOR FILLS
:: CONTAINS # OF FILLER CHARACTERS REQUIRED
:: INSERT FILL CHARS. AFTER A "LINE FEED"
:: "TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
:: CONTAINS THE ADDRESS FROM WHICH (\$REG0) WAS OBTAINED
:: CONTAINS ((\$REGAD)+0)
:: CONTAINS ((\$REGAD)+2)
:: CONTAINS ((\$REGAD)+4)
:: CONTAINS ((\$REGAD)+6)
:: CONTAINS ((\$REGAD)+10)
:: CONTAINS ((\$REGAD)+12)
:: CONTAINS ((\$REGAD)+14)
:: CONTAINS ((\$REGAD)+16)
:: CONTAINS ((\$REGAD)+20)
:: CONTAINS ((\$REGAD)+22)
:: CONTAINS ((\$REGAD)+24)
:: CONTAINS ((\$REGAD)+26)
:: CONTAINS ((\$REGAD)+30)
:: CONTAINS ((\$REGAD)+32)
:: CONTAINS ((\$REGAD)+34)
:: CONTAINS ((\$REGAD)+36)
:: CONTAINS ((\$REGAD)+40)

557	001224	000000	\$REG21:	.WORD	0	::	CONTAINS ((REGAD)+42)
558	001226	000000	\$REG22:	.WORD	0	::	CONTAINS ((REGAD)+44)
559	001230	000000	\$REG23:	.WORD	0	::	CONTAINS ((REGAD)+45)
560	001232	000000	\$TMP0:	.WORD	0	::	USER DEFINED
561	001234	000000	\$TMP1:	.WORD	0	::	USER DEFINED
562	001236	000000	\$TMP2:	.WORD	0	::	USER DEFINED
563	001240	000000	\$TMP3:	.WORD	0	::	USER DEFINED
564	001242	000000	\$TMP4:	.WORD	0	::	USER DEFINED
565	001244	000000	\$TMP5:	.WORD	0	::	USER DEFINED
566	001246	000000	\$TMP6:	.WORD	0	::	USER DEFINED
567	001250	000000	\$TMP7:	.WORD	0	::	USER DEFINED
568	001252	000000	\$TMP10:	.WORD	0	::	USER DEFINED
569	001254	000000	\$TMP11:	.WORD	0	::	USER DEFINED
570	001256	000000	\$TMP12:	.WORD	0	::	USER DEFINED
571	001260	000000	\$TMP13:	.WORD	0	::	USER DEFINED
572	001262	000000	\$TMP14:	.WORD	0	::	USER DEFINED
573	001264	000000	\$TMP15:	.WORD	0	::	USER DEFINED
574	001266	000000	\$TMP16:	.WORD	0	::	USER DEFINED
575	001270	000000	\$TMP17:	.WORD	0	::	USER DEFINED
576	001272	000000	\$TMP20:	.WORD	0	::	USER DEFINED
577	001274	000000	\$TMP21:	.WORD	0	::	USER DEFINED
578	001276	000000	\$TMP22:	.WORD	0	::	USER DEFINED
579	001300	000000	\$TMP23:	.WORD	0	::	USER DEFINED
580	001302	000000	\$TIMES:	0		::	MAX. NUMBER OF ITERATIONS
581	001304	000000	\$ESCAPE:	0		::	ESCAPE ON ERROR ADDRESS
582	001306	177607	\$BELL:	.ASCIZ	<207><377><377>	::	CODE FOR BELL
583	001312	077	\$QUES:	.ASCII	/?/	::	QUESTION MARK
584	001313	015	\$CRLF:	.ASCII	<15>	::	CARRIAGE RETURN
585	001314	000012	\$LF:	.ASCIZ	<12>	::	LINE FEED
586			::	*****			

.SBTTL ERROR POINTER TABLE

;*THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
;*THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
;*LOCATION \$ITEMB, THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
;*NOTE1: IF \$ITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
;*NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

;* EM ::POINTS TO THE ERROR MESSAGE
;* DH ::POINTS TO THE DATA HEADER
;* DT ::POINTS TO THE DATA
;* DF ::POINTS TO THE DATA FORMAT

001316

\$ERRTB:

;ERROR TABLE FOR ERROR TYPE OUT:

Index	Item	EM	DH	DT	DF
607	001316	035105	046456	050602	0
608	001324	050405			0
610	001326	000000	000000	000000	0
611	001334	000000			0
613	001336	000000	000000	000000	0
614	001344	000000			0
616	001346	000000	000000	000000	0
617	001354	000000			0
619	001356	000000	000000	000000	0
620	001364	000000			0
622	001366	000000	000000	000000	0
623	001374	000000			0
625	001376	000000	000000	000000	0
626	001404	000000			0
628	001406	000000	000000	000000	0
629	001414	000000			0
631	001416	000000	000000	000000	0
632	001424	000000			0
634	001426	000000	000000	000000	0
635	001434	000000			0
637	001436	000000	000000	000000	0
638	001444	000000			0
640	001446	035172	046531	050614	14
641	001454	050411			15

643	001456	035231	046624	050630		.WORD	EM15,DM15,DT15,DF15
644	001464	050416					
645					:ITEM 0		
646	001466	000000	000000	000000		.WORD	0,0,0,0
647	001474	000000					
648					:ITEM 0		
649	001476	000000	000000	000000		.WORD	0,0,0,0
650	001504	000000					
651					:ITEM 0		
652	001506	000000	000000	000000		.WORD	0,0,0,0
653	001514	000000					
654					:ITEM 0		
655	001516	000000	000000	000000		.WORD	0,0,0,0
656	001524	000000					
657					:ITEM 0		
658	001526	000000	000000	000000		.WORD	0,0,0,0
659	001534	000000					
660					:ITEM 0		
661	001536	000000	000000	000000		.WORD	0,0,0,0
662	001544	000000					
663					:ITEM 0		
664	001546	000000	000000	000000		.WORD	0,0,0,0
665	001554	000000					
666					:ITEM 0		
667	001556	000000	000000	000000		.WORD	0,0,0,0
668	001564	000000					
669					:ITEM 0		
670	001566	000000	000000	000000		.WORD	0,0,0,0
671	001574	000000					
672					:ITEM 0		
673	001576	000000	000000	000000		.WORD	0,0,0,0
674	001604	000000					
675					:ITEM 0		
676	001606	000000	000000	000000		.WORD	0,0,0,0
677	001614	000000					
678					:ITEM 0		
679							
680	001616	000000	000000	000000		.WORD	0,0,0,0
681	001624	000000					
682					:ITEM 0		
683	001626	000000	000000	000000		.WORD	0,0,0,0
684	001634	000000					
685					:ITEM 0		
686	001636	000000	000000	000000		.WORD	0,0,0,0
687	001644	000000					
688					:ITEM 0		
689	001646	000000	000000	000000		.WORD	0,0,0,0
690	001654	000000					
691					:ITEM 0		
692	001656	000000	000000	000000		.WORD	0,0,0,0
693	001664	000000					
694					:ITEM 0		
695	001666	000000	000000	000000		.WORD	0,0,0,0
696	001674	000000					
697					:ITEM 0		
698	001676	000000	000000	000000		.WORD	0,0,0,0

699	001704	000000					
700					: ITEM 0		
701	001706	000000	000000	000000	.WORD	0,0,0,0	
702	001714	000000					
703					: ITEM 0		
704	001716	000000	000000	000000	.WORD	0,0,0,0	
705	001724	000000					
706					: ITEM 0		
707	001726	000000	000000	000000	.WORD	0,0,0,0	
708	001734	000000					
709					: ITEM 0		
710	001736	000000	000000	000000	.WORD	0,0,0,0	
711	001744	000000					
712					: ITEM 0		
713	001746	000000	000000	000000	.WORD	0,0,0,0	
714	001754	000000					
715					: ITEM 0		
716	001756	000000	000000	000000	.WORD	0,0,0,0	
717	001764	000000					
718					: ITEM 0		
719	001766	000000	000000	000000	.WORD	0,0,0,0	
720	001774	000000					
721					: ITEM 0		
722	001776	000000	000000	000000	.WORD	0,0,0,0	
723	002004	000000					
724					: ITEM 0		
725	002006	000000	000000	000000	.WORD	0,0,0,0	
726	002014	000000					
727					: ITEM 0		
728	002016	000000	000000	000000	.WORD	0,0,0,0	
729	002024	000000					
730					: ITEM 0		
731	002026	000000	000000	000000	.WORD	0,0,0,0	
732	002034	000000					
733					: ITEM 0		
734	002036	000000	000000	000000	.WORD	0,0,0,0	
735	002044	000000					
736					: ITEM 0		
737	002046	000000	000000	000000	.WORD	0,0,0,0	
738	002054	000000					
739							
740					: ITEM 55		
741	002056	035301	046650	050636	.WORD	EM55, DH55, DT55, DF55	
742	002064	050420					
743					: ITEM 56		
744	002066	035445	046650	050636	.WORD	EM56, DH56, DT56, DF56	
745	002074	050420					
746					: ITEM 57		
747	002076	035612	046650	050636	.WORD	EM57, DH57, DT57, DF57	
748	002104	050420					
749					: ITEM 60		
750	002106	035734	046650	050636	.WORD	EM60, DH60, DT60, DF60	
751	002114	050420					
752					: ITEM 61		
753	002116	036060	046650	050636	.WORD	EM61, DH61, DT61, DF61	
754	002124	050420					

755						: ITEM 62	
756	002126	036210	046650	050636		.WORD	EM62, DH62, DT62, DF62
757	002134	050420					
758						: ITEM 63	
759	002136	036336	046725	050650		.WORD	EM63, DH63, DT63, DF63
760	002144	050424					
761						: ITEM 64	
762	002146	036555	047027	050662		.WORD	EM64, DH64, DT64, DF64
763	002154	050424					
764						: ITEM 65	
765	002156	036752	047102	050672		.WORD	EM65, DH65, DT65, DF65
766	002164	050424					
767						: ITEM 66	
768	002166	037335	047204	050704		.WORD	EM66, DH66, DT66, DF66
769	002174	050424					
770						: ITEM 67	
771	002176	037417	047257	050662		.WORD	EM67, DH67, DT67, DF67
772	002204	050424					
773						: ITEM 70	
774	002206	037634	047257	050662		.WORD	EM70, DH70, DT70, DF70
775	002214	050424					
776						: ITEM 71	
777	002216	040112	047257	050662		.WORD	EM71, DH71, DT71, DF71
778	002224	050424					
779						: ITEM 72	
780	002226	040370	047257	050662		.WORD	EM72, DH72, DT72, DF72
781	002234	050424					
782						: ITEM 73	
783	002236	040612	047257	050662		.WORD	EM73, DH73, DT73, DF73
784	002244	050424					
785						: ITEM 74	
786	002246	041076	047257	050662		.WORD	EM74, DH74, DT74, DF74
787	002254	050424					
788						: ITEM 75	
789							
790	002256	041362	047354	050720		.WORD	EM75, DH75, DT75, DF75
791	002264	050431					
792						: ITEM 76	
793	002266	041362	047354	050734		.WORD	EM76, DH76, DT76, DF76
794	002274	050431					
795						: ITEM 77	
796	002276	041521	047451	050750		.WORD	EM77, DH77, DT77, DF77
797	002304	050436					
798						: ITEM 0	
799	002306	000000	000000	000000		.WORD	0, 0, 0, 0
800	002314	000000					
801						: ITEM 0	
802	002316	000000	000000	000000		.WORD	0, 0, 0, 0
803	002324	000000					
804						: ITEM 0	
805	002326	000000	000000	000000		.WORD	0, 0, 0, 0
806	002334	000000					
807						: ITEM 0	
808	002336	000000	000000	000000		.WORD	0, 0, 0, 0
809	002344	000000					
810						: ITEM 0	

811	002346	000000	000000	000000	.WORD	0,0,0,0
812	002354	000000				
813					; ITEM 0	
814	002356	000000	000000	000000	.WORD	0,0,0,0
815	002364	000000				
816					; ITEM 0	
817	002366	000000	000000	000000	.WORD	0,0,0,0
818	002374	000000				
819					; ITEM 0	
820	002376	000000	000000	000000	.WORD	0,0,0,0
821	002404	000000				
822					; ITEM 0	
823	002406	000000	000000	000000	.WORD	0,0,0,0
824	002414	000000				
825					; ITEM 0	
826	002416	000000	000000	000000	.WORD	0,0,0,0
827	002424	000000				
828					; ITEM 0	
829	002426	000000	000000	000000	.WORD	0,0,0,0
830	002434	000000				
831					; ITEM 0	
832						
833	002436	000000	000000	000000	.WORD	0,0,0,0
834	002444	000000				
835					; ITEM 0	
836	002446	000000	000000	000000	.WORD	0,0,0,0
837	002454	000000				
838					; ITEM 0	
839	002456	000000	000000	000000	.WORD	0,0,0,0
840	002464	000000				
841					; ITEM 0	
842	002466	000000	000000	000000	.WORD	0,0,0,0
843	002474	000000				
844					; ITEM 117	
845	002476	041657	047354	050734	.WORD	EM117,DH117,DT117,DF117
846	002504	050431				
847					; ITEM 120	
848	002506	042006	047475	050776	.WORD	EM120,DH120,DT120,DF120
849	002514	050450				
850					; ITEM 121	
851	002516	042221	047551	051066	.WORD	EM121,DH121,DT121,DF121
852	002524	050503				
853					; ITEM 122	
854	002526	042422	047613	051100	.WORD	EM122,DH122,DT122,DF122
855	002534	050507				
856					; ITEM 123	
857	002536	042552	047675	051100	.WORD	EM123,DH123,DT123,DF123
858	002544	050507				
859					; ITEM 124	
860	002546	042753	046531	051112	.WORD	EM124,DH124,DT124,DF124
861	002554	050513				
862					; ITEM 0	
863	002556	000000	000000	000000	.WORD	0,0,0,0
864	002564	000000				
865					; ITEM 0	
866	002566	000000	000000	000000	.WORD	0,0,0,0

867	002574	000000					
868						; ITEM 127	
869	002576	043161	050045	051132		.WORD	EM127, DH127, DT127, DF127
870	002604	050537					
871						; ITEM 130	
872	002606	043343	050107	051164		.WORD	EM130, DH130, DT130, DF130
873	002614	050523					
874							
875						; ITEM 131	
876	002616	043415	050165	051176		.WORD	EM131, DH131, DT131, DF131
877	002624	050542					
878						; ITEM 132	
879	002626	045530	047735	051132		.WORD	EM132, DH132, DT132, DF132
880	002634	050523					
881						; ITEM 133	
882	002636	045667	047772	051142		.WORD	EM133, DH133, DT133, DF133
883	002644	050527					
884						; ITEM 134	
885	002646	046041	050244	051224		.WORD	EM134, DH134, DT134, DF134
886	002654	050554					
887						; ITEM 135	
888	002656	046207	047451	051244		.WORD	EM135, DH135, DT135, DF135
889	002664	050563					
890						; ITEM 0	
891	002666	000000	000000	000000		.WORD	0,0,0,0
892	002674	000000					
893						; ITEM 0	
894	002676	000000	000000	000000		.WORD	0,0,0,0
895	002704	000000					
896						; ITEM 140	
897	002706	043642	045446	045516		.WORD	EM140, DH140, DT140, DF140
898	002714	045511					
899						; ITEM 141	
900	002716	044203	045446	045516		.WORD	EM141, DH141, DT141, DF141
901	002724	045511					
902						; ITEM 142	
903	002726	044543	045446	045516		.WORD	EM142, DH142, DT142, DF142
904	002734	045511					
905						; ITEM 143	
906	002736	045105	045446	045516		.WORD	EM143, DH143, DT143, DF143
907	002744	045511					
908						; ITEM 0	
909	002746	000000	000000	000000		.WORD	0,0,0,0
910	002754	000000					
911						; ITEM 0	
912	002756	000000	000000	000000		.WORD	0,0,0,0
913	002764	000000					
914						; ITEM 0	
915	002766	000000	000000	000000		.WORD	0,0,0,0
916	002774	000000					
917						; ITEM 0	
918	002776	000000	000000	000000		.WORD	0,0,0,0
919	003004	000000					
920						; ITEM 150	
921	003006	046372	050321	051272		.WORD	EM150, DH150, DT150, DF150
922	003014	050575					

```

923
924
925
926 003016 005037 001102
927
928
929 003022 012706 001100
930 003026 005026
931 003030 022706 001140
932 003034 001374
933 003036 012706 001100
934
935 003042 012737 026460 000020
936 003050 012737 000340 000022
937 003056 012737 026736 000030
938 003064 012737 000340 000032
939 003072 012737 030104 000034
940 003100 012737 000340 000036
941 003106 012737 030202 000024
942 003114 012737 000340 000026
943 003122 013737 026354 026346
944 003130 005037 001302
945 003134 005037 001304
946 003140 112737 000001 001115
947 003146 012737 003146 001106
948 003154 012737 003154 001110
949
950
951 003162 013746 000004
952 003166 012737 003222 000004
953 003174 012737 177570 001140
954 003202 012737 177570 001142
955 003210 022777 177777 175722
956 003216 001012
957
958 003220 000403
959 003222 012716 003230 64$:
960 003226 000002
961 003230 012737 000176 001140 65$:
962 003236 012737 000174 001142
963 003244 012637 000004 66$:
964
965
966
967 003250 005227 177777
968 003254 001043
969 003256 022737 026424 000042
970 003264 001437
971 003266 104401 003274
972 003272 000434
973
974 003364
975
976
977
978

START: CLR $STNM
.SBTTL INITIALIZE THE COMMON TAGS
;;CLEAR THE COMMON TAGS ($CMTAG) AREA
MOV $CMTAG,R6 ;;FIRST LOCATION TO BE CLEARED
CLR (R6)+ ;;CLEAR MEMORY LOCATION
CMP $SWR,R6 ;;DONE?
BNE -6 ;;LOOP BACK IF NO
MOV $STACK,SP ;;SETUP THE STACK POINTER
;;INITIALIZE A FEW VECTORS
MOV $$SCOPE,@IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
MOV #340,@IOTVEC+2 ;;LEVEL 7
MOV $ERROR,@EMTVEC ;;EMT VECTOR FOR ERROR ROUTINE
MOV #340,@EMTVEC+2 ;;LEVEL 7
MOV $TRAP,@TRAPVEC ;;TRAP VECTOR FOR TRAP CALLS
MOV #340,@TRAPVEC+2 ;;LEVEL 7
MOV $SPWRDN,@PWRVEC ;;POWER FAILURE VECTOR
MOV #340,@PWRVEC+2 ;;LEVEL 7
MOV SENDCT,SEOPCT ;;SETUP END-OF-PROGRAM COUNTER
CLR $TIMES ;;INITIALIZE NUMBER OF ITERATIONS
CLR $ESCAPE ;;CLEAR THE ESCAPE ON ERROR ADDRESS
MOVB #1,$ERMAX ;;ALLOW ONE ERROR PER TEST
MOV #,$SLPADR ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
MOV #,$SLPERR ;;SETUP THE ERROR LOOP ADDRESS
;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
;;EQUAL TO A "-1", SETUP FOR A SOFTWARE SWITCH REGISTER.
MOV @ERRVEC,-(SP) ;;SAVE ERROR VECTOR
MOV #64,$ERRVEC ;;SET UP ERROR VECTOR
MOV $DSWR,$SWR ;;SETUP FOR A HARDWARE SWICH REGISTER
MOV $DDISP,$DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
CMP #-1,$SWR ;;TRY TO REFERENCE HARDWARE SWR
BNE 66$ ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
;;AND THE HARDWARE SWR IS NOT = -1
BR 65$ ;;BRANCH IF NO TIMEOUT
64$: MOV #65$,(SP) ;;SET UP FOR TRAP RETURN
65$: MOV $SWREG,$SWR ;;POINT TO SOFTWARE SWR
MOV $DISPREG,$DISPLAY
66$: MOV (SP)+,@ERRVEC ;;RESTORE ERROR VECTOR

.SBTTL TYPE PROGRAM NAME
;;TYPE THE NAME OF THE PROGRAM IF FIRST PASS
INC #-1 ;;FIRST TIME?
BNE 67$ ;;BRANCH IF NO
CMP $SENDAD,@#42 ;;ACT-11?
BEQ 67$ ;;BRANCH IF YES
TYPE ,68$ ;;TYPE ASCIZ STRING
BR 67$ ;;GET OVER THE ASCIZ
68$: .ASCIZ <CRLF>'MAINDEC-11-DEKBC-B PDP 11/70 CACHE DIAGNOSTIC PART 1'<CRLF>
67$:
;THIS ROUTINE SAVES THE TOP 1500 (DEC) WORDS OF THE FIRST 28K OF
;MEMORY. THESE LOCATIONS SHOULD CONTAIN EITHER THE MONITOR OR THE
;LOADER WHICH LOADED THE PROGRAM. NOTE THAT TO RESTORE THIS PART
;OF CORE, THAT IS TO RESTORE THE LOADER OR MONITOR, ALL THE USER

```



```

:MUST DO IS TYPE 'C' (CONTROL-C) WHILE THIS PROGRAM IS RUNNING.
:THIS WILL AUTOMATICALLY RESTORE THE TOP PART OF MEMORY TO ITS STATE
:BEFORE THIS PROGRAM WAS STARTED! AFTER THE MONITOR (OR LOADER) HAS BEEN
:RESTORED THIS PROGRAM WILL HALT.
997 003364 005237 031252 LOOP: INC MONF ;INCREMENT THE FLAG WHICH INDICATES
998 003370 001013 BNE TOP ;WHETHER OR NOT THE TOP OF MEMORY
999 003372 013737 000060 031250 MOV 2*TKVEC,MONTTY ;IN THE FIRST 28K HAS BEEN SAVED.
000 003400 012700 002734 MOV #D1500,R0 ;SAVE THE INITIAL CONTENTS OF THE TTY KEYBOARD
001 003404 012701 051310 MOV #BOTTOM+4,R1 ;VECTOR.
002 003410 012702 160000 MOV #160000,R2 ;IF NOT THEN SAVE IT.
003 003414 014221 IS: MOV -(R2),(R1)+ ;SAVE IT AT THE BOTTOM OF THIS PROGRAM.
004 003416 077002 SOB R0,IS ;GET THE ADDRESS OF THE END OF THE MONITOR.
005 003420 012737 000044 177770 TOP: MOV #44,2*177770 ;SAVE 1500 (DEC) LOCATIONS (WORDS)
;SET TO SYNC SCOPE (OSCILLOSCOPE)
;ON A NOP INSTRUCTION.
996 003426 012737 031130 000060 MOV #RESMON,2*TKVEC ;SET UP THE KEYBOARD INTERRUPT VECTOR.
997 003434 012737 000340 000062 MOV #340,2*TKVEC+2
998 003442 005077 175500 CLR 2*TKB ;MAKE SURE THE BUFFER IS CLEAR
999 003446 152777 000100 175470 BISB #BIT6,2*TKS ;TURN ON INTERRUPT ENABLE FOR THE KEYBOARD.
1000
1001 003454 012737 030474 000004 MOV #CPSPUR,2*ERRVEC ;SET UP FOR UNEXPECTED ERRORS.
1002 003462 012737 030522 000114 MOV #SPUR,2*CACHVEC
1003
1004
1005 ;*****
1006 ;*TEST 1 CACHE REGISTERS RESPONSE TEST
1007 ;*
1008 ;*REFERENCE EACH CACHE REGISTER MAKING SURE SUCH
1009 ;*REFERENCES DO NOT TIME OUT.
1010 ;*
1011 ;*****
1012 003470 000004 TST1: SCOPE
1013 003472 012737 000040 001302 MOV #40,STIMES ;;DO 40 ITERATIONS
1014 000001 JA=$TN-1
1015 MOV #TST2,SKAD ;SET THE SKAD REGISTER
1016 003500 012737 004044 030646 ;IN CASE THE TEST ABORTS.
1017
1018 003506 113737 001102 001232 MOVB $TSTNM,$TMPD
1019 003514 012737 030522 000114 MOV #SPUR,2*CACHVEC ;EXPECT NO PARITY ERRORS.
1020 003522 012701 031056 MOV #LOAFLG,R1 ;CLEAR THE REGISTER FLAGS
1021 003526 012700 000014 MOV #14,R0
1022 003532 005021 64$: CLR (R1)+
1023 003534 077002 SOB R0,64$
1024 003536 013737 000004 003614 MOV 2*ERRVEC,JATMP ;SAVE THE OLD CONTENTS OF VECTOR ERRVEC.
1025 003544 012737 003616 000004 MOV #JAERR,2*ERRVEC ;SET UP THE TIME OUT
;VECTOR
1026
1027 003552 012700 177740 MOV #LOADRS,R0
1028 003556 012737 003564 001110 MOV #JA1,$LPERR
1029
1030 003564 000240 JA1: NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1031 003566 005710 TST (R0) ;REFERENCE EACH CACHE REGISTER
;MAKING SURE EACH DOESN'T TIME OUT.
1032
1033
1034 003570 062700 000002 JA2: ADD #2,R0

```

1035	003574	020027	177752		CMP	RO, #HITMIS	
1036	003600	101771			BLOS	JAI	
1037							
1038	003602	013737	003614	000004	JAB:	MOV	JATMP, 3#ERRVEC ;RESET THE CPU TRAP VECTOR.
1039	003610	000137	004040		JMP	JADONE	
1040							
1041	003614	000000			JATMP:	.WORD 0	;SAVE THE OLD CONTENTS OF ;VECTOR ERRVEC HERE.
1042							
1043							
1044	003616	032737	000020	177766	JAERR:	BIT #20, 2#CPUERR	
1045	003624	001005			BNE	JAERR1	;MAKE SURE THE ERROR
1046	003626	013737	003614	000004	JAERRD:	MOV JATMP, 3#ERRVEC	;IF NOT RESET VECTOR ERRVEC AND GO TO
1047	003634	000177	174144		JMP	3#ERRVEC	;THE ROUTINE WHICH HANDLES CPU ERRORS.
1048	003640	021627	003570		JAERR1:	CMP (SP), #JA2	;OTHERWISE REPORT THE FACT THAT A CACHE
1049	003644	001370			BNE	JAERRD	;REGISTER REFERENCE TIMED OUT!
1050	003646	012637	001234		MOV	(SP)+, STMP1	
1051	003652	005726			TST	(SP)+	
1052	003654	010037	001240		MOV	RO, STMP3	
1053	003660	012737	000077	001242	MOV	#77, STMP4	
1054	003666	020027	177740		CMP	RO, #LOADRS	
1055	003672	001005			BNE	JAERR2	
1056	003674	012737	177777	031056	MOV	#-1, LOAFLG	
1057	003702	104055			1\$:	ERROR 55	
1058	003704	000451			BR	JAERR9	
1059							
1060	003706	020027	177742		JAERR2:	CMP RO, #HIADRS	
1061	003712	001005			BNE	JAERR3	
1062	003714	012737	177777	031060	MOV	#-1, HIAFLG	
1063	003722	104056			1\$:	ERROR 56	
1064	003724	000441			BR	JAERR9	
1065							
1066	003726	020027	177744		JAERR3:	CMP RO, #MEMERR	
1067	003732	001005			BNE	JAERR4	
1068	003734	012737	177777	031062	MOV	#-1, MMRFLG	
1069	003742	104057			1\$:	ERROR 57	
1070	003744	000431			BR	JAERR9	
1071							
1072	003746	020027	177746		JAERR4:	CMP RO, #CONTRL	
1073	003752	001005			BNE	JAERR5	
1074	003754	012737	177777	031064	MOV	#-1, CONFLG	
1075	003762	104060			1\$:	ERROR 60	
1076	003764	000421			BR	JAERR9	
1077							
1078	003766	020027	177750		JAERR5:	CMP RO, #MAINT	
1079	003772	001005			BNE	JAERR6	
1080	003774	012737	177777	031066	MOV	#-1, MANFLG	
1081	004002	104061			1\$:	ERROR 61	
1082	004004	000411			BR	JAERR9	
1083							
1084	004006	020027	177752		JAERR6:	CMP RO, #HITMIS	
1085	004012	001005			BNE	JAERR7	
1086	004014	012737	177777	031070	MOV	#-1, HIMFLG	
1087	004022	104062			1\$:	ERROR 62	
1088	004024	000401			BR	JAERR9	
1089							
1090	004026	000000			JAERR7:	HALT	;???

```

1091
1092 004030 005037 177766 JAERR9: CLR @#CPUERR
1093 004034 000137 003570 JMP JAZ
1094
1095 004040 005037 177766 JADONE: CLR @#CPUERR ;DONE!
1096
1097 ;*****
1098 ;*TEST 2 CACHE REGISTERS DATA PATH, READ ZEROES TEST
1099 ;*
1100 ;*THIS TEST CHECKS THE ABILITY OF THE CACHE REGISTER
1101 ;*DATA PATHS TO PASS 0'S BY FIRST WRITING THEN READING
1102 ;*0'S AT THE CONTROL AND MAINTENANCE REGISTERS.
1103 ;*
1104 ;*****
1105 004044 000004 TST2: SCOPE
1106 000002 JB=$TN-1
1107
1108 004046 012737 004200 030646 MOV @#TST3,SKAD ;SET THE SKAD REGISTER
1109 ;IN CASE THE TEST ABORTS.
1110 004054 113737 001102 001232 MOVB $TSTNM,$TMPD
1111 004062 012737 030522 000114 MOV @#SPUR,@#CACHVEC
1112
1113 004070 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1114 004072 104417 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
1115 004074 012737 004102 001110 MOV @#JB1,$LPERR
1116 004102 005037 177746 JB1: CLR @#CONTRL ;WRITE ZEROES
1117 004106 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1118 004110 013700 177746 MOV @#CONTRL,R0 ;READ,ZEROES
1119 004114 005700 TST R0
1120 004116 001430 BEQ JBDONE
1121 004120 005037 177750 JB2: CLR @#MAINT
1122 004124 013701 177750 MOV @#MAINT,R1
1123 004130 005701 TST R1
1124 004132 001414 BEQ JBERR2
1125
1126 004134 JBERR1: ;BOTH READ ZEROES FAILED.
1127 004134 010037 001236 MOV R0,$TMP2
1128 004140 010137 001240 MOV R1,$TMP3
1129 004144 104063 1$: ERROR 63
1130 004146 012737 177777 031064 MOV #-1,$CONFLG ;SIGNAL BAD REGISTERS
1131 004154 012737 177777 031066 MOV #-1,$MANFLG
1132 004162 000406 BR JBDONE
1133
1134 004164 JBERR2: ;ONLY THE READ OF THE
1135 004164 010037 001236 MOV R0,$TMP2 ;CONTROL REGISTER FAILED.
1136 004170 104064 1$: ERROR 64
1137 004172 012737 177777 031064 MOV #-1,$CONFLG
1138
1139 004200 JBDONE: ;DONE!!!
1140
1141 ;*****
1142 ;*TEST 3 CACHE REGISTERS DATA PATH, READ ONES TEST
1143 ;*
1144 ;*THIS TEST PERFORMS A READ OF BOTH THE HIGH ORDER AND
1145 ;*LOW ORDER ERROR ADDRESS REGISTER. THIS IS DONE TO MAKE
1146 ;*SURE THAT THE REGISTERS' DATA PATHS CAN PASS ONES. NOTE THAT

```

```

1147      ;*THE LOW ORDER ADDRESS REGISTER SHOULD CONTAIN A
1148      ;*177740 AND THE HIGH ORDER REGISTER SHOULD CONTAIN
1149      ;*000003; THIS LEAVES THE DATA PATH LINE'S BITS 2,3 AND 4
1150      ;*UNTESTED FOR THEIR AVAILITY TO PASS ONES. THIS WILL
1151      ;*BE CHECKED IN THE COUNT PATTERN TST4.
1152      ;*
1153      ;*****
1154      004200 000004      TST3:  SCOPE
1155      004202 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
1156      000003
1157      JC=$TN-1
1158      004210 012737 004342 030646      MOV      #TST4,SKAD      ;SET THE SKAD REGISTER
1159      ;IN CASE THE TEST ABORTS.
1160      004216 113737 001102 001232      MOVB    $TSTNM,$TMPO
1161
1162
1163      004224 104414      SKPBAD      ;IF THE ERROR ADDRESS REG IS BAD SKIP THIS TEST.
1164      004226 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
1165      004230 012737 177777 177744      MOV      #-1,$MEMERR      ;MAKE SURE THE ERROR REGISTERS ARE UNLOCKED
1166      004236 012737 004244 001110      MOV      #JC1,$SLPERR
1167
1168      004244 000240      JC1:  NOP
1169      004246 013700 177740      MOV      $LOADRS,RO      ;FOR SCOPING WITH AN OSCILLOSCOPE!
1170      004252 013701 177742      MOV      $HIADRS,R1
1171      004256 022700 177740      CMP      #177740,RO      ;READ THE REGISTERS.
1172      004262 001003      BNE      JCERR1
1173      004264 022701 000003      JC2:  CMP      #3,R1
1174      004270 001424      BEQ      JCDONE
1175
1176      004272 012737 004310 001234      JCERR1: MOV      #15,$TMP1      ;BAD DATA WAS READ FROM THEM!!
1177      004300 010037 001236      MOV      RO,$TMP2
1178      004304 010137 001240      MOV      R1,$TMP3
1179      004310 104065      1$:  ERROR      65
1180      004312 022700 000003      CMP      #3,RO
1181      004316 001403      BEQ      2$
1182      004320 012737 177777 031056      MOV      #-1,LOAFLG
1183      004326 022700 177740      2$:  CMP      #177740,RO
1184      004332 001403      BEQ      JCDONE
1185      004334 012737 177777 031060      MOV      #-1,HIAFLG
1186
1187      004342      JCDONE:      ;DONE!
1188
1189
1190      ;*****
1191      ;*TEST 4      CACHE CONTROL REGISTER COUNT PATTERN TEST
1192      ;*
1193      ;*THIS TEST RUNS A COUNT PATTERN THROUGH THE CACHE CONTROL
1194      ;*REGISTER FOR THE PURPOSE OF CHECKING OUT THE
1195      ;*DATA RELIABILITY OF BOTH THE REGISTER BITS AND THE
1196      ;*DATA PATHS LINES.
1197      ;*
1198      ;*****
1199      004342 000004      TST4:  SCOPE
1200      004344 012737 000004 001302      MOV      #4,$TIMES      ;;DO 4 ITERATIONS
1201
1202      000004      JD=$TN-1

```

```

1203                                     ;SET THE SKAD REGISTER
1204 004352 012737 004460 030646      MOV    #TSTS,SKAD      ;IN CASE THE TEST ABORTS.
1205
1206 004360 113737 001102 001232      MOVB   $TSTNM,$TMP0
1207
1208
1209 004366 104416                       SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1210
1211 004370 012700 177746               MOV    #CONTRL,R0
1212 004374 005002                       CLR    R2
1213 004376 012737 004404 001110      MOV    #JD1,$LPERR
1214 004404 000240                       JD1:  NOP
1215 004406 010210                       MOV    R2,(R0)       ;FOR SCOPING WITH AN OSCILLOSCOPE!
1216 004410 011001                       MOV    (R0),R1       ;WRITE THE REGISTER.
1217 004412 010203                       MOV    R2,R3         ;READ BACK THE REGISTER AND MAKE SURE
1218 004414 042703 177700               BIC    #177700,R3    ;THE DATA IS CORRECT.
1219 004420 020301                       CMP    R3,R1
1220 004422 001003                       BNE    JDERR1
1221 004424 077211                       JD2:  SOB   R2,JD1
1222 004426 005010                       CLR    (R0)
1223 004430 000413                       BR     JDDONE
1224 004432                               JDERR1:
1225 004432 010237 001236               MOV    R2,$TMP2      ;REPORT THE ERROR!
1226 004436 010137 001240               MOV    R1,$TMP3
1227 004442 010337 001242               MOV    R3,$TMP4
1228 004446 104066                       1$:  ERROR 66
1229 004450 012737 177777 031064      MOV    #-1,CONFLG
1230 004456 000762                       BR     JD2
1231 004460                               JDDONE:
1232
1233
1234                                     ;*****
1235                                     ;*TEST 5          CACHE HIT/MISS AND CONTROL REGISTER SIMPLE MISSES TEST
1236                                     ;*
1237                                     ;*THIS IS A TEST OF THE HIT/MISS REGISTER AND THE
1238                                     ;*CONTRL REGISTER'S ABILITY TO FORCE MISSES. ZEROES ARE
1239                                     ;*FLOATED THROUGH THE HIT/MISS REGISTER.
1240                                     ;*
1241                                     ;*****
1242 004460 000004                       TSTS: SCOPE
1243 004462 012737 000040 001302      MOV    #40,$TIMES    ;;DO 40 ITERATIONS
1244                                     KB=$TN-1
1245
1246 004470 012737 005012 030646      MOV    #TST6,SKAD    ;SET THE SKAD REGISTER
1247                                     ;IN CASE THE TEST ABORTS.
1248 004476 113737 001102 001232      MOVB   $TSTNM,$TMP0
1249
1250
1251 004504 104416                       SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1252 004506 104420                       SKPBHM                ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1253 004510 005037 004702               CLR    KBFLG
1254 004514 012737 000014 177746      KB1:  MOV    #MOM1,#CONTRL ;FORCE MISSES TO BOTH GROUPS.
1255 004522 012737 004514 001110      MOV    #KB1,$LPERR
1256
1257 004530 012700 004540               MOV    #KB2,R0
1258 004534 012701 000020               MOV    #20,R1

```

1259	004540	005720			KB2:	TST	(R0)+		
1260	004542	077102				SOB	R1,KB2		
1261	004544	000240				NOP			;GET SIX FORCED MISSES.
1262	004546	000240				NOP			
1263	004550	000240				NOP			
1264	004552	000240				NOP			
1265	004554	013702	177752			MOV	3#HITMIS,R2		;SHOULD HAVE REGISTERED
1266	004560	001051				BNE	KBERR1		;SIX MISSES.
1267									
1268	004562	012737	004562	001110	KB3:	MOV	#KB3,\$LPERR		
1269	004570	012737	000054	177746		MOV	#S1MOM1,3#CONTRL		;SELECT GROUP ONE, MISS GROUP
1270	004576	012700	004606			MOV	#KB4,R0		;ZERO AND GROUP ONE.
1271	004602	012701	000020			MOV	#20,R1		
1272	004606	005720			KB4:	TST	(R0)+		
1273	004610	077102				SOB	R1,KB4		
1274	004612	000240				NOP			
1275	004614	000240				NOP			
1276	004616	000240				NOP			
1277	004620	000240				NOP			
1278	004622	013702	177752			MOV	3#HITMIS,R2		;SHOULD HAVE SIX MISSES.
1279	004626	001035				BNE	KBERR2		
1280									
1281	004630	012737	004630	001110	KB5:	MOV	#KB5,\$LPERR		
1282	004636	012737	000034	177746		MOV	#S0MOM1,3#CONTRL		;SELECT GROUP 0, MISS GROUP 0
1283	004644	012700	004654			MOV	#KB6,R0		;AND GROUP 1.
1284	004650	012701	000020			MOV	#20,R1		
1285	004654	005720			KB6:	TST	(R0)+		
1286	004656	077102				SOB	R1,KB6		
1287	004660	000240				NOP			
1288	004662	000240				NOP			
1289	004664	000240				NOP			
1290	004666	000240				NOP			
1291	004670	013702	177752			MOV	3#HITMIS,R2		;SHOULD HAVE SIX MISSES.
1292	004674	001021				BNE	KBERR3		
1293	004676	000137	004754			JMP	KBDONE		
1294									
1295									
1296	004702	000000			KBFLG:	.WORD	0		;ERROR FLAG.
1297									
1298	004704				KBERR1:				;GOT HITS WHILE FORCING
1299	004704	010237	001236			MOV	R2,\$TMP2		;MISSES TO BOTH GROUPS.
1300	004710	104072			1\$:	ERROR	72		
1301	004712	052737	000001	004702		BIS	#BIT0,KBFLG		
1302	004720	000720				BR	KB3		
1303	004722				KBERR2:				;GO HITS WHILE FORCING
1304	004722	010237	001236			MOV	R2,\$TMP2		;MISSES TO BOTH GROUPS
1305	004726	104073			1\$:	ERROR	73		;AND SELECTING GROUP 1
1306	004730	052737	000002	004702		BIS	#BIT1,KBFLG		
1307	004736	000734				BR	KB5		
1308	004740				KBERR3:				;GO HITS WHILE FORCING
1309	004740	010237	001236			MOV	R2,\$TMP2		;MISSES TO BOTH GROUPS
1310	004744	104074			1\$:	ERROR	74		;AND SELECTING GROUP 0.
1311	004746	052737	000004	004702		BIS	#BIT2,KBFLG		
1312									
1313	004754	005037	177746		KBDONE:	CLR	3#CONTRL		
1314	004760	022737	000007	004702		CMP	#7,KBFLG		;IF THE TEST DETECTED

```

1315 004766 001003      GNE      KBD2      ;HITS FOR ALL OF THE
1316 004770 012737 177777 031104      MOV      #-1,HIMFL2 ;THREE CONDITION USED IN
1317                                     ;THE CONTROL REGISTER
1318                                     ;SIGNAL A BAD HIT/MISS
1319                                     ;REGISTER.
1320 004776 005737 004702      KBD2:   TST      KBFLG      ;IF LESS THEN THREE (BUT
1321 005002 001403      BEQ      KBD3      ;MORE THAN ZERO) CONTRL
1322 005004 012737 177777 031100      MOV      #-1,CONFL2 ;PATTERNS FAILED SIGNAL
1323                                     ;A BAD CONTROL REGISTER.
1324 005012      KBD3:                                     ;DONE!
1325
1326                                     ;*****
1327                                     ;*TEST 6      CACHE HIT/MISS AND CONTROL REGISTER SIMPLE HIT TEST
1328                                     ;*
1329                                     ;*THIS IS A TEST OF THE HIT/MISS REGISTER AND THE
1330                                     ;*THE FORCE MISS BITS OF THE CONTROL REGISTER.
1331                                     ;*WHAT IS DONE IS TO SEE IF ANY HITS AT ALL ARE
1332                                     ;*POSSIBLE WITH THE CONTROL REGISTER CLEARED. THEN THE
1333                                     ;*SAME IS DONE WITH EACH GROUP DISABLE ONE AT A TIME.
1334                                     ;*BY DISABLED IS MEANT THAT THE FORCE MISS BIT IS SET
1335                                     ;*IN THE CONTROL REGISTER FOR THE DISABLED GROUP AND THE
1336                                     ;*FORCE SELECT BIT IS SET FOR THE OTHER GROUP.
1337                                     ;*
1338                                     ;*****
1339 005012 000004      TST6:   SCOPE
1340 005014 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
1341                                     KA=$TN-1
1342                                     ;SET THE SKAD REGISTER
1343 005022 012737 005362 030646      MOV      #TST7,SKAD      ;IN CASE THE TEST ABORTS.
1344
1345 005030 113737 001102 001232      MOVB     $STNM,$TMPD
1346
1347
1348 005036 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1349 005040 104420      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1350 005042 005037 005246      CLR      KAFLG
1351 005046 005037 177746      KA1:     CLR      @#CONTRL      ;BOTH GROUPS ENABLED.
1352 005052 012737 005046 001110      MOV      #KA1,$LPERR
1353 005060 012700 005070      MOV      #KA2,R0
1354 005064 012701 000020      MOV      #20,R1
1355
1356 005070 005720      KA2:     TST      (R0)+      ;SET UP HITS IN BOTH
1357 005072 077102      SOB      R1,KA2      ;GROUPS
1358 005074 000240      NOP
1359 005076 000240      NOP
1360 005100 000240      NOP
1361 005102 000240      NOP
1362 005104 013702 177752      MOV      @#HITMIS,R2      ;SHOULD HAVE ALL HITS.
1363 005110 022702 000077      CMP      #77,R2
1364 005114 001055      BNE      KAERR1
1365
1366 005116 012737 005116 001110      KA3:     MOV      #KA3,$LPERR
1367 005124 012737 000044 177746      MOV      $SIM0,@#CONTRL ;DISABLE GROUP ZERO.
1368 005132 012700 005142      MOV      #KA4,R0
1369 005136 012701 000020      MOV      #20,R1
1370 005142 005720      KA4:     TST      (R0)+      ;SET UP HITS IN GROUP 1

```

```

1371 005144 077102 SOB R1,KAY
1372 005146 000240 NOP
1373 005150 000240 NOP
1374 005152 000240 NOP
1375 005154 000240 NOP
1376 005156 013702 177752 MOV @#HITMIS,R2 ;SHOULD HAVE ALL HITS.
1377 005162 022702 000077 CMP #77,R2
1378 005166 001037 BNE KAERR2
1379 005170 012737 005170 001110 KAS: MOV #KAS,SLPERR
1380 005176 012737 000030 177746 MOV #SOM1,@#CONTRL ;DISABLE GROUP ONE.
1381 005204 012700 005214 MOV #KAB,RO
1382 005210 012701 000020 MOV #20,R1
1383 005214 005720 KAS: TST (RO)+ ;SET UP HITS IN GROUP ZERO.
1384 005216 077102 SOB R1,KAB
1385 005220 000240 NOP
1386 005222 000240 NOP
1387 005224 000240 NOP
1388 005226 000240 NOP
1389 005230 013702 177752 MOV @#HITMIS,R2 ;SHOULD HAVE SIX HITS.
1390 005234 022702 000077 CMP #77,R2
1391 005240 001021 BNE KAERR3
1392 005242 000137 005320 JMP KADONE
1393
1394 005246 000000 KAFLG: .WORD 0 ;ERROR FLAG.
1395
1396 005250 KAERR1: ;FAILED TO GET HITS
1397 005250 010237 001236 MOV R2,$TMP2 ;WITH THE CONTROL
1398 005254 104067 1$: ERROR 67 ;REGISTER CLEAR!
1399 005256 052737 000001 005246 BIS #BIT0,KAFLG
1400 005264 000714 BR KA3
1401 005266 KAERR2: ;FAILED TO GET HITS
1402 005266 010237 001236 MOV R2,$TMP2 ;WITH THE CONTROL REGISTER
1403 005272 104070 1$: ERROR 70 ;SET TO FORCE SELECT GROUP
1404 005274 052737 000002 005246 BIS #BIT1,KAFLG ;ONE FORCE MISS GROUP ZERO.
1405 005302 000732 BR KA5
1406 005304 KAERR3: ;FAILED TO GET HITS
1407 005304 010237 001236 MOV R2,$TMP2 ;WITH THE CONTROL REGISER
1408 005310 104071 1$: ERROR 71 ;SET TO FORCE SELECT GROUP
1409 005312 052737 000004 005246 BIS #BIT2,KAFLG ;ZERO AND FORCE MISS GROUP ONE.
1410 005320 005037 177746 KADONE: CLR @#CONTRL
1411 005324 022737 000007 005246 CMP #7,KAFLG ;IF THE TEST FAILED FOR ALL
1412 005332 001004 BNE KAD2 ;THREE CONDITIONS OF THE
1413 005334 012737 177777 031070 MOV #-1,HIMFLG ;CONTROL REGISTER SIGNAL
1414 005342 000407 BR KAD3 ;A BAD HIT/MISS REGISTER.
1415
1416 005344 032737 000006 005246 KAD2: BIT #6,KAFLG ;IF THE TEST FAILED ONLY WHEN
1417 005352 001403 BEQ KAD3 ;THE CONTROL REGISTER WAS SET
1418 005354 012737 177777 031100 KAD3: MOV #-1,CONFL2 ;SIGNAL A BAD CONTROL REGISTER.
1419 005362 ;DONE!!
1420
1421
1422 ;*****
1423 ;*TEST 7 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 0 TEST
1424 ;*
1425 ;*THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS
1426 ;*OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS

```



```

1427      ;*MADE A HIT IN GROUP ONE; THEN ANOTHER ADDRESS, WHOSE
1428      ;*HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS
1429      ;*IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING
1430      ;*SELECTION OF GROUP ZERO; THEN SEE IF THE FIRST ADDRESS
1431      ;*IS STILL A HIT IN GROUP ONE; FINALLY TURN ON THE FORCE
1432      ;*MISS GROUP ZERO BIT AND SEE IF THE SECOND ADDRESS'
1433      ;*HIT IN GROUP ZERO CAN BE FORCED TO A MISS.
1434      ;*
1435      ;*****
1436      005362 000004      TST7:  SCOPE
1437      005364 012737 000040 001302      MOV     #40,$TIMES      ;;DO 40 ITERATIONS
1438      000007      KD=$TN-1
1439      ;
1440      005372 012737 005712 030646      MOV     #TST10,SKAD    ;SET THE SKAD REGISTER
1441      ;                               ;IN CASE THE TEST ABORTS.
1442      005400 113737 001102 001232      MOVB   $TSTNM,$TMP0
1443      005406 012737 030522 000114      MOV     #SPUR,$#CACHVEC ;EXPECT NO ERRORS.
1444      ;
1445      005414 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1446      005416 104420      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1447      ;
1448      005420 012700 005710      K1D:  MOV     #KTMP2D,R0      ;DETERMINE THE TEST LOCATIONS.
1449      005424 042700 176003      BIC     #176003,R0
1450      005430 010001      MOV     R0,R1
1451      005432 062701 140000      ADD     #TESTR1,R1
1452      005436 010137 001252      MOV     R1,$TMP10
1453      005442 005037 001254      CLR     $TMP11
1454      005446 010002      MOV     R0,R2
1455      005450 062702 142000      ADD     #TESTR2,R2
1456      005454 010237 001256      MOV     R2,$TMP12
1457      005460 005037 001260      CLR     $TMP13
1458      ;
1459      005464 012737 000044 177746      K2D:  MOV     #S1M0,$#CONTRL ;MAKE (R1) A HIT IN
1460      005472 005711      TST     (R1)             ;GROUP GRM.
1461      005474 005711      TST     (R1)
1462      005476 032737 000010 177752      BIT     #10,$#HITMIS
1463      005504 001007      BNE     K3D
1464      ;
1465      ;REPORT ERROR, UNABLE
1466      005506 012737 000001 001236      MOV     #1,$TMP2        ;GET A HIT IN GROUP GRM.
1467      005514 012737 000044 001240      MOV     #S1M0,$TMP3
1468      005522 104075      1$:    ERROR  75
1469      ;
1470      005524 012703 000030      K3D:  MOV     #S0M1,R3
1471      005530 042703 000017      BIC     #17,R3
1472      005534 010337 177746      MOV     R3,$#CONTRL    ;FORCE SELECT GROUP GRS.
1473      005540 005712      TST     (R2)             ;MAKE (R2) A HIT IN GROUP
1474      005542 005712      TST     (R2)             ;GRS.
1475      005544 032737 000010 177752      BIT     #10,$#HITMIS
1476      005552 001006      BNE     K4D
1477      ;
1478      ;IF NOT, ERROR UNABLE TO
1479      005554 010337 001240      1$:    MOV     R3,$TMP3        ;GET A HIT IN GROUP 0
1480      005560 104076      ERROR  76
1481      005562 012737 177777 031100      MOV     #-1,CONFL2
1482

```

```

1483 005570 005037 177746      K4D:  CLR      Q#CONTRL      ;NOW MAKE SURE (R1) IS
1484 005574 000240                NOP                        ;FOR SCOPING WITH AN OSCILLOSCOPE!
1485 005576 005711                TST      (R1)             ;STILL A HIT IN GROUP
1486 005600 032737 000010 177752  BIT      #10,Q#HITMIS    ;1. THAT IS MAKE SURE
1487 005606 001010                BNE      K5D              ;GROUP 1 WASN'T WRITTEN
1488                                ;WHILE FORCE SELECTING
1489                                ;GROUP GR5.
1490 005610 012737 000001 001236  MOV      #1,$TMP2
1491 005616 012737 000000 001240  MOV      #0,$TMP3
1492 005624 104077                1$:  ERROR  77
1493 005626 000424                BR       K6D
1494 005630 012703 000044      K5D:  MOV      #S1M0,R3      ;NOW SEE IF YOU CAN
1495 005634 042703 000063      BIC      #63,R3          ;GET A MISS AT (R2)
1496 005640 010337 177746      MOV      R3,Q#CONTRL    ;BY FORCING MISSES
1497 005644 005712                TST      (R2)           ;TO GR5.
1498 005646 032737 000010 177752  BIT      #10,Q#HITMIS
1499 005654 001411                BEQ      K6D            ;SHOULD BE A MISS,
1500                                ;OTHERWISE ERROR!
1501 005656 012737 000000 001236  MOV      #0,$TMP2
1502 005664 010337 001240      MOV      R3,$TMP3
1503 005670 104117                1$:  ERROR  117
1504 005672 012737 177777 031100  MOV      #-1,CONFL2
1505
1506 005700 005037 177746      K6D:  CLR      Q#CONTRL
1507 005704 000402                BR       K7D
1508
1509 005706 000000      KTMP1D:.WORD  0
1510 005710 000000      KTMP2D:.WORD  0
1511
1512 005712      K7D:                                ;DONE!
1513
1514
1515
1516 ;*****
1517 ;*TEST 10      CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 1 TEST
1518 ;*
1519 ;*THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS
1520 ;*OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS
1521 ;*MADE A HIT IN GROUP ZERO; THEN ANOTHER ADDRESS, WHOSE
1522 ;*HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS
1523 ;*IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING
1524 ;*SELECTION OF GROUP ONE; THEN SEE IF THE FIRST ADDRESS
1525 ;*IS STILL A HIT IN GROUP ZERO; FINALLY TURN ON THE FORCE
1526 ;*MISS GROUP ONE BIT AND SEE IF THE SECOND ADDRESS'
1527 ;*HIT IN GROUP ONE CAN BE FORCED TO A MISS.
1528 ;*
1529 ;*****
1529 005712 000004      TST10: SCOPE
1530 005714 012737 000040 001302  MOV      #40,$TIMES      ;;DO 40 ITERATIONS
1531                                KE=$TN-1
1532                                ;SET THE SKAD REGISTER
1533 005722 012737 006242 030646  MOV      #TST11,SKAD     ;IN CASE THE TEST ABORTS.
1534
1535 005730 113737 001102 001232  MOVB     $TSTNM,$TMP0
1536 005736 012737 030522 000114  MOV      #SPUR,Q#CACHVEC ;EXPECT NO ERRORS.
1537
1538 005744 104416      SKPBCN                    ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.

```

```

1539 005746 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1540
1541 005750 012700 006240 K1E: MOV #KTMP2E,R0 ;DETERMINE THE TEST LOCATIONS.
1542 005754 042700 176003 BIC #176003,R0
1543 005760 010001 MOV R0,R1
1544 005762 062701 140000 ADD #TESTR1,R1
1545 005766 010137 001252 MOV R1,$TMP10
1546 005772 005037 001254 CLR $TMP11
1547 005776 010002 MOV R0,R2
1548 006000 062702 142000 ADD #TESTR2,R2
1549 006004 010237 001256 MOV R2,$TMP12
1550 006010 005037 001250 CLR $TMP13
1551
1552 006014 012737 000030 177746 K2E: MOV #SOM1,$CONTRL ;MAKE (R1) A HIT IN
1553 006022 005711 TST (R1) ;GROUP GRM.
1554 006024 005711 TST (R1)
1555 006026 032737 000010 177752 BIT #10,$HITMIS
1556 006034 001007 BNE K3E
1557
1558 ;REPORT ERROR, UNABLE
1559 006036 012737 000000 001236 MOV #0,$TMP2 ;GET A HIT IN GROUP GRM.
1560 006044 012737 000030 001240 MOV #SOM1,$TMP3
1561 006052 104075 1$: ERROR 75
1562
1563 006054 012703 000044 K3E: MOV #S1M0,R3
1564 006060 042703 000017 BIC #17,R3
1565 006064 010337 177746 MOV R3,$CONTRL ;FORCE SELECT GROUP GRS.
1566 006070 005712 TST (R2) ;MAKE (R2) A HIT IN GROUP
1567 006072 005712 TST (R2) ;GRS.
1568 006074 032737 000010 177752 BIT #10,$HITMIS
1569 006102 001006 BNE K4E
1570 ;IF NOT, ERROR UNABLE TO
1571 ;GET A HIT IN GROUP 1
1572 006104 010337 001240 MOV R3,$TMP3
1573 006110 104076 1$: ERROR 76
1574 006112 012737 177777 031100 MOV #-1,CONFL2
1575
1576 006120 005037 177746 K4E: CLR $CONTRL ;NOW MAKE SURE (R1) IS
1577 006124 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1578 006126 005711 TST (R1) ;STILL A HIT IN GROUP
1579 006130 032737 000010 177752 BIT #10,$HITMIS ;O, THAT IS MAKE SURE
1580 006136 001010 BNE K5E ;GROUP 0 WASN'T WRITTEN
1581 ;WHILE FORCE SELECTING
1582 ;GROUP GRS.
1583 006140 012737 000000 001236 MOV #0,$TMP2
1584 006146 012737 000001 001240 MOV #1,$TMP3
1585 006154 104077 1$: ERROR 77
1586 006156 000424 BR K6E
1587 006160 012703 000030 K5E: MOV #SOM1,R3 ;NOW SEE IF YOU CAN
1588 006164 042703 000063 BIC #63,R3 ;GET A MISS AT (R2)
1589 006170 010337 177746 MOV R3,$CONTRL ;BY FORCING MISSES
1590 006174 005712 TST (R2) ;TO GRS.
1591 006176 032737 000010 177752 BIT #10,$HITMIS
1592 006204 001411 BEQ K6E ;SHOULD BE A MISS,
1593 ;OTHERWISE ERROR!
1594 006206 012737 000001 001236 MOV #1,$TMP2

```

```

1595 006214 010337 001240      MOV      R3,$TMP3
1596 006220 104117      1$:      ERROR    117
1597 006222 012737 177777 031100      MOV      #-1,CONFL2
1598
1599 006230 005037 177746      K6E:     CLR      @#CONTRL
1600 006234 000402      BR       K7E
1601
1602 006236 000000      KTMP1E:.WORD 0
1603 006240 000000      KTMP2E:.WORD 0
1604
1605 006242      K7E:           ;DONE!
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620 006242 000004      ;*****
1621 006244 012737 000020 001302      *TEST 11      CACHE HIT/MISS REGISTER PATTERNS TEST
1622 000011
1623
1624 006252 012737 007054 030646      *
1625
1626 006260 113737 001102 001232      *THIS IS A TEST OF THE HIT/MISS REGISTER WHICH
1627 006266 012737 030522 000114      *FLOATS DIFFERENT PATTERNS OF HITS AND MISSES
1628
1629 006274 104416      *THROUGH THAT REGISTER. THIS IS DONE FIRST WITH
1630 006276 104420      *BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED
1631 006300 005037 006736      *THAT IS FORCING SELECTION OF GROUP ONE AND FORCING
1632 006304 012737 000002 006740      *MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE
1633 006312 012737 006326 001110      *DISABLED.
1634 006320 012737 006744 006742      *
1635
1636
1637
1638
1639 006326 012701 140000      ;*****
1640 006332 012702 142000      TST11:  SCOPE
1641 006336 012700 001000      MOV      #20,$TIMES      ;;DO 20 ITERATIONS
1642 006342 012737 000030 177746      1$:      MOV      #SOM1,@#CONTRL
1643 006350 005721      TST      (R1)+
1644 006352 012737 000044 177746      MOV      #S1M0,@#CONTRL
1645 006360 005722      TST      (R2)+
1646 006362 077011      SOB      R0,1$
1647
1648 006364 017702 000352      MOV      @KCPTR,R2      ;GET THE HIT/MISS PATTERN
1649 006370 012700 006452      MOV      #KC3,R0      ;AND MAKE THE INSTRUCTIONS
1650 006374 012701 000007      MOV      #7,R1      ;BETWEEN KC3 AND KC9

```

```

;*****
*TEST 11      CACHE HIT/MISS REGISTER PATTERNS TEST
*
*THIS IS A TEST OF THE HIT/MISS REGISTER WHICH
*FLOATS DIFFERENT PATTERNS OF HITS AND MISSES
*THROUGH THAT REGISTER. THIS IS DONE FIRST WITH
*BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED
*THAT IS FORCING SELECTION OF GROUP ONE AND FORCING
*MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE
*DISABLED.
*
;*****

```

```

TST11:  SCOPE
MOV      #20,$TIMES      ;;DO 20 ITERATIONS
KC=$TN-1
MOV      #TST12,SKAD      ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB    $TSTNM,$TMPD
MOV      #SPUR,@#CACHVEC
SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
CLR      KCCON      ;TEST THE BOTH GROUPS
MOV      #2,KCFLG1      ;ENABLED CONDITION FIRST.
KCO:      MOV      #KC1,$LPERR
MOV      #KCTBL,KCPTR      ;KCPTR IS A POINTER TO
;THE TABLE OF 12-BIT PATTERNS
;WHICH WILL BE FLOATED
;THROUGH THE REGISTER.

```

```

KCO:      MOV      #TESTR1,R1      ;MAKE THIS CODE MISSES
MOV      #TESTR2,R2      ;TO BOTH GROUPS!
MOV      #1000,R0
1$:      MOV      #SOM1,@#CONTRL
TST      (R1)+
MOV      #S1M0,@#CONTRL
TST      (R2)+
SOB      R0,1$
MOV      @KCPTR,R2      ;GET THE HIT/MISS PATTERN
MOV      #KC3,R0      ;AND MAKE THE INSTRUCTIONS
MOV      #7,R1      ;BETWEEN KC3 AND KC9

```

1651	006400	013737	006736	177746	MOV	KCCON, #CONTR	; HITS AND MISSES SO THAT
1652	006406	000403			BR	KC2.5	; WHEN THAT CODE IS EXECUTED
1653	006410	006302			KC2: ASL	R2	; THIS PATTERN WILL BE FLOATED
1654	006412	103001			BCC	KC2.5	; THROUGH THE HIT/MISS REGISTER.
1655	006414	005710			TST	(R0)	; MAKE (R0) A HIT!
1656	006416	062700	000002		KC2.5: ADD	#2, R0	
1657	006422	006302			ASL	R2	
1658	006424	103001			BCC	1\$	
1659	006426	005710			TST	(R0)	; MAKE (R0) A HIT!
1660	006430	062700	000006		1\$: ADD	#6, R0	
1661	006434	077113			SOB	R1, KC2	
1662							
1663	006436	012705	177752		MOV	#HITMIS, R5	; NOW THAT THE HITS
1664	006442	000403			BR	KC3	; AND MISSES HAVE BEEN
1665							; APPROPRIATELY ESTABLISHED
1666							; EXECUTE THE CODE AND
1667							; CAUSE THE PATTERN TO FLOAT
1668							; THROUGH THE HIT/MISS
1669							; REGISTER.
1670							
1671							
1672		006444			LOC=.		; GET THE PC TO AN EVEN WORD BOUNDARY!!!
1673		006444			LOC=-4&LOC		
1674		006450			LOC=LOC+4		
1675		006450			. =LOC		
1676							
1677	006450	000000			HALT		
1678	006452	000240			KC3: NOP		; THE HALT'S HERE ARE NOT
1679	006454	000402			BR	KC4	; EXECUTED, THEY ARE FILLERS.
1680	006456	000000			HALT		; THE ADDRESS OF THE HIT AND
1681	006460	000000			HALT		; MISS REGISTER IS IN R5.
1682	006462	011500			KC4: MOV	(R5), R0	; NOTE THAT THE HIT/MISS
1683	006464	000402			BR	KC5	; REGISTER IS READ EVERY
1684	006466	000000			HALT		; TWO CYCLES AND SAVED IN
1685	006470	000000			HALT		; A PROCESSOR GENERAL
1686	006472	011501			KC5: MOV	(R5), R1	; PURPOSE REGISTER.
1687	006474	000402			BR	KC6	
1688	006476	000000			HALT		
1689	006500	000000			HALT		
1690	006502	011502			KC6: MOV	(R5), R2	
1691	006504	000402			BR	KC7	
1692	006506	000000			HALT		
1693	006510	000000			HALT		
1694	006512	011503			KC7: MOV	(R5), R3	
1695	006514	000402			BR	KC8	
1696	006516	000000			HALT		
1697	006520	000000			HALT		
1698	006522	011504			KC8: MOV	(R5), R4	
1699	006524	000402			BR	KC9	
1700	006526	000000			HALT		
1701	006530	000000			HALT		
1702	006532	011505			KC9: MOV	(R5), R5	; CAN SAVE PATTERN IN R5
1703							; SINCE THE ADDRESS IS
1704							; NO LONGER NEEDED.
1705	006534	042700	177774		KC10: BIC	#177774, R0	; GET THE PATTERNS READ
1706	006540	010037	006770		MOV	R0, KCRO	; FROM THE HIT/MISS REGISTER

1707	006544	042701	017760		BIC	#17760,R1	: INTO LOCATIONS KCRO	
1708	006550	010137	006772		MOV	R1,KCR1	: THROUGH KCRS SO THE	
1709	006554	010237	006774		MOV	R2,KCR2	: GENERAL PURPOSE REGISTERS	
1710	006560	010337	006776		MOV	R3,KCR3	: CAN BE USED FOR OTHER	
1711	006564	010437	007000		MOV	R4,KCR4	: THINGS	
1712	006570	010537	007002		MOV	R5,KCR5		
1713								
1714	006574	017701	000142	KC11:	MOV	#KCPTR,R1		
1715	006500	005000			CLR	RO		
1716	006602	012702	000006		MOV	#6,R2	: PUT THE EXPECTED VALUES	
1717	006606	012703	007004		MOV	#KCEO,R3	: IN KCEO THROUGH KCES!	
1718	006612	073027	000002	KC12:	ASHC	#2,RO		
1719	006616	042700	177700		BIC	#177700,RO		
1720	006622	010023			MOV	RO,(R3)+		
1721	006624	077206			SOB	R2,KC12		
1722								
1723	006626	012700	006770		MOV	#KCR0,RO		
1724	006632	012701	007004		MOV	#KCEO,R1	: MAKE SURE THE PATTERNS	
1725	006636	012702	000006		MOV	#6,R2	: WHICH WERE READ FROM	
1726	006642	022021		KC13:	CMP	(RO)+,(R1)+	: THE HIT AND MISS REGISTER	
1727	006644	001402			BEQ	KC14	: MATCH THE EXPECTED	
1728	006646	000137	007020		JMP	KCERR	: PATTERNS.	
1729	006652	077205		KC14:	SOB	R2,KC13		
1730								
1731	006654	062737	000002	006742	KC15:	ADD	#2,KCPTR	: MOVE POINTER TO NEXT
1732	006662	023727	006742	006766		CMP	KCPTR,#KCTBLB	: PATTERN AND IF ALL THE
1733	006670	001402				BEQ	1\$: PATTERNS HAVEN'T BEEN
1734	006672	000137	006326			JMP	KC1	: TESTED GO TO KC1 TO TEST
1735								: THIS NEXT PATTERN.
1736	006676	005337	006740	1\$:	DEC	KCFLG1	: IF ALL THE PATERNS HAVE BEEN	
1737	006702	100002			BPL	KC16	: TESTED WITH THAT GROUP CONFIGURATION	
1738	006704	000137	007050		JMP	KCDONE	: SO GO TO THE NEXT CONFIGURATION.	
1739							: OR DONE!!	
1740	006710	001405		KC16:	BEQ	KC17		
1741	006712	012737	000044	006736		MOV	#S1MD,KCCON	: BOTH GROUPS ENABLED CONFIGURATION
1742	006720	000137	006312			JMP	KCO	: HAS BEEN TESTED SO NOW TEST GROUP
1743								: ZERO DISABLED CONFIGURATION.
1744	006724	012737	000030	006736	KC17:	MOV	#S0M1,KCCON	: BOTH GROUPS ENABLED AND GROUP ZERO
1745								: DISABLED CONFIGURATIONS HAVE BOTH
1746								: BEEN TESTED SO FINALLY TEST THE
1747	006732	000137	006312			JMP	KCO	: GROUP ONE DISABLED CONFIGURATION.
1748								
1749								
1750	006736	000000		KCCON:	.WORD	0	: PATTERN BEING USED IN THE CONTROL REGISTER	
1751								
1752	006740	000000		KCFLG1:	.WORD	0	: FLAG USED TO DETERMINE THE CONFIGURATION	
1753							: BEING TESTED.	
1754	006742	000000		KCPTR:	.WORD	0	: POINTER USED TO POINT TO THE PATTERN	
1755							: BEING TESTED IN KCTBL.	
1756								
1757	006744	000000		KCTBL:	.WORD	0	: PATTERNS WHICH ARE	
1758	006746	002000			.WORD	002000	: FLOATED THROUGH THE HIT/MISS	
1759	006750	177760			.WORD	177760	: REGISTER. ONLY THE UPPER	
1760	006752	175760			.WORD	175760	: 12 BITS HAVE ANY SIGNIFICANCE!!	
1761	006754	125240			.WORD	125240		
1762	006756	146300			.WORD	146300		

```

1763 006750 161600 .WORD 161600
1764 006752 100020 .WORD 100020
1765 006754 077740 .WORD 077740
1766 006756 000000 KCTBLB: .WORD 0
1767
1768 006770 000000 KCR0: .WORD 0 ; STORAGE FOR THE PATTERNS READ
1769 006772 000000 KCR1: .WORD 0 ; OUT OF THE HIT/MISS REGISTER.
1770 006774 000000 KCR2: .WORD 0
1771 006776 000000 KCR3: .WORD 0
1772 007000 000000 KCR4: .WORD 0
1773 007002 000000 KCR5: .WORD 0
1774
1775 007004 000000 KCE0: .WORD 0 ; EXPECTED VALUES FOR THE PATTERNS
1776 007006 000000 KCE1: .WORD 0 ; READ FROM THE HIT/MISS REGISTER.
1777 007010 000000 KCE2: .WORD 0
1778 007012 000000 KCE3: .WORD 0
1779 007014 000000 KCE4: .WORD 0
1780 007016 000000 KCE5: .WORD 0
1781
1782 007020 KCERR: ; REPORT THE PATTERN READ FROM THE
1783 007020 013737 006736 001236 15: MOV KCCON,$TMP2 ; HIT/MISS REGISTER WAS NOT THE EXPECTED
1784 007026 104120 ERROR 120 ; VALUE.
1785 007030 012737 177777 031100 MOV #-1,CONFL2
1786 007036 012737 177777 031104 MOV #-1,HIMFL2
1787 007044 000137 006654 JMP KC15
1788
1789 007050 005037 177746 KCDONE: CLR @#CONTRL ; DONE!!
1790
1791 ; *****
1792 ; *TEST 12 CACHE CONTROL AND HIT/MISS REGISTERS EVALUATION ROUTINE
1793 ; *
1794 ; *THIS IS NOT A TEST. THIS ROUTINE IS USED TO LOOK AT THE RESULTS
1795 ; *OF TST5 THROUGH TST10, WHICH TESTED THE HIT/MISS REGISTER
1796 ; *AND THE CONTROL REGISTER. THOSE TESTS HAVE SIGNALED A BAD
1797 ; *REGISTER USING THE FLAGS, CONFL2 AND HIMFL2, REPRESENTING THE
1798 ; *CONTROL AND HIT/MISS REGISTERS RESPECTIVELY. IF ONE OF THESE
1799 ; *REGISTERS WAS FOUND TO BE BAD THE FLAG SHOULD BE A -1. WHILE A
1800 ; *ZERO FLAG INDICATES THAT THOSE TESTS FOUND THAT REGISTER
1801 ; *FUNCTIONAL. THIS ROUTINE LOOKS AT THE FLAGS, CONFL2 AND HIMFL2,
1802 ; *WHICH ARE CONSIDERED TO BE LOCAL AND TRANSFERS THE INDICATORS
1803 ; *THEY CONTAIN TO THE GLOBAL FLAGS, CONFLG AND HIMFLG. THESE GLOBAL
1804 ; *FLAGS ARE USED TO DESIGNATE TO THE REST OF THE PROGRAM THE FUNCTIONALITY
1805 ; *OR DISFUNCTIONALITY OF THOSE REGISTERS.
1806 ; *
1807 ; *****
1808 007054 000004 TST12: SCOPE
1809 000012 KY=$TN-1
1810 007056 005737 031100 TST CONFL2
1811 007062 001403 BEQ KY1
1812 007064 012737 177777 031064 MOV #-1,CONFLG
1813 007072 005737 031104 KY1: TST HIMFL2
1814 007076 001403 BEQ KY2
1815 007100 012737 177777 031070 KY2: MOV #-1,HIMFLG
1816 007106 ; DONE
1817
1818 ; *****

```

1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874

007106 000004
007110 012737 000040 001302
000013
007116 012737 007342 030646
007124 113737 001102 001232
007132 012737 030522 000114
007140 104416
007142 104420
007144 012700 007340
007150 042700 176003
007154 010001
007156 062701 140000
007162 010002
007164 062702 142000
007170 012737 000044 177746
007176 005710
007200 005710
007202 032737 000010 177752
007210 001006
007212 010037 001236
007216 012737 000001 001234
007224 104001
007226 012737 000030 177746
007234 005710
007236 005710

```

: *TEST 13      CACHE CONTROL LOGIC, 'RANDOM' FLIP FLOP TEST
: *
: *THIS IS A TEST OF THE 'RANDOM' CONTROL SIGNAL.
: *A TEST IS MADE TO INSURE THAT THE 'RANDOM' FLIP-FLOP IS NOT STUCK
: *AND IS TOGGLED ONCE FOR EVERY 'BUST' CYCLE INITIATED BY
: *THE PROCESSOR. 'BUST' IS BUS START, A SIGNAL PRODUCED BY
: *THE PROCESSOR WHENEVER IT THINKS IT IS ABOUT TO DO A MEMORY CYCLE.
: *THE RANDOM FLIP FLOP IS USED IN THE CACHE TO DETERMINE WHICH
: *GROUP TO WRITE IN THE EVENT OF A READ MISS CYCLE. IF THIS FLIP FLOP IS
: *SET THEN GROUP ZERO IS WRITTEN; IF CLEAR THEN GROUP ONE IS WRITTEN.
: *
: *****
: TST13: SCOPE
: MOV      #40,$TIMES      ;;DO 40 ITERATIONS
KF=$TN-1
: SET THE SKAD REGISTER
: IN CASE THE TEST ABORTS.
: MOV      #TST14,SKAD
: MOV      $TSTNM,$TMP0
: MOV      #SPUR,$CACHVEC ;EXPECT NO PARITY ERRORS.
: IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
: IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
KF1: MOV      #KFTMP2,R0 ;ESTABLISH A LOCATION FOR THE
: HITS TO BE MADE WHICH WON'T
: INTERFER WITH THE HITS CAUSED
: BY EXECUTION OF THIS CODE!
: BIC      #176003,R0
: MOV      R0,R1
: ADD      #TSTR1,R1
: MOV      R0,R2
: ADD      #TSTR2,R2
: MOV      #S1M0,$CONTRL ;MAKE THOSE TWO TEST LOCATIONS
: TST      (R0)          ;(R1) AND (R2) MISSES IN BOTH
: GROUPS BY MAKING (R0) A HIT
: IN BOTH GROUPS.
: TST      (R0)
: SEE IF REFERENCE ADDRESS
: IS A HIT.
: BIT      #10,$HITMIS
: BNE      KF2
: IF NOT ERROR!
: MOV      R0,$TMP2
: MOV      #1,$TMP1
: ERROR    1
KF2: MOV      #S0M1,$CONTRL
: TST      (R0)
: TST      (R0)

```



```

1875 ;SEE IF REFERENCE ADDRESS
1876 007240 032737 000010 177752 BIT #10,@#HITMIS ;IS A HIT.
1877 007246 001006 BNE KF3
1878 ;IF NOT ERROR!
1879 007250 010037 001236 MOV R0,$TMP2
1880 007254 012737 000000 001234 MOV #0,$TMP1
1881 007262 104001 ERROR 1
1882
1883
1884
1885
1886 007264 005037 177746 KF3: CLR @#CONTRL ;NOW THAT THE ADDRESSES (R1)
1887 ;AND (R2) ARE MISSES, REFERENCING
1888 ;THEM BOTH EACH IN CONSECUTIVE
1889 ;REFERNCES SHOULD CAUSE THEM BOTH
1890 ;TO BE MADE HITS IF THE RANDOM
1891 ;FLIP FLOP TOGGLES INBETWEEN THE
1892 ;TWO CYCLES!
1893 ;NOTE THAT THESE TWO ADDRESSES
1894 ;(R1) AND (R2) ARE SUCH THAT
1895 ;IF THE RANDOM FLIP FLOP DIDN'T TOGGLE
1896 ;THE HITS AT THE ADDRESSES
1897 ;WOULD BE MUTUALLY EXCLUSIVE,
1898 ;THAT IS BOTH THESE ADDRESSES
1899 ;CAN'T BE HITS IN THE SAME GROUP!
1900
1901 007270 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1902 007272 021112 CMP (R1),(R2) ;HERE BOTH THE OPERAND FETCHES
1903 ;SHOULD BE MISSES.
1904 007274 021112 CMP (R1),(R2) ;HERE BOTH THE OPERAND FETCHES
1905 ;SHOULD BE HITS!
1906 007276 013705 177752 MOV @#HITMIS,R5
1907 007302 005105 COM R5
1908 007304 032705 000014 BIT #14,R5 ;BOTH HITS ELSE ERROR.
1909 007310 001411 BEQ KF4
1910
1911 007312 010137 001236 MOV R1,$TMP2 ;REPORT THE ERROR.
1912 007316 005037 001240 CLR $TMP3
1913 007322 010237 001242 MOV R2,$TMP4
1914 007326 005037 001244 CLR $TMP5
1915
1916 007332 104121 1$: ERROR 121
1917 007334 000402 KF4: BR KF5
1918
1919 007336 000000 KFTMP1: .WORD 0 ;USED TO DETERMINE THE TEST
1920 007340 000000 KFTMP2: .WORD 0 ;ADDRESSES.
1921
1922 007342 KF5: ;DONE!
1923
1924 ;*****
1925 ;*TEST 14 CACHE MAINTENANCE REGISTER COUNT PATTERN TEST
1926 ;*
1927 ;*THIS TEST RUNS A COUNT PATTERN THROUGH THE MAINTENANCE REGISTER'S
1928 ;*BITS 15 TO 4. THIS IS DONE TO INSURE THAT THESE BITS ARE SETABLE
1929 ;*AND THAT THE DATA PATH TO THE REGISTERS IS VIABLE. MISSES ARE FORCED
1930 ;*TO BOTH GROUPS SO THAT NO CACHE DATA OR ADDRESS MEMORY

```

```

1931 ::*ERRORS SHOULD OCCUR. ALSO ANY CYCLES DONE TO MAIN MEMORY
1932 ::*ARE INSURED, BY PROPER SELECTION OF INSTRUCTIONS, TO RETURN
1933 ::*DATA WITH THE PARITY BITS ON SO AS TO NOT CAUSE MAIN MEMORY PARITY
1934 ::*ERRORS BY SETTING THE MAIN MEMORY MAINTENANCE FUNCTION WHICH WOULD
1935 ::*EFFECTIVELY FORCE THE PARITY BITS READ FROM MAIN MEMORY TO A
1936 ::*ONE. SINCE THESE PARITY ARE ALREADY ONES, NO ERRORS SHOULD OCCUR.
1937 ::*
1938 ::*****
1939 007342 000004
1940 007344 012737 000020 001302
1941 000014
1942 MA=$TN-1
1943 007352 012737 007624 030646
1944
1945 007360 113737 001102 001232
1946
1947 007366 104416
1948 007370 104417
1949 007372 012737 007526 000114
1950
1951
1952
1953
1954
1955
1956
1957 007400 012737 000014 177746
1958
1959 007406 012701 177750
1960 007412 005004
1961 007414 012737 007426 001110
1962 007422 012700 170000
1963
1964 007426 000240
1965 007430 010411
1966 007432 011102
1967 007434 005011
1968
1969
1970
1971
1972 007436 030011
1973
1974
1975
1976
1977 007440 001402
1978 007442 000000
1979
1980
1981
1982
1983
1984
1985
1986 007444 000240

```

```

;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
;IN CASE AN ERROR OCCURS WHILE
;RUNNING A COUNT PATTERN
;THROUGH THE MAINTENANCE
;REGISTER SET UP THE PARITY ERROR
;TRAP VECTOR; NOTE THAT NO ERRORS
;SHOULD OCCUR IF THIS REGISTER
;AND THE PARITY LOGIC IS FUNCTIONING
;PROPERLY!
;FORCE MISSES TO BOTH GROUPS.
;NOTE, THE CODE IN THIS ARE
;MA1 THROUGH MA2, ASSEMBLES TO
;MACHINE CODE WHICH WILL
;HAVE THE PARITY BITS ON, 1'S!
;THE PATTERN IS LOADED INTO THE
;MAINTENANCE REGISTER, READ BACK
;AND THE MAINTENANCE REGISTER
;IS CLEARED.
;SEE IF ANY OF THE HIGH ORDER
;FOUR BITS, 15 TO 12,
;THE BITS WHICH CONTROL THE
;MAIN MEMORY DATA PARITY MAINTENANCE
;FUNCTION ARE STUCK ON.
;IF SO, THEN ALL THAT CAN
;BE DONE IS TO HALT!!!!!!
;FOR IF CONTROL IS PASSED TO
;ANY OTHER PART OF THIS PROGRAM
;THERE WOULD BE NO CONTROL
;OVER WHAT KIND OF DATA WOULD
;BE READ FROM MAIN MEMORY AND
;MAIN MEMORY DATA PARITY ERRORS
;WOULD BE LIKELY TO OCCUR.

```

```

†ST14: SCOPE
MOV #20,$TIMES ;;DO 20 ITERATIONS
MA=$TN-1
MOV #TST15,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOV $STSTM,$TMPD
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
MOV #MAERR,$CACHVEC ;IN CASE AN ERROR OCCURS WHILE
;RUNNING A COUNT PATTERN
;THROUGH THE MAINTENANCE
;REGISTER SET UP THE PARITY ERROR
;TRAP VECTOR; NOTE THAT NO ERRORS
;SHOULD OCCUR IF THIS REGISTER
;AND THE PARITY LOGIC IS FUNCTIONING
;PROPERLY!
;FORCE MISSES TO BOTH GROUPS.
MOV #MOM1,$CONTRL
MOV #MAINT,R1
CLR R4
MOV #MA1,$LPERR
MOV #170000,R0
MA1: NOP
MOV R4,(R1)
MOV (R1),R2
CLR (R1)
BIT R0,(R1)
BEG .+6
HALT
MA2: NOP

```

```

1987
1988 007446 011105          MOV      (R1),R5          ;SEE IF ANY OF THE LOW ORDER
1989 007450 001410          BEQ      MA3              ;BITS, 11 THROUGH 0, ARE STUCK
1990                                     ;AT ONE.
1991                                     ;IF SO REPORT THE ERROR.
1992 007452 010437 001236    MOV      R4,$TMP2
1993 007456 010537 001240    MOV      R5,$TMP3
1994 007462 104122          1$:     ERROR      122
1995 007464 012737 177777 031066  MOV      #-1,MANFLG      ;?????????????GO ON?????????????
1996
1997 007472 020402          MA3:    CMP      R4,R2          ;SEE IF THE PATTERN WRITTEN MATCHES
1998 007474 001410          BEQ      MA4              ;THE PATTERN READ.
1999
2000                                     ;IF NOT REPORT THE ERROR.
2001 007476 010437 001236    MOV      R4,$TMP2
2002 007502 010237 001240    MOV      R2,$TMP3
2003 007506 104123          1$:     ERROR      123
2004 007510 012737 177777 031102  MOV      #-1,MANFL2
2005
2006 007516 062704 000020    MA4:    ADD      #20,R4          ;INCREMENT THE COUNT PATTERN.
2007 007522 001341          BNE     MA1
2008 007524 000432          BR      MADONE
2009
2010 007526          MAERR:
2011                                     ;TRAP TO HERE IN THE EVENT
2012                                     ;THAT A PARITY ERROR OCCURS
2013                                     ;WHILE RUNNING THIS COUNT
2014                                     ;PATTERN TEST.
2014 007526 032737 000400 177744    BIT      #400,@#MEMERR
2015 007534 001005          BNE     MAERR1
2016                                     ;SEE IF THE ERROR WAS A MAINTENANCE
2017                                     ;ERROR, CAUSED BY A MAINTENANCE
2018 007536 012737 030522 000114    MOV      #SPUR,@#CACHVEC ;FUNCTION, IF NOT GO TO THE
2019 007544 000137 030522          JMP      SPUR             ;SPUR ROUTINE WHICH HANDLES SUCH UNEXPECTED
2020                                     ;ERRORS.
2020 007550 013737 177744 001242  MAERR1: MOV      @#MEMERR,$TMP4 ;IF THE ERROR WAS CAUSED BY A
2021 007556 013737 177740 001234    MOV      @#LOADRS,$TMP1 ;MAINT FUNCTION THEN REPORT THE
2022 007564 013737 177742 001236    MOV      @#HIADRS,$TMP2 ;FAILURE OF THAT REGISTER.
2023 007572 012637 001240    MOV      (SP)+,$TMP3
2024 007576 005726          TST     (SP)+
2025 007600 104124          1$:     ERROR      124
2026 007602 012737 177777 031102  MOV      #-1,MANFL2
2027
2028 007610 000742          BR      MA4              ;RETURN TO THE TEST.
2029
2030 007612 005037 177746          MADONE: CLR     @#CONTRL ;DONE
2031 007616 012737 030522 000114    MOV      #SPUR,@#CACHVEC
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042

```

:*****
: *TEST 15 CACHE MAINTENANCE AND ERROR REGISTERS TEST 1
: *
: *THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY
: *ERROR ON THE MAIN MEMORY ADDRESS AND CONTROL LINES, AND ALSO A TEST
: *OF THE ERROR REGISTER'S ABILITY TO APPROPRIATELY SET TO 104402. THE
: *REFERENCE CAUSING THIS ERROR WILL BE MADE FROM THE CPU DIRECTLY TO

```

2043 ;*THE CACHE.
2044 ;*
2045 ;*****
2046 007624 000004 TST15: SCOPF
2047 007626 012737 000040 001302 MOV #40,$TIMES ;DO 40 ITERATIONS
2048 000015 MAB=$TN-1
2049 ;SET THE SKAD REGISTER
2050 007634 012737 010122 030646 MOV #TST16,SKAD ;IN CASE THE TEST ABORTS.
2051
2052 007642 113737 001102 001232 MOVB $TSTNM,$TMP0
2053
2054 007650 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2055 007652 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2056 007654 104417 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2057 007656 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2058 007660 012737 007730 000114 MOV #MABRR0,$#CACHVEC ;SET UP FOR THE ERROR.
2059
2060 007666 012704 000002 MOV #2,R4 ;THIS IS THE PATTERN THAT WILL
2061 007672 012702 177750 MOV #MAINT,R2 ;BE PUT IN THE MAINTENANCE REG.
2062 007676 012737 000014 177746 MOV #MOM1,$#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2063
2064 007704 000240 NOP ;FOR SCOPING.
2065 007706 010412 MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
2066 007710 005012 CLR (R2) ;THE REFERENCE WHICH FETCHES
2067 ;THIS INSTRUCTION SHOULD
2068 ;CAUSE THE ABORT!
2069
2070 007712 MAB2: ;NO ABORT OCCURRED REPORT THE ERROR
2071 007712 010437 001236 MOV R4,$TMP2
2072 007716 104127 1$: ERROR 127
2073 007720 012737 177777 031102 MOV #-1,MANFL2
2074 007726 000474 BR MABDON
2075
2076 007730 022737 104402 177744 MABRR0: CMP #104402,$#MEMERR ;WHEN THE TRAP IS MADE TO THIS LOCATION
2077 007736 001036 BNE MABRR4 ;MAKE SURE THE ERROR REGISTER IS
2078 ;SET CORRECTLY. IF NOT GO TO MABRR4.
2079 007740 022626 MABRR1: CMP (SP)+,(SP)+ ;OTHERWISE RESET THE STACK.
2080 007742 012737 177777 177744 MABR15: MOV #-1,$#MEMERR ;ATTEMPT TO CLEAR THE ERROR REGISTER.
2081 007750 005737 177744 TST $#MEMERR
2082 007754 001416 BEQ MABRR3
2083
2084 007756 MABRR2: ;REPORT ERROR REGISTER WON'T CLEAR!
2085 007756 013737 177740 001236 MOV $#LOADRS,$TMP2
2086 007764 013737 177742 001240 MOV $#HIADRS,$TMP3
2087 007772 013737 177744 001242 MOV $#MEMERR,$TMP4
2088 010000 104130 1$: ERROR 130
2089 010002 012737 177777 031062 MOV #-1,MMRFLG
2090 010010 000443 BR MABDON
2091
2092 010012 022737 177740 177740 MABRR3: CMP #177740,$#LOADRS ;MAKE SURE THE ADDRESS
2093 010020 001356 BNE MABRR2 ;REGISTER RESET.
2094 010022 022737 000003 177742 CMP #3,$#HIADRS
2095 010030 001352 BNE MABRR2
2096 010032 000432 BR MABDON
2097
2098 010034 MABRR4: ;REPORT ERROR REGISTER NOT SET CORRECTLY!!

```

```

2099 010034 012637 001236
2100 010040 005726
2101 010042 013737 177740 001240
2102 010050 013737 177742 001242
2103 010056 012737 000002 001244
2104 010064 012737 104402 001246
2105 010072 013737 177744 001250
2106 010100 104131
2107 010102 012737 177777 031102
2108 010110 012737 177777 031076
2109 010116 000711
2110
2111 010120 104410
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122 010122 000004
2123 010124 012737 000040 001302
2124 000016
2125
2126 010132 012737 010440 030646
2127
2128 010140 113737 001102 001232
2129
2130 010146 104415
2131 010150 104416
2132 010152 104417
2133 010154 104420
2134 010156 012737 010236 000114
2135 010164 012704 010000
2136 010170 012702 177750
2137 010174 012737 000014 177746
2138 010202 000402
2139
2140 010204
2141 010204
2142 010210
2143 010210
2144
2145 010210 000240
2146 010212 010412
2147 010214 005701
2148
2149
2150 010216 005012
2151
2152 010220
2153 010220 010437 001236
2154

```

```

MOV (SP)+,$TMP2
TST (SP)+
MOV @#LOADRS,$TMP3
MOV @#HIADRS,$TMP4
MOV #2,$TMP5
MOV #104402,$TMP6
MOV @#MEMERR,$TMP7
1$: ERROR 131
MOV #-1,MANFL2
MOV #-1,MMRFL2
BR MABR15

```

MABDON: RSET

```

;GO SEE IF THE ERROR REGISTER
;CAN BE CLEARED.
;DONE!!

```

```

;*****
;TEST 16 CACHE MAINTENANCE AND ERROR REGISTERS TEST 2
;
;THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
;A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE.
;WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
;
;*****

```

```

TST16: SCOPE
MOV #40,$TIMES ;;DO 40 ITERATIONS
MB=$TN-1
MOV #TST17,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MBERRO,@#CACHVEC ;SET UP FOR THE ERROR.
MOV #10000,R4 ;PATTERN TO BE PUT INTO THE
MOV #MAINT,R2 ;MAINTENANCE REGISTER.
MOV #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
BR MBI

```

```

LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC

```

```

MB1: NOP
MB2: MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
TST R1 ;THIS IS A DUMMY INSTRUCTION
;WITH THE APPROPRIATE PARITY
;WHOSE FETCH WILL CAUSE THE ERROR.
CLR (R2)
MB3: ;REPORT ERROR. MAINTENANCE
MOV R4,$TMP2 ;FUNCTION FAILED TO
;CAUSE ERROR.

```

```

2155 010224 104127 16: ERROR 127
2156 010226 012737 177777 031102 MOV #-1,MANFL2
2157 010234 000500 BR MBDONE
2158
2159 010236 022737 104404 177744 MBERRO: CMP #104404,@MEMERR ;DID THE ERROR REGISTER
2160 010244 001042 BNE 69$ ;SET PROPERLY?
2161
2162 010246 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2163 010250 005037 177572 65$: CLR @MMR0
2164 010254 005037 172515 CLR @MMR3
2165 010260 012737 177777 177744 MOV #-1,@MEMERR ;TRY TO CLEAR THE ERROR
2166 010266 005737 177744 TST @MEMERR ;REGISTER.
2167 010272 001416 BEQ 68$
2168
2169 010274 66$: MOV @LOADRS,$TMP2 ;ERROR REGISTER WON'T
2170 010274 013737 177740 001236 MOV @HIADRS,$TMP3 ;CLEAR
2171 010302 013737 177742 001240 MOV @MEMERR,$TMP4
2172 010310 013737 177744 001242
2173
2174 010316 104130 67$: ERROR 130
2175 010320 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
2176 010326 000443 BR MBDONE
2177
2178 010330 022737 177740 177740 68$: CMP #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2179 010336 001356 BNE 66$ ;UNLOCKED.
2180 010340 022737 000003 177742 CMP #3,@HIADRS
2181 010346 001352 BNE 66$
2182 010350 000432 BR MBDONE
2183
2184 010352 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
2185 010352 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
2186 010356 005726 ;RESET THE STACK.
2187 010360 013737 177740 001240 MOV @LOADRS,$TMP3
2188 010366 013737 177742 001242 MOV @HIADRS,$TMP4
2189 010374 012737 010000 001244 MOV #10000,$TMP5
2190 010402 012737 104404 001246 MOV #104404,$TMP6
2191 010410 013737 177744 001250 MOV @MEMERR,$TMP7
2192
2193 010416 104131 70$: ERROR 131
2194 010420 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
2195 010426 012737 177777 031076 MOV #-1,MMRFL2
2196 010434 000705 BR 65$
2197 010436 104410 MBDONE: RSET
2198
2199
2200 ;*****
2201 ;*TEST 17 CACHE MAINTENANCE AND ERROR REGISTERS TEST 3
2202 ;*
2203 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2204 ;*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S HIGH BYTE.
2205 ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2206 ;*
2207 ;*****
2207 010440 000004 ST17: SCOPE
2208 010442 012737 000040 001302 MOV #40,$TIMES ;DO 40 ITERATIONS
2209 MC=$TN-1
2210 ;SET THE SKAD REGISTER

```

```

2211 010450 012737 010754 030646      MOV      #TST20,SKAD      ;IN CASE THE TEST ABORTS.
2212
2213 010456 113737 001102 001232      MOV      $TSTNM,$TMP0
2214
2215 010464 104415      SKPB&R      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2216 010466 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2217 010470 104417      SKPB&MN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2218 010472 104420      SKPB&HM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2219 010474 012737 010552 000114      MOV      #MCERR0,$#CACHVEC ;SET UP FOR THE ERROR.
2220 010502 012704 020000      MOV      #20000,R4      ;PATTERN TO BE USED IN THE
2221 010506 012702 177750      MOV      #MAINT,R2      ;MAINTENANCE REGISTER.
2222 010512 012737 000014 177746      MOV      #MDM1,$#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2223 010520 000401      BR
2224
2225      010522      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2226      010520      LOC=-4&LOC
2227      010524      LOC=LOC+4
2228      010524      .=LOC
2229
2230 010524 000240      MC1:      NOP
2231 010526 010412      MOV      R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2232 010530 005701      MC2:      TST      R1      ;THE FETCH OF THIS INSTRUCTION
2233      ;SHOULD CAUSE THE ABORT.
2234 010532 005012      CLR      (R2)
2235
2236 010534      MC3:
2237 010534 010437 001236      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
2238      ;FUNCTION FAILED TO
2239      ;CAUSE ERROR.
2240 010540 104127      1$:      ERROR 127
2241 010542 012737 177777 031102      MOV      #-1,MANFL2
2242 010550 000500      BR      MCDONE
2243 010552 022737 104404 177744      MCERR0:  CMP      #104404,$#MEMERR ;DID THE ERROR REGISTER
2244 010560 001042      BNE      69$      ;SET PROPERLY?
2245
2246 010562 022626      64$:      CMP      (SP)+,(SP)+ ;RESET THE STACK
2247 010564 005037 177572      65$:      CLR      $#MMR0
2248 010570 005037 172516      CLR      $#MMR3
2249 010574 012737 177777 177744      MOV      #-1,$#MEMERR ;TRY TO CLEAR THE ERROR
2250 010602 005737 177744      TST      $#MEMERR ;REGISTER.
2251 010606 001416      BEQ      68$
2252
2253 010610      66$:
2254 010610 013737 177740 001236      MOV      $#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2255 010616 013737 177742 001240      MOV      $#HIADRS,$TMP3 ;CLEAR
2256 010624 013737 177744 001242      MOV      $#MEMERR,$TMP4
2257
2258 010632 104130      67$:      ERROR 130
2259 010634 012737 177777 031062      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
2260 010642 000443      BR      MCDONE
2261
2262 010644 022737 177740 177740      68$:      CMP      #177740,$#LOADRS ;SEE IF ADDRESS REGISTER
2263 010652 001356      BNE      66$      ;UNLOCKED.
2264 010654 022737 000003 177742      CMP      #3,$#HIADRS
2265 010662 001352      BNE      66$
2266 010664 000432      BR      MCDONE

```

```

2267
2268 010666          69$:          :REPORT ERROR REGISTER
2269 010666 012637 001236      MOV      (SP)+,$TMP2      :NOT SET AS EXPECTED.
2270 010672 005726          TST      (SP)+          :RESET THE STACK.
2271 010674 013737 177740 001240  MOV      @#LOADRS,$TMP3
2272 010702 013737 177742 001242  MOV      @#HIADRS,$TMP4
2273 010710 012737 020000 001244  MOV      #20000,$TMP5
2274 010716 012737 104404 001246  MOV      #104404,$TMP6
2275 010724 013737 177744 001250  MOV      @#MEMERR,$TMP7
2276
2277 010732 104131          70$:      ERROR      131
2278 010734 012737 177777 031102  MOV      #-1,MANFL2      ;SIGNAL BAD REGISTER
2279 010742 012737 177777 031076  MOV      #-1,MMRFL2
2280 010750 000705          BR        65$
2281 010752 104410          MCDONE:  RSET
2282
2283          ;*****
2284          ;*TEST 20          CACHE MAINTENANCE AND ERROR REGISTERS TEST 4
2285          ;*
2286          ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2287          ;*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE.
2288          ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2289          ;*
2290          ;*****
2291 010754 000004          TST20:  SCOPE
2292 010756 012737 000040 001302  MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2293          MD=$TN-1
2294
2295 010764 012737 011274 030646      MOV      #TST21,SKAD      ;SET THE SKAD REGISTER
2296          ;IN CASE THE TEST ABORTS.
2297 010772 113737 001102 001232      MOV      $TSTNM,$TMP0
2298
2299 011000 104415          SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2300 011002 104416          SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2301 011004 104417          SKPBMM      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2302 011006 104420          SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2303 011010 012737 011072 000114  MOV      #MDERR0,@#CACHVEC ;SET UP FOR THE ERROR.
2304 011016 012704 040000          MOV      #40000,R4        ;PATTERN TO BE PUT IN THE
2305 011022 012702 177750          MOV      #MAINT,R2        ;MAINTENANCE REGISTER.
2306 011026 012737 000014 177746  MOV      #MOM1,@#CONTRL   ;FORCE MISSES TO BOTH GROUPS.
2307 011034 000402          BR        MD1
2308
2309          LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2310          LOC=-4&LOC
2311          LOC=LOC+4
2312          .=LOC
2313
2314 011040 000240          MD1:      NOP
2315 011042 000240          NOP
2316 011044 010412          MOV      R4,(R2)        ;SET THE MAINTENANCE REGISTER.
2317 011046 005701          MD2:      TST      R1    ;THE FETCH OF THIS INSTRUCTION
2318          ;SHOULD CAUSE THE MAIN MEMORY
2319          ;DATA PARITY ABORT.
2320 011050 005012          CLR      (R2)
2321 011052 000240          NOP
2322

```



```

2323 011054          MD3:          ;REPORT ERROR. MAINTENANCE
2324 011054 010437 001236      MOV      R4,$TMP2      ;FUNCTION FAILED TO
2325                                ;CAUSE ERROR.
2326 011060 104127          1$:      ERROR 127
2327 011062 012737 177777 031102 MOV      #-1,MANFL2
2328 011070 000500          BR        MDDONE
2329
2330 011072 022737 104410 177744 MDERRO: CMP      #104410,@#MEMERR ;DID THE ERROR REGISTER
2331 011100 001042          BNE      69$          ;SET PROPERLY?
2332
2333 011102 022626          64$:      CMP      (SP)+,(SP)+ ;RESET THE STACK
2334 011104 005037 177572          65$:      CLR      @#MMR0
2335 011110 005037 172516          CLR      @#MMR3
2336 011114 012737 177777 177744 MOV      #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
2337 011122 005737 177744          TST      @#MEMERR ;REGISTER.
2338 011126 001416          BEQ      68$
2339
2340 011130          66$:          MOV      @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2341 011130 013737 177740 001236 MOV      @#HIADRS,$TMP3 ;CLEAR
2342 011136 013737 177742 001240 MOV
2343 011144 013737 177744 001242 MOV      @#MEMERR,$TMP4
2344
2345 011152 104130          67$:      ERROR 130
2346 011154 012737 177777 031062 MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
2347 011162 000443          BR        MDDONE
2348
2349 011164 022737 177740 177740 68$:      CMP      #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
2350 011172 001356          BNE      66$          ;UNLOCKED.
2351 011174 022737 000003 177742 CMP      #3,@#HIADRS
2352 011202 001352          BNE      66$
2353 011204 000432          BR        MDDONE
2354
2355 011206          69$:          MOV      (SP)+,$TMP2 ;REPORT ERROR REGISTER
2356 011206 012637 001236      TST      (SP)+ ;NOT SET AS EXPECTED.
2357 011212 005726          MOV      @#LOADRS,$TMP3 ;RESET THE STACK.
2358 011214 013737 177740 001240 MOV      @#HIADRS,$TMP4
2359 011222 013737 177742 001242 MOV
2360 011230 012737 040000 001244 MOV      #40000,$TMP5
2361 011236 012737 104410 001246 MOV      #104410,$TMP6
2362 011244 013737 177744 001250 MOV      @#MEMERR,$TMP7
2363
2364 011252 104131          70$:      ERROR 131
2365 011254 012737 177777 031102 MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
2366 011262 012737 177777 031076 MOV      #-1,MMRFL2
2367 011270 000705          BR        65$
2368 011272 104410          MDDONE: RSET
2369
2370 ;*****
2371 ;*TEST 21      CACHE MAINTENANCE AND ERROR REGISTERS TEST 5
2372 ;*
2373 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2374 ;*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S HIGH BYTE.
2375 ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2376 ;*
2377 ;*****
2378 011274 000004      †ST21: SCOPE

```

```

2379 011276 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2380                                ME=$TN-1
2381
2382 011304 012737 011614 030646      MOV      #TST2,SKAD     ;SET THE SKAD REGISTER
2383                                ;IN CASE THE TEST ABORTS.
2384 011312 113737 001102 001232      MOVB    $TSTNM,$TMP0
2385
2386 011320 104415                                SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2387 011322 104415                                SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2388 011324 104417                                SKPBMN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
2389 011326 104420                                SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2390 011330 012737 011412 000114      MOV      #MEERRO,$#CACHVEC ;SET UP FOR THE ERROR.
2391 011336 012704 100C00      MOV      #100000,R4      ;PATTERN TO BE PUT IN THE
2392 011342 012702 177750      MOV      #MAINT,R2      ;MAINTENANCE REGISTER.
2393 011346 012737 000014 177746      MOV      #MOM1,$#CONTRL  ;FORCE MISSES TO BOTH GROUPS.
2394 011354 000402      BR      ME1
2395
2396                                LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2397                                LOC=-4&LOC
2398                                LOC=LOC+4
2399                                .=LOC
2400
2401 011360 000240      NOP
2402 011362 000240      ME1:     NOP
2403 011364 010412      MOV      R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2404 011366 005701      ME2:     TST      R1      ;THE FETCH OF THIS INSTRUCTION
                                ;SHOULD CAUSE THE ABORT.
2405
2406 011370 005012      CLR      (R2)
2407 011372 000240      NOP
2408
2409 011374      ME3:
2410 011374 010437 001236      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
                                ;FUNCTION FAILED TO
                                ;CAUSE ERROR.
2411
2412 011400 104127      1$:     ERROR  127
2413 011402 012737 177777 031102      MOV      #-1,MANFL2
2414 011410 000500      BR      MEDONE
2415
2416 011412 022737 104410 177744      MEERRO:  CMP      #104410,$#MEMERR ;DID THE ERROR REGISTER
2417 011420 001042      BNE      69$          ;SET PROPERLY?
2418
2419 011422 022626      64$:    CMP      (SP)+,(SP)+ ;RESET THE STACK
2420 011424 005037 177572      65$:    CLR      $#MMR0
2421 011430 005037 172516      CLR      $#MMR3
2422 011434 012737 177777 177744      MOV      #-1,$#MEMERR ;TRY TO CLEAR THE ERROR
2423 011442 005737 177744      TST      $#MEMERR      ;REGISTER.
2424 011446 001416      BEQ      68$
2425
2426 011450      66$:
2427 011450 013737 177740 001236      MOV      $#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2428 011456 013737 177742 001240      MOV      $#HIADRS,$TMP3 ;CLEAR
2429 011464 013737 177744 001242      MOV      $#MEMERR,$TMP4
2430
2431 011472 104130      67$:
2432 011474 012737 177777 031062      ERROR  130
2433 011502 000443      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
2434      BR      MEDONE

```

```

2435 011504 022737 177740 177740 698:  CMP      #177740,0#LOADRS ;SEE IF ADDRESS REGISTER
2436 011512 001356                BNE      66$          ;UNLOCKED.
2437 011514 022737 000003 177742  CMP      #3,0#HIADRS
2438 011522 001352                BNE      66$
2439 011524 000432                BR       MEDONE
2440
2441 011526                698:
2442 011526 012637 001236  MOV      (SP)+,$TMP2 ;REPORT ERROR REGISTER
2443 011532 005726                TST     (SP)+       ;NOT SET AS EXPECTED.
2444 011534 013737 177740 001240  MOV      0#LOADRS,$TMP3 ;RESET THE STACK.
2445 011542 013737 177742 001242  MOV      0#HIADRS,$TMP4
2446 011550 012737 100000 001244  MOV      #100000,$TMP5
2447 011556 012737 104410 001246  MOV      #104410,$TMP6
2448 011564 013737 177744 001250  MOV      0#MEMERR,$TMP7
2449
2450 011572 104131 708:  ERROR   131
2451 011574 012737 177777 031102  MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
2452 011602 012737 177777 031076  MOV      #-1,MMRFL2
2453 011610 000705                BR       65$
2454 011612 104410  MEDONE: RSET
2455
2456 ;*****
2457 ;*TEST 22      CACHE MAINTENANCE AND ERROR REGISTERS TEST 6
2458 ;*
2459 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2460 ;*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE,
2461 ;*WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2462 ;*
2463 ;*****
2464 011614 000004  TST2:  SCOPE
2465 011616 012737 000040 001302  MOV      #40,$TIMES ;;DO 40 ITERATIONS
2466                000022  MF=$TN-1
2467
2468 011624 012737 012130 030646  MOV      #TST23,SKAD ;SET THE SKAD REGISTER
2469                ;IN CASE THE TEST ABORTS.
2470 011632 113737 001102 001232  MOV      $TSTNM,$TMP0
2471 011640 012737 011726 000114  MOV      #MFERR0,0#CACHVEC ;SET UP FOR THE ERROR.
2472 011646 012704 010000                MOV      #10000,R4 ;PATTERN TO BE LOADED INTO THE
2473 011652 012702 177750                MOV      #MAINT,R2 ;MAINTENANCE REGISTER.
2474 011656 012737 000014 177746  MOV      #MOM1,0#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2475 011664 012705 011706                MOV      #MF2,R5 ;A REFERENCE TO THIS ADDRESS
2476                ;WILL CAUSE A PARITY TRAP BECAUSE
2477                ;THE OTHER WORD IN THE PAIR
2478                ;WILL HAVE THE APPROPRIATE
2479                ;PARITY TO CAUSE THE MAINTENANCE
2480                ;FUNCTION WHICH WILL BE SET
2481                ;TO FORCE THE ERROR.
2482 011670 000401                BR       MF1
2483
2484                011672  LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2485                011670  LOC=-4&LOC
2486                011674  LOC=LOC+4
2487                011674  .=LOC
2488
2489 011674 000240  MF1:  NOP
2490 011676 010412  MOV      R4,(R2) ;SET THE MAINTENANCE REGISTER.

```

```

2491 011700 021502          CMP      (R5),R2          :THIS REFERENCE TO (R5) WILL CAUSE A
2492 011702 005012          CLR      (R2)           :PARITY TRAP SINCE THE OTHER IN THAT
2493                                     :PAIR WILL CAUSE A PARITY ERROR.
2494 011704 005701          TST      R1             :THIS WORD WILL CAUSE THE ERROR.
2495 011706 000240          MF2:    NOP            :WHEN THIS WORD IS REFERENCED.
2496
2497 011710                                     MF3:
2498 011710 010437 001236          MOV      R4,$TMP2       :REPORT ERROR. MAINTENANCE
2499                                     :FUNCTION FAILED TO
2500 011714 104127          1$:      ERROR      127
2501 011716 012737 177777 031102  MOV      #-1,MANFL2
2502 011724 000500          BR       MFDONE
2503
2504 011726 022737 004404 177744  MFERR0:  CMP      #4404,@MEMERR :DID THE ERROR REGISTER
2505 011734 001042          BNE     69$            :SET PROPERLY?
2506
2507 011736 022626          64$:    CMP      (SP)+,(SP)+ :RESET THE STACK
2508 011740 005037 177572          65$:    CLR      @MMR0
2509 011744 005037 172516          CLR      @MMR3
2510 011750 012737 177777 177744  MOV      #-1,@MEMERR :TRY TO CLEAR THE ERROR
2511 011756 005737 177744          TST      @MEMERR       :REGISTER.
2512 011762 001416          BEQ     68$
2513
2514 011764                                     66$:
2515 011764 013737 177740 001236  MOV      @LOADRS,$TMP2 :ERROR REGISTER WON'T
2516 011772 013737 177742 001240  MOV      @HIADRS,$TMP3 :CLEAR
2517 012000 013737 177744 001242  MOV      @MEMERR,$TMP4
2518
2519 012006 104130          67$:    ERROR      130
2520 012010 012737 177777 031062  MOV      #-1,MMRFLG   :SIGNAL BAD REGISTER
2521 012016 000443          BR       MFDONE
2522
2523 012020 022737 177740 177740  68$:    CMP      #177740,@LOADRS :SEE IF ADDRESS REGISTER
2524 012026 001356          BNE     66$            :UNLOCKED.
2525 012030 022737 000003 177742  CMP      #3,@HIADRS
2526 012036 001352          BNE     66$
2527 012040 000432          BR       MFDONE
2528
2529 012042                                     69$:
2530 012042 012637 001236          MOV      (SP)+,$TMP2   :REPORT ERROR REGISTER
2531 012046 005726          TST      (SP)+        :NOT SET AS EXPECTED.
2532 012050 013737 177740 001240  MOV      @LOADRS,$TMP3 :RESET THE STACK.
2533 012056 013737 177742 001242  MOV      @HIADRS,$TMP4
2534 012064 012737 010000 001244  MOV      #10000,$TMP5
2535 012072 012737 004404 001246  MOV      #4404,$TMP6
2536 012100 013737 177744 001250  MOV      @MEMERR,$TMP7
2537
2538 012106 104131          70$:    ERROR      131
2539 012110 012737 177777 031102  MOV      #-1,MANFL2   :SIGNAL BAD REGISTER
2540 012116 012737 177777 031076  MOV      #-1,MMRFL2
2541 012124 000705          BR       65$
2542 012126 104410          MFDONE: RSET
2543
2544 ;*****
2545 ;*TEST 23          CACHE MAINTENANCE AND ERROR REGISTERS TEST 7
2546 ;*

```

```

2547      ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2548      ;*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE.
2549      ;*WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2550      ;*
2551      ;*****
2552 012130 000004      TST23: SCOPE
2553 012132 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2554      000023      MG=$TN-1
2555      ;SET THE SKAD REGISTER
2556 012140 012737 012450 030646      MOV      #TST24,SKAD    ;IN CASE THE TEST ABORTS.
2557
2558 012146 113737 001102 001232      MOV      $TSTNM,$TMPD
2559
2560 012154 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2561 012156 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2562 012160 104417      SKPBMN      ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
2563 012162 104420      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2564 012164 012704 040000      MOV      #40000,R4      ;THIS PATTERN WILL BE PUT IN THE
2565 012170 012704 177750      MOV      #MAINT,R4      ;MAINTENANCE REGISTER.
2566 012174 012737 012246 000114      MOV      #MGERR0,@#CACHVEC ;SET UP FOR THE ERROR.
2567 012202 012737 000014 177746      MOV      #MDM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2568 012210 000401      BR      MG1
2569
2570      012212      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2571      012210      LOC=-4&LOC
2572      012214      LOC=LOC+4
2573      012214      .=LOC
2574
2575 012214 000240      MG1:      NOP
2576 012216 010412      MOV      R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2577 012220 000240      NOP
2578 012222 005701      MG2:      TST      R1      ;THE REFERENCE TO THIS NOP
2579      ;SHOULD CAUSE A PARITY ERROR TO OCCUR AT
2580 012224 005012      CLR      (R2)      ;MG2, RESULTING IN A TRAP!
2581 012226 000240      NOP
2582
2583 012230      MG3:
2584 012230 010437 001236      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
2585      ;FUNCTION FAILED TO
2586      ;CAUSE ERROR.
2586 012234 104127      1$:      ERROR 127
2587 012236 012737 177777 031102      MOV      #-1,MANFL2
2588 012244 000500      BR      MGDONE
2589
2590 012246 022737 004410 177744      MGERR0:  CMP      #4410,@#MEMERR ;DID THE ERROR REGISTER
2591 012254 001042      BNE      69$          ;SET PROPERLY?
2592
2593 012256 022626      64$:      CMP      (SP)+,(SP)+ ;RESET THE STACK
2594 012260 005037 177572      65$:      CLR      @#MMR0
2595 012264 005037 172516      CLR      @#MMR3
2596 012270 012737 177777 177744      MOV      #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
2597 012276 005737 177744      TST      @#MEMERR    ;REGISTER.
2598 012302 001416      BEQ      68$
2599
2600 012304      66$:
2601 012304 013737 177740 001236      MOV      @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2602 012312 013737 177742 001240      MOV      @#HIADRS,$TMP3 ;CLEAR

```

```

2603 012320 013737 177744 001242      MOV      3#MEMERR,$TMP4
2604
2605 012326 104130      67$:    ERROR      130
2606 012330 012737 177777 031062      MOV      #-1,MMRFLG      ;SIGNAL BAD REGISTER
2607 012336 000443      BR      MGDONE
2608
2609 012340 022737 177740 177740 68$:    CMP      #177740,3#LOADRS ;SEE IF ADDRESS REGISTER
2610 012346 001356      BNE     66$           ;UNLOCKED.
2611 012350 022737 000003 177742      CMP      #3,3#HIADRS
2612 012356 001352      BNE     66$
2613 012360 000432      BR      MGDONE
2614
2615 012362      69$:
2616 012362 012637 001236      MOV      (SP)+,$TMP2      ;REPORT ERROR REGISTER
2617 012366 005726      TST     (SP)+           ;NOT SET AS EXPECTED.
2618 012370 013737 177740 001240      MOV      2#LOADRS,$TMP3 ;RESET THE STACK.
2619 012376 013737 177742 001242      MOV      3#HIADRS,$TMP4
2620 012404 012737 040000 001244      MOV      #40000,$TMP5
2621 012412 012737 004410 001246      MOV      #4410,$TMP6
2622 012420 013737 177744 001250      MOV      2#MEMERR,$TMP7
2623
2624 012426 104131      70$:    ERROR      131
2625 012430 012737 177777 031102      MOV      #-1,MANFL2     ;SIGNAL BAD REGISTER
2626 012436 012737 177777 031076      MOV      #-1,MMRFL2
2627 012444 000705      BR      65$
2628 012446 104410      MGDONE: RSET
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642 012450 000004
2643 012452 012737 000040 001302
2644      000024
2645
2646 012460 012737 013014 030646
2647
2648 012466 113737 001102 001232
2649
2650 012474 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2651 012476 104416      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2652 012500 104417      SKPBMN     ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
2653 012502 104420      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2654 012504 012737 012612 000114      MOV      #MHERRO,2#CACHVEC ;SET UP FOR THE ERROR.
2655 012512 012704 000400      MOV      #400,R4 ;PATTERN TO BE PUT IN MAINT. REG.
2656 012516 012702 177750
2657 012522 012737 000030 177746      MOV      #MAINT,R2
2658      MOV      #SOM1,2#CONTRL ;FORCE SELECT GROUP 0 AND
;FORCE MISS THE OTHER

```

```

*****
*TEST 24      CACHE MAINTENANCE AND ERROR REGISTERS TEST 10
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE
*LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****

```

```

*****
†ST24: SCOPE
MOV      #40,$TIMES      ;;DO 40 ITERATIONS
MH=$TN-1
MOV      #TST25,SKAD     ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB     $TSTNM,$TMP0
SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN     ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV      #MHERRO,2#CACHVEC ;SET UP FOR THE ERROR.
MOV      #400,R4 ;PATTERN TO BE PUT IN MAINT. REG.
MOV      #MAINT,R2
MOV      #SOM1,2#CONTRL ;FORCE SELECT GROUP 0 AND
;FORCE MISS THE OTHER

```



```

2715 012726 012637 001236      MOV      (SP)+,$TMP2      ;NOT SET AS EXPECTED.
2716 012732 005726      TST      (SP)+          ;RESET THE STACK.
2717 012734 013737 177740 001240      MOV      2#LOADRS,$TMP3
2718 012742 013737 177742 001242      MOV      2#HIADRS,$TMP4
2719 012750 012737 000400 001244      MOV      #400,$TMP5
2720 012756 012737 004420 001246      MOV      #4420,$TMP6
2721 012764 013737 177744 001250      MOV      2#MEMERR,$TMP7
2722
2723 012772 104131      709:    ERROR      131
2724 012774 012737 177777 031102      MOV      #-1,MANFL2      ;SIGNAL BAD REGISTER
2725 013002 012737 177777 031076      MOV      #-1,MMRFL2
2726 013010 000705      BR       655
2727 013012 104410      MHDONE: RSET
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740

```

```

*****
*TEST 25      CACHE MAINTENANCE AND ERROR REGISTERS TEST 11
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE
*HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****

```

```

2741 013014 000004      TST25:  SCOPE
2742 013016 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2743 000025      MI=$TN-1
2744
2745 013024 012737 013360 030646      MOV      #TST26,SKAD      ;SET THE SKAD REGISTER
2746                                     ;IN CASE THE TEST ABORTS.
2747 013032 113737 001102 001232      MOVB     $TSTNM,$TMP0
2748
2749 013040 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2750 013042 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2751 013044 104417      SKPBMN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2752 013046 104420      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2753 013050 012737 013156 000114      MOV      #MIERR0,2#CACHVEC ;SET UP FOR THE ERROR.
2754 013056 012704 001000      MOV      #1000,R4        ;PATTERN TO BE PUT IN MAINT. REG.
2755 013062 012702 177750      MOV      #MAINT,R2
2756 013066 012737 000030 177746      MOV      #SJM1,2#CONTRL  ;FORCE SELECT GROUP 0 AND
2757                                     ;FORCE MISS THE OTHER
2758                                     ;GROUP
2759 013074 012705 013136      MOV      #MI1,R5        ;MAKE MI1 A HIT IN
2760 013100 005715      TST      (R5)          ;GROUP GP.
2761 013102 005715      TST      (R5)
2762
2763
2764 013104 032737 000010 177752      BIT      #10,2#HITMIS    ;SEE IF REFERENCE ADDRESS
2765 013112 001007      BNE      1$           ;IS A HIT.
2766                                     ;IF NOT ERROR!
2767 013114 010537 001236      MOV      R5,$TMP2
2768 013120 012737 000000 001234      MOV      #0,$TMP1
2769 013126 104001      ERROR     1
2770

```



```

2771 013130 104411          SKIPT          ;ERROR FATAL. GO TO NEXT TEST.
2772
2773 013132 000240          15:      NOP          ;PUT THE PATTERN IN THE
2774 013134 010412          ;MAINTENANCE REGISTER.
2775 013136 005012          MI1:     CLR          (R2) ;THE FETCH OF THIS NEXT
2776                                     ;INSTRUCTION SHOULD CAUSE
2777                                     ;A PARITY ERROR IN THE
2778                                     ;CACHE ADDRESS MEMORY GROUP GP.
2779
2780
2781 013140          MI2:
2782 013140 010437 001236          MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
2783                                     ;FUNCTION FAILED TO
2784                                     ;CAUSE ERROR.
2784 013144 104127          15:      ERROR      127
2785 013146 012737 177777 031102  MOV      #-1,MANFL2
2786 013154 000500          BR       MIDONE
2787
2788 013156 022737 004420 177744  MIERRO:  CMP      #4420,@#MEMERR ;DID THE ERROR REGISTER
2789 013164 001042          BNE     69$           ;SET PROPERLY?
2790
2791 013166 022626          64$:     CMP      (SP)+,(SP)+ ;RESET THE STACK
2792 013170 005037 177572          65$:     CLR      @#MMR0
2793 013174 005037 172516          CLR      @#MMR3
2794 013200 012737 177777 177744  MOV      #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
2795 013206 005737 177744          TST     @#MEMERR      ;REGISTER.
2796 013212 001416          BEQ     68$
2797
2798 013214          66$:
2799 013214 013737 177740 001236          MOV      @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2800 013222 013737 177742 001240          MOV      @#HIADRS,$TMP3 ;CLEAR
2801 013230 013737 177744 001242          MOV      @#MEMERR,$TMP4
2802
2803 013236 104130          67$:     ERROR      130
2804 013240 012737 177777 031062  MOV      #-1,MMRFLG    ;SIGNAL BAD REGISTER
2805 013246 000443          BR       MIDONE
2806
2807 013250 022737 177740 177740  68$:     CMP      #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
2808 013256 001356          BNE     66$           ;UNLOCKED.
2809 013260 022737 000003 177742  CMP      #3,@#HIADRS
2810 013266 001352          BNE     66$
2811 013270 000432          BR       MIDONE
2812
2813 013272          69$:
2814 013272 012637 001236          MOV      (SP)+,$TMP2    ;REPORT ERROR REGISTER
2815 013276 005726          TST     (SP)+          ;NOT SET AS EXPECTED.
2816 013300 013737 177740 001240  MOV      @#LOADRS,$TMP3 ;RESET THE STACK.
2817 013306 013737 177742 001242  MOV      @#HIADRS,$TMP4
2818 013314 012737 001000 001244  MOV      #1000,$TMP5
2819 013322 012737 004420 001246  MOV      #4420,$TMP6
2820 013330 013737 177744 001250  MOV      @#MEMERR,$TMP7
2821
2822 013336 104131          70$:     ERROR      131
2823 013340 012737 177777 031102  MOV      #-1,MANFL2    ;SIGNAL BAD REGISTER
2824 013346 012737 177777 031076  MOV      #-1,MMRFL2
2825 013354 000705          BR       65$
2826 013356 104410          MIDONE:  RSET

```

28000
28001
28002
28003
28004
28005
28006
28007
28008
28009
28010
28011
28012
28013
28014
28015
28016
28017
28018
28019
28020
28021
28022
28023
28024
28025
28026
28027
28028
28029
28030
28031
28032
28033
28034
28035
28036
28037
28038
28039
28040
28041
28042
28043
28044
28045
28046
28047
28048
28049
28050
28051
28052
28053
28054
28055
28056
28057
28058
28059
28060
28061
28062
28063
28064
28065
28066
28067
28068
28069
28070
28071
28072
28073
28074
28075
28076
28077
28078
28079
28080
28081
28082

013360 000004
013362 012737 000040 001302
000026
013370 012737 013724 030646
013376 113737 001102 001232
013404 104415
013406 104416
013410 104417
013412 104420
013414 012737 013522 000114
013422 012704 002000
013426 012702 177750
013432 012737 000044 177746
013440 012705 013502
013444 005715
013446 005715
013450 032737 000010 177752
013456 001007
013460 010537 001236
013464 012737 000001 001234
013472 104001
013474 104411
013476 000240
013500 010412
013502 005012
013504
013504 010437 001236

```
*****  
*TEST 26          CACHE MAINTENANCE AND ERROR REGISTERS TEST 12  
*  
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY  
*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE  
*LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S  
*ABILITY TO SET CORRECTLY FOR THIS ERROR.  
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU  
*TO THE CACHE.  
*  
*****  
TST26:  SCOPE  
        MOV      #40,$TIMES      ;;DO 40 ITERATIONS  
        MJ=$TN-1  
        MOV      #TST27,SKAD     ;SET THE SKAD REGISTER  
                                ;IN CASE THE TEST ABORTS.  
        MOVB    $TSTNM,$TMP0  
        SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.  
        SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.  
        SKPBMN     ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.  
        SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.  
        MOV      #MJERR0,$#CACHVEC ;SET UP FOR THE ERROR.  
        MOV      #2000,R4          ;PATTERN TO BE PUT IN MAINT. REG.  
        MOV      #MAINT,R2  
        MOV      #SIM0,$#CONTRL   ;FORCE SELECT GROUP 1 AND  
                                ;FORCE MISS THE OTHER  
                                ;GROUP  
        MOV      #MJ1,R5          ;MAKE MJ1 A HIT IN  
        TST      (R5)             ;GROUP GP.  
        TST      (R5)  
                                ;SEE IF REFERENCE ADDRESS  
                                ;IS A HIT.  
        BIT      #10,$#HITMIS  
        BNE     1$  
                                ;IF NOT ERROR!  
        MOV      R5,$TMP2  
        MOV      #1,$TMP1  
        ERROR   1  
        SKIPT  
                                ;ERROR FATAL. GO TO NEXT TEST.  
1$:     NOP  
        MOV      R4,(R2)  
MJ1:    CLR      (R2)  
                                ;PUT THE PATTERN IN THE  
                                ;MAINTENANCE REGISTER.  
                                ;THE FETCH OF THIS NEXT  
                                ;INSTRUCTION SHOULD CAUSE  
                                ;A PARITY ERROR IN THE  
                                ;CACHE ADDRESS MEMORY GROUP GP.  
MJ2:    MOV      R4,$TMP2  
                                ;REPORT ERROR. MAINTENANCE  
                                ;FUNCTION FAILED TO  
                                ;CAUSE ERROR.
```

```

2883 013510 104127 18: ERROR 127
2884 013512 012737 177777 031102 MOV #-1,MANFL2
2885 013520 000500 BR MJDONE
2886
2887 013522 022737 004440 177744 MJERRO: CMP #4440,2#MEMERR ;DID THE ERROR REGISTER
2888 013530 001042 BNE 69$ ;SET PROPERLY?
2889
2890 013532 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2891 013534 005037 177572 65$: CLR 2#MMR0
2892 013540 005037 172516 CLR 2#MMR3
2893 013544 012737 177777 177744 MOV #-1,2#MEMERR ;TRY TO CLEAR THE ERROR
2894 013552 005737 177744 TST 2#MEMERR ;REGISTER.
2895 013556 001416 BEQ 68$
2896
2897 013560 66$: ;ERROR REGISTER WON'T
2898 013560 013737 177740 001236 MOV 2#LOADRS,$TMP2 ;CLEAR
2899 013566 013737 177742 001240 MOV 2#HIADRS,$TMP3
2900 013574 013737 177744 001242 MOV 2#MEMERR,$TMP4
2901
2902 013602 104130 67$: ERROR 130
2903 013604 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
2904 013612 000443 BR MJDONE
2905
2906 013614 022737 177740 177740 68$: CMP #177740,2#LOADRS ;SEE IF ADDRESS REGISTER
2907 013622 001356 BNE 66$ ;UNLOCKED.
2908 013624 022737 000003 177742 CMP #3,2#HIADRS
2909 013632 001352 BNE 66$
2910 013634 000432 BR MJDONE
2911
2912 013636 69$: ;REPORT ERROR REGISTER
2913 013636 012637 001236 MOV (SP)+,$TMP2 ;NOT SET AS EXPECTED.
2914 013642 005726 TST (SP)+ ;RESET THE STACK.
2915 013644 013737 177740 001240 MOV 2#LOADRS,$TMP3
2916 013652 013737 177742 001242 MOV 2#HIADRS,$TMP4
2917 013660 012737 002000 001244 MOV #2000,$TMP5
2918 013666 012737 004440 001246 MOV #4440,$TMP6
2919 013674 013737 177744 001250 MOV 2#MEMERR,$TMP7
2920
2921 013702 104131 70$: ERROR 131
2922 013704 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
2923 013712 012737 177777 031076 MOV #-1,MMRFL2
2924 013720 000705 BR 65$
2925 013722 104410 MJDONE: RSET

```

```

2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938

```

```

:*****
:TEST 27 CACHE MAINTENANCE AND ERROR REGISTERS TEST 13
:*
:*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
:*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE
:*HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
:*ABILITY TO SET CORRECTLY FOR THIS ERROR.
:*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
:*TO THE CACHE.
:*
:*****

```

```

2939 013724 000004 TST27: SCOPE
2940 013726 012737 000040 001302 MOV #40,$TIMES ;;DO 40 ITERATIONS
2941 000027 MK=$TN-1
2942
2943 013734 012737 014270 030646 MOV #TST30,SKAD ;SET THE SKAD REGISTER
2944 ;IN CASE THE TEST ABORTS.
2945 013742 113737 001102 001232 MOVB $TSTNM,$TMP0
2946
2947 013750 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2948 013752 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2949 013754 104417 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2950 013756 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2951 013760 012737 014066 000114 MOV #MKERRO,@#CACHVEC ;SET UP FOR THE ERROR.
2952 013766 012704 004000 MOV #4000,R4 ;PATTERN TO BE PUT IN MAINT. REG.
2953 013772 012702 177750 MOV #MAINT,R2
2954 013776 012737 000044 177746 MOV #SIMD,@#CONTRL ;FORCE SELECT GROUP 1 AND
2955 ;FORCE MISS THE OTHER
2956 ;GROUP
2957 014004 012705 014046 MOV #MK1,R5 ;MAKE MK1 A HIT IN
2958 014010 005715 TST (R5) ;GROUP GP.
2959 014012 005715 TST (R5)
2960
2961
2962 014014 032737 000010 177752 BIT #10,@#HITMIS ;SEE IF REFERENCE ADDRESS
2963 014022 001007 BNE 1$ ;IS A HIT.
2964 ;IF NOT ERROR!
2965 014024 010537 001236 MOV R5,$TMP2
2966 014030 012737 000001 001234 MOV #1,$TMP1
2967 014036 104001 ERROR 1
2968
2969 014040 104411 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
2970
2971 014042 000240 1$: NOP ;PUT THE PATTERN IN THE
2972 014044 010412 MOV R4,(R2) ;MAINTENANCE REGISTER.
2973 014046 005012 MK1: CLR (R2) ;THE FETCH OF THIS NEXT
2974 ;INSTRUCTION SHOULD CAUSE
2975 ;A PARITY ERROR IN THE
2976 ;CACHE ADDRESS MEMORY GROUP GP.
2977
2978
2979 014050 MK2: ;REPORT ERROR. MAINTENANCE
2980 014050 010437 001236 MOV R4,$TMP2 ;FUNCTION FAILED TO
2981 ;CAUSE ERROR.
2982 014054 104127 1$: ERROR 127
2983 014056 012737 177777 031102 MOV #-1,MANFL2
2984 014064 000500 BR MKDONE
2985
2986 014066 022737 004440 177744 MKERRO: CMP #4440,@#MEMERR ;DID THE ERROR REGISTER
2987 014074 001042 BNE 69$ ;SET PROPERLY?
2988
2989 014076 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2990 014100 005037 177572 65$: CLR @#MMR0
2991 014104 005037 172516 CLR @#MMR3
2992 014110 012737 177777 177744 MOV #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
2993 014116 005737 177744 TST @#MEMERR ;REGISTER.
2994 014122 001416 BEQ 68$

```

```

2995
2996 014124          66$:
2997 014124 013737 177740 001236      MOV      @#LOADRS,$TMP2      ;ERROR REGISTER WON'T
2998 014132 013737 177742 001240      MOV      @#HIADRS,$TMP3      ;CLEAR
2999 014140 013737 177744 001242      MOV      @#MEMERR,$TMP4
3000
3001 014146 104130          67$:  ERROR      130
3002 014150 012737 177777 031062      MOV      #-1,MMRFLG          ;SIGNAL BAD REGISTER
3003 014156 000443      BR      MKDONE
3004
3005 014160 022737 177740 177740 68$:  CMP      #177740,@#LOADRS    ;SEE IF ADDRESS REGISTER
3006 014166 001356      BNE     66$                  ;UNLOCKED.
3007 014170 022737 000003 177742      CMP      #3,@#HIADRS
3008 014176 001352      BNE     66$
3009 014200 000432      BR      MKDONE
3010
3011 014202          69$:
3012 014202 012637 001236      MOV      (SP)+,$TMP2          ;REPORT ERROR REGISTER
3013 014206 005726      TST     (SP)+                ;NOT SET AS EXPECTED.
3014 014210 013737 177740 001240      MOV      @#LOADRS,$TMP3      ;RESET THE STACK.
3015 014216 013737 177742 001242      MOV      @#HIADRS,$TMP4
3016 014224 012737 004000 001244      MOV      #4000,$TMP5
3017 014232 012737 004440 001246      MOV      #4440,$TMP6
3018 014240 013737 177744 001250      MOV      @#MEMERR,$TMP7
3019
3020 014246 104131          70$:  ERROR      131
3021 014250 012737 177777 031102      MOV      #-1,MANFL2          ;SIGNAL BAD REGISTER
3022 014256 012737 177777 031076      MOV      #-1,MMRFL2
3023 014264 000705      BR      65$
3024 014266 104410      MKDONE: RSET
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038 014270 000004          ;*****
3039 014272 012737 000040 001302      TST30: SCOPE                  ;*****
3040 000030          MOV      #40,$TIMES          ;;DO 40 ITERATIONS
3041          ML=$TN-1
3042 014300 012737 014534 030646      MOV      #TST31,SKAD          ;SET THE SKAD REGISTER
3043          ;IN CASE THE TEST ABORTS.
3044 014306 113737 001102 001232      MOVB     $TSTNM,$TMP0
3045
3046 014314 104415          SKPBER          ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3047 014316 104416          SKPBCN          ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3048 014320 104417          SKPBMN          ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3049 014322 104420          SKPBHM          ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3050 014324 012737 014432 000114      MOV      #MLERRO,@#CACHVEC    ;SET UP FOR THE ERROR.

```

3051	014332	012704	000020		MOV	#20,R4	.PATTERN TO BE PUT IN MAINT. REG.
3052	014336	012702	177750		MOV	#MAINT,R2	
3053	014342	012737	000030	177746	MOV	#SOM1,#CONTRL	; FORCE SELECT GROUP 0 AND
3054							; FORCE MISS THE OTHER
3055							; GROUP
3056	014350	012705	014412		MOV	#ML1,R5	; MAKE ML1 A HIT IN
3057	014354	005715			TST	(R5)	; GROUP GP.
3058	014356	005715			TST	(R5)	
3059							
3060							; SEE IF REFERENCE ADDRESS
3061	014360	032737	000010	177752	BIT	#10,#HITMIS	; IS A HIT.
3062	014366	001007			BNE	1\$	
3063							; IF NOT ERROR!
3064	014370	010537	001236		MOV	R5,\$TMP2	
3065	014374	012737	000000	001234	MOV	#0,\$TMP1	
3066	014402	104001			ERROR	1	
3067							
3068	014404	104411			SKIPT		; ERROR FATAL. GO TO NEXT TEST.
3069							
3070	014406	000240			1\$: NOP		; PUT THE PATTERN IN THE
3071	014410	010412			MOV	R4,(R2)	; MAINTENANCE REGISTER.
3072	014412	005012			ML1: CLR	(R2)	; THE FETCH OF THIS NEXT
3073							; INSTRUCTION SHOULD CAUSE
3074							; A PARITY ERROR IN THE
3075							; CACHE DATA MEMORY GROUP GP.
3076							
3077							
3078	014414				ML2:		; REPORT ERROR. MAINTENANCE
3079	014414	010437	001236		MOV	R4,\$TMP2	; FUNCTION FAILED TO
3080							; CAUSE ERROR.
3081	014420	104127			1\$: ERROR	127	
3082	014422	012737	177777	031102	MOV	#-1,MANFL2	
3083	014430	000500			BR	MLDONE	
3084							
3085	014432	022737	004500	177744	MLERR0: CMP	#4500,#MEMERR	; DID THE ERROR REGISTER
3086	014440	001042			BNE	69\$; SET PROPERLY?
3087							
3088	014442	022626			64\$: CMP	(SP)+,(SP)+	; RESET THE STACK
3089	014444	005037	177572		65\$: CLR	#MMR0	
3090	014450	005037	172516		CLR	#MMR3	
3091	014454	012737	177777	177744	MOV	#-1,#MEMERR	; TRY TO CLEAR THE ERROR
3092	014462	005737	177744		TST	#MEMERR	; REGISTER.
3093	014466	001416			BEQ	68\$	
3094							
3095	014470				66\$: MOV	#LOADRS,\$TMP2	; ERROR REGISTER WON'T
3096	014470	013737	177740	001236	MOV	#HIADRS,\$TMP3	; CLEAR
3097	014476	013737	177742	001240	MOV	#MEMERR,\$TMP4	
3098	014504	013737	177744	001242	MOV		
3099							
3100	014512	104130			67\$: ERROR	130	
3101	014514	012737	177777	031062	MOV	#-1,MMRFLG	; SIGNAL BAD REGISTER
3102	014522	000443			BR	MLDONE	
3103							
3104	014524	022737	177740	177740	68\$: CMP	#177740,#LOADRS	; SEE IF ADDRESS REGISTER
3105	014532	001356			BNE	66\$; UNLOCKED.
3106	014534	022737	000003	177742	CMP	#3,#HIADRS	

```

3107 014542 001352          BNE      66$
3108 014544 000432          BR      MLDONE
3109
3110 014546          69$:          ;REPORT ERROR REGISTER
3111 014546 012637 001236      MOV      (SP)+,$TMP2      ;NOT SET AS EXPECTED.
3112 014552 005726          TST      (SP)+          ;RESET THE STACK.
3113 014554 013737 177740 001240      MOV      @#LOADRS,$TMP3
3114 014562 013737 177742 001242      MOV      @#HIADRS,$TMP4
3115 014570 012737 000020 001244      MOV      #20,$TMP5
3116 014576 012737 004500 001246      MOV      #4500,$TMP6
3117 014604 013737 177744 001250      MOV      @#MEMERR,$TMP7
3118
3119 014612 104131          70$:      ERROR      131
3120 014614 012737 177777 031102      MOV      #-1,MANFL2      ;SIGNAL BAD REGISTER
3121 014622 012737 177777 031076      MOV      #-1,MMRFL2
3122 014630 000705          BR      65$
3123 014632 104410          MLDONE:  RSET
3124
3125
3126          ;*****
3127          ;*TEST 31      CACHE MAINTENANCE AND ERROR REGISTERS TEST 15
3128          ;*
3129          ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
3130          ;*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE
3131          ;*HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
3132          ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.
3133          ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
3134          ;*TO THE CACHE.
3135          ;*
3136          ;*****
3137 014634 000004          †TST31:  SCOPE
3138 014636 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3139          000031          MN=$TN-1
3140
3141 014644 012737 015200 030646      MOV      #TST32,SKAD      ;SET THE SKAD REGISTER
3142          ;IN CASE THE TEST ABORTS.
3143 014652 113737 001102 001232      MOV      $TSTNM,$TMP0
3144
3145 014660 104415          SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3146 014662 104416          SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3147 014664 104417          SKPBMN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3148 014666 104420          SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3149 014670 012737 014776 000114      MOV      #NMERR0,@#CACHVEC ;SET UP FOR THE ERROR.
3150 014676 012704 000040          MOV      #40,R4          ;PATTERN TO BE PUT IN MAINT. REG.
3151 014702 012702 177750          MOV      #MAINT,R2
3152 014706 012737 000030 177746      MOV      #SOM1,@#CONTRL ;FORCE SELECT GROUP 0 AND
3153          ;FORCE MISS THE OTHER
3154          ;GROUP
3155 014714 012705 014756          MOV      #NM1,R5          ;MAKE NM1 A HIT IN
3156 014720 005715          TST      (R5)            ;GROUP GP.
3157 014722 005715          TST      (R5)
3158
3159
3160 014724 032737 000010 177752      BIT      #10,@#HITMIS    ;SEE IF REFERENCE ADDRESS
3161 014732 001007          BNE      1$              ;IS A HIT.
3162          ;IF NOT ERROR!

```

3163	014734	010537	001236		MOV	R5,\$TMP2	
3164	014740	012737	000000	001234	MOV	#0,\$TMP1	
3165	014746	104001			ERROR	1	
3166							
3167	014750	104411			SKIPT		;ERROR FATAL. GO TO NEXT TEST.
3168							
3169	014752	000240			15: NOP		;PUT THE PATTERN IN THE
3170	014754	010412			MOV	R4,(R2)	;MAINTENANCE REGISTER.
3171	014756	005012			NM1: CLR	(R2)	;THE FETCH OF THIS NEXT
3172							;INSTRUCTION SHOULD CAUSE
3173							;A PARITY ERROR IN THE
3174							;CACHE DATA MEMORY GROUP GP.
3175							
3176							
3177	014760				NM2:		;REPORT ERROR. MAINTENANCE
3178	014760	010437	001236		MOV	R4,\$TMP2	;FUNCTION FAILED TO
3179							;CAUSE ERROR.
3180	014764	104127			15: ERROR	127	
3181	014766	012737	177777	031102	MOV	#-1,MANFL2	
3182	014774	000500			BR	NMDONE	
3183							
3184	014776	022737	004500	177744	NMERR0: CMP	#4500,@MEMERR	;DID THE ERROR REGISTER
3185	015004	001042			BNE	69\$;SET PROPERLY?
3186							
3187	015006	022626			64\$: CMP	(SP)+,(SP)+	;RESET THE STACK
3188	015010	005037	177572		65\$: CLR	@MMR0	
3189	015014	005037	172516		CLR	@MMR3	
3190	015020	012737	177777	177744	MOV	#-1,@MEMERR	;TRY TO CLEAR THE ERROR
3191	015026	005737	177744		TST	@MEMERR	;REGISTER.
3192	015032	001416			BEG	68\$	
3193							
3194	015034				66\$: MOV	@LOADRS,\$TMP2	;ERROR REGISTER WON'T
3195	015034	013737	177740	001236	MOV	@HIADRS,\$TMP3	;CLEAR
3196	015042	013737	177742	001240	MOV	@MEMERR,\$TMP4	
3197	015050	013737	177744	001242	MOV		
3198							
3199	015056	104130			67\$: ERROR	130	
3200	015060	012737	177777	031062	MOV	#-1,MMRFLG	;SIGNAL BAD REGISTER
3201	015066	000443			BR	NMDONE	
3202							
3203	015070	022737	177740	177740	68\$: CMP	#177740,@LOADRS	;SEE IF ADDRESS REGISTER
3204	015076	001356			BNE	66\$;UNLOCKED.
3205	015100	022737	000003	177742	CMP	#3,@HIADRS	
3206	015106	001352			BNE	66\$	
3207	015110	000432			BR	NMDONE	
3208							
3209	015112				69\$: MOV	(SP)+,\$TMP2	;REPORT ERROR REGISTER
3210	015112	012637	001236		TST	(SP)+	;NOT SET AS EXPECTED.
3211	015116	005726					;RESET THE STACK.
3212	015120	013737	177740	001240	MOV	@LOADRS,\$TMP3	
3213	015126	013737	177742	001242	MOV	@HIADRS,\$TMP4	
3214	015134	012737	000040	001244	MOV	#40,\$TMP5	
3215	015142	012737	004500	001246	MOV	#4500,\$TMP6	
3216	015150	013737	177744	001250	MOV	@MEMERR,\$TMP7	
3217							
3218	015156	104131			70\$: ERROR	131	


```

3219 015160 012737 177777 031102
3220 015166 012737 177777 031076
3221 015174 000705
3222 015176 104410
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236 015200 000004
3237 015202 012737 000040 001302
3238 000032
3239
3240 015210 012737 015544 030646
3241
3242 015216 113737 001102 001232
3243
3244 015224 104415
3245 015226 104416
3246 015230 104417
3247 015232 104420
3248 015234 012737 015342 000114
3249 015242 012704 000100
3250 015246 012702 177750
3251 015252 012737 000044 177746
3252
3253
3254 015260 012705 015322
3255 015264 005715
3256 015266 005715
3257
3258
3259 015270 032737 000010 177752
3260 015276 001007
3261
3262 015300 010537 001236
3263 015304 012737 000001 001234
3264 015312 104001
3265
3266 015314 104411
3267
3268 015316 000240
3269 015320 010412
3270 015322 005012
3271
3272
3273
3274

```

```

MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
MOV #-1,MMRFL2
BR 65$
NMDONE: RSET

```

```

*****
*TEST 32 CACHE MAINTENANCE AND ERROR REGISTERS TEST 16
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE
*LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****

```

```

↑ST32: SCOPE
MOV #40,$TIMES ;,DO 40 ITERATIONS
MO=$TN-1
MOV #TST33,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $STNM,$TMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MOERR0,$CACHVEC ;SET UP FOR THE ERROR.
MOV #100,R4 ;PATTERN TO BE PUT IN MAINT. REG.
MOV #MAINT,R2
MOV #SIMD,$CONTRL ;FORCE SELECT GROUP 1 AND
;FORCE MISS THE OTHER
;GROUP
MOV #M01,R5 ;MAKE M01 A HIT IN
TST (R5) ;GROUP GP.
TST (R5)
;SEE IF REFERENCE ADDRESS
;IS A HIT.
BIT #10,$HITMIS
BNE 1$ ;IF NOT ERROR!
MOV R5,$TMP2
MOV #1,$TMP1
ERROR 1
SKIPT ;ERROR FATAL. GO TO NEXT TEST.
1$: NOP ;PUT THE PATTERN IN THE
MOV R4,(R2) ;MAINTENANCE REGISTER.
M01: CLR (R2) ;THE FETCH OF THIS NEXT
;INSTRUCTION SHOULD CAUSE
;A PARITY ERROR IN THE
;CACHE DATA MEMORY GROUP GP.

```

```

3275
3276 015324 MO2: MOV R4,$TMP2 ;REPORT ERROR. MAINTENANCE
3277 015324 010437 001236 ;FUNCTION FAILED TO
3278 ;CAUSE ERROR.
3279 015330 104127 1$: ERROR 127
3280 015332 012737 177777 031102 MOV #-1,MANFL2
3281 015340 000500 BR MODONE
3282
3283 015342 022737 004600 177744 MOERR0: CMP #4600,@#MEMERR ;DID THE ERROR REGISTER
3284 015350 001042 BNE 69$ ;SET PROPERLY?
3285
3286 015352 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
3287 015354 005037 177572 65$: CLR @#MMR0
3288 015360 005037 172516 CLR @#MMR3
3289 015364 012737 177777 177744 MOV #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
3290 015372 005737 177744 TST @#MEMERR ;REGISTER.
3291 015376 001416 BEQ 68$
3292
3293 015400 66$: MOV @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
3294 015400 013737 177740 001236 MOV @#HIADRS,$TMP3 ;CLEAR
3295 015406 013737 177742 001240 MOV @#MEMERR,$TMP4
3296 015414 013737 177744 001242
3297
3298 015422 104130 67$: ERROR 130
3299 015424 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
3300 015432 000443 BR MODONE
3301
3302 015434 022737 177740 177740 68$: CMP #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3303 015442 001356 BNE 66$ ;UNLOCKED.
3304 015444 022737 000003 177742 CMP #3,@#HIADRS
3305 015452 001352 BNE 66$
3306 015454 000432 BR MODONE
3307
3308 015456 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
3309 015456 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
3310 015462 005726 MOV @#LOADRS,$TMP3 ;RESET THE STACK.
3311 015464 013737 177740 001240 MOV @#HIADRS,$TMP4
3312 015472 013737 177742 001242 MOV #100,$TMP5
3313 015500 012737 000100 001244 MOV #4600,$TMP6
3314 015506 012737 004600 001246 MOV @#MEMERR,$TMP7
3315 015514 013737 177744 001250
3316
3317 015522 104131 70$: ERROR 131
3318 015524 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
3319 015532 012737 177777 031076 MOV #-1,MMRFL2
3320 015540 000705 BR 65$
3321 015542 104410 MODONE: RSET
3322
3323
3324 ;*****
3325 ;*TEST 33 CACHE MAINTENANCE AND ERROR REGISTERS TEST 17
3326 ;*
3327 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
3328 ;*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE
3329 ;*HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
3330 ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.

```

```

3331:                                     ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
3332:                                     ;*TO THE CACHE.
3333:                                     ;*
3334:                                     ;*****
3335: 015544 000004      †ST33: SCOPE
3336: 015546 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3337: 000033      MP=$TN-1
3338:
3339: 015554 012737 016110 030646      MOV      #TST34,$KAD      ;SET THE SKAD REGISTER
3340:                                     ;IN CASE THE TEST ABORTS.
3341: 015562 113737 001102 001232      MOV      $TSTNM,$TMP0
3342:
3343: 015570 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3344: 015572 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3345: 015574 104417      SKPBMM      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3346: 015576 104420      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3347: 015600 012737 015706 000114      MOV      #MPERRO,$CACHVEC ;SET UP FOR THE ERROR.
3348: 015606 012704 000200      MOV      #200,R4 ;PATTERN TO BE PUT IN MAINT. REG.
3349: 015612 012702 177750      MOV      #MAINT,R2
3350: 015616 012737 000044 177746      MOV      #SIMD,$CONTRL ;FORCE SELECT GROUP 1 AND
3351:                                     ;FORCE MISS THE OTHER
3352:                                     ;GROUP
3353: 015624 012705 015666      MOV      #MP1,R5 ;MAKE MP1 A HIT IN
3354: 015630 005715      TST      (R5) ;GROUP GP.
3355: 015632 005715      TST      (R5)
3356:
3357:
3358: 015634 032737 000010 177752      BIT      #10,$HITMIS ;SEE IF REFERENCE ADDRESS
3359: 015642 001007      BNE      IS ;IS A HIT.
3360:
3361: 015644 010537 001236      MOV      R5,$TMP2 ;IF NOT ERROR!
3362: 015650 012737 000001 001234      MOV      #1,$TMP1
3363: 015656 104001      ERROR    1
3364:
3365: 015660 104411      SKIPT      ;ERROR FATAL. GO TO NEXT TEST.
3366:
3367: 015662 000240      IS:     NOP
3368: 015664 010412      MOV      R4,(R2) ;PUT THE PATTERN IN THE
3369: 015666 005012      MP1:    CLR      (R2) ;MAINTENANCE REGISTER.
3370:                                     ;THE FETCH OF THIS NEXT
3371:                                     ;INSTRUCTION SHOULD CAUSE
3372:                                     ;A PARITY ERROR IN THE
3373:                                     ;CACHE DATA MEMORY GROUP GP.
3374:
3375: 015670      MP2:
3376: 015670 010437 001236      MOV      R4,$TMP2 ;REPORT ERROR. MAINTENANCE
3377:                                     ;FUNCTION FAILED TO
3378:                                     ;CAUSE ERROR.
3378: 015674 104127      IS:     ERROR    127
3379: 015676 012737 177777 031102      MOV      #-1,MANFL2
3380: 015704 000500      BR      MPDONE
3381:
3382: 015706 022737 004600 177744      MPERRO: CMP      #4600,$MEMERR ;DID THE ERROR REGISTER
3383: 015714 001042      BNE      69$ ;SET PROPERLY?
3384:
3385: 015716 022626      64$:    CMP      (SP)+,(SP)+ ;RESET THE STACK
3386: 015720 005037 177572      65$:    CLR      $MMR0

```

```

3387 015724 005037 172516 CLR Q#MMR3
3388 015730 012737 177777 177744 MOV #-1,Q#MEMERR ;TRY TO CLEAR THE ERROR
3389 015736 005737 177744 TST Q#MEMERR ;REGISTER.
3390 015742 001416 BEQ 66$
3391
3392 015744 66$: MOV Q#LOADRS,$TMP2 ;ERROR REGISTER WON'T
3393 015744 013737 177740 001236 ;CLEAR
3394 015752 013737 177742 001240 MOV Q#HIADRS,$TMP3
3395 015760 013737 177744 001242 MOV Q#MEMERR,$TMP4
3396
3397 015766 104130 67$: ERROR 130
3398 015770 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
3399 015776 000443 BR MPDONE
3400
3401 016000 022737 177740 177740 68$: CMP #177740,Q#LOADRS ;SEE IF ADDRESS REGISTER
3402 016006 001356 BNE 66$ ;UNLOCKED.
3403 016010 022737 000003 177742 CMP #3,Q#HIADRS
3404 016016 001352 BNE 66$
3405 016020 000432 BR MPDONE
3406
3407 016022 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
3408 016022 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
3409 016026 005726 ;RESET THE STACK.
3410 016030 013737 177740 001240 MOV Q#LOADRS,$TMP3
3411 016036 013737 177742 001242 MOV Q#HIADRS,$TMP4
3412 016044 012737 000200 001244 MOV #200,$TMP5
3413 016052 012737 004600 001246 MOV #4600,$TMP6
3414 016060 013737 177744 001250 MOV Q#MEMERR,$TMP7
3415
3416 016066 104131 70$: ERROR 131
3417 016070 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
3418 016076 012737 177777 031076 MOV #-1,MMRFL2
3419 016104 000705 BR 65$
3420 016106 104410 MPDONE: RSET

```

```

*****
;TEST 34 CACHE MAINTENANCE AND ERROR REGISTERS TEST 20
;
;THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
;AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
;MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
;THE MAINTENANCE REGISTER IS USED TO MAKE THAT REFERENCE CAUSE A
;MAIN MEMORY ADDRESS AND CONTROL LINES PARITY ERROR ON THE
;MAIN MEMORY BUS.
;
*****

```

```

3437 016110 000004 †ST34: SCOPE
3438 016112 012737 000040 001302 MOV #40,$TIMES ;DO 40 ITERATIONS
3439 000034 MR=$TN-1
3440
3441 016120 012737 016540 030646 MOV #TST35,SKAD ;SET THE SKAD REGISTER
3442 ;IN CASE THE TEST ABORTS.

```



```

3500 016310 012737 000002 001236 MR1:      MOV      #2,$TMP2      ;REPORT FAILURE OF THE MAINTENANCE
3501 016310 104127 177777 031102 1$:      ERROR     127      ;TO FORCE THE ERROR.
3502 016316 012737 177777 031102 1$:      MOV      #-1,MANFL2
3503 016320 000503 177777 031102 1$:      BR       MRDONE
3504 016326 000503 177777 031102 1$:
3505
3506 016330 022766 177777 000010 MRERRO:  CMP      #-1,10(SP)    ;DID 2 TRAPS OCCUR? SEE WHERE
3507 016336 001401 177777 000010 MRERRO:  BEQ      MR2        ;THE MARKER IS ON THE STACK!
3508 016340 104000 177777 000010 MRERRO:  ERROR
3509
3510
3511 016342 022737 002402 177744 MR2:    CMP      #2402,@#MEMERR  ;DID THE ERROR REGISTER GET
3512 016350 001430 002402 177744 MR2:    BEQ      MR3        ;SET CORRECTLY.
3513
3514
3515 016352 022626 001236 177744 MR2:    CMP      (SP)+,(SP)+    ;IF NOT REPORT THE ERROR.
3516 016354 012637 001236 177744 MR2:    MOV      (SP)+,$TMP2
3517 016360 022626 001236 177744 MR2:    CMP      (SP)+,(SP)+
3518 016362 013737 177740 001240 MR2:    MOV      @#LOADRS,$TMP3
3519 016370 013737 177742 001242 MR2:    MOV      @#HIADRS,$TMP4
3520 016376 012737 000002 001244 MR2:    MOV      #2,$TMP5
3521 016404 012737 002402 001246 MR2:    MOV      #2402,$TMP6
3522 016412 013737 177744 001250 MR2:    MOV      @#MEMERR,$TMP7
3523 016420 104131 177744 001250 MR2:    ERROR     131
3524 016422 012737 177777 031102 1$:      MOV      #-1,MANFL2
3525 016430 000402 177777 031102 1$:      BR       MR4
3526
3527 016432 062706 000012 177744 MR3:    ADD      #12,SP      ;RESET THE STACK.
3528
3529 016436 005037 177572 177744 MR4:    CLR      @#MMRO
3530 016442 005037 172516 177744 MR4:    CLR      @#MMR3
3531 016446 012737 177777 177744 MR4:    MOV      #-1,@#MEMERR  ;TRY TO CLR THE ERROR REG.
3532 016454 005737 177744 177744 MR4:    TST      @#MEMERR
3533 016460 001416 177744 177744 MR4:    BEQ      MR6
3534
3535 016462 001416 177744 177744 MR5:
3536 016462 013737 177740 001236 MR5:    MOV      @#LOADRS,$TMP2  ;THE ERROR REGISTER WON'T CLR.
3537 016470 013737 177742 001240 MR5:    MOV      @#HIADRS,$TMP3
3538 016476 013737 177744 001242 MR5:    MOV      @#MEMERR,$TMP4
3539 016504 104130 177777 031062 1$:      ERROR     130
3540 016506 012737 177777 031062 1$:      MOV      #-1,MMRFLG
3541 016514 000410 177777 031062 1$:      BR       MRDONE
3542
3543 016516 022737 177740 177740 MR6:    CMP      #177740,@#LOADRS  ;SEE IF THE ADDRESS REGISTER
3544 016524 001356 177740 177740 MR6:    BNE      MRS        ;GOT RESET.
3545 016526 022737 000003 177742 MR6:    CMP      #3,@#HIADRS
3546 016534 001352 177742 177742 MR6:    BNE      MRS
3547
3548 016536 104410 177742 177742 MR6:    RSET
3549

```

```

3550 ;*****
3551 ;*TEST 35      CACHE MAINTENANCE AND ERROR REGISTERS TEST 21
3552 ;*
3553 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3554 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY

```

```

3555                                     ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3556                                     ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA
3557                                     ;*PARITY ERROR ON THAT REFERENCE WHICH IS TO AN EVEN WORD IN THE
3558                                     ;*PAIR, WHICH IS ALSO THE WANTED WORD.
3559                                     ;*
3560                                     ;*****
3561 016540 000004 TST35: SCOPE
3562 016542 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3563                                     MS=$TN-1
3564                                     ;SET THE SKAD REGISTER
3565 016550 012737 017160 030646      MOV      #TST36,SKAD   ;IN CASE THE TEST ABORTS.
3566                                     ;
3567 016556 113737 001102 001232      MOVB    $TSTNM,$TMPO
3568                                     ;
3569 016564 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3570 016566 104416      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3571 016570 104417      SKPBMN     ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3572 016572 104420      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3573 016574 104412      MMSKIP
3574 016576 012737 016756 000114      MOV      #MSERRO,$#CACHVEC ;SET UP FOR THE ERROR
3575                                     ;
3576 016604 012700 172340      MOV      #KIPARO,R0    ;SET UP MEMORY MANAGEMENT
3577                                     ;TO RELOCATE EVERYTHING
3578 016610 012702 172300      MOV      #KIPDRO,R2   ;THROUGH THE UNIBUS
3579 016614 012703 000007      MOV      #7,R3        ;MAP PASSIVELY TO MEMORY,
3580 016620 005004      CLR      R4           ;BY PASSIVELY IS MEANT
3581 016622 012705 170200      MOV      #MAPLOO,R5   ;THAT ADDRESS ARE
3582                                     ;RELOCATED TO THEMSELVES.
3583 016626 012722 077406      64$: MOV      #77406,(R2)+
3584 016632 010401      MOV      R4,R1
3585 016634 072127 000006      ASH     #6,R1
3586 016640 010125      MOV      R1,(R5)+
3587 016642 005025      CLR     (R5)+
3588 016644 010410      MOV      R4,(R0)
3589 016646 062720 170000      ADD     #170000,(R0)+
3590 016652 062704 000200      ADD     #200,R4
3591 016656 077315      SCB    R3,64$
3592 016660 012710 177600      MOV     #177600,(R0)
3593 016664 012712 077406      MOV     #77406,(R2)
3594                                     ;
3595 016670 012737 000060 172516      MOV     #60,$#MMR3    ;TURN THE MAP AND ENABLE
3596 016676 012737 000001 177572      MOV     #1,$#MMRO    ;22 BIT MODE ADDRESSING.
3597 016704 012704 010000      MOV     #10000,R4    ;PATTERN FOR THE MAINTENANCE
3598 016710 012702 177750      MOV     #MAINT,R2    ;REGISTER.
3599 016714 012737 000014 177746      MOV     #MIMO,$#CONTRL ;FORCE MISSES TO BOTH GROUPS.
3600 016722 000402      BR     MS1
3601                                     ;
3602                                     LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
3603                                     LOC=-4&LOC
3604                                     LOC=LOC+4
3605                                     .=LOC
3606                                     ;
3607 016730 000240      MS1: NOP
3608 016732 010412      MOV     R4,(R2)      ;TURN ON THE MAINTENANCE REGISTER.
3609 016734 005701      MS2: TST     R1
3610 016736 005012      CLR     (R2)

```

```

3611
3612 016740          MS3:          ;REPORT ERROR. MAINTENANCE
3613 016740 010437 001236          MOV      R4,$TMP2          ;FUNCTION FAILED TO
3614                                     ;CAUSE ERROR.
3615 016744 104127          1$:          ERROR 127
3616 016746 012737 177777 031102 MOV      #-1,MANFL2
3617 016754 000500          BR        MSDONE
3618
3619 016756 022737 023404 177744 MSERRO: CMP      #23404,@#MEMERR ;DID THE ERROR REGISTER
3620 016764 001042          BNE      69$              ;SET PROPERLY?
3621
3622 016766 022626          64$:          CMP      (SP)+,(SP)+          ;RESET THE STACK
3623 016770 005037 177572          65$:          CLR      @#MMR0
3624 016774 005037 172516          CLR      @#MMR3
3625 017000 012737 177777 177744 MOV      #-1,@#MEMERR          ;TRY TO CLEAR THE ERROR
3626 017006 005737 177744          TST      @#MEMERR          ;REGISTER.
3627 017012 001416          BEQ      68$
3628
3629 017014          66$:          ;ERROR REGISTER WON'T
3630 017014 013737 177740 001236 MOV      @#LOADRS,$TMP2          ;CLEAR
3631 017022 013737 177742 001240 MOV      @#HIADRS,$TMP3
3632 017030 013737 177744 001242 MOV      @#MEMERR,$TMP4
3633
3634 017036 104130          67$:          ERROR 130
3635 017040 012737 177777 031062 MOV      #-1,MMRFLG          ;SIGNAL BAD REGISTER
3636 017046 000443          BR        MSDONE
3637
3638 017050 022737 177740 177740 68$:          CMP      #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3639 017056 001356          BNE      66$              ;UNLOCKED.
3640 017060 022737 000003 177742 CMP      #3,@#HIADRS
3641 017066 001352          BNE      66$
3642 017070 000432          BR        MSDONE
3643
3644 017072          69$:          ;REPORT ERROR REGISTER
3645 017072 012637 001236          MOV      (SP)+,$TMP2          ;NOT SET AS EXPECTED.
3646 017076 005726          TST      (SP)+          ;RESET THE STACK.
3647 017100 013737 177740 001240 MOV      @#LOADRS,$TMP3
3648 017106 013737 177742 001242 MOV      @#HIADRS,$TMP4
3649 017114 012737 010000 001244 MOV      #10000,$TMP5
3650 017122 012737 023404 001246 MOV      #23404,$TMP6
3651 017130 013737 177744 001250 MOV      @#MEMERR,$TMP7
3652
3653 017136 104131          70$:          ERROR 131
3654 017140 012737 177777 031102 MOV      #-1,MANFL2          ;SIGNAL BAD REGISTER
3655 017146 012737 177777 031076 MOV      #-1,MMRFL2
3656 017154 000705          BR        65$
3657 017156 104410          MSDONE: RSET
3658
3659 ;*****
3660 ;*TEST 36          CACHE MAINTENANCE AND ERROR REGISTERS TEST 22
3661 ;*
3662 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3663 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3664 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3665 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA
3666 ;*PARITY ERROR ON THAT REFERENCE WHICH IS TO AN ODD WORD IN THE

```



```

3667      ;*PAIR, WHICH IS ALSO THE WANTED WORD.
3668      ;*
3669      ;*****
3670 017160 000004      †ST36: SCOPF
3671 017162 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3672      000036      MT=$TN-1
3673      ;SET THE SKAD REGISTER
3674 017170 012737 017604 030646      MOV      #TST37,SKAD      ;IN CASE THE TEST ABORTS.
3675      ;
3676 017176 113737 001102 001232      MOVB     $TSTNM,$TMPD
3677      ;
3678 017204 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3679 017206 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3680 017210 104417      SKPBMN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3681 017212 104420      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3682 017214 104412      MMSKIP
3683      ;
3684 017216 012700 172340      MOV      #KIPAR0,R0      ;SET UP MEMORY MANAGEMENT
3685      ;TO RELOCATE EVERYTHING
3686 017222 012702 172300      MOV      #KIPDR0,R2      ;THROUGH THE UNIBUS
3687 017226 012703 000007      MOV      #7,R3
3688 017232 005004      CLR      R4
3689 017234 012705 170200      MOV      #MAPL00,R5      ;MAP PASSIVELY TO MEMORY,
3690      ;BY PASSIVELY IS MEANT
3691 017240 012722 077406      64$: MOV      #77406,(R2)+      ;THAT ADDRESS ARE
3692 017244 010401      MOV      R4,R1
3693 017246 072127 000006      ASH     #6,R1
3694 017252 010125      MOV      R1,(R5)+
3695 017254 005025      CLR      (R5)+
3696 017256 010410      MOV      R4,(R0)
3697 017260 062720 170000      ADD     #170000,(R0)+
3698 017264 062704 000200      ADD     #200,R4
3699 017270 077315      SOB     R3,64$
3700 017272 012710 177600      MOV      #177600,(R0)
3701 017276 012712 077406      MOV      #77406,(R2)
3702      ;
3703 017302 012737 000060 172516      MOV      #60,$MMR3      ;TURN ON THE MAP AND 22-BIT
3704 017310 012737 000001 177572      MOV      #1,$MMR0      ;MODE ADDRESSING.
3705 017316 012737 017402 000114      MOV      #MTERRO,$CACHVEC      ;SET UP FOR THE ERROR.
3706 017324 012737 000014 177746      MOV      #MOM1,$CONTRL      ;FORCE MISSES TO BOTH GROUPS.
3707 017332 012704 040000      MOV      #40000,R4      ;PATTERN TO BE PUT IN MAINT.
3708 017336 012702 177750      MOV      #MAINT,R2      ;REG.
3709 017342 000403      BR      MT1
3710      ;
3711      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
3712      LOC=-4&LOC
3713      LOC=LOC+4
3714      .=LOC
3715      ;
3716 017350 000240      MT1: NOP
3717 017352 000240      NOP
3718 017354 010412      MOV      R4,(R2)      ;NOP FOR SCOPING WITH AN OSCILLOSCOPE!!
3719 017356 005701      TST     R1      ;SET THE MAINT. REG.
3720 017360 005012      CLR     (R2)      ;THE REFERENCE TO THIS INSTRUCTION SHOULD CAUSE A PARITY
3721 017362 000240      NOP      ;ABORT CAUSED BY DETECTION OF BAD PARITY ON
3722      ;THE WANTED, ODD, WORD IN THIS PAIR.

```

```

3723
3724 017364          MT2:          :REPORT ERROR. MAINTENANCE
3725 017364 010437 001236      MOV      R4,$TMP2      :FUNCTION FAILED TO
3726                                     :CAUSE ERROR.
3727 017370 104127          1$:      ERROR      127
3728 017372 012737 177777 031102  MOV      #-1,MANFL2
3729 017400 000500          BR        MTDONE
3730
3731 017402 022737 023410 177744  MTERRO:  CMP      #23410,@#MEMERR :DID THE ERROR REGISTER
3732 017410 001042          BNE      69$          :SET PROPERLY?
3733
3734 017412 022626          64$:      CMP      (SP)+,(SP)+ :RESET THE STACK
3735 017414 005037 177572          65$:      CLR      @#MMR0
3736 017420 005037 172516          CLR      @#MMR3
3737 017424 012737 177777 177744  MOV      #-1,@#MEMERR :TRY TO CLEAR THE ERROR
3738 017432 005737 177744          TST      @#MEMERR    :REGISTER.
3739 017436 001416          BEQ      68$
3740
3741 017440          66$:          MOV      @#LOADRS,$TMP2 :ERROR REGISTER WON'T
3742 017440 013737 177740 001236      MOV      @#HIADRS,$TMP3 :CLEAR
3743 017446 013737 177742 001240      MOV
3744 017454 013737 177744 001242      MOV      @#MEMERR,$TMP4
3745
3746 017462 104130          67$:      ERROR      130
3747 017464 012737 177777 031062  MOV      #-1,MMRFLG   :SIGNAL BAD REGISTER
3748 017472 000443          BR        MTDONE
3749
3750 017474 022737 177740 177740  68$:      CMP      #177740,@#LOADRS :SEE IF ADDRESS REGISTER
3751 017502 001356          BNE      66$          :UNLOCKED.
3752 017504 022737 000003 177742      CMP      #3,@#HIADRS
3753 017512 001352          BNE      66$
3754 017514 000432          BR        MTDONE
3755
3756 017516          69$:          MOV      (SP)+,$TMP2   :REPORT ERROR REGISTER
3757 017516 012637 001236      TST      (SP)+       :NOT SET AS EXPECTED.
3758 017522 005726          MOV      @#LOADRS,$TMP3 :RESET THE STACK.
3759 017524 013737 177740 001240      MOV
3760 017532 013737 177742 001242      MOV      @#HIADRS,$TMP4
3761 017540 012737 040000 001244      MOV      #40000,$TMP5
3762 017546 012737 023410 001246      MOV      #23410,$TMP6
3763 017554 013737 177744 001250      MOV      @#MEMERR,$TMP7
3764
3765 017562 104131          70$:      ERROR      131
3766 017564 012737 177777 031102  MOV      #-1,MANFL2   :SIGNAL BAD REGISTER
3767 017572 012737 177777 031076      MOV      #-1,MMRFL2
3768 017600 000705          BR        65$
3769 017602 104410          MTDONE: RSET
3770
3771 ;:*****
3772 ;*TEST 37      CACHE MAINTENANCE AND ERROR REGISTERS TEST 23
3773 ;*
3774 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3775 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3776 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3777 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY
3778 ;*PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE

```

```

3779          ;*LOW BYTE OF THAT ADDRESS .
3780          ;*
3781          ;*****
3782 017604 000004          †TST37: SCOPF
3783 017606 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3784          000037      MU=$TN-1
3785          ;SET THE SKAD REGISTER
3786 017614 012737 020224 030646      MOV      #TST40,SKAD  ;IN CASE THE TEST ABORTS.
3787
3788 017622 113737 001102 001232      MOVB     $TSTNM,$TMPO
3789
3790          SKPBER      ; IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3791          SKPBCN      ; IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3792          SKPBMN      ; IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3793          SKPBHM      ; IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3794          104412      MMSKIP
3795
3796 017642 012700 172340      MOV      #KIPARO,R0      ;SET UP MEMORY MANAGEMENT
3797          ;TO RELOCATE EVERYTHING
3798 017646 012702 17230C      MOV      #KIPDRO,R2     ;THROUGH THE UNIBUS
3799 017652 012703 000007      MOV      #7,R3          ;MAP PASSIVELY TO MEMORY,
3800 017656 005004          CLR      R4              ;BY PASSIVELY IS MEANT
3801 017660 012705 170200      MOV      #MAPLOO,R5     ;THAT ADDRESS ARE
3802          ;RELOCATED TO THEMSELVES.
3803 017664 012722 077406      64$: MOV      #77406,(R2)+
3804 017670 010401          MOV      R4,R1
3805 017672 072127 000006      ASH     #6,R1
3806 017676 010125          MOV      R1,(R5)+
3807 017700 005025          CLR     (R5)+
3808 017702 010410          MOV     R4,(R0)
3809 017704 062720 170000      ADD     #170000,(R0)+
3810 017710 062704 000200      ADD     #200,R4
3811 017714 077315          SOB     R3,64$
3812 017716 012710 177600      MOV     #177600,(R0)
3813 017722 012712 077406      MOV     #77406,(R2)
3814
3815 017726 012737 000060 172516      MOV     #60,$MMR3      ;TURN ON THE MAP AND
3816 017734 012737 000001 177572      MOV     #1,$MMR0      ;22-BIT MODE ADDRESSING
3817 017742 012737 020022 000114      MOV     #MUERR0,$CACHVEC ;SETUP FOR THE ERROR.
3818 017750 012737 000030 177746      MOV     #SOM1,$CONTRL ;SELECT GROUP ADDRESS
3819 017756 012704 000400      MOV     #400,R4       ;PATTERN TO BE LOADED IN THE
3820 017762 012702 177750      MOV     #MAINT,R2     ;MAINTENANCE REG.
3821 017766 000403          BR      MU1
3822
3823          017770          LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
3824          017770          LOC=-4&LOC
3825          017774          LOC=LOC+4
3826          017774          .=LOC
3827
3828 017774 000240          NOP
3829 017776 000240      MU1:  NOP
3830 020000 010412          MOV     R4,(R2)      ;SET THE MAINT REG.
3831 020002 005012          CLR     (R2)        ;THIS FETCH SHOULD CAUSE
3832          ;A PARITY ERROR IN GROUP
3833          ;ADDRESS 0 MEMORY
3834

```

```

3835 020004          MU2:          ;REPORT ERROR. MAINTENANCE
3836 020004 010437 001236      MOV      R4,$TMP2      ;FUNCTION FAILED TO
3837                                     ;CAUSE ERROR.
3838 020010 104127
3839 020012 012737 177777 031102 15:  ERROR 127
3840 020020 000500          MOV      #-1,MANFL2
3841                                     BR      MUDONE
3842 020022 022737 002420 177744 MUERRO: CMP      #2420,@#MEMERR ;DID THE ERROR REGISTER
3843 020030 001042          BNE      69$          ;SET PROPERLY?
3844
3845 020032 022626          64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
3846 020034 005037 177572      65$:  CLR      @#MMR0
3847 020040 005037 172516      CLR      @#MMR3
3848 020044 012737 177777 177744      MOV      #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
3849 020052 005737 177744      TST      @#MEMERR      ;REGISTER.
3850 020056 001416          BEQ      68$
3851
3852 020060          66$:          ;ERROR REGISTER WON'T
3853 020060 013737 177740 001236      MOV      @#LOADRS,$TMP2 ;CLEAR
3854 020066 013737 177742 001240      MOV      @#HIADRS,$TMP3
3855 020074 013737 177744 001242      MOV      @#MEMERR,$TMP4
3856
3857 020102 104130          67$:  ERROR 130
3858 020104 012737 177777 031062      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
3859 020112 000443          BR      MUDONE
3860
3861 020114 022737 177740 177740 68$:  CMP      #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3862 020122 001356          BNE      66$          ;UNLOCKED.
3863 020124 022737 000003 177742      CMP      #3,@#HIADRS
3864 020132 001352          BNE      66$
3865 020134 000432          BR      MUDONE
3866
3867 020136          69$:          ;REPORT ERROR REGISTER
3868 020136 012637 001236      MOV      (SP)+,$TMP2 ;NOT SET AS EXPECTED.
3869 020142 005726          TST      (SP)+ ;RESET THE STACK.
3870 020144 013737 177740 001240      MOV      @#LOADRS,$TMP3
3871 020152 013737 177742 001242      MOV      @#HIADRS,$TMP4
3872 020160 012737 000400 001244      MOV      #400,$TMP5
3873 020166 012737 002420 001246      MOV      #2420,$TMP6
3874 020174 013737 177744 001250      MOV      @#MEMERR,$TMP7
3875
3876 020202 104131          70$:  ERROR 131
3877 020204 012737 177777 031102      MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
3878 020212 012737 177777 031076      MOV      #-1,MMRFL2
3879 020220 000705          BR      65$
3880 020222 104410          MUDONE: RSET

```

```

3881
3882 ;*****
3883 ;*TEST 40      CACHE MAINTENANCE AND ERROR REGISTERS TEST 24
3884 ;*
3885 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3886 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3887 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3888 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY
3889 ;*PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE
3890 ;*LOW BYTE OF THAT ADDRESS .

```

```

3891
3892
3893 020224 000004
3894 020226 012737 000040 001302
3895 000040
3896
3897 020234 012737 020644 030646
3898
3899 020242 113737 001102 001232
3900
3901 020250 104415
3902 020252 104416
3903 020254 104417
3904 020256 104420
3905 020260 104412
3906
3907 020262 012700 172340
3908
3909 020266 012702 172300
3910 020272 012703 000007
3911 020276 005004
3912 020300 012705 170200
3913
3914 020304 012722 077406
3915 020310 010401
3916 020312 072127 000006
3917 020316 010125
3918 020320 005025
3919 020322 010410
3920 020324 062720 170000
3921 020330 062704 000200
3922 020334 077315
3923 020336 012710 177600
3924 020342 012712 077406
3925
3926 020346 012737 000060 172516
3927 020354 012737 000001 177572
3928 020362 012737 020442 000114
3929 020370 012737 000044 177746
3930 020376 012704 002000
3931 020402 012702 177750
3932 020406 000403
3933
3934 020410
3935 020410
3936 020414
3937 020414
3938
3939 020414 000240
3940 020416 000240
3941 020420 010412
3942 020422 005012
3943
3944
3945
3946 020424

```

;*
 ;*****
 †TST40: SCOPE
 MOV #40,\$TIMES ;:DO 40 ITERATIONS
 MV=\$TN-1
 MOV #TST41,SKAD ;:SET THE SKAD REGISTER
 ;:IN CASE THE TEST ABORTS.
 MOVB \$TSTNM,\$TMP0
 SKPBER ;:IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
 SKPBCN ;:IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
 SKPBMN ;:IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
 SKPBHM ;:IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
 MMSKIP
 MOV #KIPAR0,R0 ;:SET UP MEMORY MANAGEMENT
 ;:TO RELOCATE EVERYTHING
 MOV #KIPDR0,R2 ;:THROUGH THE UNIBUS
 MOV #7,R3 ;:MAP PASSIVELY TO MEMORY,
 CLR R4 ;:BY PASSIVELY IS MEANT
 MOV #MAPL00,R5 ;:THAT ADDRESS ARE
 ;:RELOCATED TO THEMSELVES.
 64\$: MOV #77406,(R2)+
 MOV R4,R1
 ASH #6,R1
 MOV R1,(R5)+
 CLR (R5)+
 MOV R4,(R0)
 ADD #170000,(R0)+
 ADD #200,R4
 SOB R3,64\$
 MOV #177600,(R0)
 MOV #77406,(R2)
 MOV #60,\$MMR3 ;:TURN ON THE MAP AND
 MOV #1,\$MMR0 ;:22-BIT MODE ADDRESSING
 MOV #MVERRO,\$CACHVEC ;:SETUP FOR THE ERROR.
 MOV #S1MO,\$CONTRL ;:SELECT GROUP ADDRESS
 MOV #2000,R4 ;:PATTERN TO BE LOADED IN THE
 MOV #MAINT,R2 ;:MAINTENANCE REG.
 BR MV1
 LOC=. ;:GET THE PC TO AN EVEN WORD BOUNDARY!!!
 LOC=-4&LOC
 LOC=LOC+4
 .=LOC
 MV1: NOP
 NOP
 MOV R4,(R2) ;:SET THE MAINT REG.
 CLR (R2) ;:THIS FETCH SHOULD CAUSE
 ;:A PARITY ERROR IN GROUP
 ;:ADDRESS 1 MEMORY
 MV2: ;:REPORT ERROR. MAINTENANCE

```

3947 020424 010437 001236          MOV      R4,$TMP2          ;FUNCTION FAILED TO
3948                                     ;CAUSE ERROR.
3949 020430 104127          16:      ERROR      127
3950 020432 012737 177777 031102 16:      MOV      #-1,MANFL2
3951 020440 000500          BR        MVDONE
3952
3953 020442 022737 002440 177744 MVERRO:  CMP      #2440,@MEMERR ;DID THE ERROR REGISTER
3954 020450 001042          BNE      69$             ;SET PROPERLY?
3955
3956 020452 022626          64$:     CMP      (SP)+,(SP)+ ;RESET THE STACK
3957 020454 005037 177572          65$:     CLR      @MMR0
3958 020460 005037 172516          CLR      @MMR3
3959 020464 012737 177777 177744  MOV      #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3960 020472 005737 177744          TST      @MEMERR       ;REGISTER.
3961 020476 001416          BEQ      68$
3962
3963 020500          66$:     MOV      @LOADRS,$TMP2 ;ERROR REGISTER WON'T
3964 020500 013737 177740 001236  MOV      @HIADRS,$TMP3 ;CLEAR
3965 020506 013737 177742 001240  MOV
3966 020514 013737 177744 001242  MOV      @MEMERR,$TMP4
3967
3968 020522 104130          67$:     ERROR      130
3969 020524 012737 177777 031062  MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
3970 020532 000443          BR        MVDONE
3971
3972 020534 022737 177740 177740 68$:     CMP      #177740,@LOADRS ;SEE IF ADDRESS REGISTER
3973 020542 001356          BNE      66$             ;UNLOCKED.
3974 020544 022737 000003 177742  CMP      #3,@HIADRS
3975 020552 001352          BNE      66$
3976 020554 000432          BR        MVDONE
3977
3978 020556          69$:     MOV      (SP)+,$TMP2 ;REPORT ERROR REGISTER
3979 020556 012637 001236  TST      (SP)+ ;NOT SET AS EXPECTED.
3980 020552 005726          ;RESET THE STACK.
3981 020564 013737 177740 001240  MOV      @LOADRS,$TMP3
3982 020572 013737 177742 001242  MOV      @HIADRS,$TMP4
3983 020600 012737 002000 001244  MOV      #2000,$TMP5
3984 020606 012737 002440 001246  MOV      #2440,$TMP6
3985 020614 013737 177744 001250  MOV      @MEMERR,$TMP7
3986
3987 020622 104131          70$:     ERROR      131
3988 020624 012737 177777 031102  MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
3989 020632 012737 177777 031076  MOV      #-1,MMRFL2
3990 020640 000705          BR        65$
3991 020642 104410          MVDONE: RSET

```

```

*****
;TEST 41      CACHE MAINTENANCE AND ERROR REGISTERS TEST 25
;
;THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
;AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
;MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
;THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY
;PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE
;LOW BYTE OF THAT DATA .
;

```

```

3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002

```

```

*****
4003          :*****
4004 020644 000004  †TST41: SCOPE
4005 020646 012737 000040 001302  MOV      #40,$TIMES      ;;DO 40 ITERATIONS
4006          000041  MW=$TN-1
4007          :
4008 020654 012737 021264 030646  MOV      #TST42,SKAD    ;SET THE SKAD REGISTER
4009          :                               ;IN CASE THE TEST ABORTS.
4010 020662 113737 001102 001232  MOVB     $TSTNM,$TMP0
4011          :
4012 020670 104415          SKPBER     ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4013 020672 104416          SKPSCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4014 020674 104417          SKPBMN     ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4015 020676 104420          SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4016 020700 104412          MMSKIP
4017          :
4018 020702 012700 172340          MOV      #KIPAR0,R0    ;SET UP MEMORY MANAGEMENT
4019          :                               ;TO RELOCATE EVERYTHING
4020 020706 012702 172300          MOV      #KIPDR0,R2    ;THROUGH THE UNIBUS
4021 020712 012703 000007          MOV      #7,R3        ;MAP PASSIVELY TO MEMORY.
4022 020716 005004          CLR      R4           ;BY PASSIVELY IS MEANT
4023 020720 012705 170200          MOV      #MAPL00,R5    ;THAT ADDRESS ARE
4024          :                               ;RELOCATED TO THEMSELVES.
4025 020724 012722 077406          64$: MOV    #77406,(R2)+
4026 020730 010401          MOV    R4,R1
4027 020732 072127 000006          ASH   #6,R1
4028 020736 010125          MOV    R1,(R5)+
4029 020740 005025          CLR   (R5)+
4030 020742 010410          MOV    R4,(R0)
4031 020744 062720 170000          ADD   #170000,(R0)+
4032 020750 062704 000200          ADD   #200,R4
4033 020754 077315          SOB   R3,64$
4034 020756 012710 177600          MOV   #177600,(R0)
4035 020762 012712 077406          MOV   #77406,(R2)
4036          :
4037 020766 012737 000060 172516  MOV    #60,$MMR3      ;TURN ON THE MAP AND
4038 020774 012737 000001 177572  MOV    #1,$MMR0      ;22-BIT MODE ADDRESSING
4039 021002 012737 021062 000114  MOV    #MWERRO,$CACHVEC ;SETUP FOR THE ERROR.
4040 021010 012737 000030 177746  MOV    #SOM1,$CONTRL ;SELECT GROUP DATA
4041 021016 012704 000020          MOV    #20,R4        ;PATTERN TO BE LOADED IN THE
4042 021022 012702 177750          MOV    #MAINT,R2     ;MAINTENANCE REG.
4043 021026 000403          BR     MW1
4044          :
4045          :                               ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4046          LOC=.
4047          LOC=-4&LOC
4048          LOC=LOC+4
4049          .=LOC
4050 021034 000240          NOP
4051 021036 000240          MW1:  NOP
4052 021040 010412          MOV    R4,(R2)      ;SET THE MAINT REG.
4053 021042 005012          CLR    (R2)         ;THIS FETCH SHOULD CAUSE
4054          :                               ;A PARITY ERROR IN GROUP
4055          :                               ;DATA 0 MEMORY
4056          :
4057 021044          :                               ;REPORT ERROR. MAINTENANCE
4058 021044 010437 001236          MW2:  MOV    R4,$TMP2  ;FUNCTION FAILED TO

```

```

4069                                     ;CAUSE ERROR.
4060 021050 104127 15: ERROR 127
4061 021052 012737 177777 031102 MOV #-1,MANFL2
4062 021060 000500 BR MWDONE
4063
4064 021062 022737 002500 177744 MWERRO: CMP #2500,0#MEMERR ;DID THE ERROR REGISTER
4065 021070 001042 BNE 69$ ;SET PROPERLY?
4066
4067 021072 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
4068 021074 005037 177572 65$: CLR 0#MMR0
4069 021100 005037 172516 CLR 0#MMR3
4070 021104 012737 177777 177744 MOV #-1,0#MEMERR ;TRY TO CLEAR THE ERROR
4071 021112 005737 177744 TST 0#MEMERR ;REGISTER.
4072 021116 001416 BEQ 68$
4073
4074 021120 66$: ;ERROR REGISTER WON'T
4075 021120 013737 177740 001236 MOV 0#LOADRS,$TMP2 ;CLEAR
4076 021126 013737 177742 001240 MOV 0#HIADRS,$TMP3
4077 021134 013737 177744 001242 MOV 0#MEMERR,$TMP4
4078
4079 021142 104130 67$: ERROR 130
4080 021144 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
4081 021152 000443 BR MWDONE
4082
4083 021154 022737 177740 177740 68$: CMP #177740,0#LOADRS ;SEE IF ADDRESS REGISTER
4084 021162 001356 BNE 66$ ;UNLOCKED.
4085 021164 022737 000003 177742 CMP #3,0#HIADRS
4086 021172 001352 BNE 66$
4087 021174 000432 BR MWDONE
4088
4089 021176 69$: ;REPORT ERROR REGISTER
4090 021176 012637 001236 MOV (SP)+,$TMP2 ;NOT SET AS EXPECTED.
4091 021202 005726 TST (SP)+ ;RESET THE STACK.
4092 021204 013737 177740 001240 MOV 0#LOADRS,$TMP3
4093 021212 013737 177742 001242 MOV 0#HIADRS,$TMP4
4094 021220 012737 000020 001244 MOV #20,$TMP5
4095 021226 012737 002500 001246 MOV #2500,$TMP6
4096 021234 013737 177744 001250 MOV 0#MEMERR,$TMP7
4097
4098 021242 104131 70$: ERROR 131
4099 021244 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
4100 021252 012737 177777 031076 MOV #-1,MMRFL2
4101 021260 000705 BR 65$
4102 021262 104410 MWDONE: RSET

```

```

4103 ;*****
4104 ;*TEST 42 CACHE MAINTENANCE AND ERROR REGISTERS TEST 26
4105 ;*
4106 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
4107 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
4108 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
4109 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY
4110 ;*PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE
4111 ;*LOW BYTE OF THAT DATA .
4112 ;*
4113 ;*****
4114 ;*****

```



```

4115 021264 000004 TST42: SCOPE
4116 021266 012737 000040 001302 MOV #40,$TIMES ;:DO 40 ITERATIONS
4117 000042 MX=$TN-1
4118
4119 021274 012737 021704 030646 MOV #TST43,SKAD ;SET THE SKAD REGISTER
4120 ;IN CASE THE TEST ABORTS.
4121 021302 113737 001102 001232 MOVB $TSTNM,$TMP0
4122
4123 021310 104415 SKPBER ;:IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4124 021312 104416 SKPBCN ;:IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4125 021314 104417 SKPBMN ;:IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4126 021316 104420 SKPBHM ;:IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4127 021320 104412 MMSKIP
4128
4129 021322 012700 172340 MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
4130 ;TO RELOCATE EVERYTHING
4131 021326 012702 172300 MOV #KIPDR0,R2 ;THROUGH THE UNIBUS
4132 021332 012703 000007 MOV #7,R3 ;MAP PASSIVELY TO MEMORY,
4133 021336 005004 CLR R4 ;BY PASSIVELY IS MEANT
4134 021340 012705 170200 MOV #MAPLO0,R5 ;THAT ADDRESS ARE
4135 ;RELOCATED TO THEMSELVES.
4136 021344 012722 077406 64$: MOV #77406,(R2)+
4137 021350 010401 MOV R4,R1
4138 021352 072127 000006 ASH #6,R1
4139 021356 010125 MOV R1,(R5)+
4140 021360 005025 CLR (R5)+
4141 021362 010410 MOV R4,(R0)
4142 021364 062720 170000 ADD #170000,(R0)+
4143 021370 062704 000200 ADD #200,R4
4144 021374 077315 SOB R3,64$
4145 021376 012710 177600 MOV #177600,(R0)
4146 021402 012712 077406 MOV #77406,(R2)
4147
4148 021406 012737 000060 172516 MOV #60,$MMR3 ;TURN ON THE MAP AND
4149 021414 012737 000001 177572 MOV #1,$MMR0 ;22-BIT MODE ADDRESSING
4150 021422 012737 021502 000114 MOV #MXERRO,$CACHVEC ;SETUP FOR THE ERROR.
4151 021430 012737 000044 177746 MOV #SIM0,$CONTRL ;SELECT GROUP DATA
4152 021436 012704 000100 MOV #100,R4 ;PATTERN TO BE LOADED IN THE
4153 021442 012702 177750 MOV #MAINT,R2 ;MAINTENANCE REG.
4154 021446 000403 BR MX1
4155
4156 021450 LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4157 021450 LOC=-4$LOC
4158 021454 LOC=LOC+4
4159 021454 .=LOC
4160
4161 021454 000240 NOP
4162 021456 000240 MX1: NOP
4163 021460 010412 MOV R4,(R2) ;SET THE MAINT REG.
4164 021462 005012 CLR (R2) ;THIS FETCH SHOULD CAUSE
;A PARITY ERROR IN GROUP
;DATA 1 MEMORY
4165
4166
4167
4168 021464 MX2: ;REPORT ERROR. MAINTENANCE
4169 021464 010437 001236 MOV R4,$TMP2 ;FUNCTION FAILED TO
4170 ;CAUSE ERROR.

```

```

4171 021470 104127
4172 021472 012737 177777 031102 15: ERROR 127
4173 021500 000500 BR #-1,MANFL2
4174
4175 021502 022737 002600 177744 MXERR0: CMP #2600,0#MEMERR ;DID THE ERROR REGISTER
4176 021510 001042 BNE 65$ ;SET PROPERLY?
4177
4178 021512 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
4179 021514 005037 177572 65$: CLR 0#MMR0
4180 021520 005037 172516 CLR 0#MMR3
4181 021524 012737 177777 177744 MOV #-1,0#MEMERR ;TRY TO CLEAR THE ERROR
4182 021532 005737 177744 TST 0#MEMERR ;REGISTER.
4183 021536 001416 BEQ 68$
4184
4185 021540 66$: MOV 0#LOADRS,$TMP2 ;ERROR REGISTER WON'T
4186 021540 013737 177740 001236 MOV 0#HIADRS,$TMP3 ;CLEAR
4187 021546 013737 177742 001240 MOV 0#MEMERR,$TMP4
4188 021554 013737 177744 001242
4189
4190 021562 104130 67$: ERROR 130
4191 021564 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
4192 021572 000443 BR MXDONE
4193
4194 021574 022737 177740 177740 68$: CMP #177740,0#LOADRS ;SEE IF ADDRESS REGISTER
4195 021602 001356 BNE 66$ ;UNLOCKED.
4196 021604 022737 000003 177742 CMP #3,0#HIADRS
4197 021612 001352 BNE 66$
4198 021614 000432 BR MXDONE
4199
4200 021616 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
4201 021616 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
4202 021622 005726 ;RESET THE STACK.
4203 021624 013737 177740 001240 MOV 0#LOADRS,$TMP3
4204 021632 013737 177742 001242 MOV 0#HIADRS,$TMP4
4205 021640 012737 000100 001244 MOV #100,$TMP5
4206 021646 012737 002600 001246 MOV #2600,$TMP6
4207 021654 013737 177744 001250 MOV 0#MEMERR,$TMP7
4208
4209 021662 104131 70$: ERROR 131
4210 021664 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
4211 021672 012737 177777 031076 MOV #-1,MMRFL2
4212 021700 000705 BR 65$
4213 021702 104410 MXDONE: RSET
4214
4215 ;*****
4216 ;*TEST 43 CACHE ERROR REGISTER UNIBUS TIME OUT TEST
4217 ;*
4218 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO COMPREHEND A
4219 ;*CPU TO UNIBUS THROUGH THE MAP TO THE CACHE REFERENCE WHICH
4220 ;*TIMES OUT IN MAIN MEMORY. MANY SUCH NON-EXISTENT MEMORY LOCATIONS
4221 ;*ARE CONVIENTLY GUARENTEED TO EXIST! ALL THE ADDRESSES
4222 ;*FROM 17000000 THROUGH 17777776 ARE ADDRESSES
4223 ;*WHICH CAN NOT EXIST. HERE ONLY ONE OF THESE ADDRESSES, 17777776,
4224 ;*WILL BE USED TO CAUSE A TIME OUT ON THE UNIBUS AN THE CONSEQUENT
4225 ;*ABORT TO VECTOR ERRVEC.
4226 ;*

```

```

4227 .....
4228 021704 000004 TST43: SCOPE
4229 021706 012737 000040 001302 MOV #40,$TIMES ;;DO 40 ITERATIONS
4230 000043 MG=$TN-1
4231
4232 021714 012737 022334 030646 MOV #TST44,SKAD ;SET THE SKAD REGISTER
4233 ;IN CASE THE TEST ABORTS.
4234 021722 113737 001102 001232 MOVB $TSTNM,$TMPD
4235 021730 012737 030522 000114 MOV #SPUR,$#CACHVEC ;EXPECT NO PARITY ERRORS.
4236
4237 021736 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4238 021740 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4239 021742 104417 SKPBMN ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4240 021744 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4241 021746 104412 MMSKIP
4242
4243 021750 012700 172340 MOV #KIPAR0,R0 ;INITIALLY PUT MEMORY
4244 021754 012701 077406 MOV #77406,R1 ;MANAGEMENT IN A 'PASSIVE'
4245 021760 012702 172300 MOV #KIPDR0,R2 ;STATE, THAT IS MAP ALL
4246 021764 012703 00001C MOV #10,R3 ;VIRTUAL ADDRESSES ON TO
4247 021770 010122 64$: MOV R1,(R2)+ ;THEMSELVES AS PHYSICAL
4248 021772 077302 SOB R3,64$ ;ADDRESSES.
4249 021774 005020 CLR (R0)+
4250 021776 012720 000200 MOV #200,(R0)+
4251 022002 012720 000400 MOV #400,(R0)+
4252 022006 012720 000600 MOV #600,(R0)+
4253 022012 012720 001000 MOV #1000,(R0)+
4254 022016 012720 001200 MOV #1200,(R0)+
4255 022022 012720 001400 MOV #1400,(R0)+
4256 022026 012710 177600 MOV #177600,(R0)
4257
4258 022032 012737 000060 172516 MOV #60,$#MMR3 ;TURN ON THE MAPPING BOX
4259 022040 012737 000001 177572 MOV #1,$#MMR0 ;AND 22 BIT MODE ADDRESSING.
4260 022046 012737 170000 172354 MOV #170000,$#KIPAR6 ;MAKE KIPAR6 RELOCATE
4261 ;TO THE UNIBUS.
4262 022054 012737 022126 000004 MOV #MQERR,$#ERRVEC ;SET UP THE TIME OUT VECTOR.
4263
4264 022062 012737 177776 170200 MOV #-2,$#MAPL00 ;SET THE MAP REGISTER 0
4265 022070 012737 000077 170202 MOV #77,$#MAPH00
4266 022076 012700 140000 MOV #140000,R0 ;THIS IS THE VIRTUAL ADDRESS OF THE
4267 ;TEST ADDRESS. IT WILL RELOCATE
4268 ;THROUGH KIPAR6 TO THE UNIBUS AS
4269 ;A 000000. FROM THE UNIBUS
4270 ;IT WILL BE RELOCATED THROUGH
4271 ;MAP REGISTER 0 TO THE CACHE WHERE
4272 ;IT WILL TRY TO REFERENCE
4273 ;1777776, AND HOPEFULLY TIME OUT.
4274 022102 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
4275 022104 005710 TST (R0) ;MAKE THE REFERENCE!
4276
4277 022106 ..... MQ1:
4278 022106 012737 177776 001236 MOV #-2,$TMP2 ;NO TIME OUT OCCURRED, REPORT
4279 022114 012737 000077 001240 MOV #77,$TMP3 ;THE ERROR.
4280 022122 104132 1$:
4281 022124 000502 BR 132
4282 MQDONE

```

```

4283 022126 032737 000020 177766 MGERR: BIT #20, @#CPUERR ;SEE IF A TIME OUT HAS CAUSED
4284 022134 001002 BNE MQ2 ;AN ABORT TO THIS ROUTINE.
4285 022136 000137 030474 JMP CPSPUR ;IF NOT GO TO THE SPURIOUS
4286 ;UNEXPECTED, CPU ERROR HANDLER.
4287 022142 022737 000000 177744 MQ2: CMP #0, @#MEMERR ;OTHERWISE SEE IF THE ERROR
4288 022150 001427 BEQ MQ3 ;REGISTER GOT SET CORRECTLY.
4289
4290 ;IF IT IS NOT SET CORRECTLY REPORT ERROR.
4291 022152 012637 001236 MOV (SP)+, $TMP2
4292 022156 005726 TST (SP)+
4293 022160 013737 177740 001240 MOV @#LOADRS, $TMP3
4294 022166 013737 177742 001242 MOV @#HIADRS, $TMP4
4295 022174 012737 177776 001244 MOV #-2, $TMP5
4296 022202 012737 000077 001246 MOV #77, $TMP6
4297 022210 013737 177744 001250 MOV @#MEMERR, $TMP7
4298 022216 104133 IS: ERROR 133
4299 022220 012737 177777 031076 MOV #-1, MMRFL2
4300 022226 000401 BR MQ4
4301
4302 022230 022626 MQ3: CMP (SP)+, (SP)+ ;RESET THE STACK
4303
4304 022232 005037 177572 MQ4: CLR @#MMR0
4305 022236 005037 172516 CLR @#MMR3
4306 022242 012737 177777 177744 MOV #-1, @#MEMERR ;TRY TO CLEAR THE ERROR REGISTER.
4307 022250 005737 177744 TST @#MEMERR
4308 022254 001416 BEQ MQ5
4309
4310 022256 MQ5: ;REPORT THE FAILURE OF THE ERROR
4311 022256 013737 177740 001236 MOV @#LOADRS, $TMP2 ;REGISTER TO CLEAR!
4312 022264 013737 177742 001240 MOV @#HIADRS, $TMP3
4313 022272 013737 177744 001242 MOV @#MEMERR, $TMP4
4314 022300 104130 IS: ERROR 130
4315 022302 012737 177777 031062 MOV #-1, MMRFLG
4316 022310 000410 BR MQDONE
4317
4318 022312 022737 177740 177740 MQ6: CMP #177740, @#LOADRS ;SEE IF THE ADDRESS REGISTER
4319 022320 001356 BNE MQ5 ;GOT RESET.
4320 022322 022737 000003 177742 CMP #3, @#HIADRS
4321 022330 001352 BNE MQ5
4322
4323 022332 104410 MQDONE: RSET
4324
4325 ;*****
4326 ;*TEST 44 CACHE CONTROL REGISTER DISABLE TRAPS TEST 1
4327 ;*
4328 ;*THIS IS A TEST OF THE CONTROL REGISTER'S ABILITY TO DISABLE A TRAP
4329 ;*OCCURRING AS THE RESULT OF A MAIN MEMORY DATA PARITY ERROR IN THE
4330 ;*UNWANTED WORD OF THE REFERENCED PAIR. THE MAINTENANCE REGISTER IS
4331 ;*USED TO FORCE AN ERROR ON THE LOW BYTE OF THE ODD WORD WHEN REFERENCING
4332 ;*THE EVEN WORD OF THAT PAIR.
4333 ;*
4334 ;*****
4335 022334 000004 †ST44: SCOPE
4336 022336 012737 000040 001302 MOV #40, $TIMES ;;DO 40 ITERATIONS
4337 000044 KV=$TN-1
4338 ;SET THE SKAD REGISTER

```

```

4339 022344 012737 022510 030646      MOV      #TST45,SKAD      ;IN CASE THE TEST ABORTS.
4340
4341 022352 113737 001102 001232      MOVB     $TSTNM,$TMPD
4342
4343 022360 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4344 022362 104416      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4345 022364 104417      SKPBMN     ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4346 022366 104420      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4347 022370 012737 000014 177746      MOV      #MOM1,$#CONTRL   ;FORCE MISSES TO BOTH GROUPS.
4348 022376 052737 000001 177746      BIS      #BIT0,$#CONTRL   ;DISABLE 'WARNING' TRAPS.
4349 022404 012737 022446 000114      MOV      #KVERR,$#CACHVEC ;SET UP FOR THE ERROR ABOUT TO BE FORCED
4350 022412 012704 040000      MOV      #40000,R4        ;PATTERN FOR THE MAINTENANCE
4351 022416 012702 177750      MOV      #MAINT,R2        ;REGISTER.
4352 022422 000402      BR
4353
4354          022424      LOC=.                    ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4355          022424      LOC=-4&LOC
4356          022430      LOC=LOC+4
4357          022430      .=LOC
4358
4359 022430 000240      KV1:    NOP
4360 022432 010412      MOV      R4,(R2)         ;SET THE MAINTENANCE REGISTER
4361 022434 000240      NOP
4362 022436 005701      KV2:    TST      R1       ;WHEN THIS NOP IS FETCHED AN ERROR
4363                                     ;WILL BE RECOGNIZED BECAUSE OF THE
4364                                     ;CONTENTS OF THE LOCATION KV2!
4365                                     ;THIS PARITY ERROR WOULD
4366                                     ;NORMALLY RELUT IN A TRAP BUT
4367                                     ;BECAUSE TRAPS HAVE BEEN DISABLED
4368                                     ;NONE SHOULD OCCUR!!!
4368 022440 005012      CLR      (R2)
4369 022442 000240      NOP
4370 022444 000420      BR      KVDONE          ;GOOD, NO TRAP OCCURRED!
4371
4372 022446      KVERR:
4373 022446 012637 001236      MOV      (SP)+,$TMP2     ;COME HERE IF A TRAP OCCURS
4374 022452 005726      TST     (SP)+           ;AND REPORT THE ERROR.
4375 022454 013737 177746 001240      MOV      $#CONTRL,$TMP3
4376 022462 013737 177740 001242      MOV      $#LOADRS,$TMP4
4377 022470 013737 177742 001244      MOV      $#HIADRS,$TMP5
4378 022476 013737 177744 001246      MOV      $#MEMERR,$TMP6
4379 022504 104134      1$:    ERROR 134
4380
4381 022506 104410      KVDONE: RSET
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
;*****
;*TEST 45      CACHE CONTROL REGISTER DISABLE TRAPS TEST 2
;*
;*THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION.
;*IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE ADDRESS
;*MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO
;*FORCE THE ERROR ON THE LOW BYTE OF THE ADDRESS, IN THE ADDRESS MEMORY
;*OF GROUP 0.
;*
;*****

```

```

4395 022510 000004 TST45: SCOPE
4396 022512 012737 000040 001302 MOV #40,$TIMES ;;DO 40 ITERATIONS
4397 000045 KX=$TN-1
4398 022520 012737 022710 030646 MOV #TST46,SKAD ;SET THE SKAD REGISTER
4400 ;IN CASE THE TEST ABORTS.
4401 022526 113737 001102 001232 MOVB $TSTNM,$TMP0
4403 022534 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4404 022536 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4405 022540 104417 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4406 022542 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4407 022544 012737 000030 177746 MOV #SOM1,@#CONTRL ;USE GROUP ZERO
4408 022552 012700 022640 MOV #KX2,R0 ;MAKE KX2 A HIT IN GROUP
4409 022556 005710 TST (R0) ;ZERO.
4410 022560 005710 TST (R0)
4412
4413 022562 032737 000010 177752 BIT #10,@#HITMIS ;SEE IF REFERENCE ADDRESS
4414 022570 001007 BNE KX1 ;IS A HIT.
4415 ;IF NOT ERROR!
4416 022572 010037 001236 MOV R0,$TMP2
4417 022576 012737 000000 001234 MOV #0,$TMP1
4418 022604 104001 ERROR 1
4420 022606 104411 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
4421
4422 022610 052737 000001 177746 KX1: BIS #BIT0,@#CONTRL ;DISABLE 'WARNING' TRAPS.
4423 022616 012737 022646 000114 MOV #KXERR,@#CACHVEC ;SET UP FOR ERROR WHICH
4424 ;SHOULD NOT TRAP!
4425 022624 012704 000400 MOV #400,R4 ;PATTERN FOR MAINT REG.
4426 022630 012702 177750 MOV #MAINT,R2
4427 022634 000240 NOP
4428 022636 010412 MOV R4,(R2) ;SET THE MAINT. REG.
4429 022640 005012 KX2: CLR (R2) ;THE FETCH OF THIS
4430 022642 000240 NOP ;INSTRUCTION SHOULD CAUSE
4431 022644 000420 BR KXDONE ;A CACHE MEMORY
4432 ;PARITY ERROR WHICH
4433 ;NORMALLY SHOULD TRAP
4434 ;BUT HERE NO TRAP SHOULD
4435 ;OCCUR FOR TRAPS HAVE BEEN DISABLED.
4436
4437 022646 KXERR: ;A TRAP HAS ERRONEOUSLY
4438 022646 012637 001236 MOV (SP)+,$TMP2 ;TAKEN PLACE. REPORT
4439 022652 005726 TST (SP)+ ;UNABLE TO DISABLE TRAPS.
4440 022654 013737 177746 001240 MOV @#CONTRL,$TMP3
4441 022662 013737 177740 001242 MOV @#LOADRS,$TMP4
4442 022670 013737 177742 001244 MOV @#HIADRS,$TMP5
4443 022676 013737 177744 001246 MOV @#MEMERR,$TMP6
4444
4445 022704 104134 1$: ERROR 134
4446
4447 022706 104410 KXDONE: RSET
4448
4449
4450 ;:*****

```

4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506

```
;*TEST 46      CACHE CONTROL REGISTER DISABLE TRAPS TEST 3
;*
;*THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION.
;*IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE
;*MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO
;*FORCE THE ERROR ON THE LOW BYTE OF THE , IN THE MEMORY
;*OF GROUP 0.
;*****
```

†ST46: SCOPE

```
MOV #40,$TIMES ;;DO 40 ITERATIONS
KZ=$TN-1
```

```
MOV #TST47,$SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
```

```
MOVB $TSTNM,$TMP0
```

```
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
```

```
MOV #SOM1,$CONTRL ;USE GROUP ZERO
MOV #KZ2,$R0 ;MAKE KZ2 A HIT IN GROUP
TST ($R0) ;ZERO.
TST ($R0)
```

```
BIT #10,$HITMIS ;SEE IF REFERENCE ADDRESS
BNE KZ1 ;IS A HIT.
```

```
MOV $R0,$TMP2 ;IF NOT ERROR!
MOV #0,$TMP1
```

```
ERROR 1
```

```
SKIPT ;ERROR FATAL. GO TO NEXT TEST.
```

```
KZ1: BIS #BIT0,$CONTRL ;DISABLE 'WARNING' TRAPS.
MOV #KZERR,$CACHVEC ;SET UP FOR ERROR WHICH
```

```
MOV #20,$R4 ;SHOULD NOT TRAP!
MOV #MAINT,$R2 ;PATTERN FOR MAINT REG.
```

```
NOP
MOV $R4,$(R2) ;SET THE MAINT. REG.
CLR $(R2) ;THE FETCH OF THIS
```

```
NOP ;INSTRUCTION SHOULD CAUSE
BR KZDONE ;A CACHE MEMORY
```

```
PARITY ERROR WHICH
;NORMALLY SHOULD TRAP
```

```
;BUT HERE NO TRAP SHOULD
;OCCUR FOR TRAPS HAVE BEEN DISABLED.
```

```
KZERR: MOV ($SP)+,$TMP2 ;A TRAP HAS ERRONEOUSLY
;TAKEN PLACE. REPORT
```

```
TST ($SP)+ ;UNABLE TO DISABLE TRAPS.
```

```
MOV $CONTRL,$TMP3
MOV $LOADRS,$TMP4
```

```

4507 023070 013737 177742 001244
4508 023076 013737 177744 001246
4509
4510 023104 104134
4511
4512 023106 104410
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533 023110 000004
4534 023112 012737 000040 001302
4535 000047
4536
4537 023120 012737 023474 030646
4538
4539 023126 113737 001102 001232
4540
4541 023134 104415
4542 023136 104416
4543 023140 104417
4544 023142 104420
4545 023144 012737 000014 177746
4546
4547
4548 023152 012737 023226 000114
4549 023160 012704 010000
4550 023164 012702 177750
4551 023170 000401
4552
4553 023172
4554 023170
4555 023174
4556 023174
4557
4558 023174 000240
4559 023176 010412
4560 023200 005701
4561 023202 005012
4562 023204 000240

```

1\$: ERROR 134

KZDONE: RSET

```

:*****
:*TEST 47 CACHE ERROR REGISTER LOCK UP TEST 1
:
```

```

:*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
:*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
:*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
:*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
:*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
:*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
:*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
:*TO THE CACHE DIRECTLY.
:*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
:*TO THE CACHE DIRECTLY.
:*
```

:*****

```

TST47: SCOPE
MOV #40,$TIMES ;;DO 40 ITERATIONS
NA=$TN-1
MOV #TST50,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMP0
```

```

SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MOM1,$CONTRL ;FORCE MISSES TO BOTH GROUPS.
```

```

MOV #NA3,$CACHVEC ;SET UP FOR THE ERROR.
MOV #10000,R4 ;PATTERN TO BE PUT IN
MOV #MAINT,R2 ;THE MAINT. REG.
BR NA1
```

```

LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC
```

```

NA1: NOP
MOV R4,(R2) ;SET THE MAINT. REG.
NA2: TST R1 ;THE FETCH OF THIS INSTRUCTION
CLR (R2) ;SHOULD CAUSE AN ABORT!
NOP
```



```

4563
4564 023206 012737 010000 001236      MOV      #10000,$TMP2      ;IF NONE OCCURS REPORT
4565 023214 104127      1$:      ERROR      127      ;ERROR!
4566 023216 012737 177777 031102      MOV      #-1,MANFL2
4567 023224 000522      BR       NADONE
4568
4569
4570 023226      NA3:
4571
4572 023226 012737 023302 000114      MOV      #NA6,@#CACHVEC      ;SET UP FOR THE ERROR.
4573 023234 012704 010000      MOV      #10000,R4          ;PATTERN TO BE PUT IN
4574 023240 012702 177750      MOV      #MAINT,R2         ;THE MAINT. REG.
4575 023244 000401      BR       NA4
4576
4577      023246      LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4578      023244      LOC=-4&LOC
4579      023250      LOC=LOC+4
4580      023250      .=LOC
4581
4582 023250 000240      NA4:      NOP
4583 023252 010412      MOV      R4,(R2)          ;SET THE MAINT. REG.
4584 023254 005701      NA5:      TST      R1              ;THE FETCH OF THIS INSTRUCTION
4585 023256 005012      CLR      (R2)            ;SHOULD CAUSE AN ABORT!
4586 023260 000240      NOP
4587
4588 023262 012737 010000 001236      MOV      #10000,$TMP2      ;IF NONE OCCURS REPORT
4589 023270 104127      1$:      ERROR      127      ;ERROR!
4590 023272 012737 177777 031102      MOV      #-1,MANFL2
4591 023300 000474      BR       NADONE
4592
4593
4594 023302      NA6:
4595
4596 023302 062706 000010      ADD      #10,SP          ;RESET THE STACK.
4597 023306 022737 144404 177744      CMP      #144404,@#MEMERR ;SEE IF THE ERROR REGISTER
4598 023314 001004      BNE     NA7              ;IS SET CORRECTLY.
4599 023316 022737 023200 177740      CMP      #NA2,@#LOADRS    ;SEE IF THE ADDRESS REGISTER
4600 023324 001422      BEQ     NA8              ;IS SET CORRECTLY.
4601
4602 023326      NA7:
4603 023326 012737 144404 001236      MOV      #144404,$TMP2     ;NOT SET CORRECTLY!
4604 023334 013737 177744 001240      MOV      @#MEMERR,$TMP3    ;REPORT FAILURE.
4605 023342 012737 023200 001242      MOV      #NA2,$TMP4
4606 023350 005037 001244      CLR     $TMP5
4607 023354 013737 177740 001246      MOV      @#LOADRS,$TMP6
4608 023362 013737 177742 001250      MOV      @#HIADRS,$TMP7
4609
4610 023370 104135      1$:      ERROR      135
4611
4612 023372 005037 177572      NA8:      CLR      @#MMR0          ;TURN OFF MEMORY MANAGEMENT.
4613 023376 005037 172516      CLR      @#MMR3
4614 023402 012737 177777 177744      MOV      #-1,@#MEMERR     ;SEE IF YOU CAN CLR THE
4615 023410 005737 177744      TST     @#MEMERR          ;ERROR REG.
4616 023414 001416      BEQ     NA10
4617
4618 023416      NA9:          ;WON'T CLEAR!

```

```

4619 023416 013737 177740 001236      MOV      @#LOADRS,$TMP2
4620 023424 013737 177742 001240      MOV      @#HIADRS,$TMP3
4621 023432 013737 177744 001242      MOV      @#MEMERR,$TMP4
4622
4623 023440 104130
4624 023442 012737 177777 031062 18:  ERROR  130
4625 023450 000410      MOV      #-1,MMRFLG
4626      BR      NADONE
4627 023452 022737 177740 177740 NA10:  CMP      #177740,@#LOADRS ;SEE IF THE ADDRESS REGISTER
4628 023460 001356      SNE     NA9              ;HAS RESET
4629 023462 022737 000003 177742      CMP      #3,@#HIADRS
4630 023470 001352      BNE     NA9
4631
4632 023472 104410      NADONE: RSET
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649

```

*TEST 50 CACHE ERROR REGISTER LOCK UP TEST 2

```

*
*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
*TO THE CACHE DIRECTLY.
*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
*

```

```

4650 023474 000004      †ST50: SCOPE
4651 023476 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
4652      NB=$TN-1
4653
4654 023504 012737 024164 030646      MOV      #TST51,SKAD      ;SET THE SKAD REGISTER
4655      ;IN CASE THE TEST ABORTS.
4656 023512 113737 001102 001232      MOV      $TSTNM,$TMP0
4657
4658 023520 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4659 023522 104416      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4660 023524 104417      SKPBMN     ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4661 023526 104420      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4662 023530 104412      MMSKIP
4663
4664 023532 012700 172340      MOV      #KIPAR0,R0      ;SET UP MEMORY MANAGEMENT
4665      ;TO RELOCATE EVERYTHING
4666 023536 012702 172300      MOV      #KIPDR0,R2      ;THROUGH THE UNIBUS
4667 023542 012703 000007      MOV      #7,R3           ;MAP PASSIVELY TO MEMORY,
4668 023546 005004      CLR      R4              ;BY PASSIVELY IS MEANT
4669 023550 012705 170200      MOV      #MAPL00,R5      ;THAT ADDRESS ARE
4670      ;RELOCATED TO THEMSELVES.
4671 023554 012722 077406      648:  MOV      #77406,(R2)+
4672 023560 010401      MOV      R4,R1
4673 023562 072127 000006      ASH      #6,R1
4674 023566 010125      MOV      R1,(R5)+

```

4675	023570	005025			CLR	(R5)+	
4676	023572	010410			MOV	R4,(R0)	
4677	023574	062720	170000		ADD	#170000,(R0)+	
4678	023600	062704	000200		ADD	#200,R4	
4679	023604	077315			SOB	R3,64\$	
4680	023606	012710	177600		MOV	#177600,(R0)	
4681	023612	012712	077406		MOV	#77406,(R2)	
4682							
4683	023616	012737	000014	177746	MOV	#MDM1,2#CONTRL	;FORCE MISSES TO BOTH GROUPS.
4684							
4685							
4686	023624	012737	023702	000114	MOV	#NB3,2#CACHVEC	;SET UP FOR THE ERROR.
4687	023632	012704	010000		MOV	#10000,R4	;PATTERN TO BE PUT IN
4688	023636	012702	177750		MOV	#MAINT,R2	;THE MAINT. REG.
4689	023642	000402			BR	NB1	
4690							
4691		023644			LOC=.		;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4692		023644			LOC=-4&LOC		
4693		023650			LOC=LOC+4		
4694		023650			. =LOC		
4695							
4696	023650	000240			NB1:	NOP	
4697	023652	010412			MOV	R4,(R2)	;SET THE MAINT. REG.
4698	023654	005701			NB2:	TST	R1
4699	023656	005012			CLR	(R2)	;THE FETCH OF THIS INSTRUCTION
4700	023660	000240			NOP		;SHOULD CAUSE AN ABORT!
4701							
4702	023662	012737	010000	001236	MOV	#10000,\$TMP2	;IF NONE OCCURS REPORT
4703	023670	104127			1\$:	ERROR	127
4704	023672	012737	177777	031102	MOV	#-1,MANFL2	;ERROR!
4705	023700	000530			BR	NBDONE	
4706							
4707							
4708	023702				NB3:		
4709							
4710	023702	012737	000060	172516	MOV	#60,2#MMR3	;TURN ON THE MAP AND
4711	023710	012737	009001	177572	MOV	#1,2#MMR0	;22-BIT MODE ADDRESSING
4712	023716	012737	023772	000114	MOV	#NB6,2#CACHVEC	;SET UP FOR ERROR
4713	023724	012704	010000		MOV	#10000,R4	;PATTERN TO BE PUT IN
4714	023730	012702	177750		MOV	#MAINT,R2	;THE MAINT. REG.
4715	023734	000401			BR	NB4	
4716							
4717		023736			LOC=.		;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4718		023734			LOC=-4&LOC		
4719		023740			LOC=LOC+4		
4720		023740			. =LOC		
4721							
4722	023740	000240			NB4:	NOP	
4723	023742	010412			MOV	R4,(R2)	;SET THE MAINT. REG.
4724	023744	005701			NB5:	TST	R1
4725	023746	005012			CLR	(R2)	;THE FETCH OF THIS INSTRUCTION
4726	023750	000240			NOP		;SHOULD CASE AN ABORT
4727							;AND UNIBUS PB ASSERTED!
4728	023752	012737	010000	001236	MOV	#10000,\$TMP2	;NO ABORT OCCURRED!
4729	023760	104127			1\$:	ERROR	127
4730	023762	012737	177777	031066	MOV	#-1,MANFLG	;REPORT FAILURE

```

4731 023770 000474 BR NBDONE
4732
4733
4734 023772 NB6:
4735
4736 023772 062706 000010 ADD #10,SP ;RESET THE STACK.
4737 023776 022737 137404 177744 CMP #137404,#MEMERR ;SEE IF THE ERROR REGISTER
4738 024004 001004 BNE NB7 ;IS SET CORRECTLY.
4739 024006 022737 023654 177740 CMP #NB2,#LOADRS ;SEE IF THE ADDRESS REGISTER
4740 024014 001422 BEQ NB8 ;IS SET CORRECTLY.
4741
4742 024016 NB7: ;NOT SET CORRECTLY!
4743 024016 012737 137404 001236 MOV #137404,$TMP2 ;REPORT FAILURE.
4744 024024 013737 177744 001240 MOV #MEMERR,$TMP3
4745 024032 012737 023654 001242 MOV #NB2,$TMP4
4746 024040 005037 001244 CLR $TMP5
4747 024044 013737 177740 001246 MOV #LOADRS,$TMP6
4748 024052 013737 177742 001250 MOV #HIADRS,$TMP7
4749
4750 024060 104135 1$: ERROR 135
4751
4752 024062 005037 177572 NB8: CLR #MMR0 ;TURN OFF MEMORY MANAGEMENT.
4753 024066 005037 172516 CLR #MMR3
4754 024072 012737 177777 177744 MOV #-1,#MEMERR ;SEE IF YOU CAN CLR THE
4755 024100 005737 177744 TST #MEMERR ;ERROR REG.
4756 024104 001416 BEQ NB10
4757
4758 024106 NB9: ;WON'T CLEAR!
4759 024106 013737 177740 001236 MOV #LOADRS,$TMP2
4760 024114 013737 177742 001240 MOV #HIADRS,$TMP3
4761 024122 013737 177744 001242 MOV #MEMERR,$TMP4
4762
4763 024130 104130 1$: ERROR 130
4764 024132 012737 177777 031062 MOV #-1,MMRFLG
4765 024140 000410 BR NBDONE
4766
4767 024142 022737 177740 177740 NB10: CMP #177740,#LOADRS ;SEE IF THE ADDRESS REGISTER
4768 024150 001356 BNE NB9 ;HAS RESET
4769 024152 022737 000003 177742 CMP #3,#HIADRS
4770 024160 001352 BNE NB9
4771
4772 024162 104410 NBDONE: RSET
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786

```

```

*****
;TEST 51 CACHE ERROR REGISTER LOCK UP TEST 3
;
;THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
;THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
;ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
;ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
;ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
;THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
;REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
;TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
;THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU

```

```

: *TO THE CACHE DIRECTLY.
: *
: *****
4787      :
4788      :
4789      :
4790      :
4791      :
4792      :
4793      :
4794      :
4795      :
4796      :
4797      :
4798      :
4799      :
4800      :
4801      :
4802      :
4803      :
4804      :
4805      :
4806      :
4807      :
4808      :
4809      :
4810      :
4811      :
4812      :
4813      :
4814      :
4815      :
4816      :
4817      :
4818      :
4819      :
4820      :
4821      :
4822      :
4823      :
4824      :
4825      :
4826      :
4827      :
4828      :
4829      :
4830      :
4831      :
4832      :
4833      :
4834      :
4835      :
4836      :
4837      :
4838      :
4839      :
4840      :
4841      :
4842      :
024164 000004
024166 012737 000040 001302
024166 000051
024174 012737 024664 030646
024202 113737 001102 001232
024210 104415
024212 104416
024214 104417
024216 104420
024220 104412
024222 012700 172340
024226 012702 172300
024232 012703 000007
024236 005004
024240 012705 170200
024244 012722 077406
024250 010401
024252 072127 000006
024256 010125
024260 005025
024262 010410
024264 062720 170000
024270 062704 000200
024274 077315
024276 012710 177600
024302 012712 077406
024306 012737 000014 177746
024314 012737 000060 172516
024322 012737 000001 177572
024330 012737 024406 000114
024336 012704 010000
024342 012702 177750
024346 000402
024350
024350
024354
024354
024354 000240
024356 010412
024360 005701
024362 005012
024364 000240

: *****
†TST51: SCOFF
MOV #40,$TIMES ;;DO 40 ITERATIONS
NC=$TN-1
MOV #TST52,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMPD
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MMSKIP
MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
;TO RELOCATE EVERYTHING
;THROUGH THE UNIBUS
MOV #KIPDR0,R2
MOV #7,R3 ;MAP PASSIVELY TO MEMORY,
;BY PASSIVELY IS MEANT
CLR R4 ;THAT ADDRESS ARE
MOV #MAPL00,R5 ;RELOCATED TO THEMSELVES.
64$: MOV #77406,(R2)+
MOV R4,R1
ASH #6,R1
MOV R1,(R5)+
CLR (R5)+
MOV R4,(R0)
ADD #170000,(R0)+
ADD #200,R4
SOB R3,64$
MOV #177600,(R0)
MOV #77406,(R2)
MOV #MOM1,$#CONTRL ;FORCE MISSES TO BOTH GROUPS.
MOV #60,$#MMR3 ;TURN ON THE MAP AND
MOV #1,$#MMR0 ;22-BIT MODE ADDRESSING
MOV #NC3,$#CACHVEC ;SET UP FOR ERROR
MOV #10000,R4 ;PATTERN TO BE PUT IN
MOV #MAINT,R2 ;THE MAINT. REG.
BR NC1
LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC
NC1: NOP
NC2: MOV R4,(R2) ;SET THE MAINT. REG.
TST R1 ;THE FETCH OF THIS INSTRUCTION
CLR (R2) ;SHOULD CASE AN ABORT
NOP ;AND UNIBUS PB ASSERTED!

```

```

4880 024366 012737 010000 001236      MOV      #10000,$TMP2      ;NO ABORT OCCURRED!
4881 024374 104127      ERROR      127             ;REPORT FAILURE
4882 024376 012737 177777 031066      IS:      MOV      #-1,MANFLG
4883 024404 000526      BR        NCDONE
4884
4885 024406 005037 177572      NC3:     CLR      @MMR0             ;TURN OFF MEMORY MANAGEMENT.
4886 024412 005037 172516      CLR      @MMR3
4887
4888 024416 012737 024472 000114      MOV      #NC6,@CACHVEC    ;SET UP FOR THE ERROR.
4889 024424 012704 010000      MOV      #10000,R4         ;PATTERN TO BE PUT IN
4890 024430 012702 177750      MOV      @MAINT,R2         ;THE MAINT. REG.
4891 024434 000401      BR        NC4
4892
4893      024436      LOC=.                     ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4894      024434      LOC=-4@LOC
4895      024440      LOC=LOC+4
4896      024440      .=LOC
4897
4898 024440 000240      NC4:     NOP
4899 024442 010412      MOV      R4,(R2)           ;SET THE MAINT. REG.
4900 024444 005701      NC5:     TST      R1           ;THE FETCH OF THIS INSTRUCTION
4901 024446 005012      CLR      (R2)             ;SHOULD CAUSE AN ABORT!
4902 024450 000240      NOP
4903
4904 024452 012737 010000 001236      MOV      #10000,$TMP2     ;IF NONE OCCURS REPORT
4905 024460 104127      IS:      ERROR      127     ;ERROR!
4906 024462 012737 177777 031102      MOV      #-1,MANFL2
4907 024470 000474      BR        NCDONE
4908
4909 024472      NC6:
4910
4911 024472 062706 000010      ADD      #10,$SP           ;RESET THE STACK.
4912 024476 022737 167404 177744      CMP      #167404,@MEMERR  ;SEE IF THE ERROR REGISTER
4913 024504 001004      BNE      NC7              ;IS SET CORRECTLY.
4914 024506 022737 024360 177740      CMP      #NC2,@LOADRS    ;SEE IF THE ADDRESS REGISTER
4915 024514 001422      BEQ      NC8              ;IS SET CORRECTLY.
4916
4917 024516      NC7:
4918 024516 012737 167404 001236      MOV      #167404,$TMP2    ;NOT SET CORRECTLY!
4919 024524 013737 177744 001240      MOV      @MEMERR,$TMP3    ;REPORT FAILURE.
4920 024532 012737 024360 001242      MOV      #NC2,$TMP4
4921 024540 005037 001244      CLR      $TMP5
4922 024544 013737 177740 001246      MOV      @LOADRS,$TMP6
4923 024552 013737 177742 001250      MOV      @HIADRS,$TMP7
4924
4925 024560 104135      IS:      ERROR      135
4926
4927 024562 005037 177572      NC8:     CLR      @MMR0             ;TURN OFF MEMORY MANAGEMENT.
4928 024566 005037 172516      CLR      @MMR3
4929 024572 012737 177777 177744      MOV      #-1,@MEMERR      ;SEE IF YOU CAN CLR THE
4930 024600 005737 177744      TST      @MEMERR          ;ERROR REG.
4931 024604 001416      BEQ      NC10
4932

```

```

4909 024606 013737 177740 001236 NC9:      MOV      3#LOADRS,$TMP2      ;WON'T CLEAR!
4910 024606 013737 177740 001240      MOV      3#HIADRS,$TMP3
4911 024622 013737 177744 001242      MOV      3#MEMERR,$TMP4
4914 024630 104130 18:      ERROR    130
4915 024632 012737 177777 031062      MOV      #-1,MMRFLG
4916 024640 000410      BR       NCDONE
4918 024642 022737 177740 177740 NC10:    CMP      #177740,3#LOADRS ;SEE IF THE ADDRESS REGISTER
4919 024650 001356      BNE     NC9                ;HAS RESET
4920 024652 022737 000003 177742      CMP      #3,3#HIADRS
4921 024660 001352      BNE     NC9
4922 024662 104410      NCDONE: RSET

```

```

*****
*TEST 52      CACHE ERROR REGISTER LOCK UP TEST 4
*
*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
*
*****

```

```

4921 024664 000004 †TST52:  SCOPE
4922 024666 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
4923 000052      ND=$TN-1
4924 024674 012737 025370 030646      MOV      #TST53,SKAD     ;SET THE SKAD REGISTER
4925 024702 113737 001102 001232      MOV      $TSTNM,$TMP0   ;IN CASE THE TEST ABORTS.
4926 024710 104415      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4927 024712 104416      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4928 024714 104417      SKPBMN     ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4929 024716 104420      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4930 024720 104412      MMSKIP
4931 024722 012700 172340      MOV      #KIPRD,R0      ;SET UP MEMORY MANAGEMENT
4932 024726 012702 172300      MOV      #KIPDR0,R2     ;TO RELOCATE EVERYTHING
4933 024732 012703 000007      MOV      #7,R3          ;THROUGH THE UNIBUS
4934 024736 005004      CLR      R4             ;MAP PASSIVELY TO MEMORY,
4935 024740 012705 170200      MOV      #MAPL00,R5     ;BY PASSIVELY IS MEANT
4936 024744 012722 077406      64$:    MOV      #77406,(R2)+ ;THAT ADDRESS ARE
4937 024750 010401      MOV      R4,R1          ;RELOCATED TO THEMSELVES.
4938 024752 072127 000006      ASH     #6,R1

```



```

5011 025156 012737 010000 001236      MOV      #10000,$TMP2      ;REPORT FAILURE
5012 025164 104127      IS:      ERROR          127
5013 025166 012737 177777 031066      MOV      #-1,MANFLG
5014 025174 000474      BR       NDDONE
5015
5016
5017 025176      NOB:
5018
5019 025176 062706 000010      ADD      #10,$P          ;RESET THE STACK.
5020 025202 022737 033404 177744      CMP      #33404,@#MEMERR ;SEE IF THE ERROR REGISTER
5021 025210 001004      BNE      ND7             ;IS SET CORRECTLY.
5022 025212 022737 025060 177740      CMP      #ND2,@#LOADRS  ;SEE IF THE ADDRESS REGISTER
5023 025220 001422      BEQ      ND8             ;IS SET CORRECTLY.
5024
5025 025222      ND7:                   ;NOT SET CORRECTLY!
5026 025222 012737 033404 001236      MOV      #33404,$TMP2   ;REPORT FAILURE.
5027 025230 013737 177744 001240      MOV      @#MEMERR,$TMP3
5028 025236 012737 025060 001242      MOV      #ND2,$TMP4
5029 025244 005037 001244      CLR      $TMP5
5030 025250 013737 177740 001246      MOV      @#LOADRS,$TMP6
5031 025256 013737 177742 001250      MOV      @#HIADRS,$TMP7
5032
5033 025264 104135      IS:      ERROR          135
5034
5035 025266 005037 177572      NOB:      CLR      @#MMR0   ;TURN OFF MEMORY MANAGEMENT.
5036 025272 005037 172516      CLR      @#MMR3
5037 025276 012737 177777 177744      MOV      #-1,@#MEMERR  ;SEE IF YOU CAN CLR THE
5038 025304 005737 177744      TST      @#MEMERR      ;ERROR REG.
5039 025310 001416      BEQ      ND10
5040
5041 025312      ND9:                   ;WON'T CLEAR!
5042 025312 013737 177740 001236      MOV      @#LOADRS,$TMP2
5043 025320 013737 177742 001240      MOV      @#HIADRS,$TMP3
5044 025326 013737 177744 001242      MOV      @#MEMERR,$TMP4
5045
5046 025334 104130      IS:      ERROR          130
5047 025336 012737 177777 031062      MOV      #-1,MMRFLG
5048 025344 000410      BR       NDDONE
5049
5050 025346 022737 177740 177740      ND10:   CMP      #177740,@#LOADRS ;SEE IF THE ADDRESS REGISTER
5051 025354 001356      BNE      ND9             ;HAS RESET
5052 025356 022737 000003 177742      CMP      #3,@#HIADRS
5053 025364 001352      BNE      ND9
5054
5055 025366 104410      NDDONE: RSET

```

```

5056
5057
5058 ;:*****
5059 ;*TEST 53      MAIN MEMORY DATA PARITY CHECKERS LOW BYTE TEST
5060 ;*
5061 ;*THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS
5062 ;*FOR THE LOW BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD.
5063 ;*THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY
5064 ;*ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY
5065 ;*BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE
5066 ;*THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT

```

```

5067 : *A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE
5068 : *AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY
5069 : *BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS
5070 : *SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1).
5071 : *THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA
5072 : *PARITY CHECKERS WORKS IN SUCH A WAY AS TO
5073 : *EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO
5074 : *THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO
5075 : *AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS
5076 : *ALREADY ONE THEN NO ERROR OCCURS!
5077 : *
5078 : *****
5079 025370 000004 †TST5: SCOPE
5080 025372 012737 000020 001302 MOV #20,$TIMES ;;DO 20 ITERATIONS
5081 000054 UA=$TN
5082 : SET THE SKAD REGISTER
5083 025400 012737 025744 030646 MOV #TST5,SKAD ;IN CASE THE TEST ABORTS.
5084 :
5085 025406 113737 001102 001232 MOVB $TSTNM,$TMP0
5086 025414 012737 030522 000114 MOV #SPUR,2#CACHVEC
5087 :
5088 025422 012737 000014 177746 MOV #MOM1,2#CONTRL ;FORCE MISSES TO BOTH GROUPS.
5089 025430 005000 CLR R0 ;INITIALIZE
5090 :
5091 025432 012737 025432 001110 UA1: MOV #UA1,$LPERR
5092 025440 004737 031106 JSR PC,PARCNT ;SEE IF THE CURRENT TEST
5093 025444 032702 000001 BIT #BIT0,R2 ;PATTERN HAS THE PARITY BIT
5094 025450 001002 BNE UA2 ;OFF, IF NOT GO TO NEXT
5095 025452 000137 025724 JMP UA7 ;PATTERN
5096 :
5097 025456 012737 025630 000114 UA2: MOV #UAER1,2#CACHVEC ;SET UP FOR THE ERROR, EVEN WORD.
5098 025464 012704 010000 MOV #10000,R4 ;THIS IS A PATTERN WHICH
5099 025470 012702 177750 MOV #MAINT,R2 ;WHEN LOADED INTO THE
5100 : MAINTENANCE REGISTER
5101 : WILL FORCE AN ERROR ON
5102 : THE MAIN MEMORY EVEN
5103 025474 012701 025624 MOV #UATMP1,R1 ;WORD LOW BYTE
5104 025500 010011 MOV R0,(R1)
5105 025502 010412 MOV R4,(R2) ;SET THE MAINT REG
5106 025504 021101 CMP (R1),R1 ;THE REFERENCE TO (R1),
5107 : UATMP1 SHOULD CAUSE
5108 : AN ERROR.
5109 025506 005012 CLR (R2)
5110 025510 005012 CLR (R2)
5111 :
5112 025512 UA3:
5113 : THE ERROR DIDN'T OCCUR!
5114 025512 010037 001236 MOV R0,$TMP2 ;REPORT FAILURE
5115 025516 012737 025624 001240 MOV #UATMP1,$TMP3
5116 025524 005037 001242 CLR $TMP4
5117 025530 104140 64$: ERROR 140
5118 :
5119 025532 012737 025670 000114 UA4: MOV #UAER2,2#CACHVEC ;SET UP FOR THE ERROR
5120 025540 012737 025532 001110 MOV #UA4,$LPERR ;ON THE ODD WORD.
5121 025546 012704 040000 MOV #40000,R4 ;THIS IS A PATTERN WHICH
5122 025552 012702 177750 MOV #MAINT,R2 ;WHEN LOADED IN THE MAINTENANCE

```

```

5123                                     ;REGISTER WILL CAUSE AN ERROR
5124 025556 012701 025626             MOV    #UATMP2,R1      ;ON THE ODD WORD, LOW BYTE.
5125 025556 010011                     MOV    R0,(R1)      ;SET THE MAINT REG. AND
5126 025556 000240                     NOP
5127 025556 010412                     MOV    R4,(R2)      ;REFERENCE (R1), UATMP2, AND
5128 025570 021101                     CMP    (R1),R1      ;CAUSE THE ERROR.
5129
5130 025572 005012                     CLR    (R2)
5131 025574 005012                     CLR    (R2)
5132
5133 025576                               UAS:
5134                                     ;THE ERROR DIDN'T OCCUR!
5135 025576 010037 001236             MOV    R0,$TMP2     ;REPORT FAILURE
5136 025602 012737 025626 001240     MOV    #UATMP2,$TMP3
5137 025610 005037 001242             CLR    $TMP4
5138 025614 104141                     64$:  ERROR    141
5139
5140 025616 000442                     UA6:  BR      UA7
5141
5142
5143                                     LOC=.
5144                                     LOC=-4&LOC
5145                                     LOC=LOC+4
5146                                     .=LOC
5147                                     ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5148 025624 000000                     UATMP1:.WORD    0
5149 025626 000000                     UATMP2:.WORD    0
5150
5151 025630                               UAER1:
5152 025630 022737 104404 177744     CMP    #104404,@#MEMERR ;MAKE SURE THE ERROR
5153 025636 001402                     BEQ    2$           ;REGISTER IS SET PROPERLY
5154 025640 000137 030522             1$:  JMP    SPUR
5155 025644 022737 025624 177740     2$:  CMP    #UATMP1,@#LOADRS ;MAKE SURE THE ERROR
5156 025652 001372                     BNE    1$           ;OCCURRED AT THE CORRECT
5157                                     ;ADDRESS.
5158 025654 022626                     CMP    (SP)+,(SP)+ ;RESET THE STACK
5159 025656 012737 177777 177744     MOV    #-1,@#MEMERR ;CLEAR THE ERROR REGISTERS.
5160 025664 000137 025532             JMP    UA4          ;GO TEST THE ODD WORD
5161
5162 025670                               UAER2:
5163 025670 022737 104410 177744     CMP    #104410,@#MEMERR ;MAKE SURE THE ERROR
5164 025676 001402                     BEQ    2$           ;REGISTER IS SET PROPERLY
5165 025700 000137 030522             1$:  JMP    SPUR
5166 025704 022737 025626 177740     2$:  CMP    #UATMP2,@#LOADRS ;MAKE SURE THE ERROR
5167 025712 001372                     BNE    1$           ;OCCURRED AT THE CORRECT
5168                                     ;ADDRESS.
5169 025714 022626                     CMP    (SP)+,(SP)+ ;RESET THE STACK
5170 025716 012737 177777 177744     MOV    #-1,@#MEMERR ;CLEAR THE ERROR REGISTERS.
5171
5172 025724 022700 000377             UA7:  CMP    #377,R0
5173 025730 001404                     BEQ    UA8
5174 025732 062700 000001             ADD    #1,R0
5175 025736 000137 025432             JMP    UA1
5176
5177 025742 104410                     UA8:  RSET
5178

```

5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234

```
*****
*TEST 54      MAIN MEMORY DATA PARITY CHECKERS HIGH BYTE TEST
*
*THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS
*FOR THE HIGH BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD.
*THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY
*ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY
*BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE
*THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT
*A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE
*AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY
*BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS
*SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1).
*THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA
*PARITY CHECKERS WORKS IN SUCH A WAY AS TO
*EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO
*THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO
*AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS
*ALREADY ONE THEN NO ERROR OCCURS!
*
```

```
025744 000004
025746 012737 000020 001302
000055
025754 012737 026320 030646
025762 113737 001102 001232
025770 012737 030522 000114
025776 012737 000014 177746
026004 005000
026006 012737 026006 001110
026014 004737 031106
026020 032702 000001
026024 001002
026026 000137 026300
026032 012737 026204 000114
026040 012704 020000
026044 012702 177750
026050 012701 026200
026054 010011
026056 010412
026060 021101
026062 005012
026064 005012
```

```
*****
†ST54:  SCOPE
        MOV      #20,$TIMES      ;;DO 20 ITERATIONS
        UB=$TN
        MOV      #TST55,SKAD    ;SET THE SKAD REGISTER
        ;IN CASE THE TEST ABORTS.
        MOVB    $TSTNM,$TMPD
        MOV     #SPUR,$#CACHVEC
        MOV     #MOM1,$#CONTRL  ;FORCE MISSES TO BOTH GROUPS.
        CLR     R0              ;INITIALIZE
        UB1:   MOV     #UB1,$LPERR
        JSR     PC,PARCNT      ;SEE IF THE CURRENT TEST
        BIT     #BIT0,R2      ;PATTERN HAS THE PARITY BIT
        BNE    UB2            ;OFF IF NOT GO TO NEXT
        JMP     UB7            ;PATTERN
        UB2:   MOV     #UBER1,$#CACHVEC ;SET UP FOR THE ERROR, EVEN WORD.
        MOV     #20000,R4      ;THIS IS A PATTERN WHICH
        MOV     #MAINT,R2      ;WHEN LOADED INTO THE
        ;MAINTENANCE REGISTER
        ;WILL FORCE AN ERROR ON
        ;THE MAIN MEMORY EVEN
        ;WORD HIGH BYTE
        MOV     #UBTMP1,R1
        MOV     R0,(R1)
        MOV     R4,(R2)
        CMP     (R1),R1        ;SET THE MAINT REG
        ;THE REFERENCE TO (R1).
        ;UBTMP1 SHOULD CAUSE
        ;AN ERROR.
        CLR     (R2)
        CLR     (R2)
        UB3:
        ;THE ERROR DIDN'T OCCUR!
```

```

5235 026066 010037 001236          MOV      R0,$TMP2          ;REPORT FAILURE
5236 026072 012737 026200 001240    MOV      #UBTMP1,$TMP3
5237 026100 005037 001242          CLR      $TMP4
5238 026104 104142          64$:    ERROR      142
5239
5240 026106 012737 026244 000114  UB4:    MOV      #UBER2,$#CACHVEC      ;SET UP FOR THE ERROR
5241 026114 012737 026106 001110    MOV      #UB4,$LPERR          ;ON THE ODD WORD.
5242 026122 012704 100000          MOV      #100000,R4          ;THIS IS A PATTERN WHICH
5243 026126 012702 177750          MOV      #MAINT,R2          ;WHEN LOADED IN THE MAINTENANCE
5244                                     ;REGISTER WILL CAUSE AN ERROR.
5245 026132 012701 026202          MOV      #UBTMP2,R1          ;ON THE ODD WORD, LOW BYTE.
5246 026136 010011          MOV      R0,(R1)            ;SET THE MAINT REG. AND
5247 026140 000240          NOP
5248 026142 010412          MOV      R4,(R2)            ;REFERENCE (R1), UBTMP2, AND
5249 026144 021101          CMP      (R1),R1            ;CAUSE THE ERROR.
5250
5251 026146 005012          CLR      (R2)
5252 026150 005012          CLR      (R2)
5253
5254 026152          UB5:
5255                                     ;THE ERROR DIDN'T OCCUR!
5256 026152 010037 001236          MOV      R0,$TMP2          ;REPORT FAILURE
5257 026156 012737 026202 001240    MOV      #UBTMP2,$TMP3
5258 026164 005037 001242          CLR      $TMP4
5259 026170 104143          64$:    ERROR      143
5260
5261 026172 000442          UB6:    BR      UB7
5262
5263
5264                                     LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5265                                     LOC=-4&LOC
5266                                     LOC=LOC+4
5267                                     .=LOC
5268
5269 026200 000000          UBTMP1:.WORD 0
5270 026202 000000          UBTMP2:.WORD 0
5271
5272 026204          UBER1:
5273 026204 022737 104404 177744    CMP      #104404,$#MEMERR      ;MAKE SURE THE ERROR
5274 026212 001402          BEQ      2$                  ;REGISTER IS SET PROPERLY
5275 026214 000137 030522          1$:    JMP      SPUR
5276 026220 022737 026200 177740    2$:    CMP      #UBTMP1,$#LOADRS      ;MAKE SURE THE ERROR
5277 026226 001372          BNE      1$                  ;OCCURRED AT THE CORRECT
5278                                     ;ADDRESS.
5279 026230 022626          CMP      (SP)+,(SP)+          ;RESET THE STACK
5280 026232 012737 177777 177744    MOV      #-1,$#MEMERR        ;CLEAR THE ERROR REGISTERS.
5281 026240 000137 026106          JMP      UB4                  ;GO TEST THE ODD WORD
5282
5283 026244          UBER2:
5284 026244 022737 104410 177744    CMP      #104410,$#MEMERR      ;MAKE SURE THE ERROR
5285 026252 001402          BEQ      2$                  ;REGISTER IS SET PROPERLY
5286 026254 000137 030522          1$:    JMP      SPUR
5287 026260 022737 026202 177740    2$:    CMP      #UBTMP2,$#LOADRS      ;MAKE SURE THE ERROR
5288 026266 001372          BNE      1$                  ;OCCURRED AT THE CORRECT
5289                                     ;ADDRESS.
5290 026270 022626          CMP      (SP)+,(SP)+          ;RESET THE STACK

```

```

5291 026272 012737 177777 177744      MOV    #-1,@MEMERR      ;CLEAR THE ERROR REGISTERS.
5292
5293 026300 022700 177400      UB7:   CMP    #177400,R0      ;INCREMENT THE TEST PATTERN
5294 026304 001404      BEQ    U88
5295 026306 062700 000400      ADD    #400,R0
5296 026312 000137 026006      JMP    U81
5297
5298 026316 104410      UB8:   RSET
5299
5300 026320      TST55:
5301
5302
5303      .SBTTL  END OF PASS ROUTINE
5304
5305      ;*****
5306      ;*INCREMENT THE PASS NUMBER ($PASS)
5307      ;*INDICATE END-OF-PROGRAM AFTER 1 PASSES THRU THE PROGRAM
5308      ;*TYPE "END PASS #XXXXX" (WHERE XXXXX IS A DECIMAL NUMBER)
5309      ;*IF THERES A MONITOR GO TO IT
5310      ;*IF THERE ISN'T JUMP TO LOOP
5311
5312 026320      $EOP:
5313 026320 000004      SCOPE
5314 026322 005037 001102      CLR    $STNM             ;;ZERO THE TEST NUMBER
5315 026326 005037 001302      CLR    $TIMES           ;;ZERO THE NUMBER OF ITERATIONS
5316 026332 005237 001100      INC    $PASS           ;;INCREMENT THE PASS NUMBER
5317 026336 042737 100000 001100      BIC    #100000,$PASS   ;;DON'T ALLOW A NEG. NUMBER
5318 026344 005327      DEC    (PC)+           ;;LOOP?
5319 026346 000001      $EOPCT: .WORD 1
5320 026350 003031      BGT    $DOAGN           ;;YES
5321 026352 012737      MOV    (PC)+,@(PC)+   ;;RESTORE COUNTER
5322 026354 000001      $ENDCT: .WORD 1
5323 026356 026346      $EOPCT
5324 026360 104401 026443      TYPE   $SENDMG         ;;TYPE "END PASS #"
5325 026364 013746 001100      MOV    $PASS,-(SP)    ;;SAVE $PASS FOR TYPEOUT
5326 026370 104405      TYPDS  ;;GO TYPE--DECIMAL ASCII WITH SIGN
5327 026372 104401 026440      TYPE   $SENDMG         ;;TYPE A NULL CHARACTER
5328 026376 013700 000042      $GET42: MOV    @#42,R0   ;;GET MONITOR ADDRESS
5329 026402 001414      BEQ    $DOAGN         ;;BRANCH IF NO MONITOR
5330 026404 012703 125252      MOV    #125252,R3
5331 026410 004737 031156      JSR    PC,CHAINQ
5332 026414 013700 000042      MOV    @#42,R0       ;;INSURE R0 CONTAINS THE MONITORS
5333 026420 001405      BEQ    $DOAGN         ;;RETURN ADDRESS
5334 026422 000005      RESET  ;;CLEAR THE WORLD
5335 026424 004710      $ENDAD: JSR    PC,(R0)  ;;GO TO MONITOR
5336 026426 000240      NOP    ;;SAVE ROOM
5337 026430 000240      NOP    ;;FOR
5338 026432 000240      NOP    ;;ACT11
5339 026434
5340 026434 000137      $DOAGN: JMP    @(PC)+         ;;RETURN
5341 026436 003364      $RTNAD: .WORD LOOP
5342 026440 377 377 000      $ENULL: .BYTE -1,-1,0 ;;NULL CHARACTER STRING
5343 026443 015 042412 042116      $SENDMG: .ASCIZ <15><12>/END PASS #/
5344 026450 050040 051501 020123
5345 026456 000043
5346

```

.SBTTL SCOPE HANDLER ROUTINE

```

*****
*THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
*AND LOAD THE TEST NUMBER($STNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
*AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY<15:09>
*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
*SW14=1      LOOP ON TEST
*SW11=1      INHIBIT ITERATIONS
*SW09=1      LOOP ON ERROR
*SW08=1      LOOP ON TEST IN SWR<6:0>
*CALL
*          SCOPE          ;;SCOPE=IOT

```

5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402

```

026460
026460 032777 040000 152452
026466 001114
026470 000416
026472 013746 000004
026476 012737 026516 000004
026504 005737 177060
026510 012637 000004
026514 000466
026516 022626
026520 012637 000004
026524 000426
026526
026526 032777 000400 152404
026534 001407
026536 017746 152376
026542 042716 000200
026546 122637 001102
026552 001462
026554 105737 001103
026560 001421
026562 123737 001115 001103
026570 101015
026572 032777 001000 152340
026600 001404
026602 013737 001110 001106
026610 000443
026612 105037 001103
026616 005037 001302
026622 000415
026624 032777 004000 152306
026632 001011
026634 005737 001100
026640 001406
026642 005237 001104
026646 023737 001302 001104
026654 002021
026656 012737 000001 001104
026664 013737 026734 001302
026672 105237 001102

```

```

$SCOPE:
1$: BIT #BIT14,$SWR ;;LOOP ON PRESENT TEST?
   BNE $OVER ;;YES IF SW14=1
*****START OF CODE FOR THE XOR TESTER*****
$XTSTR: BR 6$
   MOV $#ERRVEC,-(SP) ;;IF RUNNING ON THE "XOR" TESTER CHANGE
   MOV $5,$#ERRVEC ;;THIS INSTRUCTION TO A "NOP" (NOP=240)
   TST $#177060 ;;SAVE THE CONTENTS OF THE ERROR VECTOR
   MOV (SP)+,$#ERRVEC ;;SET FOR TIMEOUT
   BR $SVLAD ;;TIME OUT ON XOR?
   CMP (SP)+,(SP)+ ;;RESTORE THE ERROR VECTOR
   MOV (SP)+,$#ERRVEC ;;GO TO THE NEXT TEST
   BR 7$ ;;CLEAR THE STACK AFTER A TIME OUT
5$: MOV (SP)+,$#ERRVEC ;;RESTORE THE ERROR VECTOR
   BR 7$ ;;LOOP ON THE PRESENT TEST
6$:;*****END OF CODE FOR THE XOR TESTER*****
   BIT #BIT08,$SWR ;;LOOP ON SPEC. TEST?
   BEQ 2$ ;;BR IF NO
   MOV $SWR,-(SP) ;;SET DESIRED TEST NUM. FROM SWR
   BIC $#SWRMK,(SP) ;;STRIP AWAY UNDESIRED BITS
   CMPB (SP)+,$STNM ;;ON THE RIGHT TEST?
   BEQ $OVER ;;BR IF YES
2$: TSTB $ERFLG ;;HAS AN ERROR OCCURRED?
   BEQ 3$ ;;BR IF NO
   CMPB $ERMAX,$ERFLG ;;MAX. ERRORS FOR THIS TEST OCCURRED?
   BHI 3$ ;;BR IF NO
   BIT #BIT09,$SWR ;;LOOP ON ERROR?
   BEQ 4$ ;;BR IF NO
7$: MOV $LPERR,$LPADR ;;SET LOOP ADDRESS TO LAST SCOPE
   BR $OVER
4$: CLRB $ERFLG ;;ZERO THE ERROR FLAG
   CLR $TIMES ;;CLEAR THE NUMBER OF ITERATIONS TO MAKE
   BR 1$ ;;ESCAPE TO THE NEXT TEST
3$: BIT #BIT11,$SWR ;;INHIBIT ITERATIONS?
   BNE 1$ ;;BR IF YES
   TST $PASS ;;IF FIRST PASS OF PROGRAM
   BEQ 1$ ;;INHIBIT ITERATIONS
   INC $ICNT ;;INCREMENT ITERATION COUNT
   CMP $TIMES,$ICNT ;;CHECK THE NUMBER OF ITERATIONS MADE
   BGE $OVER ;;BR IF MORE ITERATION REQUIRED
1$: MOV #1,$ICNT ;;REINITIALIZE THE ITERATION COUNTER
   MOV $MXCNT,$TIMES ;;SET NUMBER OF ITERATIONS TO DO
$SVLAD: INCB $STNM ;;COUNT TEST NUMBERS

```

```

5403 026676 011637 001106      MOV      (SP), $LPADR      ;; SAVE SCOPE LOOP ADDRESS
5404 026702 011637 001110      MOV      (SP), $LPERR     ;; SAVE ERROR LOOP ADDRESS
5405 026706 005037 001304      CLR      $ESCAPE         ;; CLEAR THE ESCAPE FROM ERROR ADDRESS
5406 026712 112737 000001 001115  $OVER:  MOV      #1, $ERMAX    ;; ONLY ALLOW ONE(1) ERROR ON NEXT TEST
5407 026720 013777 001102 152214  MOV      $STNM, $DISPLAY  ;; DISPLAY TEST NUMBER
5408 026726 013716 001106      MOV      $LPADR, (SP)    ;; FUDGE RETURN ADDRESS
5409 026732 000002      RTI                       ;; FIXES PS
5410 026734 000001      SMXCNT: 1                ;; MAX. NUMBER OF ITERATIONS

.SBTTL  ERROR HANDLER ROUTINE

;*****
;THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT,
;SAVE THE ERROR ITEM NUMBER AND THE ADDRESS OF THE ERROR CALL
;AND GO TO ERTYPE ON ERROR
;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
;SW15=1      HALT ON ERROR
;SW13=1      INHIBIT ERROR TYPEOUTS
;SW10=1      BELL ON ERROR
;SW09=1      LOOP ON ERROR
;CALL
;*          ERROR      N      ;; ERROR=EMT AND N=ERROR ITEM NUMBER

5426 026736      $ERROR:
5427 026736 105237 001103      7$:      INCB      $ERFLG      ;; SET THE ERROR FLAG
5428 026742 001775      BEQ      7$            ;; DON'T LET THE FLAG GO TO ZERO
5429 026744 013777 001102 152170  MOV      $STNM, $DISPLAY  ;; DISPLAY TEST NUMBER AND ERROR FLAG
5430 026752 032777 002000 152160  BIT      #BIT10, $SWR     ;; BELL ON ERROR?
5431 026760 001402      BEQ      1$            ;; NO - SKIP
5432 026762 104401 001306      TYPE      $BELL         ;; RING BELL
5433 026766 005237 001112      1$:      INC      $ERTTL        ;; COUNT THE NUMBER OF ERRORS
5434 026772 011637 001116      MOV      (SP), $ERRPC    ;; GET ADDRESS OF ERROR INSTRUCTION
5435 026776 162737 000002 001116  SUB      #2, $ERRPC
5436 027004 117737 152106 001114  MOVB     $ERRPC, $ITEMB   ;; STRIP AND SAVE THE ERROR ITEM CODE
5437 027012 032777 020000 152120  BIT      #BIT13, $SWR     ;; SKIP TYPEOUT IF SET
5438 027020 001004      BNE      20$           ;; SKIP TYPEOUTS
5439 027022 004737 031352      JSR      PC, ERTYPE      ;; GO TO USER ERROR ROUTINE
5440 027026 104401 001313      TYPE      , $CRLF

5441 027032      20$:
5442 027032 005777 152102      2$:      TST      $SWR           ;; HALT ON ERROR
5443 027036 100001      BPL      3$            ;; SKIP IF CONTINUE
5444 027040 000000      HALT
5445 027042 032777 001000 152070  3$:      BIT      #BIT09, $SWR    ;; LOOP ON ERROR SWITCH SET?
5446 027050 001402      BEQ      4$            ;; BR IF NO
5447 027052 013716 001110      MOV      $LPERR, (SP)    ;; FUDGE RETURN FOR LOOPING
5448 027056 005737 001304      4$:      TST      $ESCAPE        ;; CHECK FOR AN ESCAPE ADDRESS
5449 027062 001402      BEQ      5$            ;; BR IF NONE
5450 027064 013716 001304      MOV      $ESCAPE, (SP)   ;; FUDGE RETURN ADDRESS FOR ESCAPE
5451 027070      5$:
5452 027070 022737 026424 000042  CMP      #SENDAD, $#42    ;; ACT-11 AUTO-ACCEPT?
5453 027076 001001      BNE      6$            ;; BRANCH IF NO
5454 027100 000000      HALT                    ;; YES
5455 027102      6$:
5456 027102 012737 177777 177744  MOV      #-1, $MEMERR    ;;
5457 027110 005037 177766      CLR      $CPUERR
5458 027114 000002      RTI

```


000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014
000015
000016
000017
000018
000019
000020
000021
000022
000023
000024
000025
000026
000027
000028
000029
000030
000031
000032
000033
000034
000035
000036
000037
000038
000039
000040
000041
000042
000043
000044
000045
000046
000047
000048
000049
000050
000051
000052
000053
000054
000055
000056
000057
000058
000059
000060
000061
000062
000063
000064
000065
000066
000067
000068
000069
000070
000071
000072
000073
000074
000075
000076
000077
000078
000079
000080
000081
000082
000083
000084
000085
000086
000087
000088
000089
000090
000091
000092
000093
000094
000095
000096
000097
000098
000099
000100
000101
000102
000103
000104
000105
000106
000107
000108
000109
000110
000111
000112
000113
000114

027116	010046	
027116	010146	
027120	010246	
027122	010346	
027124	010446	
027126	010546	
027130	016646	000022
027132	016646	000022
027136	016646	000022
027142	016646	000022
027146	016646	000022
027152	000002	
027154	012666	000022
027154	012666	000022
027160	012666	000022
027164	012666	000022
027170	012605	
027174	012604	
027176	012603	
027200	012602	
027202	012601	
027204	012600	
027206	000002	
027210		

.SBTTL SAVE AND RESTORE RD-R5 ROUTINES

```
*****  
*SAVE RD-R5  
*CALL:  
* SAVREG  
*UPON RETURN FROM $SAVREG THE STACK WILL LOOK LIKE:  
*  
*TOP---(+16)  
* +2---(+18)  
* +4---R5  
* +6---R4  
* +8---R3  
*+10---R2  
*+12---R1  
*+14---R0
```

```
$SAVREG:  
MOV R0, -(SP) ;; PUSH R0 ON STACK  
MOV R1, -(SP) ;; PUSH R1 ON STACK  
MOV R2, -(SP) ;; PUSH R2 ON STACK  
MOV R3, -(SP) ;; PUSH R3 ON STACK  
MOV R4, -(SP) ;; PUSH R4 ON STACK  
MOV R5, -(SP) ;; PUSH R5 ON STACK  
MOV 22(SP), -(SP) ;; SAVE PS OF MAIN FLOW  
MOV 22(SP), -(SP) ;; SAVE PC OF MAIN FLOW  
MOV 22(SP), -(SP) ;; SAVE PS OF CALL  
MOV 22(SP), -(SP) ;; SAVE PC OF CALL  
RTI
```

*RESTORE RD-R5

```
*CALL:  
* RESREG  
$RESREG:  
MOV (SP)+, 22(SP) ;; RESTORE PC OF CALL  
MOV (SP)+, 22(SP) ;; RESTORE PS OF CALL  
MOV (SP)+, 22(SP) ;; RESTORE PC OF MAIN FLOW  
MOV (SP)+, 22(SP) ;; RESTORE PS OF MAIN FLOW  
MOV (SP)+, R5 ;; POP STACK INTO R5  
MOV (SP)+, R4 ;; POP STACK INTO R4  
MOV (SP)+, R3 ;; POP STACK INTO R3  
MOV (SP)+, R2 ;; POP STACK INTO R2  
MOV (SP)+, R1 ;; POP STACK INTO R1  
MOV (SP)+, R0 ;; POP STACK INTO R0  
RTI
```

.SBTTL TYPE ROUTINE

```
*****  
*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.  
*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.  
*NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.  
*NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.  
*NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.  
*
```

5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570

027212 105737 001157
027216 100002
027220 000000
027222 000407
027224 010046
027226 017600 000002
027232 112046
027234 001305
027236 005726
027240 012600
027242 062716 000002
027246 000002
027250 122716 000011
027254 001430
027256 122716 000200
027262 001006
027264 005726
027266 104401
027270 001313
027272 105037 027426
027276 000755
027300 004737 027362
027304 123726 001156
027310 001350
027312 013746 001154
027316 105366 000001
027322 002770
027324 004737 027362
027330 105337 027426
027334 000770
027336 112716 000040
027342 004737 027362
027346 132737 000007 027426
027354 001372
027356 005726
027360 000724
027362 105777 151562
027366 100375
027370 116677 000002 151554
027376 122766 000015 000002
027404 001003
027406 105037 027426
027412 000406
027414 122766 000012 000002

```

; *CALL:
; *1) USING A TRAP INSTRUCTION
; * TYPE ,MESADR
; *OR
; * TYPE
; * MESADR
; *

STYPE: TSTB $TPFLG
        BPL 1$
        HALT
        BR 3$
1$: MOV RO, -(SP)
        MOV 2(2(SP), RO
2$: MOVB (RO)+, -(SP)
        BNE 4$
        TST (SP)+
60$: MOV (SP)+, RO
3$: ADD #2, (SP)
        RTI
4$: CMPB #HT, (SP)
        BEQ 8$
        CMPB #CRLF, (SP)
        BNE 5$
        TST (SP)+
        TYPE
        $CRLF
        CLRB $CHARCNT
        BR 2$
5$: JSR PC, $TYPEC
6$: CMPB $FILLC, (SP)+
        BNE 2$
        MOV $NULL, -(SP)
7$: DECB 1(SP)
        BLT 6$
        JSR PC, $TYPEC
        DECB $CHARCNT
        BR 7$

; HORIZONTAL TAB PROCESSOR
8$: MOVB #' , (SP)
9$: JSR PC, $TYPEC
        BITB #' , $CHARCNT
        BNE 9$
        TST (SP)+
        BR 2$
STYPEC: TSTB 2$TPS
        BPL $TYPEC
        MOVB 2(SP), 2$TPB
        CMPB #CR, 2(SP)
        BNE 1$
        CLRB $CHARCNT
        BR $TYPEX
1$: CMPB #LF, 2(SP)

```

```

;; MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
;; IS THERE A TERMINAL?
;; BR IF YES
;; HALT HERE IF NO TERMINAL
;; LEAVE
;; SAVE RO
;; GET ADDRESS OF ASCIZ STRING
;; PUSH CHARACTER TO BE TYPED ONTO STACK
;; BR IF IT ISN'T THE TERMINATOR
;; IF TERMINATOR POP IT OFF THE STACK
;; RESTORE RO
;; ADJUST RETURN PC
;; RETURN
;; BRANCH IF <HT>
;; BRANCH IF NOT <CRLF>
;; POP <CR><LF> EQUIV
;; TYPE A CR AND LF
;; CLEAR CHARACTER COUNT
;; GET NEXT CHARACTER
;; GO TYPE THIS CHARACTER
;; IS IT TIME FOR FILLER CHARS.?
;; IF NO GO GET NEXT CHAR.
;; GET # OF FILLER CHARS. NEEDED
;; AND THE NULL CHAR.
;; DOES A NULL NEED TO BE TYPED?
;; BR IF NO--GO POP THE NULL OFF OF STACK
;; GO TYPE A NULL
;; DO NOT COUNT AS A COUNT
;; LOOP
;; REPLACE TAB WITH SPACE
;; TYPE A SPACE
;; BRANCH IF NOT AT
;; TAB STOP
;; POP SPACE OFF STACK
;; GET NEXT CHARACTER
;; WAIT UNTIL PRINTER IS READY
;; LOAD CHAR TO BE TYPED INTO DATA REG.
;; IS CHARACTER A CARRIAGE RETURN?
;; BRANCH IF NO
;; YES--CLEAR CHARACTER COUNT
;; EXIT
;; IS CHARACTER A LINE FEED?

```

5571	027433	001402
5572	027434	105227
5573	027436	000000
5574	027430	000207

```

      BEQ      $TYPEX      ;; BRANCH IF YES
      INCB     (PC)+       ;; COUNT THE CHARACTER
$CHARCNT: .WORD 0         ;; CHARACTER COUNT STORAGE
$TYPEX: RTS      PC

```

.SBTTL BINARY TO OCTAL (ASCII) AND TYPE

```

*****
* THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
* OCTAL (ASCII) NUMBER AND TYPE IT.
* $TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
* CALL:
*   MOV      NUM,-(SP)      ;; NUMBER TO BE TYPED
*   TYFOS    ;; CALL FOR TYPEOUT
*   .BYTE   N              ;; N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
*   .BYTE   M              ;; M=1 OR 0
*                               ;; 1=TYPE LEADING ZEROS
*                               ;; 0=SUPPRESS LEADING ZEROS

```

```

* $TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
* $TYPOS OR $TYPOC

```

```

* CALL:
*   MOV      NUM,-(SP)      ;; NUMBER TO BE TYPED
*   TYPON    ;; CALL FOR TYPEOUT

```

```

* $TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER

```

```

* CALL:
*   MOV      NUM,-(SP)      ;; NUMBER TO BE TYPED
*   TYFOC    ;; CALL FOR TYPEOUT

```

5602	027432	017646	000000
5603	027436	116637	000001
5604	027444	112637	027657
5605	027450	062716	000002
5606	027454	000406	
5607	027456	112737	000001
5608	027464	112737	000006
5609	027472	112737	000005
5610	027500	010346	
5611	027502	010446	
5612	027504	010546	
5613	027506	113704	027657
5614	027512	005404	
5615	027514	062704	000006
5616	027520	110437	027656
5617	027524	113704	027655
5618	027530	016605	000012
5619	027534	005003	
5620	027536	006105	
5621	027540	000404	
5622	027542	006105	
5623	027544	006105	
5624	027546	006105	
5625	027550	010503	
5626	027552	006103	

```

5602 $TYPOS: MOV      0(SP),-(SP)      ;; PICKUP THE MODE
5603          MOVB    1(SP), $OFILL    ;; LOAD ZERO FILL SWITCH
5604          MOVB    (SP)+, $OMODE+1  ;; NUMBER OF DIGITS TO TYPE
5605          ADD     #2, (SP)         ;; ADJUST RETURN ADDRESS
5606          BR      $TYPON
5607 $TYPOC: MOVB    #1, $OFILL        ;; SET THE ZERO FILL SWITCH
5608          MOVB    #6, $OMODE+1     ;; SET FOR SIX(6) DIGITS
5609 $TYPON: MOVB    #5, $OCNT         ;; SET THE ITERATION COUNT
5610          MOV     R3, -(SP)         ;; SAVE R3
5611          MOV     R4, -(SP)         ;; SAVE R4
5612          MOV     R5, -(SP)         ;; SAVE R5
5613          MOVB    $OMODE+1, R4     ;; GET THE NUMBER OF DIGITS TO TYPE
5614          NEG     R4
5615          ADD     #6, R4            ;; SUBTRACT IT FOR MAX. ALLOWED
5616          MOVB    R4, $OMODE       ;; SAVE IT FOR USE
5617          MOVB    $OFILL, R4       ;; GET THE ZERO FILL SWITCH
5618          MOV     12(SP), R5       ;; PICKUP THE INPUT NUMBER
5619          CLR     R3               ;; CLEAR THE OUTPUT WORD
5620          ROL     R5               ;; ROTATE MSB INTO "C"
5621          BR      3$              ;; GO DO MSB
5622          ROL     R5               ;; FORM THIS DIGIT
5623          ROL     R5
5624          ROL     R5
5625          MOV     R5, R3
5626          ROL     R3               ;; GET LSB OF THIS DIGIT

```

```

5627 027554 105337 027656      DECB      $OMODE      ;;TYPE THIS DIGIT?
5628 027560 100016      BPL       7$      ;;BR IF NO
5629 027562 042703 177770      BIC      #177770,R3  ;;GET RID OF JUNK
5630 027566 001002      BNE      4$      ;;TEST FOR 0
5631 027570 005704      TST      R4      ;;SUPPRESS THIS 0?
5632 027572 001403      BEQ      5$      ;;BR IF YES
5633 027574 005204      4$:      INC      R4      ;;DON'T SUPPRESS ANYMORE 0'S
5634 027576 052703 000060      BIS      #'0,R3    ;;MAKE THIS DIGIT ASCII
5635 027602 052703 000040      5$:      BIS      #' ,R3    ;;MAKE ASCII IF NOT ALREADY
5636 027606 110337 027652      MOV      R3,8$     ;;SAVE FOR TYPING
5637 027612 104401 027652      TYPE    8$      ;;GO TYPE THIS DIGIT
5638 027616 105337 027654      7$:      DECB     $OCNT    ;;COUNT BY 1
5639 027622 003347      BGT      2$      ;;BR IF MORE TO DO
5640 027624 002402      BLT      6$      ;;BR IF DONE
5641 027626 005204      INC      R4      ;;INSURE LAST DIGIT ISN'T A BLANK
5642 027630 000744      BR       2$      ;;GO DO THE LAST DIGIT
5643 027632 012605      6$:      MOV      (SP)+,R5  ;;RESTORE R5
5644 027634 012604      MOV      (SP)+,R4  ;;RESTORE R4
5645 027636 012603      MOV      (SP)+,R3  ;;RESTORE R3
5646 027640 016666 000002 000004      MOV      2(SP),4(SP) ;;SET THE STACK FOR RETURNING
5647 027646 012616      MOV      (SP)+,(SP)
5648 027650 000002      RTI      ;;RETURN
5649 027652      000      8$:      .BYTE   0        ;;STORAGE FOR ASCII DIGIT
5650 027653      000      .BYTE   0        ;;TERMINATOR FOR TYPE ROUTINE
5651 027654      000      $OCNT: .BYTE   0        ;;OCTAL DIGIT COUNTER
5652 027655      000      $OFILL: .BYTE   0        ;;ZERO FILL SWITCH
5653 027656 000000      $OMODE: .WORD   0        ;;NUMBER OF DIGITS TO TYPE
5654
5655      .SBTTL  CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
5656
5657      ;;*****
5658      ;;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
5659      ;;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
5660      ;;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
5661      ;;*BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
5662      ;;*REPLACED WITH SPACES.
5663      ;;*CALL:
5664      ;;*      MOV      NUM,-(SP)      ;;PUT THE BINARY NUMBER ON THE STACK
5665      ;;*      TYPDS      ;;GO TO THE ROUTINE
5666
5667      $TYPDS:
5668      MOV      R0,-(SP)      ;;PUSH R0 ON STACK
5669      MOV      R1,-(SP)      ;;PUSH R1 ON STACK
5670      MOV      R2,-(SP)      ;;PUSH R2 ON STACK
5671      MOV      R3,-(SP)      ;;PUSH R3 ON STACK
5672      MOV      R5,-(SP)      ;;PUSH R5 ON STACK
5673      MOV      #2020,-(SP)    ;;SET BLANK SWITCH AND SIGN
5674      MOV      20(SP),R5     ;;GET THE INPUT NUMBER
5675      BPL      1$          ;;BR IF INPUT IS POS.
5676      NEG      R5          ;;MAKE THE BINARY NUMBER POS.
5677      MOV      #'-,1(SP)    ;;MAKE THE ASCII NUMBER NEG.
5678      1$:      CLR      R0          ;;ZERO THE CONSTANTS INDEX
5679      MOV      #$BLK,R3     ;;SETUP THE OUTPUT POINTER
5680      MOV      #' ,(R3)+    ;;SET THE FIRST CHARACTER TO A BLANK
5681      2$:      CLR      R2          ;;CLEAR THE BCD NUMBER
5682      MOV      $DTBL(R0),R1 ;;GET THE CONSTANT

```

```

5683 027734 160105      3$: SUB      R1,R5      ;;FORM THIS BCD DIGIT
5684 027736 002402      4$: BLT      4$      ;;BR IF DONE
5685 027740 005202      5$: INC      R2      ;;INCREASE THE BCD DIGIT BY 1
5686 027742 000774      6$: BR       2$
5687 027744 060105      4$: ADD      R1,R5      ;;ADD BACK THE CONSTANT
5688 027746 005702      7$: TST      R2      ;;CHECK IF BCD DIGIT=0
5689 027750 001002      8$: BNE      5$      ;;FALL THROUGH IF 0
5690 027752 105716      9$: TSTB     (SP)     ;;STILL DOING LEADING 0'S?
5691 027754 100407      1$: BMI     7$      ;;BR IF YES
5692 027756 106316      2$: ASLB     (SP)     ;;MSD?
5693 027760 103003      3$: BCC     6$      ;;BR IF NO
5694 027762 116663 000001 177777  MOVB     1(SP),-1(R3) ;;YES--SET THE SIGN
5695 027770 052702 000060 6$: BIS     #'0,R2    ;;MAKE THE BCD DIGIT ASCII
5696 027774 052702 000040 7$: BIS     #' ,R2    ;;MAKE IT A SPACE IF NOT ALREADY A DIGIT
5697 030000 110223      8$: MOVB     R2,(R3)+ ;;PUT THIS CHARACTER IN THE OUTPUT BUFFER
5698 030002 005720      9$: TST     (R0)+    ;;JUST INCREMENTING
5699 030004 020027 000010 1$: CMP     R0,#10   ;;CHECK THE TABLE INDEX
5700 030010 002746      2$: BLT     2$      ;;GO DO THE NEXT DIGIT
5701 030012 003002      3$: BGT     8$      ;;GO TO EXIT
5702 030014 010502      4$: MOV     R5,R2    ;;GET THE LSD
5703 030016 000764      5$: BR      6$      ;;GO CHANGE TO ASCII
5704 030020 105726      6$: TSTB     (SP)+    ;;WAS THE LSD THE FIRST NON-ZERO?
5705 030022 100003      7$: BPL     9$      ;;BR IF NO
5706 030024 116663 177777 177776 8$: MOVB     -1(SP),-2(R3) ;;YES--SET THE SIGN FOR TYPING
5707 030032 105013      9$: CLRB     (R3)    ;;SET THE TERMINATOR
5708 030034 012605      1$: MOV     (SP)+,R5 ;;POP STACK INTO R5
5709 030036 012603      2$: MOV     (SP)+,R3 ;;POP STACK INTO R3
5710 030040 012602      3$: MOV     (SP)+,R2 ;;POP STACK INTO R2
5711 030042 012601      4$: MOV     (SP)+,R1 ;;POP STACK INTO R1
5712 030044 012600      5$: MOV     (SP)+,R0 ;;POP STACK INTO R0
5713 030046 104401 030074 000004 6$: TYPE     $DBLK    ;;NOW TYPE THE NUMBER
5714 030052 016666 000002 000004 7$: MOV     2(SP),4(SP) ;;ADJUST THE STACK
5715 030060 012616      8$: MOV     (SP)+,(SP)
5716 030062 000002      9$: RTI
5717 030064 023420      $DTBL: 10000.
5718 030066 001750      1000.
5719 030070 000144      100.
5720 030072 000012      10.
5721 030074 000004      $DBLK: .BLKW 4
5722
5723      .SBTTL TRAP DECODER
5724
5725      ;;*****
5726      ;;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
5727      ;;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
5728      ;;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
5729      ;;*GO TO THAT ROUTINE.
5730
5731 030104 010046      $TRAP: MOV     R0,-(SP) ;;SAVE R0
5732 030106 016600 000002  MOV     2(SP),R0    ;;GET TRAP ADDRESS
5733 030112 005740      TST     -(R0)      ;;BACKUP BY 2
5734 030114 111000      MOVB     (R0),R0   ;;GET RIGHT BYTE OF TRAP
5735 030116 006300      ASL     R0        ;;POSITION FOR INDEXING
5736 030120 016000 030140  MOV     $TRPAD(R0),R0 ;;INDEX TO TABLE
5737 030124 000200      RTS     R0        ;;GO TO ROUTINE
5738

```

5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794

030126 011646
030130 016666 000004 000002
030136 000002

030140 030126
030142 027212
030144 027456
030146 027432
030150 027472
030152 027660

030154 027116
030156 027154

030160 030650
030162 030620
030164 031254
030166 031276
030170 030740
030172 030764
030174 031002
030176 031020
030200 031036

030202 012737 030346 000024
030210 012737 000340 000026
030216 010046
030220 010146
030222 010246
030224 010346
030226 010446
030230 010546
030232 017746 150702
030236 010637 030352
030242 012737 030254 000024
030250 000000
030252 000776

030254 012737 030346 000024

```
:::THIS IS USE TO HANDLE THE "GETPRI" MACRO
$TRAP2: MOV (SP),-(SP) ;;MOVE THE PC DOWN
MOV 4(SP),2(SP) ;;MOVE THE PSW DOWN
RTI ;;RESTORE THE PSW

.SBTTL TRAP TABLE
::*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
::*BY THE "TRAP" INSTRUCTION.
: ROUTINE
:-----
$TRPAD: .WORD $TRAP2
$TYPE ;;CALL=TYPE TRAP+1(104401) TTY TYPEOUT ROUTINE
$TYPOC ;;CALL=TYPOC TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)
$TYPOS ;;CALL=TYPOS TRAP+3(104403) TYPE OCTAL NUMBER (NO LEADING ZEROS)
$TYPON ;;CALL=TYPON TRAP+4(104404) TYPE OCTAL NUMBER (AS PER LAST CALL)
$TYPDS ;;CALL=TYPDS TRAP+5(104405) TYPE DECIMAL NUMBER (WITH SIGN)

$SAVREG ;;CALL=SAVREG TRAP+6(104406) SAVE R0-R5 ROUTINE
$RESREG ;;CALL=RESREG TRAP+7(104407) RESTORE R0-R5 ROUTINE

CLEAN ;;CALL=RSET TRAP+10(104410) GO RESET ALL REGISTERS.
ABORTT ;;CALL=SKIPT TRAP+11(104411) THIS WILL SKIP TO THE NEXT TEST
MMDER ;;CALL=MMSKIP TRAP+12(104412) IF SWITCH # IS ON SKIP TO THE NEXT TEST
MSIZER ;;CALL=SIZE TRAP+13(104413) DETERMINE THE HIGHEST ADDRESS IN MEMORY
SKBADR ;;CALL=SKPBAD TRAP+14(104414) SKIP TEST IF ERROR ADDRESS REGISTER IS I
SKBERR ;;CALL=SKPBER TRAP+15(104415) SKIP TEST IF ERROR REGISTER IS INOPERATI
SKBCNR ;;CALL=SKPBCN TRAP+16(104416) SKIP TEST IF CONTROL REGISTER IS INOPERA
SKBMNR ;;CALL=SKPBMN TRAP+17(104417) SKIP TEST IF MAINTENANCE REGISTER IS INO
SKBHMR ;;CALL=SKPBHM TRAP+20(104420) SKIP TEST IF HIT/MISS REGISTER IS IN OPE

.SBTTL POWER DOWN AND UP ROUTINES
:*****
:POWER DOWN ROUTINE
$PWRDN: MOV $SILLUP, @#PWRVEC ;;SET FOR FAST UP
MOV #340, @#PWRVEC+2 ;;PRIO:7
MOV R0, -(SP) ;;PUSH R0 ON STACK
MOV R1, -(SP) ;;PUSH R1 ON STACK
MOV R2, -(SP) ;;PUSH R2 ON STACK
MOV R3, -(SP) ;;PUSH R3 ON STACK
MOV R4, -(SP) ;;PUSH R4 ON STACK
MOV R5, -(SP) ;;PUSH R5 ON STACK
MOV @SWR, -(SP) ;;PUSH @SWR ON STACK
MOV SP, $SAVR6 ;;SAVE SP
MOV $PWRUP, @#PWRVEC ;;SET UP VECTOR
HALT
BR .-2 ;;HANG UP

:*****
:POWER UP ROUTINE
$PWRUP: MOV $SILLUP, @#PWRVEC ;;SET FOR FAST DOWN
```

```

5795 030262 013706 030352      MOV    $SAVR6,SP      ;;GET SP
5796 030266 005037 030352      CLR    $SAVR6        ;;WAIT LOOP FOR THE TTY
5797 030272 005237 030352      1$:   INC    $SAVR6        ;;WAIT FOR THE INC
5798 030276 001375      BNE    1$            ;;OF WORD
5799 030300 012677 150634      MOV    (SP)+, $SWR    ;;POP STACK INTO $SWR
5800 030304 012605      MOV    (SP)+, R5      ;;POP STACK INTO R5
5801 030306 012604      MOV    (SP)+, R4      ;;POP STACK INTO R4
5802 030310 012603      MOV    (SP)+, R3      ;;POP STACK INTO R3
5803 030312 012602      MOV    (SP)+, R2      ;;POP STACK INTO R2
5804 030314 012601      MOV    (SP)+, R1      ;;POP STACK INTO R1
5805 030316 012600      MOV    (SP)+, R0      ;;POP STACK INTO R0
5806 030320 012737 030202 000024      MOV    $PWRDN, $PWRVEC ;;SET UP THE POWER DOWN VECTOR
5807 030326 012737 000340 000026      MOV    #340, $PWRVEC+2 ;;PRIO:7
5808 030334 104401      TYPE                                ;;REPORT THE POWER FAILURE
5809 030336 032127      $PWRMG: .WORD    POWERM           ;;POWER FAIL MESSAGE POINTER
5810 030340 012716      MOV    (PC)+, (SP)    ;;RESTART AT START
5811 030342 003016      $PWRAD: .WORD    START           ;;RESTART ADDRESS
5812 030344 000002      RTI                                ;;
5813 030346 000000      $ILLUP: HALT          ;; THE POWER UP SEQUENCE WAS STARTED
5814 030350 000776      BR     .-2            ;; BEFORE THE POWER DOWN WAS COMPLETE
5815 030352 000000      $SAVR6: 0            ;; PUT THE SP HERE
5816
5817      .SBTTL  DOUBLE LENGTH BINARY TO OCTAL ASCII CONVERT ROUTINE
5818
5819      ;;*****
5820      ;;*THIS ROUTINE WILL CONVERT A 32-BIT UNSIGNED BINARY NUMBER TO AN
5821      ;;*UNSIGNED OCTAL ASCII NUMBER.
5822      ;;*CALL
5823      ;;*
5824      ;;*   MOV    $PNTR, -(SP)      ;; POINTER TO LOW WORD OF BINARY NUMBER
5825      ;;*   JSR    PC, $SDB20      ;; CALL THE ROUTINE
5826      ;;*   RETURN                    ;; THE ADDRESS OF THE FIRST ASCII CHAR. IS ON THE STACK
5827
5828      SDB20: SAVREG                    ;; SAVE ALL REGISTERS
5829      MOV    2(SP), R1                ;; PICKUP THE POINTER TO LOW WORD
5830      MOV    $SOCTVL+13., R5          ;; POINTER TO DATA TABLE
5831      MOV    #12., R4                 ;; DO ELEVEN CHARACTERS
5832      MOV    #1C7, R3                 ;; MASK
5833      MOV    (R1)+, R0                ;; LOWER WORD
5834      MOV    (R1)+, R1                ;; HIGH WORD
5835      CLR    R2                       ;; TERMINATOR
5836      1$:   MOVB   R2, -(R5)           ;; PUT CHARACTER IN DATA TABLE
5837      MOV    R0, R2                   ;; GET THIS DIGIT
5838      DEC    R4                       ;; COUNT THIS CHARACTER
5839      BGT    3$                       ;; BR IF NOT THE LAST DIGIT
5840      BEQ    2$                       ;; BR IF IT IS THE LAST DIGIT
5841      INC    R5                       ;; ALL DIGITS DONE-ADJUST POINTER FOR FIRST
5842      MOV    R5, 2(SP)                ;; ASCII CHAR. & PUT IT ON THE STACK
5843      RESREG                          ;; RESTORE ALL REGISTERS
5844      RTS    PC                       ;; RETURN TO USER
5845      2$:   ASR    R3                   ;; POSITION THE MASK FOR THE LAST DIGIT
5846      3$:   ROR    R1                   ;; POSITION THE BINARY NUMBER FOR
5847      ROR    R0                       ;; THE NEXT OCTAL DIGIT
5848      ROR    R1
5849      ROR    R0
5850      ROR    R1

```

```

5851 030444 006000 ROR RD
5852 030446 040302 BIC R3,R2 ;;MASK OUT ALL JUNK
5853 030450 062702 000060 ADD #0,R2 ;;MAKE THIS CHAR. ASCII
5854 030454 000753 BR 15 ;;GO PUT IT IN THE DATA TABLE
5855 030456 000016 $OCTVL: .BLKB 14. ;;RESERVE DATA TABLE
5856
5857 :THIS ROUTINE IS CALLED BY UNEXPECTED TRAPS TO VECTOR ERRVEC.
5858 :THE ERROR IS REPORTED AND CONTROL IS TRANSFERRED BACK TO THE TEST
5859 :FOLLOWING THE ONE THAT WAS INTERRUPTED WHEN THE ERROR OCCURRED!
5860 030474 011637 001234 CPSPUR: MOV (SP), $TMP1
5861 030500 012737 030516 001236 MOV #15, $TMP2
5862 030506 013737 177756 001240 MOV @#CPUERR, $TMP3
5863 030514 022626 CMP (SP)+, (SP)+ ;RESET THE STACK
5864 030516 104150 1$: ERROR 150
5865 030520 104411 SKIPT
5866
5867 :THIS ROUTINE HANDLE UNEXPECTED TRAPS TO #CACHVEC.
5868 030522 012737 030612 000114 SPUR: MOV #10$, @#CACHVEC
5869 030530 013700 177744 MOV @#MEMERR, R0
5870 030534 032700 000014 BIT #14, R0 ;SEE IF IT WAS A MAIN MEMORY PARITY ERROR.
5871 030540 001403 BEQ 9$
5872 030542 013700 177740 MOV @#LOADRS, R0 ;IF IT WAS THEN THE BAD PARITY IS
5873 030546 005710 TST (R0) ;CACHED AND MUST BE PURGED!!!!!!
5874 030550 012737 030522 000114 9$: MOV #SPUR, @#CACHVEC
5875 030556 013737 177744 001242 MOV @#MEMERR, $TMP4 ;TRAP HERE IF AN UNEXPECTED
5876 030564 013737 177740 001234 MOV @#LOADRS, $TMP1 ;ERROR, PARITY, OCCURS.
5877 030572 013737 177742 001236 MOV @#HIADRS, $TMP2
5878 030600 011637 001240 MOV (SP), $TMP3
5879 030604 022626 CMP (SP)+, (SP)+
5880 030606 104014 1$: ERROR 14
5881 030610 104411 SKIPT ;?????
5882 030612 022626 10$: CMP (SP)+, (SP)+
5883 030614 000137 030550 JMP 9$
5884
5885 :THIS ROUTINE IS CALLED BY THE TRAP CATCHER CALL SKIPT.
5886 :IT TELLS THE USER THAT THE CURRENT TEST HAS BEEN
5887 :ABORTED AND THAT CONTROL IS BEING PASSED TO THE NEXT TEST.
5888 030620 011637 001234 ABORTT: MOV (SP), $TMP1
5889 030624 112737 000015 001114 MOVB #15, $ITEMB
5890 030632 022626 CMP (SP)+, (SP)+
5891 030634 004737 031352 JSR PC, ERTYPE
5892 030640 104410 RSET
5893 030642 000177 000000 JMP @SKAD ;GO TO @SKAD, WHICH SHOULD
5894 SKAD: .WORD 0 ;BE SET TO THE
5895 ;ADDRESS OF THE NEXT TEST.
5896
5897 :THIS ROUTINE IS CALLED BY THE TRAP CATCHER CALL RSET. IT CLEARS ALL
5898 :THE IMPORTANE REGISTERS AND RESETS THE STACK.
5899 CLEAN:
5900 030650
5901
5902 030650 012737 030522 000114 MOV #SPUR, @#CACHVEC
5903 030656 012737 030474 000004 MOV #CPSPUR, @#ERRVEC
5904 030664 011637 030736 MOV (SP), @BACKAD
5905 030670 012706 001100 MOV #STACK, SP
5906 030674 005037 177750 CLR @#MAINT ;CLEAR ALL CONTROL AND ERROR

```



```

5907 030700 005037 177572 CLR @#MMR0 ;REGISTERS.
5908 030704 005037 172516 CLR @#MMR3
5909 030710 005037 177746 CLR @#CONTRL
5910 030714 012737 177777 177744 MOV #-1,@#MEMERR
5911 030722 005037 177766 CLR @#CPUERR
5912 030726 005037 177776 CLR @#PSW
5913 030732 000177 000000 JMP @BACKAD
5914 030736 000000 BACKAD: .WORD 0

```

```

:COME HERE TO TEST THE REGISTER FLAGS AND USE THEM TO DETERMINE WHETHER
:OR NOT TO SKIP A TEST WHICH RELIES ON THE FUNCTIONALLITY OF THAT REGISTER
:TO BE PROPERLY RUN.
:THESE ROUTINES ARE CALLED BY THE TRAP CATCHER CALLS:
:
: SKPBAD SKIPT IF BAD ERROR ADDRESS REGISTER
: SKPBER SKIPT IF BAD ERROR REGISTER
: SKPBCN SKIPT IF BAD CONTROL REGISTER
: SKPBMN SKIPT IF BAD MAINTENANCE REGISTER
: SKPBHM SKIPT IF BAD HIT/MISS REGISTER
:

```

```

5928 030740 005737 031056 SKBADR: TST LOAFLG
5929 030744 001004 BNE 1$
5930 030746 005737 031060 TST HIAFLG
5931 030752 001001 BNE 1$
5932 030754 000002 RTI
5933 030756 104401 1$: TYPE
5934 030760 033111 .WORD ADRNG
5935 030762 000433 BR SKRNG
5936
5937 030764 005737 031062 SKBERR: TST MMRFLG
5938 030770 001001 BNE 1$
5939 030772 000002 RTI
5940 030774 104401 1$: TYPE
5941 030776 033221 .WORD ERRNG
5942 031000 000424 BR SKRNG
5943
5944 031002 005737 031064 SKBCNR: TST CONFLG
5945 031006 001001 BNE 1$
5946 031010 000002 RTI
5947 031012 104401 1$: TYPE
5948 031014 033321 .WORD CNRNG
5949 031016 000415 BR SKRNG
5950
5951 031020 005737 031066 SKBMNR: TST MANFLG
5952 031024 001001 BNE 1$
5953 031026 000002 RTI
5954 031030 104401 1$: TYPE
5955 031032 033423 .WORD MNRNG
5956 031034 000406 BR SKRNG
5957
5958 031036 005737 031070 SKBHMR: TST HIMFLG
5959 031042 001001 BNE 1$
5960 031044 000002 RTI
5961 031046 104401 1$: TYPE
5962 031050 033531 .WORD HMRNG

```

```

5963
5964 031052 022626          SKRNG:  CMP      (SP)+,(SP)+      ;RESET THE STACK AND GO TO THE
5965 031054 104411          SKIPT                                ;NEXT TEST!!!!
5966
5967 031056 000000          LOAFLG: .WORD 0      ;THESE ARE FLAGS USED TO DESIGNATE
5968 031060 000000          HIAFLG: .WORD 0      ;EITHER A GOOD OR A BAD REGISTER.
5969 031062 000000          MMRFLG: .WORD 0      ;GOOD WILL BE DESIGNATED BY A
5970 031064 000000          CONFLG: .WORD 0      ;0 BAD BY A NOT ZERO!!
5971 031066 000000          MANFLG: .WORD 0
5972 031070 000000          HIMFLG: .WORD 0
5973 031072 000000          LOAFL2: .WORD 0
5974 031074 000000          HIAFL2: .WORD 0
5975 031076 000000          MMRFL2: .WORD 0
5976 031100 000000          CONFL2: .WORD 0
5977 031102 000000          MANFL2: .WORD 0
5978 031104 000000          HIMFL2: .WORD 0
5979
5980          ;THIS ROUTINE IS CALLED TO DETERMINE THE PARITY OF
5981          ;A DATA PATTERN. THE PATTERN WHICH IS TAKEN BY THIS
5982          ;ROUTINE AS ITS ARGUMENT SHOULD BE PUT IN R0. THEN
5983          ;TRANSFER CONTROL HERE BY EXECUTING:
5984          ;      JSR      PC,PARCNT
5985          ;WHEN THIS ROUTINE RETURNS THE NUMBER OF ON,(1), BITS
5986          ;IN R0 IS LEFT IN R2. THIS WOULD BE A NUMBER BETWEEN
5987          ;0 AND 16.
5988 031106 012701 000001    PARCNT:  MOV      #1,R1
5989 031112 005002          CLR      R2
5990 031114 030100    1$:      BIT      R1,R0
5991 031116 001401          BEQ     2$
5992 031120 005202          INC     R2
5993 031122 006301    2$:      ASL     R1
5994 031124 103373          BCC     1$
5995 031126 000207          RTS     PC
5996
5997          ;THIS ROUTINE IS CALLED TO RESTORE THE TOP 1500 (DEC) WORDS IN THE
5998          ;FIRST 28K OF MEMORY. THIS SHOULD EFFECTIVELY RESTORE ANY MONITOR
5999          ;OR LOADER THAT WAS PRESENT BEFORE THIS PROGRAM BEGAN EXECUTION.
6000          ;CONTROL IS PASSED TO THIS ROUTINE BY AN INTERRUPT FROM THE TTY KEYBOARD
6001          ;WHEN ANY CHARACTER IS TYPED ON THE KEYBOARD. IF THE CHARACTER
6002          ;TURNS OUT TO BE A ^C (CONTROL-C) THEN MEMORY IS RESTORED. IF THE
6003          ;CHARACTER IS NOT ^C THEN A RETURN IS MADE TO THE TEST FOLLOWING
6004          ;THE ONE WHOSE EXECUTION WAS INTERRUPTED BY THE KEYBOARD INTERRUPT.
6005 031130 017700 150012    RESMON:  MOV      @STKB,R0
6006 031134 104410          RSET
6007 031136 005003          CLR      R3
6008 031140 042700 000200    BIC      #BIT7,R0      ;GET THE CHARACTER, INITIALIZE THE REGISTERS
6009 031144 022700 000003    CMP      #3,R0        ;AND SEE IF THE CHARACTER WAS ^C.
6010 031150 001027          BNE     NOCNC         ;BRANCH AND GO TO NEXT TEST IF NOT.
6011 031152 104401          TYPE                                ;ECHOE THE CONTROL-C AS '^C'
6012 031154 032064          .WORD  CONCMS
6013 031156 012704 002734    CHAINQ:  MOV      #1D1500,R4      ;AND RESTORE THE MONITOR.
6014 031162 012701 051310    MOV      #BOTTOM+4,R1
6015 031166 012702 160000    MOV      #160000,R2
6016 031172 012142    1$:      MOV      (R1)+,-(R2)
6017 031174 077402          SOB     R4,1$
6018 031176 012737 177777 031252  MOV      #-1,MONF      ;RESET THE MONITOR RESTORED FLAG.

```



```

6075 031340 010066 000004      MOV      RO,4(SP)      ;AND LEAVE ON THE STACK FOR
6076 031344 012601      MOV      (SP)+,R1     ;AN RTI.
6077 031346 012600      MOV      (SP)+,RO     ;RESTORE R1 AND RO.
6078 031350 000002      RTI                    ;RETURN
6080                                     ;THIS ROUTINE IS USED TO TYPE AN ERROR MESSAGE
6081                                     ;WHICH IS IN THE DATA TABLE. IT IS CALLED BY
6082                                     ;THE $ERRORTB ROUTINE OR BY FIRST SETTING THE $ITEMB
6083                                     ;BYTE EQUAL TO THE ERROR TABLE ITEM NUMBER THAT IS
6084                                     ;TO BE PRINTED OUT AND THEN EXECUTING A JSR PC,ERTYPE
6085 031352 104401      ERTYPE: TYPE
6086 031354 001313      .WORD   $CRLF
6087 031356 010046      MOV      RO,-(SP)     ;SAVE RO
6088 031360 005000      CLR      RO
6089 031362 113700 001114      MOVB     $ITEMB,RO    ;GET THE ITEM NUMBER
6090 031366 001005      BNE     1$           ;ZERO?
6091 031370 013746 001116      MOV      $ERRPC,-(SP) ;YES, TYPE JUST THE PC
6092 031374 104402      TYP0C
6093 031376 000137 031714      JMP      ERT5
6094
6095 031402 005300      1$:      DEC      RO          ;MAKE RO AN INDEX FOR THE
6096 031404 072027 000003      ASH     #3,RO        ;ERROR TABLE
6097 031410 062700 001316      ADD     #,$ERRTB,RO
6098 031414 012037 031424      MOV     (RO)+,2$
6099 031420 001404      BEQ     3$
6100 031422 104401      TYPE
6101 031424 000000      2$:      .WORD   0
6102 031426 104401      TYPE
6103 031430 001313      .WORD   $CRLF
6104 031432 012037 031442      3$:      MOV     (RO)+,4$
6105 031436 001404      BEQ     5$
6106 031440 104401      TYPE
6107 031442 000000      4$:      .WORD   0
6108 031444 104401      TYPE
6109 031446 001313      .WORD   $CRLF
6110 031450 010146      5$:      MOV     R1,-(SP)     ;SAVE R1
6111 031452 012001      MOV     (R0)+,R1     ;GET DT, DATA TABLE ADDRESS
6112 031454 001002      BNE     6$
6113 031456 000137 031712      JMP     ERT4         ;JMP IF NO ERROR TABLE.
6114 031462 012000      6$:      MOV     (R0)+,RO    ;GET DF, DATA FORMAT ADDRESS
6115 031464 105710      ERT1:   TSTB     (R0)      ;DATA FORMAT ENTRY EQUALS
6116 031466 001003      BNE     7$           ;ZERO?
6117 031470 013146      MOV     @ (R1)+,-(SP) ;YES, SO TYPE A 16-BIT
6118 031472 104402      TYP0C ;OCTAL NUMBER
6119 031474 000500      BR      ERT2
6120 031476 122710 000001      7$:      CMPB     #1,(RO)   ;FORMAT EQUALS 1?
6121 031502 001003      BNE     8$
6122 031504 013146      MOV     @ (R1)+,-(SP) ;YES, TYPE A DECIMAL NUMBER
6123 031506 104405      TYPDS
6124 031510 000472      BR      ERT2
6125
6126 031512 122710 000002      8$:      CMPB     #2,(RO)   ;FORMAT 2?
6127 031516 001012      BNE     9$
6128 031520 012146      85$:   MOV     (R1)+,-(SP) ;YES, TYPE A 22-BIT NUMBR
6129 031522 004737 030354      JSR     PC,$DB20    ;CALL $DB20 TO CONVERT THE
6130 031526 062716 000003      ADD     #3,(SP)    ;BINARY TO ASCII

```



```

6187                                     ;OR UNCONDITIONALLY RELOCATE
6188                                     ;WHEN TYPING AN ADDRESS.
6189                                     ;-1 OR 0 RESPECTIVELY
6190
6191 031722 000000 TVADLO: .WORD 0 ;REGISTERS FOR THE 22-BIT
6192 031724 000000 TVADHI: .WORD 0 ;ADDRESS COMPUTED BY TVAD.
6193
6194 ;ROUTINE WHICH CONVERTS A 16-BIT ADDRESS TO A 22-BIT
6195 ;ADDRESS. IF TVADFL IS -1, THEN CONVERT TO THE 22-BIT
6196 ;REAL ADDRESS DEPENDENT ON SEG BEING ON OR OFF FOR RELOCATION.
6197 ;IF TVADFL IS ZERO THEN UNCONDITIONAL USE THE KERNAL
6198 ;PAR WHICH IS APPROPRIATE TO DO RELOCATION.
6199 031726 104406 TYPVAD: SAVREG
6200 031730 016601 000002 MOV 2(SP),R1 ;GET THE VIRTUAL
6201 031734 010137 031722 MOV R1,TVADLO ;ADDRESS
6202 031740 005037 031724 CLR TVADHI
6203 031744 005737 031720 TST TVADFL ;CONDITIONALLY RELOCATE?
6204 031750 001404 BEQ 1$
6205 031752 032737 000001 177572 BIT #1,2#MMRO ;YES, SEE IF MEMORY
6206 031760 001424 BEQ 2$ ;MANAGEMENT IS ON
6207 031762 005000 1$: CLR R0 ;RELOCATE
6208 031764 073027 000003 ASHC #3,R0 ;LEFT SHIFT R0 AND R1
6209 031770 006300 ASL R0 ;THREE PLACES. R0 ONE
6210 ;MORE SO THAT IT CONTAINS
6211 ;2 X THE UPPER 3-BITS OF
6212 031772 000241 CLC ;THE VIRTUAL ADDRESS
6213 031774 006001 ROR R1 ;RESTORE R1 TO THE OFFSET
6214 031776 006001 ROR R1 ;OF THE VIRTUAL ADDRESS
6215 032000 006001 ROR R1 ;TO THE PAR
6216 032002 062700 172340 ADD #KIPAR,R0 ;DETERMINE THE CORRECT PAR'S
6217 ;ADDRESS
6218 032006 011003 MOV (R0),R3 ;GET ITS CONTENTS
6219 032010 005002 CLR R2
6220 032012 073227 000006 ASHC #6,R2 ;MAKE THE BLOCK COUNT
6221 ;A 22-BIT ADDRESS.
6222 032016 060103 ADD R1,R3 ;ADD THE OFFSET TO THE
6223 032020 005502 ADC R2 ;BASE ADDRESS
6224
6225 032022 010237 031724 MOV R2,TVADHI
6226 032026 010337 031722 MOV R3,TVADLO
6227 032032 012746 031722 2$: MOV #TVADLO,-(SP) ;CALL $DB20 TO CONVERT THE
6228 032036 004737 030354 JSR PC,$DB20 ;22-BIT
6229 032042 062716 000003 ADD #3,(SP) ;TYPE ONLY 8 DIGITS.
6230 032046 012637 032054 MOV (SP)+,3$
6231 032052 104401 TYPE
6232 032054 000000 3$: .WORD 0
6233 032056 104407 RESREG ;RESTORE THE REGISTERS
6234 032060 012616 MOV (SP)+,(SP) ;LEAVE ONLY THE RETURN
6235 ;ADDRESS ON THE STACK.
6236 032062 000207 RTS PC ;RETURN
6237
6238 ;SPECIAL MESSAGES:
6239
6240 032064 041536 000200 CONCMS: .ASCIZ '↑C'<CRLF>
6241
6242 032070 047515 044516 047524 MMESRS: .ASCIZ 'MONITOR (OR LOADER) RESTORED!'<CRLF>

```

6243	032076	020122	047450	020122	
6244	032104	047514	042101	051105	
6245	032112	020051	042522	052123	
6246	032120	051117	042105	100041	
6247	032126	000			
6248					
6249	032127	200	047520	042527	POWERM: .ASCIZ <CRLF>'POWER FAILURE, PROGRAM RESTARTING'<CRLF><CRLF>
6250	032134	020122	040506	046111	
6251	032142	051125	026105	050040	
6252	032150	047522	051107	046501	
6253	032156	051040	051505	040524	
6254	032164	052122	047111	100107	
6255	032172	000200			
6256					
6257	032174	000011			\$TAB: .ASCIZ <TAB>
6258					
6259	032176	042600	050130	041505	MTAS: .ASCII <CRLF>'EXPECTED DATA:'<CRLF>
6260	032204	042524	020104	040504	
6261	032212	040524	100072		
6262	032216	051107	052517	020120	.ASCIZ 'GROUP 0.GROUP 1.MEM EV.'<TAB>'MEM ODD.'<CRLF>
6263	032224	027060	051107	052517	
6264	032232	020120	027061	042515	
6265	032240	020115	053105	004456	
6266	032246	042515	020115	042117	
6267	032254	027104	000200		
6268					
6269	032260	042200	052101	020101	MTA11: .ASCII <CRLF>'DATA WRITTEN.'<TAB>'TEST ADDR'<TAB>'ERROR REG.'<CRLF>
6270	032266	051127	052111	042524	
6271	032274	027116	052011	051505	
6272	032302	020124	042101	051104	
6273	032310	004456	051105	047522	
6274	032316	020122	042522	027107	
6275	032324	200			
6276					
6277	032325	040	047111	000040	MTA17: .ASCIZ ' IN '
6278					
6279	032332	054105	042520	052103	MTB17: .ASCIZ 'EXPECTED DATA:'<CRLF>
6280	032340	042105	042040	052101	
6281	032346	035101	000200		
6282					
6283	032352	054502	042524	004456	MTC17: .ASCIZ 'BYTE.'<TAB>
6284	032360	000			
6285					
6286	032361	127	051117	027104	MTA20: .ASCIZ 'WORD.'<TAB>
6287	032366	000011			
6288					
6289	032370	054105	042520	052103	MTA21: .ASCII 'EXPECTED DATA:'<CRLF>
6290	032376	042105	042040	052101	
6291	032404	035101	200		
6292	032407	110	052111	020123	.ASCIZ 'HITS IN GROUP 0.'<TAB>'/'<TAB>'HITS IN GROUP 1.'<CRLF>
6293	032414	047111	043440	047522	
6294	032422	050125	030040	004456	
6295	032430	004457	044510	051524	
6296	032436	044440	020116	051107	
6297	032444	052517	020120	027061	
6298	032452	100040	000		

```

6299
6300          032325          MTB21=MTA17
6301
6302 032455      200 042524 052123 MTA43: .ASCII <CRLF>'TEST ADDRESS.'<TAB>'ERROR ADRS REG.'<TAB>
6303 032462 040440 042104 042522
6304 032470 051523 004456 051105
6305 032476 047522 020122 042101
6306 032504 051522 051040 043505
6307 032512 004456
6308 032514 051105 047522 020122 .ASCIZ 'ERROR REG.'<CRLF>
6309 032522 042522 027107 000200
6310
6311 032530 053600 047522 042524 MTA45: .ASCIZ <CRLF>'WROTE. 377'<TAB>'IN BYTE. '
6312 032536 020056 033463 004467
6313 032544 047111 041040 052131
6314 032552 027105 000040
6315
6316 032556 051200 040505 020104 MTB45: .ASCIZ <CRLF>'READ DATA. '
6317 032564 040504 040524 020056
6318 032572      000
6319
6320 032573      011 047111 053440 MTC45: .ASCIZ <TAB>'IN WORD. '
6321 032600 051117 027104 000040
6322
6323 032606 053600 047522 042524 MTA50: .ASCIZ <CRLF>'WROTE. 000'<TAB>'IN BYTE. '
6324 032614 020056 030060 004460
6325 032622 047111 041040 052131
6326 032630 027105 000040
6327
6328 032634 042600 052116 051105 PDMSG1: .ASCII <CRLF>'ENTERING CACHE ADDRESS MEMORY POWER UP '
6329 032642 047111 020107 040503
6330 032650 044103 020105 042101
6331 032656 051104 051505 020123
6332 032664 042515 047515 054522
6333 032672 050040 053517 051105
6334 032700 052440 020120
6335 032704 047111 040526 044514 .ASCII 'INVALIDATOR TEST.'<CRLF>
6336 032712 040504 047524 020122
6337 032720 042524 052123 100056
6338 032726 046120 040505 042523 .ASCII 'PLEASE GO THROUGH A POWER DOWN, POWER UP '
6339 032734 043440 020117 044124
6340 032742 047522 043525 020110
6341 032750 020101 047520 042527
6342 032756 020122 047504 047127
6343 032764 020054 047520 042527
6344 032772 020122 050125      040
6345 032777      123 050505 042525 .ASCIZ 'SEQUENCE.'<CRLF>
6346 033004 041516 027105 000200
6347
6348 033012 041600 041501 042510 PDMSG2: .ASCII <CRLF>'CACHE ADDRESS MEMORY POWER UP INVALIDATOR'
6349 033020 040440 042104 042522
6350 033026 051523 046440 046505
6351 033034 051117 020131 047520
6352 033042 042527 020122 050125
6353 033050 044440 053116 046101
6354 033056 042111 052101 051117

```


6355	033064	052040	051505	020124		.ASCIZ 'TEST DID NOT FAIL.' <crlf>< td=""> </crlf><>
6356	033072	044504	020104	047516		
6357	033100	020124	040506	046111		
6358	033106	100056	000			
6359						
6360	033111	105	051122	051117	ADRNG:	.ASCII 'ERROR ADDRESS REGISTER NEEDED FOR TEST.' <crlf>'but '<="" been="" has="" it="" td=""> </crlf>'but>
6361	033116	040440	042104	042522		
6362	033124	051523	051040	043505		
6363	033132	051511	042524	020122		
6364	033140	042516	042105	042105		
6365	033146	043040	051117	052040		
6366	033154	051505	026124	041200		
6367	033162	052125	044440	020124		
6368	033170	040510	020123	042502		
6369	033176	047105	040			
6370	033201	106	040514	043507		.ASCIZ 'FLAGGED AS BAD!'
6371	033206	042105	040440	020123		
6372	033214	040502	020504	000		
6373						
6374	033221	105	051122	051117	ERRNG:	.ASCII 'ERROR REGISTER NEEDED FOR TEST.' <crlf>'but '<="" been="" has="" it="" td=""> </crlf>'but>
6375	033226	051040	043505	051511		
6376	033234	042524	020122	042516		
6377	033242	042105	042105	043040		
6378	033250	051117	052040	051505		
6379	033256	026124	041200	052125		
6380	033264	044440	020124	040510		
6381	033272	020123	042502	047105		
6382	033300	040				
6383	033301	106	040514	043507		.ASCIZ 'FLAGGED AS BAD!'
6384	033306	042105	040440	020123		
6385	033314	040502	020504	000		
6386						
6387	033321	103	047117	051124	CNRNG:	.ASCII 'CONTROL REGISTER NEEDED FOR TEST.' <crlf>'but '<="" been="" has="" it="" td=""> </crlf>'but>
6388	033326	046117	051040	043505		
6389	033334	051511	042524	020122		
6390	033342	042516	042105	042105		
6391	033350	043040	051117	052040		
6392	033356	051505	026124	041200		
6393	033364	052125	044440	020124		
6394	033372	040510	020123	042502		
6395	033400	047105	040			
6396	033403	106	040514	043507		.ASCIZ 'FLAGGED AS BAD!'
6397	033410	042105	040440	020123		
6398	033416	040502	020504	000		
6399	033423	115	044501	052116	MNRNG:	.ASCII 'MAINTENANCE REGISTER NEEDED FOR TEST.' <crlf>'but '<="" been="" has="" it="" td=""> </crlf>'but>
6400	033430	047105	047101	042503		
6401	033436	051040	043505	051511		
6402	033444	042524	020122	042516		
6403	033452	042105	042105	043040		
6404	033460	051117	052040	051505		
6405	033466	026124	041200	052125		
6406	033474	044440	020124	040510		
6407	033502	020123	042502	047105		
6408	033510	040				
6409	033511	106	040514	043507		.ASCIZ 'FLAGGED AS BAD!'
6410	033516	042105	040440	020123		

6411	033524	040502	020504	000	
6412					
6413	033531	110	052111	046457	HMRNG: .ASCII 'HIT/MISS REGISTER NEEDED FOR TEST, <CRLF>' BUT IT HAS BEEN '
6414	033536	051511	020123	042522	
6415	033544	044507	052123	051105	
6416	033552	047040	042505	042504	
6417	033560	020104	047506	020122	
6418	033566	042524	052123	100054	
6419	033574	052502	020124	052111	
6420	033602	044040	051501	041040	
6421	033610	042505	020116		
6422	033614	046106	043501	042507	.ASCIZ 'FLAGGED AS BAD!'
6423	033622	020104	051501	041040	
6424	033630	042101	000041		
6425					
6426	033634	040600	042104	042522	MTA77: .ASCIZ <CRLF>'ADDRESS: '
6427	033642	051523	020072	000040	
6428					
6429	033650	051440	047510	046125	MTB77: .ASCIZ ' SHOULD HAVE BEEN A HIT IN GROUP '
6430	033656	020104	040510	042526	
6431	033664	041040	042505	020116	
6432	033672	020101	044510	020124	
6433	033700	047111	043440	047522	
6434	033706	050125	000040		
6435					
6436	033712	043101	042524	020122	MTC77: .ASCIZ 'AFTER REFERENCING'<CRLF>'ADDRESS: '
6437	033720	042522	042506	042522	
6438	033726	041516	047111	100107	
6439	033734	042101	051104	051505	
6440	033742	035123	020040	000	
6441					
6442	033747	040	044127	046111	MTD77: .ASCIZ ' WHILE FORCING SELECTION OF GROUP '
6443	033754	020105	047506	041522	
6444	033762	047111	020107	042523	
6445	033770	042514	052103	047511	
6446	033776	020116	043117	043440	
6447	034004	047522	050125	000040	
6448					
6449	034012	040600	051122	051117	MTA101: .ASCII <CRLF>'ERROR ADRS REG.'<TAB>'ERROR REG.'<TAB>
6450	034020	040440	051104	020123	
6451	034026	042522	027107	042411	
6452	034034	051122	051117	051040	
6453	034042	043505	004456		
6454	034046	054105	042520	052103	.ASCIZ 'EXPECTED ERR.'<TAB>'PATTERN PUT IN MAINT REG.'<CRLF>
6455	034054	042105	042440	051122	
6456	034062	004456	040520	052124	
6457	034070	051105	020116	052520	
6458	034076	020124	047111	046440	
6459	034104	044501	052116	051040	
6460	034112	043505	100056	000	
6461					
6462	034117	200	043101	042524	MTA120: .ASCIZ <CRLF>'AFTER 2ND CYCLE READ '
6463	034124	020122	047062	020104	
6464	034132	054503	046103	020105	
6465	034140	042522	042101	020040	
6466	034146	000			

6467					
6468	034147	200	043101	042524	MTB120: .ASCIZ <CRLF>'AFTER 4TH CYCLE READ '
6469	034154	020122	052064	020110	
6470	034162	054503	046103	020105	
6471	034170	042522	042101	020040	
6472	034176	000			
6473					
6474	034177	200	043101	042524	MTC120: .ASCIZ <CRLF>'AFTER 6TH CYCLE READ '
6475	034204	020122	052066	020110	
6476	034212	054503	046103	020105	
6477	034220	042522	042101	020040	
6478	034226	000			
6479	034227	200	043101	042524	MTD120: .ASCIZ <CRLF>'AFTER 8TH CYCLE READ '
6480	034234	020122	052070	020110	
6481	034242	054503	046103	020105	
6482	034250	042522	042101	020040	
6483	034256	000			
6484					
6485	034257	200	043101	042524	MTE120: .ASCIZ <CRLF>'AFTER 10TH CYCLE READ '
6486	034264	020122	030061	044124	
6487	034272	041440	041531	042514	
6488	034300	051040	040505	020104	
6489	034306	000			
6490					
6491	034307	200	043101	042524	MTF120: .ASCIZ <CRLF>'AFTER 12TH CYCLE READ '
6492	034314	020122	031061	044124	
6493	034322	041440	041531	042514	
6494	034330	051040	040505	020104	
6495	034336	000			
6496					
6497	034337	106	047522	020115	MTG120: .ASCIZ 'FROM THE HIT/MISS REG. EXPECTED '
6498	034344	044124	020105	044510	
6499	034352	027524	044515	051523	
6500	034360	051040	043505	020056	
6501	034366	054105	042520	052103	
6502	034374	042105	000040		
6503					
6504	034400	052200	042510	050040	MTA124: .ASCII <CRLF>'THE PATTERN BEING USED IN THE MAINTENANCE '
6505	034406	052101	042524	047122	
6506	034414	041040	044505	043516	
6507	034422	052440	042523	020104	
6508	034430	047111	052040	042510	
6509	034436	046440	044501	052116	
6510	034444	047105	047101	042503	
6511	034452	040			
6512	034453	122	043505	051511	.ASCIZ 'REGISTER WAS: '
6513	034460	042524	020122	040527	
6514	034466	035123	000040		
6515					
6516	034472	051200	043105	051105	MTA126: .ASCIZ <CRLF>'REFERENCED ADDRESS:'<TAB>
6517	034500	047105	042503	020104	
6518	034506	042101	051104	051505	
6519	034514	035123	000011		
6520					
6521	034520	040600	051122	051117	MTB126: .ASCIZ <CRLF>'ARROR ADDRESS REGISTER:'<TAB>
6522	034526	040440	042104	042522	

6523	034534	051523	051040	043505
6524	034542	051511	042524	035122
6525	034550	000011		
6526				
6527	034552	050200	052101	042524
6528	034560	047122	041040	044505
6529	034566	043516	052440	042523
6530	034574	020104	047111	052040
6531	034602	042510	046440	044501
6532	034610	052116	047105	047101
6533	034616	042503	051040	043505
6534	034624	051511	042524	035122
6535	034632	000011		
6536				
6537	034634	042600	050130	041505
6538	034642	042524	020104	051105
6539	034650	047522	020122	042522
6540	034656	044507	052123	051105
6541	034664	004472	000	
6542				
6543	034667	200	047507	020124
6544	034674	051105	047522	020122
6545	034702	042522	044507	052123
6546	034710	051105	004472	000
6547				
6548	034715	200	051105	047522
6549	034722	020122	042101	020122
6550	034730	042522	027107	042411
6551	034736	051122	051117	051040
6552	034744	043505	100056	000
6553				
6554	034751	200	054105	042520
6555	034756	052103	042105	042440
6556	034764	051122	051117	051040
6557	034772	043505	035056	020040
6558	035000	000		
6559				
6560	035001	107	052117	042440
6561	035006	051122	051117	051040
6562	035014	043505	035056	020040
6563	035022	000		
6564				
6565	035023	200	054105	042520
6566	035030	052103	042105	042440
6567	035036	051122	051117	040440
6568	035044	051104	051040	043505
6569	035052	035056	020040	000
6570				
6571	035057	107	052117	042440
6572	035064	051122	051117	040440
6573	035072	051104	051040	043505
6574	035100	035056	020040	000
6575				
6576				
6577				
6578				

MTA131: .ASCIZ <CRLF>'PATTERN BEING USED IN THE MAINTENANCE REGISTER:'<TAB>

MTB131: .ASCIZ <CRLF>'EXPECTED ERROR REGISTER:'<TAB>

MTC131: .ASCIZ <CRLF>'GOT ERROR REGISTER:'<TAB>

MTA134: .ASCIZ <CRLF>'ERROR ADR REG.'<TAB>'ERROR REG.'<CRLF>

MTA135: .ASCIZ <CRLF>'EXPECTED ERROR REG.: '

MTB135: .ASCIZ 'GOT ERROR REG.: '

MTC135: .ASCIZ <CRLF>'EXPECTED ERROR ADR REG.: '

MTD135: .ASCIZ 'GOT ERROR ADR REG.: '

;THESE ARE THE ERROR MESSAGES:

6579	035105	101	051040	043105	EM1:	.ASCIZ	'A REFERENCE WHICH SHOULD HAVE BEEN A HIT WAS A MISS.'
6580	035112	051105	047105	042503			
6581	035120	053440	044510	044103			
6582	035126	051440	047510	046125			
6583	035134	020104	040510	042526			
6584	035142	041040	042505	020116			
6585	035150	020101	044510	020124			
6586	035156	040527	020123	020101			
6587	035164	044515	051523	000056			
6588							
6589							
6590	035172	052600	042516	050130	EM14:	.ASCIZ	<CRLF>'UNEXPECTED PARITY ERROR TRAP.'
6591	035200	041505	042524	020104			
6592	035206	040520	044522	054524			
6593	035214	042440	051122	051117			
6594	035222	052040	040522	027120			
6595	035230	000					
6596							
6597	035231	052	025052	042524	EM15:	.ASCIZ	'***TEST ABORTED! GOING TO NEXT TEST.***'
6598	035236	052123	040440	047502			
6599	035244	052122	042105	020041			
6600	035252	047507	047111	020107			
6601	035260	047524	047040	054105			
6602	035266	020124	042524	052123			
6603	035274	025056	025052	000			
6604	035301	103	041501	042510	EM55:	.ASCII	'CACHE REGISTER RESPONSE TEST FAILED.'<CRLF>
6605	035306	051040	043505	051511			
6606	035314	042524	020122	042522			
6607	035322	050123	047117	042523			
6608	035330	052040	051505	020124			
6609	035336	040506	046111	042105			
6610	035344	100056					
6611	035346	020101	042522	042506		.ASCII	'A REFERENCE TO THE LOW ORDER ERROR ADDRESS REGISTER '
6612	035354	042522	041516	020105			
6613	035362	047524	052040	042510			
6614	035370	046040	053517	047440			
6615	035376	042122	051105	042440			
6616	035404	051122	051117	040440			
6617	035412	042104	042522	051523			
6618	035420	051040	043505	051511			
6619	035426	042524	020122				
6620	035432	044524	042515	020104		.ASCIZ	'TIMED OUT.'
6621	035440	052517	027124	000			
6622							
6623	035445	103	041501	042510	EM56:	.ASCII	'CACHE REGISTER RESPONSE TEST FAILED.'<CRLF>
6624	035452	051040	043505	051511			
6625	035460	042524	020122	042522			
6626	035466	050123	047117	042523			
6627	035474	052040	051505	020124			
6628	035502	040506	046111	042105			
6629	035510	100056					
6630	035512	020101	042522	042506		.ASCII	'A REFERENCE TO THE HIGH ORDER ERROR ADDRESS REGISTER '
6631	035520	042522	041516	020105			
6632	035526	047524	052040	042510			
6633	035534	044040	043511	020110			
6634	035542	051117	042504	020122			

6635	035550	051105	047522	020122	
6636	035556	042101	051104	051505	
6637	035564	020123	042522	044507	
6638	035572	052123	051105	040	
6639	035577	124	046511	042105	.ASCIZ 'TIMED OUT.'
6640	035604	047440	052125	000056	
6641					
6642	035612	040503	044103	020105	EM57: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CRLF>
6643	035620	042522	044507	052123	
6644	035626	051105	051040	051505	
6645	035634	047520	051516	020105	
6646	035642	042524	052123	043040	
6647	035650	044501	042514	027104	
6648	035656	200			
6649	035657	101	051040	043105	.ASCIZ 'A REFERENCE TO THE ERROR REGISTER TIMED OUT.'
6650	035664	051105	047105	042503	
6651	035672	052040	020117	044124	
6652	035700	020105	051105	047522	
6653	035706	020122	042522	044507	
6654	035714	052123	051105	052040	
6655	035722	046511	042105	047440	
6656	035730	052125	000056		
6657					
6658	035734	040503	044103	020105	EM60: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CRLF>
6659	035742	042522	044507	052123	
6660	035750	051105	051040	051505	
6661	035756	047520	051516	020105	
6662	035764	042524	052123	043040	
6663	035772	044501	042514	027104	
6664	036000	200			
6665	036001	101	051040	043105	.ASCIZ 'A REFERENCE TO THE CONTROL REGISTER TIMED OUT.'
6666	036006	051105	047105	042503	
6667	036014	052040	020117	044124	
6668	036022	020105	047503	052116	
6669	036030	047522	020114	042522	
6670	036036	044507	052123	051105	
6671	036044	052040	046511	042105	
6672	036052	047440	052125	000056	
6673					
6674	036060	040503	044103	020105	EM61: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CRLF>
6675	036066	042522	044507	052123	
6676	036074	051105	051040	051505	
6677	036102	047520	051516	020105	
6678	036110	042524	052123	043040	
6679	036116	044501	042514	027104	
6680	036124	200			
6681	036125	101	051040	043105	.ASCIZ 'A REFERENCE TO THE MAINTENANCE REGISTER TIMED OUT.'
6682	036132	051105	047105	042503	
6683	036140	052040	020117	044124	
6684	036146	020105	040515	047111	
6685	036154	042524	040516	041516	
6686	036162	020105	042522	044507	
6687	036170	052123	051105	052040	
6688	036176	046511	042105	047440	
6689	036204	052125	000056		
6690					

6691	036210	040503	044103	020105	EM62: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.'	<CR LF>
6692	036216	042522	044507	052123		
6693	036224	051105	051040	051505		
6694	036232	047520	051516	020105		
6695	036240	042524	052123	043040		
6696	036246	044501	042514	027104		
6697	036254	200				
6698	036255	101	051040	043105	.ASCIZ 'A REFERENCE TO THE HIT/MISS REGISTER TIMED OUT.'	<CR LF>
6699	036262	051105	047105	042503		
6700	036270	052040	020117	044124		
6701	036276	020105	044510	027524		
6702	036304	044515	051523	051040		
6703	036312	043505	051511	042524		
6704	036320	020122	044524	042515		
6705	036326	020104	052517	027124		
6706	036334	000200				
6707						
6708	036336	040503	044103	020105	EM63: .ASCII 'CACHE REGISTER DATA PATHS, READ ZEROES, TEST FAILED.'	
6709	036344	042522	044507	052123		
6710	036352	051105	042040	052101		
6711	036360	020101	040520	044124		
6712	036366	026123	051040	040505		
6713	036374	020104	042532	047522		
6714	036402	051505	020254	042524		
6715	036410	052123	043040	044501		
6716	036416	042514	027104			
6717	036422	053600	047522	042524	.ASCII <CR LF>'WROTE ZEROES BUT READ BACK NON-ZERO DATA '	
6718	036430	055040	051105	042517		
6719	036436	020123	052502	020124		
6720	036444	042522	042101	041040		
6721	036452	041501	020113	047516		
6722	036460	026516	042532	047522		
6723	036466	042040	052101	020101		
6724	036474	051106	046517	041040	.ASCIZ 'FROM BOTH'<CR LF>'THE CONTROL AND MAINTENANCE REGISTERS.'	
6725	036502	052117	100110	044124		
6726	036510	020105	047503	052116		
6727	036516	047522	020114	047101		
6728	036524	020104	040515	047111		
6729	036532	042524	040516	041516		
6730	036540	020105	042522	044507		
6731	036546	052123	051105	027123		
6732	036554	000				
6733						
6734	036555	103	041501	042510	EM64: .ASCII 'CACHE REGISTER DATA PATH, READ ZEROES, TEST FAILED.'	
6735	036562	051040	043505	051511		
6736	036570	042524	020122	040504		
6737	036576	040524	050040	052101		
6738	036604	026110	051040	040505		
6739	036612	020104	042532	047522		
6740	036620	051505	020054	042524		
6741	036626	052123	043040	044501		
6742	036634	042514	027104			
6743	036640	053600	047522	042524	.ASCII <CR LF>'WROTE ZEROES BUT READ BACK NON-ZERO DATA FROM '	
6744	036646	055040	051105	042517		
6745	036654	020123	052502	020124		
6746	036662	042522	042101	041040		

6747	036670	041501	020113	047516	
6748	036676	026516	042532	047522	
6749	036704	042040	052101	020101	
6750	036712	051106	046517	040	
6751	036717	200	044124	020105	.ASCIZ <CRLF>'THE MAINTENANCE REGISTER.'
6752	036724	040515	047111	042524	
6753	036732	040516	041516	020105	
6754	036740	042522	044507	052123	
6755	036746	051105	000056		
6756					
6757	036752	040503	044103	020105	EM65: .ASCII 'CACHE REGISTER DATA PATHS, READ ONES, REST FAILED.'<CRLF>
6758	036760	042522	044507	052123	
6759	036766	051105	042040	052101	
6760	036774	020101	040520	044124	
6761	037002	026123	051040	040505	
6762	037010	020104	047117	051505	
6763	037016	020054	042522	052123	
6764	037024	043040	044501	042514	
6765	037032	027104	200		
6766	037035	106	044501	042514	.ASCII 'FAILED TO READ CORRECT DATA FROM THE ADDRESS REGISTER'
6767	037042	020104	047524	051040	
6768	037050	040505	020104	047503	
6769	037056	051122	041505	020124	
6770	037064	040504	040524	043040	
6771	037072	047522	020115	044124	
6772	037100	020105	042101	051104	
6773	037106	051505	020123	042522	
6774	037114	044507	052123	051105	
6775	037122	044440	020116	044124	.ASCII ' IN THE CLEAR STATE.'<CRLF>'THE LOW ORDER ADDRESS '
6776	037130	020105	046103	040505	
6777	037136	020122	052123	052101	
6778	037144	027105	052200	042510	
6779	037152	046040	053517	047440	
6780	037160	042122	051105	040440	
6781	037166	042104	042522	051523	
6782	037174	040			
6783	037175	123	047510	046125	.ASCII 'SHOULD HAVE BEEN SET TO: 177740'<CRLF>
6784	037202	020104	040510	042526	
6785	037210	041040	042505	020116	
6786	037216	042523	020124	047524	
6787	037224	020072	033461	033467	
6788	037232	030064	200		
6789	037235	124	042510	044040	.ASCII 'THE HIGH ORDER ADDRESS REGISTER SHOULD HAVE BEEN '
6790	037242	043511	020110	051117	
6791	037250	042504	020122	042101	
6792	037256	051104	051505	020123	
6793	037264	042522	044507	052123	
6794	037272	051105	051440	047510	
6795	037300	046125	020104	040510	
6796	037306	042526	041040	042505	
6797	037314	020116			
6798	037316	042523	020124	047524	.ASCIZ 'SET TO: 000003'
6799	037324	020072	030060	030060	
6800	037332	031460	000		
6801					
6802	037335	103	041501	042510	EM66: .ASCIZ 'CACHE CONTROL REGISTER COUNT PATTERN TEST FAILED.'

6803	037342	041440	047117	051124
6804	037350	046117	051040	043505
6805	037356	051511	042524	020122
6806	037364	047503	047125	020124
6807	037372	040520	052124	051105
6808	037400	020116	042524	052123
6809	037406	043040	044501	042514
6810	037414	027104	000	
6811				
6812	037417	103	041501	042510
6813	037424	044040	052111	046457
6814	037432	051511	020123	047101
6815	037440	020104	047503	052116
6816	037446	047522	020114	042522
6817	037454	044507	052123	051105
6818	037462	052040	051505	020124
6819	037470	040506	046111	042105
6820	037476	056		
6821	037477	200	044527	044124
6822	037504	052040	042510	041440
6823	037512	047117	051124	046117
6824	037520	051040	043505	051511
6825	037526	042524	020122	046103
6826	037534	040505	026122	052040
6827	037542	042510	044040	052111
6828	037550	046457	051511	020123
6829	037556	042522	044507	052123
6830	037564	051105	051440	047510
6831	037572	046125	100104	040510
6832	037600	042526	051440	047510
6833	037606	047127	051440	054111
6834	037614	044040	052111	020123
6835	037622	030050	030060	033460
6836	037630	024467	000056	
6837				
6838	037634	040503	044103	020105
6839	037642	044510	027524	044515
6840	037650	051523	040440	042116
6841	037656	041440	047117	051124
6842	037664	046117	051040	043505
6843	037672	051511	042524	020122
6844	037700	042524	052123	043040
6845	037706	044501	042514	027104
6846	037714	053600	044510	042514
6847	037722	043040	051117	044503
6848	037730	043516	051440	046105
6849	037736	041505	044524	047117
6850	037744	047440	020106	051107
6851	037752	052517	020120	020061
6852	037760	047101	020104	047506
6853	037766	041522	047111	020107
6854	037774	044515	051523	051505
6855	040002	052040	020117	051107
6856	040010	052517	020120	026060
6857	040016	052200	042510	044040
6858	040024	052111	046457	051511

EM67: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CRLF>'WITH THE CONTROL REGISTER CLEAR, THE HIT/MISS '

.ASCIZ 'REGISTER SHOULD'<CRLF>'HAVE SHOWN SIX HITS (000077).'

EM70: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CRLF>'WHILE FORCING SELECTION OF GROUP 1 AND FORCING '

.ASCII 'MISSES TO GROUP 0,'<CRLF>'THE HIT/MISS REGISTER '

6859	040032	020123	042522	044507
6860	040040	052123	051105	040
6861	040045	123	047510	046125
6862	040052	020104	040510	042526
6863	040060	051440	047510	047127
6864	040066	051440	054111	044040
6865	040074	052111	020123	030050
6866	040102	030060	033460	024467
6867	040110	000056		
6868				
6869	040112	040503	044103	020105
6870	040120	044510	027524	044515
6871	040126	051523	040440	042116
6872	040134	041440	047117	051124
6873	040142	046117	051040	043505
6874	040150	051511	042524	020122
6875	040156	042524	052123	043040
6876	040164	044501	042514	027104
6877	040172	053600	044510	042514
6878	040200	043040	051117	044503
6879	040206	043516	051440	046105
6880	040214	041505	044524	047117
6881	040222	047440	020106	051107
6882	040230	052517	020120	020060
6883	040236	047101	020104	047506
6884	040244	041522	047111	020107
6885	040252	044515	051523	051505
6886	040260	052040	020117	051107
6887	040266	052517	020120	026061
6888	040274	052200	042510	044040
6889	040302	052111	046457	051511
6890	040310	020123	042522	044507
6891	040316	052123	051105	040
6892	040323	123	047510	046125
6893	040330	020104	040510	042526
6894	040336	051440	047510	047127
6895	040344	051440	054111	044040
6896	040352	052111	020123	030050
6897	040360	030060	033460	024467
6898	040366	000056		
6899				
6900	040370	040503	044103	020105
6901	040376	044510	027524	044515
6902	040404	051523	040440	042116
6903	040412	041440	047117	051124
6904	040420	046117	051040	043505
6905	040426	051511	042524	020122
6906	040434	042524	052123	043040
6907	040442	044501	042514	027104
6908	040450	044127	046111	020105
6909	040456	047506	041522	047111
6910	040464	020107	044515	051523
6911	040472	051505	052040	020117
6912	040500	047502	044124	043440
6913	040506	047522	050125	026123
6914	040514	052040	042510	044040

.ASCIZ 'SHOULD HAVE SHOWN SIX HITS (000077).'

EM71: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CR LF>'WHILE FORCING SELECTION OF GROUP 0 AND FORCING '

.ASCII 'MISSES TO GROUP 1,<CR LF>'THE HIT/MISS REGISTER '

.ASCIZ 'SHOULD HAVE SHOWN SIX HITS (000077).'

EM72: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII 'WHILE FORCING MISSES TO BOTH GROUPS, THE HIT/MISS '

6915	040522	052111	046457	051511
6916	040530	020123		
6917	040532	042522	044507	052123
6918	040540	051105	051600	047510
6919	040546	046125	020104	040510
6920	040554	042526	051440	047510
6921	040562	047127	051440	054111
6922	040570	046440	051511	042523
6923	040576	020123	030050	030060
6924	040604	030060	024460	000056
6925				
6926	040612	040503	044103	020105
6927	040620	044510	027524	044515
6928	040626	051523	040440	042116
6929	040634	041440	047117	051124
6930	040642	046117	051040	043505
6931	040650	051511	042524	020122
6932	040656	042524	052123	043040
6933	040664	044501	042514	027104
6934	040672	053600	044510	042514
6935	040700	043040	051117	044503
6936	040706	043516	046440	051511
6937	040714	042523	020123	047524
6938	040722	041040	052117	020110
6939	040730	051107	052517	051520
6940	040736	040440	042116	043040
6941	040744	051117	044503	043516
6942	040752	040		
6943	040753	123	046105	041505
6944	040760	044524	047117	047440
6945	040766	020106	051107	052517
6946	040774	020120	026061	052200
6947	041002	042510	044040	052111
6948	041010	046457	051511	020123
6949	041016	042522	044507	052123
6950	041024	051105	040	
6951	041027	123	047510	046125
6952	041034	020104	040510	042526
6953	041042	051440	047510	047127
6954	041050	051440	054111	046440
6955	041056	051511	042523	020123
6956	041064	030050	030060	030060
6957	041072	024460	000056	
6958				
6959	041076	040503	044103	020105
6960	041104	044510	027524	044515
6961	041112	051523	040440	042116
6962	041120	041440	047117	051124
6963	041126	046117	051040	043505
6964	041134	051511	042524	020122
6965	041142	042524	052123	043040
6966	041150	044501	042514	027104
6967	041156	053600	044510	042514
6968	041164	043040	051117	044503
6969	041172	043516	046440	051511
6970	041200	042523	020123	047524

.ASCIIZ 'REGISTER'<CRLF>'SHOULD HAVE SHOWN SIX MISSES (000000).'

EM73: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CRLF>'WHILE FORCING MISSES TO BOTH GROUPS AND FORCING '

.ASCII 'SELECTION OF GROUP 1,'<CRLF>'THE HIT/MISS REGISTER '

.ASCIIZ 'SHOULD HAVE SHOWN SIX MISSES (000000).'

EM74: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CRLF>'WHILE FORCING MISSES TO BOTH GROUPS AND FORCING '

6971	041206	041040	052117	020110
6972	041214	051107	052517	051520
6973	041222	040440	042116	043040
6974	041230	051117	044503	043516
6975	041236	040		
6976	041237	123	046105	041505
6977	041244	044524	047117	047440
6978	041252	020106	051107	052517
6979	041260	020120	026060	052200
6980	041266	042510	044040	052111
6981	041274	046457	051511	020123
6982	041302	042522	044507	052123
6983	041310	051105	C40	
6984	041313	123	047510	046125
6985	041320	020104	040510	042526
6986	041326	051440	047510	047127
6987	041334	051440	054111	046440
6988	041342	051511	042523	020123
6989	041350	030050	030060	030060
6990	041356	024460	000056	
6991				
6992	041362	047503	052116	047522
6993	041370	020114	042522	044507
6994	041376	052123	051105	052040
6995	041404	051505	020124	040506
6996	041412	046111	042105	100056
6997	041420	040506	046111	042105
6998	041426	052040	020117	042507
6999	041434	020124		
7000	041436	020101	044510	020124
7001	041444	047117	040440	051040
7002	041452	043105	051105	047105
7003	041460	042503	053440	044510
7004	041466	044103	051440	047510
7005	041474	046125	020104	040510
7006	041502	042526	041040	042505
7007	041510	020116	020101	044510
7008	041516	027124	000	
7009				
7010		041362		
7011				
7012	041521	103	047117	051124
7013	041526	046117	051040	043505
7014	041534	051511	042524	020122
7015	041542	042524	052123	043040
7016	041550	044501	042514	027104
7017	041556	052200	042510	053440
7018	041564	047522	043516	040
7019	041571	107	047522	050125
7020	041576	053440	051501	053440
7021	041604	044522	052124	047105
7022	041612	053440	044510	042514
7023	041620	043040	051117	044503
7024	041626	043516	051440	046105
7025	041634	041505	044524	047117
7026	041642	047440	020106	020101

.ASCII 'SELECTION OF GROUP 0.' <CRLF> 'THE HIT/MISS REGISTER '

.ASCIIZ 'SHOULD HAVE SHOWN SIX MISSES (000000).'

EM75: .ASCII 'CONTROL REGISTER TEST FAILED.' <CRLF> 'FAILED TO GET '

.ASCIIZ 'A HIT ON A REFERENCE WHICH SHOULD HAVE BEEN A HIT.'

EM76=EM75

EM77: .ASCII 'CONTROL REGISTER TEST FAILED.' <CRLF> 'THE WRONG '

.ASCIIZ 'GROUP WAS WRITTEN WHILE FORCING SELECTION OF A GROUP.'

```

7027 041650 051107 052517 027120
7028 041656      000
7029
7030 041657      103 047117 051124
7031 041664 046117 051040 043505
7032 041672 051511 042524 020122
7033 041700 042524 052123 043040
7034 041706 044501 042514 027104
7035 041714      200
7036 041715      107 052117 040440
7037 041722 044040 052111 044440
7038 041730 020116 044124 020105
7039 041736 051107 052517 020120
7040 041744 047524 053440 044510
7041 041752 044103 046440 051511
7042 041760 042523 020123 051101
7043 041766 020105 042502 047111
7044 041774 020107 047506 041522
7045 042002 042105 000056
7046
7047 042006 044510 027524 044515
7048 042014 051523 051040 043505
7049 042022 051511 042524 020122
7050 042030 040520 052124 051105
7051 042036 051516 052040 051505
7052 042044 020124 040506 046111
7053 042052 042105      056
7054 042055      200 042522 042101
7055 042062 053440 047522 043516
7056 042070 042040 052101 020101
7057 042076 051106 046517 052040
7058 042104 042510 044040 052111
7059 042112 046457 051511 020123
7060 042120 042522 044507 052123
7061 042126 051105      200
7062 042131      127 044510 042514
7063 042136 043040 047514 052101
7064 042144 047111 020107 020101
7065 042152 040520 052124 051105
7066 042160 020116 043117 044040
7067 042166 052111 020123 047101
7068 042174 020104 044515 051523
7069 042202 051505 052040 051110
7070 042210 052517 044107 044440
7071 042216 027124      000
7072
7073 042221      103 041501 042510
7074 042226 041440 047117 051124
7075 042234 046117 051440 043511
7076 042242 040516 026114 052040
7077 042250 042510 023440 040522
7078 042256 042116 046517 020047
7079 042264 044523 047107 046101
7080 042272 020054 042524 052123
7081 042300 043040 044501 042514
7082 042306 027104

```

EM117: .ASCII 'CONTROL REGISTER TEST FAILED.'(CRLF)

.ASCIZ 'GOT A HIT IN THE GROUP TO WHICH MISSES ARE BEING FORCED.'

EM120: .ASCII 'HIT/MISS REGISTER PATTERNS TEST FAILED.'

.ASCII (CRLF)'READ WRONG DATA FROM THE HIT/MISS REGISTER'(CRLF)

.ASCIZ 'WHILE FLOATING A PATTERN OF HITS AND MISSES THROUGH IT.'

EM121: .ASCII /CACHE CONTROL SIGNAL, THE 'RANDOM' SIGNAL, TEST FAILED./

7083	042310	043200	044501	042514	.ASCII <CR LF> 'FAILED TO GET BOTH HITS AT THE TWO TEST ADDRESSES '
7084	042316	020104	047524	043440	
7085	042324	052105	041040	052117	
7086	042332	020110	044510	051524	
7087	042340	040440	020124	044124	
7088	042346	020105	053524	020117	
7089	042354	042524	052123	040440	
7090	042362	042104	042522	051523	
7091	042370	051505	040		
7092	042373	127	044510	044103	.ASCIIZ 'WHICH WERE REFERENCED.'
7093	042400	053440	051105	020105	
7094	042406	042522	042506	042522	
7095	042414	041516	042105	000056	
7096					
7097	042422	040515	047111	042524	EM122: .ASCII 'MAINTENANCE REGISTER COUNT PATTERN TEST FAILED.'
7098	042430	040516	041516	020105	
7099	042436	042522	044507	052123	
7100	042444	051105	041440	052517	
7101	042452	052116	050040	052101	
7102	042460	042524	047122	052040	
7103	042466	051505	020124	040506	
7104	042474	046111	042105	056	
7105	042501	200	044124	020105	.ASCII <CR LF> 'THE MAINTENANCE REGISTER WILL NOT CLEAR.'
7106	042506	040515	047111	042524	
7107	042514	040516	041516	020105	
7108	042522	042522	044507	052123	
7109	042530	051105	053440	046111	
7110	042536	020114	047516	020124	
7111	042544	046103	040505	027122	
7112					
7113	042552	040503	044103	020105	EM123: .ASCII 'CACHE MAINTENANCE REGISTER COUNT PATTERN TEST FAILED.'
7114	042560	040515	047111	042524	
7115	042566	040516	041516	020105	
7116	042574	042522	044507	052123	
7117	042602	051105	041440	052517	
7118	042610	052116	050040	052101	
7119	042616	042524	047122	052040	
7120	042624	051505	020124	040506	
7121	042632	046111	042105	056	
7122	042637	200	043101	042524	.ASCII <CR LF> 'AFTER WRITING A PATTERN IN THIS REGISTER '
7123	042644	020122	051127	052111	
7124	042652	047111	020107	020101	
7125	042660	040520	052124	051105	
7126	042666	020116	047111	052040	
7127	042674	044510	020123	042522	
7128	042702	044507	052123	051105	
7129	042710	040			
7130	042711	106	044501	042514	.ASCIIZ 'FAILED TO READ THAT PATTERN BACK.'
7131	042716	020104	047524	051040	
7132	042724	040505	020104	044124	
7133	042732	052101	050040	052101	
7134	042740	042524	047122	041040	
7135	042746	041501	027113	000	
7136					
7137	042753	101	020116	047125	EM124: .ASCII 'AN UNEXPECTED ERROR OCCURRED WHILE RUNNING THE '
7138	042760	054105	042520	052103	

7139	042766	042105	042440	051122
7140	042774	051117	047440	041503
7141	043002	051125	042522	020104
7142	043010	044127	046111	020105
7143	043016	052522	047116	047111
7144	043024	020107	044124	020105
7145	043032	040515	047111	042524
7146	043040	040516	041516	020105
7147	043046	042522	044507	052123
7148	043054	051105	041600	052517
7149	043062	052116	050040	052101
7150	043070	042524	047122	040
7151	043075	124	051505	027124
7152	043102	047040	052117	020105
7153	043110	044515	051523	051505
7154	043116	053440	051105	020105
7155	043124	042502	047111	020107
7156	043132	047506	041522	042105
7157	043140	052040	020117	047502
7158	043146	044124	043440	047522
7159	043154	050125	027123	000
7160				
7161	043161	115	044501	052116
7162	043166	047105	047101	042503
7163	043174	051040	043505	051511
7164	043202	042524	020122	042524
7165	043210	052123	043040	044501
7166	043216	042514	027104	200
7167	043223	116	020117	051124
7168	043230	050101	047440	020122
7169	043236	041101	051117	020124
7170	043244	041517	052503	051122
7171	043252	042105	053440	042510
7172	043260	020116	044124	020105
7173	043266	040520	052124	051105
7174	043274	020116	040527	020123
7175	043302	052520	020124	
7176	043306	047111	052040	042510
7177	043314	046440	044501	052116
7178	043322	047105	047101	042503
7179	043330	051040	043505	051511
7180	043336	042524	027122	000
7181				
7182	043343	105	051122	051117
7183	043350	051040	043505	051511
7184	043356	042524	020122	044527
7185	043364	046114	047040	052117
7186	043372	052440	046116	041517
7187	043400	026113	047440	020122
7188	043406	046103	040505	027122
7189	043414	000		
7190				
7191	043415	105	051122	051117
7192	043422	051040	043505	051511
7193	043430	042524	020122	047101
7194	043436	020104	040515	047111

.ASCII 'MAINTENANCE REGISTER'<CRLF>'COUNT PATTERN '

.ASCIZ 'TEST. NOTE MISSES WERE BEING FORCED TO BOTH GROUPS.'

EM127: .ASCII 'MAINTENANCE REGISTER TEST FAILED.'<CRLF>

.ASCII 'NO TRAP OR ABORT OCCURRED WHEN THE PATTERN WAS PUT '

.ASCIZ 'IN THE MAINTENANCE REGISTER.'

EM130: .ASCIZ 'ERROR REGISTER WILL NOT UNLOCK, OR CLEAR.'

EM131: .ASCII 'ERROR REGISTER AND MAINTENANCE REGISTER TEST FAILED.'

7195	043444	042524	040516	041516
7196	043452	020105	042522	044507
7197	043460	052123	051105	052040
7198	043466	051505	020124	040506
7199	043474	046111	042105	056
7200	043501	200	051105	047522
7201	043506	020122	042522	044507
7202	043514	052123	051105	044440
7203	043522	020123	047111	047503
7204	043530	051122	041505	046124
7205	043536	020131	042523	124
7206	043543	200	047506	020122
7207	043550	044124	020105	051105
7208	043556	047522	020122	044124
7209	043564	052101	053440	051501
7210	043572	043040	051117	042503
7211	043600	020104	051525	047111
7212	043606	020107	044124	020105
7213	043614	040515	047111	042524
7214	043622	040516	041516	020105
7215	043630	042522	044507	052123
7216	043636	051105	000056	
7217				
7218	043642			
7219	043642	040515	047111	046440
7220	043650	046505	051117	020131
7221	043656	040504	040524	050040
7222	043664	051101	052111	020131
7223	043672	044103	041505	042513
7224	043700	051522	052040	051505
7225	043706	020124	040506	046111
7226	043714	042105	056	
7227	043717	200	047125	041101
7228	043724	042514	052040	020117
7229	043732	047506	041522	020105
7230	043740	020101	040520	044522
7231	043746	054524	042440	051122
7232	043754	051117	020054	051525
7233	043762	047111	020107	
7234	043766	044124	020105	040515
7235	043774	047111	042524	040516
7236	044002	041516	020105	042522
7237	044010	044507	052123	051105
7238	044016	100054		
7239	044020	052101	052040	042510
7240	044026	046440	044501	020116
7241	044034	042515	047515	054522
7242	044042	042440	042526	020116
7243	044050	047527	042122	020054
7244	044056	047514	020127	054502
7245	044064	042524	020054	040520
7246	044072	044522	054524	040
7247	044077	103	042510	045503
7248	044104	051105	100054	051040
7249	044112	040505	044504	043516
7250	044120	040440	042040	052101

.ASCII <CR LF> 'ERROR REGISTER IS INCORRECTLY SET'

.ASCIIZ <CR LF> 'FOR THE ERROR THAT WAS FORCED USING THE MAINTENANCE REGISTER.'

EM140:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CR LF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,' <CR LF>

.ASCII 'AT THE MAIN MEMORY EVEN WORD, LOW BYTE, PARITY '

.ASCII 'CHECKER,' <CR LF> 'READING A DATA PATTERN WHICH '

7251	044126	020101	040520	052124
7252	044134	051105	020116	044127
7253	044142	041511	020110	
7254	044146	044123	052517	042114
7255	044154	044040	053101	020105
7256	044162	040503	051525	042105
7257	044170	040440	020116	051105
7258	044176	047522	027122	000
7259				
7260	044203			
7261	044203	115	044501	020116
7262	044210	042515	047515	054522
7263	044216	042040	052101	020101
7264	044224	040520	044522	054524
7265	044232	041440	042510	045503
7266	044240	051105	020123	042524
7267	044246	052123	043040	044501
7268	044254	042514	027104	
7269	044260	052600	040516	046102
7270	044266	020105	047524	043040
7271	044274	051117	042503	040440
7272	044302	050040	051101	052111
7273	044310	020131	051105	047522
7274	044316	026122	052440	044523
7275	044324	043516	040	
7276	044327	124	042510	046440
7277	044334	044501	052116	047105
7278	044342	047101	042503	051040
7279	044350	043505	051511	042524
7280	044356	026122	200	
7281	044361	101	020124	044124
7282	044366	020105	040515	047111
7283	044374	046440	046505	051117
7284	044402	020131	042117	020104
7285	044410	047527	042122	020054
7286	044416	047514	020127	054502
7287	044424	042524	020054	040520
7288	044432	044522	054524	040
7289	044437	103	042510	045503
7290	044444	051105	100054	051040
7291	044452	040505	044504	043516
7292	044460	040440	042040	052101
7293	044466	020101	040520	052124
7294	044474	051105	020116	044127
7295	044502	041511	020110	
7296	044506	044123	052517	042114
7297	044514	044040	053101	020105
7298	044522	040503	051525	042105
7299	044530	040440	020116	051105
7300	044536	047522	027122	000
7301				
7302	044543			
7303	044543	115	044501	020116
7304	044550	042515	047515	054522
7305	044556	042040	052101	020101
7306	044564	040520	044522	054524

.ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'

EM141:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CR LF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER, <CR LF>

.ASCII 'AT THE MAIN MEMORY ODD WORD, LOW BYTE, PARITY '

.ASCII 'CHECKER, <CR LF>' READING A DATA PATTERN WHICH '

.ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'

EM142:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

7307	044572	041440	042510	045503
7308	044600	051105	020123	042524
7309	044606	052123	043040	044501
7310	044614	042514	027104	
7311	044620	052600	040516	046102
7312	044626	020105	047524	043040
7313	044634	051117	042503	040440
7314	044642	050040	051101	052111
7315	044650	020131	051105	047522
7316	044656	026122	052440	044523
7317	044664	043516	040	
7318	044667	124	042510	046440
7319	044674	044501	052116	047105
7320	044702	047101	042503	051040
7321	044710	043505	051511	042524
7322	044716	026122	200	
7323	044721	101	020124	044124
7324	044726	020105	040515	047111
7325	044734	046440	046505	051117
7326	044742	020131	053105	047105
7327	044750	053440	051117	026104
7328	044756	044040	043511	020110
7329	044764	054502	042524	020054
7330	044772	040520	044522	054524
7331	045000	040		
7332	045001	103	042510	045503
7333	045006	051105	100054	051040
7334	045014	040505	044504	043516
7335	045022	040440	042040	052101
7336	045030	020101	040520	052124
7337	045036	051105	020116	044127
7338	045044	041511	020110	
7339	045050	044123	052517	042114
7340	045056	044040	053101	020105
7341	045064	040503	051525	042105
7342	045072	040440	020116	051105
7343	045100	047522	027122	000
7344				
7345	045105			
7346	045105	115	044501	020116
7347	045112	042515	047515	054522
7348	045120	042040	052101	020101
7349	045126	040520	044522	054524
7350	045134	041440	042510	045503
7351	045142	051105	020123	042524
7352	045150	052123	043040	044501
7353	045156	042514	027104	
7354	045162	052600	040516	046102
7355	045170	020105	047524	043040
7356	045176	051117	042503	040440
7357	045204	050040	051101	052111
7358	045212	020131	051105	047522
7359	045220	026122	052440	044523
7360	045226	043516	040	
7361	045231	124	042510	046440
7362	045236	044501	052116	047105

.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,'<CRLF>

.ASCII 'AT THE MAIN MEMORY EVEN WORD, HIGH BYTE, PARITY '

.ASCII 'CHECKER,'<CRLF>' READING A DATA PATTERN WHICH '

.ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'

EM143:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,'<CRLF>

```

7363 045244 047101 042503 051040
7364 045252 043505 051511 042524
7365 045260 026122 200
7366 045263 101 020124 044124 .ASCII 'AT THE MAIN MEMORY ODD WORD, HIGH BYTE, PARITY '
7367 045270 020105 040515 047111
7368 045276 046440 046505 051117
7369 045304 020131 042117 020104
7370 045312 047527 042122 020054
7371 045320 044510 044107 041040
7372 045326 052131 026105 050040
7373 045334 051101 052111 020131
7374 045342 044103 041505 042513 .ASCII 'CHECKER,'<CRLF>' READING A DATA PATTERN WHICH '
7375 045350 026122 020200 042522
7376 045356 042101 047111 020107
7377 045364 020101 040504 040524
7378 045372 050040 052101 042524
7379 045400 047122 053440 044510
7380 045406 044103 040
7381 045411 123 047510 046125 .ASCIZ 'SHOULD HAVE CAUSED AN ERROR.'
7382 045416 020104 040510 042526
7383 045424 041440 052501 042523
7384 045432 020104 047101 042440
7385 045440 051122 051117 000056
7386
7387 045446 020040 042524 052123 DH140: .ASCIZ ' TEST.'<TAB>'CALL AT PC.'<TAB>'DATA.'<TAB>'ADDRESS.'
7388 045454 004456 040503 046114
7389 045462 040440 020124 041520
7390 045470 004456 040504 040524
7391 045476 004456 042101 051104
7392 045504 051505 027123 000
7393
7394 045446 DH141=DH140
7395
7396 045446 DH142=DH140
7397
7398 045446 DH143=DH140
7399
7400 045511 004 003 000 DF140: .BYTE 4,3,0,2
7401 045514 002
7402
7403 045511 DF141=DF140
7404
7405 045511 DF142=DF140
7406
7407 045511 DF143=DF140
7408
7409 045516 .EVEN
7410 045516 001232 001116 001236 DT140: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,0
7411 045524 001240 000000
7412
7413 045516 DT141=DT140
7414
7415 045516 DT142=DT140
7416
7417 045516 DT143=DT140
7418

```

7419					
7420	045530	051105	047522	020122	EM132: .ASCII 'ERROR REGISTER TEST WAS UNABLE TO CAUSE A TIME OUT.'
7421	045536	042522	044507	052123	
7422	045544	051105	052040	051505	
7423	045552	020124	040527	020123	
7424	045560	047125	041101	042514	
7425	045566	052040	020117	040503	
7426	045574	051525	020105	020101	
7427	045602	044524	042515	047440	
7428	045610	052125	054		
7429	045613	200	052101	040440	.ASCIZ <CRLF>'AT AN ADDRESS WHICH SHOULD HAVE TIMED OUT.'
7430	045620	020116	042101	051104	
7431	045626	051505	020123	044127	
7432	045634	041511	020110	044123	
7433	045642	052517	042114	044040	
7434	045650	053101	020105	044524	
7435	045656	042515	020104	052517	
7436	045664	027124	000		
7437					
7438	045667	105	051122	051117	EM133: .ASCII 'ERROR REGISTER TEST FAILED.'
7439	045674	051040	043505	051511	
7440	045702	042524	020122	042524	
7441	045710	052123	043040	044501	
7442	045716	042514	027104		
7443	045722	040600	052106	051105	.ASCII <CRLF>'AFTER CAUSING A TIME OUT THE ERROR REGISTER SHOULD '
7444	045730	041440	052501	044523	
7445	045736	043516	040440	052040	
7446	045744	046511	020105	052517	
7447	045752	020124	044124	020105	
7448	045760	051105	047522	020122	
7449	045766	042522	044507	052123	
7450	045774	051105	051440	047510	
7451	046002	046125	020104		
7452	046006	040510	042526	041040	.ASCIZ 'HAVE BEEN SET TO : 000000.'
7453	046014	042505	020116	042523	
7454	046022	020124	047524	035040	
7455	046030	030040	030060	030060	
7456	046036	027060	000		
7457					
7458	046041	103	047117	051124	EM134: .ASCII 'CONTROL REGISTER, DISABLE TRAPS, TEST FAILED.'
7459	046046	046117	051040	043505	
7460	046054	051511	042524	026122	
7461	046062	042040	051511	041101	
7462	046070	042514	052040	040522	
7463	046076	051520	020054	042524	
7464	046104	052123	043040	044501	
7465	046112	042514	027104		
7466	046116	040600	052040	040522	.ASCIZ <CRLF>'A TRAP OCCURRED WITH BIT 0 SET IN THE CONTROL REGISTER.'
7467	046124	020120	041517	052503	
7468	046132	051122	042105	053440	
7469	046140	052111	020110	044502	
7470	046146	020124	020060	042523	
7471	046154	020124	047111	052040	
7472	046162	042510	041440	047117	
7473	046170	051124	046117	051040	
7474	046176	043505	051511	042524	

```

7475 046204 027122 000
7476
7477 046207 105 051122 051117 EM135: .ASCII 'ERROR REGISTER, LOCK UP, TEST FAILED.'
7478 046214 051040 043505 051511
7479 046222 042524 026122 046040
7480 046230 041517 020113 050125
7481 046236 020054 042524 052123
7482 046244 043040 044501 042514
7483 046252 027104
7484 046254 040600 052106 051105 .ASCII <CR LF>'AFTER FORCING MULTIPLE ERRORS, TWO, THE ERROR '
7485 046262 043040 051117 044503
7486 046270 043516 046440 046125
7487 046276 044524 046120 020105
7488 046304 051105 047522 051522
7489 046312 020054 053524 026117
7490 046320 052040 042510 042440
7491 046326 051122 051117 040
7492 046333 122 043505 051511 .ASCIZ 'REGISTERS WAS INSORRECTLY SET.'
7493 046340 042524 051522 053440
7494 046346 051501 044440 051516
7495 046354 051117 042522 052103
7496 046362 054514 051440 052105
7497 046370 000056
7498
7499 046372 052600 042516 050130 EM150: .ASCIZ <CR LF>'UNEXPECTED CPU ERROR TRAPPED TO VECTOR ERRVEC (4)!'
7500 046400 041505 042524 020104
7501 046406 050103 020125 051105
7502 046414 047522 020122 051124
7503 046422 050101 042520 020104
7504 046430 047524 053040 041505
7505 046436 047524 020122 051105
7506 046444 053122 041505 024040
7507 046452 024464 000041
7508
7509 ;THESE ARE DATA HEADERS:
7510
7511 046456 020040 042524 052123 DH1: .ASCIZ ' TEST.'<TAB>' GROUP.'<TAB>' PHYSICAL ADDR.'<TAB>' CALL AT PC.'
7512 046464 004456 043440 047522
7513 046472 050125 004456 044120
7514 046500 051531 041511 046101
7515 046506 040440 042104 027122
7516 046514 041411 046101 020114
7517 046522 052101 050040 027103
7518 046530 000
7519 046531 040 052040 051505 DH14: .ASCII ' TEST.'<TAB>' CALL AT PC.'<TAB>' ERROR ADDR REG.'
7520 046536 027124 041411 046101
7521 046544 020114 052101 050040
7522 046552 027103 042411 051122
7523 046560 051117 040440 042104
7524 046566 020122 042522 027107
7525 046574 052011 040522 020120 .ASCII <TAB>' TRAP AT PC.'<TAB>
7526 046602 052101 050040 027103
7527 046610 011
7528 046611 105 051122 051117 .ASCIZ 'ERROR REG.'
7529 046616 051040 043505 000056
7530

```

7531	046624	020040	042524	052123	DH5:	.ASCIZ	'TEST.' <tab>'CALL AT PC.'</tab>
7532	046632	004456	040503	046114			
7533	046640	040440	020124	041520			
7534	046646	000056					
7535							
7536	046650	020040	042524	052123	DH55:	.ASCIZ	'TEST.' <tab>'TRAP AT PC.'<tab>'CALL AT PC.'<tab>'REG ADDRESS.'</tab></tab></tab>
7537	046656	004456	051124	050101			
7538	046664	040440	020124	041520			
7539	046672	004456	040503	046114			
7540	046700	040440	020124	041520			
7541	046706	004456	042522	020107			
7542	046714	042101	051104	051505			
7543	046722	027123	000				
7544							
7545		046650			DH56=	DH55	
7546							
7547		046650			DH57=	DH55	
7548							
7549		046650			DH60=	DH55	
7550							
7551		046650			DH61=	DH55	
7552							
7553		046650			DH62=	DH55	
7554							
7555	046725	040	052040	051505	DH63:	.ASCII	'TEST.' <tab>'CALL AT PC.'<tab>'CONTROL.'</tab></tab>
7556	046732	027124	041411	046101			
7557	046740	020114	052101	050040			
7558	046746	027103	041411	047117			
7559	046754	051124	046117	056			
7560	046761	115	044501	052116		.ASCIZ	'MAINT.' <tab>'(DATA READ FROM EACH REGISTER)'</tab>
7561	046766	004456	042050	052101			
7562	046774	020101	042522	042101			
7563	047002	043040	047522	020115			
7564	047010	040505	044103	051040			
7565	047016	043505	051511	042524			
7566	047024	024522	000				
7567							
7568	047027	040	052040	051505	DH64:	.ASCIZ	'TEST.' <tab>'CALL AT PC.'<tab>'CONTROL REGISTER DATA.'</tab></tab>
7569	047034	027124	041411	046101			
7570	047042	020114	052101	050040			
7571	047050	027103	041411	047117			
7572	047056	051124	046117	051040			
7573	047064	043505	051511	042524			
7574	047072	020122	040504	040524			
7575	047100	000056					
7576							
7577	047102	020040	042524	052123	DH65:	.ASCII	'TEST.' <tab>'CALL AT PC.'<tab>'LOW ORD.'<tab>'HIGH ORD.'</tab></tab></tab>
7578	047110	004456	040503	046114			
7579	047116	040440	020124	041520			
7580	047124	004456	047514	020127			
7581	047132	051117	027104	044011			
7582	047140	043511	020110	051117			
7583	047146	027104					
7584	047150	024011	040504	040524		.ASCIZ	<TAB>'(DATA READ FROM ADR. REG.)'
7585	047156	051040	040505	020104			
7586	047164	051106	046517	040440			

7587	047172	051104	020056	042522	
7588	047200	027107	000051		
7589					
7590	047204	020040	042524	052123	DH66: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'WROTE.<TAB>'READ.'
7591	047212	004456	040503	046114	
7592	047220	040440	020124	041520	
7593	047226	004456	051127	052117	
7594	047234	027105	051011	040505	
7595	047242	027104			
7596	047244	042411	050130	041505	.ASCIZ <TAB>'EXPECTED.'
7597	047252	042524	027104	000	
7598					
7599	047257	040	052040	051505	DH67: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'PATTERN READ FROM THE '
7600	047264	027124	041411	046101	
7601	047272	020114	052101	050040	
7602	047300	027103	050011	052101	
7603	047306	042524	047122	051040	
7604	047314	040505	020104	051106	
7605	047322	046517	052040	042510	
7606	047330	040			
7607	047331	110	052111	046457	.ASCIZ 'HIT/MISS REGISTER.'
7608	047336	051511	020123	042522	
7609	047344	044507	052123	051105	
7610	047352	000056			
7611					
7612		047257			DH70=DH67
7613					
7614		047257			DH71=DH67
7615					
7616		047257			DH72=DH67
7617					
7618		047257			DH73=DH67
7619					
7620		047257			DH74=DH67
7621					
7622	047354	020040	042524	052123	DH75: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>' GROUP.<TAB>
7623	047362	004456	040503	046114	
7624	047370	040440	020124	041520	
7625	047376	004456	043440	047522	
7626	047404	050125	004456		
7627	047410	042101	051104	051505	.ASCIZ 'ADDRESS.<TAB>'PATTERN IN CONTROL REG.'
7628	047416	027123	050011	052101	
7629	047424	042524	047122	044440	
7630	047432	020116	047503	052116	
7631	047440	047522	020114	042522	
7632	047446	027107	000		
7633					
7634		047354			DH76=DH75
7635					
7636	047451	040	052040	051505	DH77: .ASCIZ ' TEST.<TAB>'CALL AT PC.'
7637	047456	027124	041411	046101	
7638	047464	020114	052101	050040	
7639	047472	027103	000		
7640					
7641					
7642		047354			DH117=DH75

7643					
7644	047475	040	052040	051505	DH120: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'PATTERN IN CONTROL REG.'
7645	047502	027124	041411	046101	
7646	047510	020114	052101	050040	
7647	047516	027103	050011	052101	
7648	047524	042524	047122	044440	
7649	047532	020116	047503	052116	
7650	047540	047522	020114	042522	
7651	047546	027107	000		
7652					
7653	047551	040	052040	051505	DH121: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'TEST ADDRESS.'
7654	047556	027124	041411	046101	
7655	047564	020114	052101	050040	
7656	047572	027103	052011	051505	
7657	047600	020124	042101	051104	
7658	047606	051505	027123	000	
7659					
7660	047613	040	052040	051505	DH122: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'WROTE.<TAB>'
7661	047620	027124	041411	046101	
7662	047626	020114	052101	050040	
7663	047634	027103	053411	047522	
7664	047642	042524	004456		
7665	047646	044124	047105	041440	.ASCIZ 'THEN CLEARED AND READ.'
7666	047654	042514	051101	042105	
7667	047662	040440	042116	051040	
7668	047670	040505	027104	000	
7669					
7670	047675	040	042524	052123	DH123: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'WROTE.<TAB>'READ.'
7671	047702	004456	040503	046114	
7672	047710	040440	020124	041520	
7673	047716	004456	051127	052117	
7674	047724	027105	051011	040505	
7675	047732	027104	000		
7676					
7677		046531			DH124=DH14
7678					
7679	047735	040	052040	051505	DH125: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'ADDRESS.'
7680	047742	027124	041411	046101	
7681	047750	020114	052101	050040	
7682	047756	027103	040411	042104	
7683	047764	042522	051523	000056	
7684					
7685	047772	020040	042524	052123	DH126: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'TRAP AT PC.'
7686	050000	004456	040503	046114	
7687	050006	040440	020124	041520	
7688	050014	004456	051124	050101	
7689	050022	040440	020124	041520	
7690	050030	056			
7691	050031	011	051105	047522	.ASCIZ <TAB>'ERROR REG.'
7692	050036	020122	042522	027107	
7693	050044	000			
7694					
7695	050045	040	052040	051505	DH127: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'PATTERN USED.'
7696	050052	027124	041411	046101	
7697	050060	020114	052101	050040	
7698	050066	027103	050011	052101	

7699	050074	042524	047122	052440	
7700	050102	042523	027104	000	
7701					
7702	050107	040	052040	051505	DH130: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'ERROR ADR REG.'
7703	050114	027124	041411	046101	
7704	050122	020114	052101	050040	
7705	050130	027103	042411	051122	
7706	050136	051117	040440	051104	
7707	050144	051040	043505	056	
7708	050151	011	051105	047522	.ASCIZ <TAB>'ERROR REG.'
7709	050156	020122	042522	027107	
7710	050164	000			
7711					
7712	050165	040	052040	051505	DH131: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'TRAP AT PC.'<TAB>
7713	050172	027124	041411	046101	
7714	050200	020114	052101	050040	
7715	050206	027103	052011	040522	
7716	050214	020120	052101	050040	
7717	050222	027103	011		
7718	050225	105	051122	051117	.ASCIZ 'ERROR ADR REG.'
7719	050232	040440	051104	051040	
7720	050240	043505	000056		
7721					
7722		047735			DH132=DH125
7723					
7724		047772			DH133=DH126
7725					
7726	050244	020040	042524	052123	DH134: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'TRAP AT PC.'<TAB>
7727	050252	004456	040503	046114	
7728	050260	040440	020124	041520	
7729	050266	004456	051124	050101	
7730	050274	040440	020124	041520	
7731	050302	004456			
7732	050304	047503	052116	047522	.ASCIZ 'CONTROL REG.'
7733	050312	020114	042522	027107	
7734	050320	000			
7735					
7736		047451			DH135=DH77
7737					
7738	050321	040	052040	051505	DH150: .ASCIZ ' TEST.'<TAB>'TRAP AT PC.'<TAB>'CALL AT PC.'<TAB>'CPU ERROR REGISTER.'
7739	050326	027124	052011	040522	
7740	050334	020120	052101	050040	
7741	050342	027103	041411	046101	
7742	050350	020114	052101	050040	
7743	050356	027103	041411	052520	
7744	050364	042440	051122	051117	
7745	050372	051040	043505	051511	
7746	050400	042524	027122	000	
7747					
7748					;THESE ARE DATA FORMAT DESIGNATORS FOR THE DATA TABLE:
7749	050405	004	004	003	DF1: .BYTE 4,4,3,3
7750	050410	003			
7751					
7752	050411	004	003	007	DF14: .BYTE 4,3,7,3,0
7753	050414	003	000		
7754					

7755	050416	004	003		DF15: .BYTE 4,3
7756					
7757	050420	004	003	003	DF55: .BYTE 4,3,3,2
7758	050423	002			
7759					
7760		050420			DF56=DF55
7761					
7762		050420			DF57=DF55
7763					
7764		050420			DF60=DF55
7765					
7766		050420			DF61=DF55
7767					
7768		050420			DF62=DF55
7769					
7770	050424	004	003	000	DF63: .BYTE 4,3,0,0,0
7771	050427	000	000		
7772					
7773		050424			DF64=DF63
7774					
7775		050424			DF65=DF63
7776					
7777		050424			DF66=DF63
7778					
7779		050424			DF67=DF63
7780					
7781		050424			DF70=DF63
7782					
7783		050424			DF71=DF63
7784					
7785		050424			DF72=DF63
7786					
7787		050424			DF73=DF63
7788					
7789		050424			DF74=DF63
7790					
7791	050431	004	003	004	DF75: .BYTE 4,3,4,2,0
7792	050434	002	000		
7793					
7794		050431			DF76=DF75
7795					
7796	050436	004	003	005	DF77: .BYTE 4,3,5,2,5,0,5,2,5,0
7797	050441	002	005	000	
7798	050444	005	002	005	
7799	050447	000			
7800					
7801					
7802		050431			DF117=DF75
7803					
7804	050450	004	003	000	DF120: .BYTE 4,3,0,5,0,5,0,5,0,5,0,5,0,5,0,5,0,5,0,5,0,5,0
7805	050453	005	000	005	
7806	050456	000	005	000	
7807	050461	005	000	005	
7808	050464	000	005	000	
7809	050467	005	000	005	
7810	050472	000	005	000	

```

7811 050475 005 000 005
7812 050500 000 005 000
7813
7814 050503 004 003 002 DF121: .BYTE 4,3,2,2
7815 050506 002
7816
7817 050507 004 003 000 DF122: .BYTE 4,3,0,0
7818 050512 000
7819
7820 050507 DF123=DF122
7821
7822 050513 004 003 007 DF124: .BYTE 4,3,7,3,0,5,0.
7823 050516 003 000 005
7824 050521 000 000
7825
7826 050523 004 003 002 DF125: .BYTE 4,3,2,0
7827 050526 000
7828
7829 050527 004 003 003 DF126: .BYTE 4,3,3,0,5,2,5,2
7830 050532 000 005 002
7831 050535 005 002
7832
7833 050537 004 003 000 DF127: .BYTE 4,3,0
7834
7835 050523 DF130=DF125
7836
7837 050542 004 003 003 DF131: .BYTE 4,3,3,2,5,0,5,0,5,0
7838 050545 002 005 000
7839 050550 005 000 005
7840 050553 000
7841
7842 050523 DF132=DF125
7843
7844 050527 DF133=DF126
7845
7846 050554 004 003 003 DF134: .BYTE 4,3,3,0,5,2,0
7847 050557 000 005 002
7848 050562 000
7849
7850 050563 004 003 005 DF135: .BYTE 4,3,5,0,5,0,5,2,5,2
7851 050566 000 005 000
7852 050571 005 002 005
7853 050574 002
7854
7855 050575 004 003 003 DF150: .BYTE 4,3,3,0
7856 050600 000
7857
7858 050602 .EVEN
7859
7860 ;THESE ARE DATA TABLES:
7861
7862 050602 001232 001234 001236 DT1: .WORD $TMP0,$TMP1,$TMP2,$ERRPC,0
7863 050610 001116 000000
7864
7865 050614 001232 001116 001234 DT14: .WORD $TMP0,$ERRPC,$TMP1,$TMP3,$TMP4,0
7866 050622 001240 001242 000000

```

```

7867
7868 050630 001232 001234 000000 DT15: .WORD $TMP0,$TMP1,0
7869
7870
7871 050636 001232 001234 001116 DT55: .WORD $TMP0,$TMP1,$ERRPC,$TMP3,0
7872 050644 001240 000000
7873
7874 050636 DT56=DT55
7875 050636 DT57=DT55
7876
7877 050636 DT60=DT55
7878
7879 050636 DT61=DT55
7880
7881 050636 DT62=DT55
7882
7883
7884 050650 001232 001116 001236 DT63: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,0
7885 050656 001240 000000
7886
7887 050662 001232 001116 001236 DT64: .WORD $TMP0,$ERRPC,$TMP2,0
7888 050670 000000
7889
7890 050672 001232 001116 001236 DT65: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,0
7891 050700 001240 000000
7892
7893 050704 001232 001116 001236 DT66: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,$TMP4,0
7894 050712 001240 001242 000000
7895
7896 050662 DT67=DT64
7897
7898 050662 DT70=DT64
7899
7900 050662 DT71=DT64
7901
7902 050662 DT72=DT64
7903
7904 050662 DT73=DT64
7905
7906 050662 DT74=DT64
7907
7908 050720 001232 001116 001236 DT75: .WORD $TMP0,$ERRPC,$TMP2,$TMP10,$TMP3,0
7909 050726 001252 001240 000000
7910
7911 050734 001232 001116 001236 DT76: .WORD $TMP0,$ERRPC,$TMP2,$TMP12,$TMP3,0
7912 050742 001256 001240 000000
7913
7914 050750 001232 001116 033634 DT77: .WORD $TMP0,$ERRPC,MTA77,$TMP10,MTB77,$TMP2,MTC77
7915 050756 001252 033650 001236
7916 050764 033712
7917 050766 001256 033747 001240 .WORD $TMP12,MTD77,$TMP3,0
7918 050774 000000
7919
7920 050734 DT117=DT76
7921
7922 050776 001232 001116 001236 DT120: .WORD $TMP0,$ERRPC,$TMP2,MTA120,KCRO,MTG120,KCEO

```

7923	051004	034117	006770	034337		
7924	051012	007004				
7925	051014	034147	006772	034337	.WORD	MTB120,KCR1,MTG120,KCE1
7926	051022	007006				
7927	051024	034177	006774	034337	.WORD	MTC120,KCR2,MTG120,KCE2
7928	051032	007010				
7929	051034	034227	006776	034337	.WORD	MTD120,KCR3,MTG120,KCE3
7930	051042	007012				
7931	051044	034257	007000	034337	.WORD	MTE120,KCR4,MTG120,KCE4
7932	051052	007014				
7933	051054	034307	007002	034337	.WORD	MTF120,KCR5,MTG120,KCE5,0
7934	051062	007016	000000			
7935						
7936	051066	001232	001116	001236	DT121: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP4,0
7937	051074	001242	000000			
7938						
7939	051100	001232	001116	001236	DT122: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,0
7940	051106	001240	000000			
7941						
7942		051100			DT123=DT122	
7943						
7944	051112	001232	001116	001234	DT124: .WORD	\$TMP0,\$ERRPC,\$TMP1,\$TMP3,\$TMP4,MTA124,\$TMP6,0
7945	051120	001240	001242	034400		
7946	051126	001246	000000			
7947						
7948	051132	001232	001116	001236	DT125: .WORD	\$TMP0,\$ERRPC,\$TMP2,0
7949	051140	000000				
7950						
7951	051142	001232	001116	001236	DT126: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP7,MTA126,\$TMP5,MTB126,\$TMP3,0
7952	051150	001250	034472	001244		
7953	051156	034520	001240	000000		
7954						
7955		051132			DT127=DT125	
7956						
7957	051164	001232	001116	001236	DT130: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP4,0
7958	051172	001242	000000			
7959						
7960	051176	001232	001116	001236	DT131: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,MTA131,\$TMP5
7961	051204	001240	034552	001244		
7962	051212	034634	001246	034667	.WORD	MTB131,\$TMP6,MTC131,\$TMP7,0
7963	051220	001250	000000			
7964						
7965		051132			DT132=DT125	
7966						
7967		051142			DT133=DT126	
7968						
7969	051224	001232	001116	001236	DT134: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,MTA134,\$TMP4,\$TMP6,0
7970	051232	001240	034715	001242		
7971	051240	001246	000000			
7972						
7973	051244	001232	001116	034751	DT135: .WORD	\$TMP0,\$ERRPC,MTA135,\$TMP2,MTB135,\$TMP3
7974	051252	001236	035001	001240		
7975	051260	035023	001242	035057	.WORD	MTC135,\$TMP4,MTD135,\$TMP6,0
7976	051266	001246	000000			
7977						
7978	051272	001232	001234	001236	DT150: .WORD	\$TMP0,\$TMP1,\$TMP2,\$TMP3,0

79979	051300	001240	000000		
79980					
79981	051304	003000	000000	000000	BOTTOM: .WORD 0,0,0
79982		057312			.=.+8000
79983	057312				BOTPRG:
79984		000001			.END

ABORTT	030620	5765	5988#											
ADRNG	033111	5924	5950#											
BACKAD	030736	5904*	5912*	5914#										
BIT0 =	000001	165#	1201	1399	4249	4422	4487	5093	5214					
BIT00 =	000001	175#	165											
BIT01 =	000002	174#	164											
BIT02 =	000004	173#	163											
BIT03 =	000010	172#	162											
BIT04 =	000020	171#	161											
BIT05 =	000040	170#	160											
BIT06 =	000100	169#	179											
BIT07 =	000200	169#	179											
BIT08 =	000400	167#	177	5376										
BIT09 =	001000	166#	176	5386	5445									
BIT1 =	000002	184#	1306	1404										
BIT10 =	002000	165#	5430											
BIT11 =	004000	164#	5393											
BIT12 =	010000	163#												
BIT13 =	020000	162#	5437											
BIT14 =	040000	161#	5362											
BIT15 =	100000	160#												
BIT2 =	000004	183#	1311	1409										
BIT3 =	000010	182#												
BIT4 =	000020	181#												
BIT5 =	000040	180#												
BIT6 =	000100	179#	999	6028										
BIT7 =	000200	178#	6008											
BIT8 =	000400	177#												
BIT9 =	001000	176#												
BOTPRG	057312	7983#												
BOTTOM	051304	989	6014	7981#										
BPTVEC=	000014	192#												
CACHE=	000114	200#	1002*	1019*	1111*	1443*	1536*	1627*	1838*	1949*	2017*	2031*	2058*	2134*
		2219*	2303*	2390*	2471*	2566*	2654*	2753*	2852*	2951*	3050*	3149*	3248*	3347*
		3450*	3574*	3705*	3817*	3928*	4039*	4150*	4235*	4349*	4423*	4488*	4548*	4572*
		4686*	4712*	4828*	4853*	4969*	4995*	5086*	5097*	5119*	5207*	5218*	5240*	5868*
		5874*	5902*											
CHAINQ	031156	5331	6013#											
CLEAN	030650	5764	5900#											
CNRNG	033321	5948	6387#											
CONCMS	032064	6012	6240#											
CONFLG	031064	1074*	1130*	1137*	1229*	1812*	5944	5970#						
CONFL2	031100	1322*	1418*	1481*	1504*	1574*	1597*	1785*	1810	5976#				
CONTRL=	177746	209#	1072	1116*	1118	1211	1254*	1269*	1292*	1313*	1351*	1367*	1380*	1410*
		1459*	1472*	1483*	1496*	1506*	1552*	1565*	1576*	1589*	1599*	1642*	1644*	1651*
		1789*	1852*	1870*	1886*	1957*	2030*	2062*	2137*	2222*	2306*	2393*	2474*	2567*
		2657*	2756*	2855*	2954*	3053*	3152*	3251*	3350*	3483*	3599*	3706*	3818*	3929*
		4040*	4151*	4347*	4348*	4375	4407*	4422*	4440	4472*	4487*	4505	4545*	4683*
		4823*	4964*	5088*	5209*	5909*								
CPSPUR	030474	1001	3451	4285	5860#	5903								
CPUERR=	177766	221#	1044	1092*	1095*	4283	5457*	5862	5911*					
CR =	000015	97#	5566	5576										
CRLF =	000200	98#	974	5537	5576	6240	6242	6249	6259	6262	6269	6279	6289	6292
		6302	6308	6311	6316	6323	6328	6335	6345	6348	6355	6360	6374	6387
		6399	6413	6426	6436	6449	6454	6462	6468	6474	6479	6485	6491	6504
		6516	6521	6527	6537	6543	6548	6554	6565	6590	6604	6623	6642	6658

DH127	050045	869	7695#					
DH130	050107	872	7702#					
DH131	050165	876	7712#					
DH132	= 047735	879	7722#					
DH133	= 047772	882	7724#					
DH134	050244	885	7726#					
DH135	= 047451	888	7736#					
DH14	046531	640	7519#	7677				
DH140	045446	897	7387#	7394	7396	7398		
DH141	= 045446	900	7394#					
DH142	= 045446	903	7396#					
DH143	= 045446	906	7398#					
DH15	046624	643	7531#					
DH150	050321	921	7738#					
DH55	046650	741	7536#	7545	7547	7549	7551	7553
DH56	= 046650	744	7545#					
DH57	= 046650	747	7547#					
DH60	= 046650	750	7549#					
DH61	= 046650	753	7551#					
DH62	= 046650	756	7553#					
DH63	046725	759	7555#					
DH64	047027	762	7568#					
DH65	047102	765	7577#					
DH66	047204	768	7590#					
DH67	047257	771	7599#	7612	7614	7616	7618	7620
DH70	= 047257	774	7612#					
DH71	= 047257	777	7614#					
DH72	= 047257	780	7616#					
DH73	= 047257	783	7618#					
DH74	= 047257	786	7620#					
DH75	047354	790	7622#	7634	7642			
DH76	= 047354	793	7634#					
DH77	047451	796	7636#	7736				
DISPLA	001142	529#	954#	962*	5407*	5429*		
DISPRE	000174	485#	962					
DSWR	= 177570	90#	528	953				
DT1	050602	607	7862#					
DT117	= 050734	845	7920#					
DT120	050776	848	7922#					
DT121	051066	851	7936#					
DT122	051100	854	7939#	7942				
DT123	= 051100	857	7942#					
DT124	051112	860	7944#					
DT125	051132	7948#	7955	7965				
DT126	051142	7951#	7967					
DT127	= 051132	869	7955#					
DT130	051164	872	7957#					
DT131	051176	876	7960#					
DT132	= 051132	879	7965#					
DT133	= 051142	882	7967#					
DT134	051224	885	7969#					
DT135	051244	888	7973#					
DT14	050614	640	7865#					
DT140	045516	897	7410#	7413	7415	7417		
DT141	= 045516	900	7413#					
DT142	= 045516	903	7415#					

DT143 =	045516	906	7417#						
DT15	050630	643	7868#						
DT150	051272	921	7978#						
DT55	050636	741	7871#	7874	7876	7878	7880	7882	
DT56 =	050636	744	7874#						
DT57 =	050636	747	7876#						
DT60 =	050636	750	7878#						
DT61 =	050636	753	7880#						
DT62 =	050636	756	7882#						
DT63	050650	759	7884#						
DT64	050662	762	7887#	7896	7898	7900	7902	7904	7906
DT65	050672	765	7890#						
DT66	050704	768	7893#						
DT67 =	050662	771	7896#						
DT70 =	050662	774	7898#						
DT71 =	050662	777	7900#						
DT72 =	050662	780	7902#						
DT73 =	050662	783	7904#						
DT74 =	050662	786	7906#						
DT75	050720	790	7908#						
DT76	050734	793	7911#	7920					
DT77	050750	796	7914#						
EMTVEC=	000030	195#	937*	938*					
EM1	035105	607	6579#						
EM117	041657	845	7030#						
EM120	042006	848	7047#						
EM121	042221	851	7073#						
EM122	042422	854	7097#						
EM123	042552	857	7113#						
EM124	042753	860	7137#						
EM127	043161	869	7161#						
EM130	043343	872	7182#						
EM131	043415	876	7191#						
EM132	045530	879	7420#						
EM133	045667	882	7438#						
EM134	046041	885	7458#						
EM135	046207	888	7477#						
EM14	035172	640	6590#						
EM140	043642	897	7218#						
EM141	044203	900	7260#						
EM142	044543	903	7302#						
EM143	045105	906	7345#						
EM15	035231	643	6597#						
EM150	046372	921	7499#						
EM55	035301	741	6604#						
EM56	035445	744	6623#						
EM57	035612	747	6642#						
EM60	035734	750	6658#						
EM61	036060	753	6674#						
EM62	036210	756	6691#						
EM63	036336	759	6708#						
EM64	036555	762	6734#						
EM65	036752	765	6757#						
EM66	037335	768	6802#						
EM67	037417	771	6812#						
EM70	037634	774	6838#						

JB2	004120	1121#							
JC	= 000003	1156#							
JCDONE	004342	1174	1184	1187#					
JCERR1	004272	1172	1176#						
JCI	004244	1166	1168#						
JC2	004264	1173#							
JD	= 000004	1143	1202#						
JDDONE	004460	1223	1231#						
JDERR1	004432	1220	1224#						
JD1	004404	1213	1214#	1221					
JD2	004424	1221#	1230						
KA	= 000005	1341#							
KADONE	005320	1392	1410#						
KAD2	005344	1412	1416#						
KAD3	005362	1414	1417	1419#					
KAERR1	005250	1364	1396#						
KAERR2	005266	1378	1401#						
KAERR3	005304	1391	1406#						
KAFLG	005246	1350*	1394#	1399*	1404*	1409*	1411	1416	
KA1	005046	1351#	1352						
KA2	005070	1353	1356#	1357					
KA3	005116	1366#	1400						
KA4	005142	1368	1370#	1371					
KA5	005170	1379#	1405						
KA6	005214	1381	1383#	1384					
KB	= 000005	1244#	1793						
KBDONE	004754	1293	1313#						
KBD2	004776	1315	1320#						
KBD3	005012	1321	1324#						
KBERR1	004704	1266	1298#						
KBERR2	004722	1279	1303#						
KBERR3	004740	1292	1308#						
KBFLG	004702	1253*	1296#	1301*	1306*	1311*	1314	1320	
KB1	004514	1254#	1255						
KB2	004540	1257	1259#	1260					
KB3	004562	1268#	1302						
KB4	004606	1270	1272#	1273					
KB5	004630	1281#	1307						
KB6	004654	1283	1285#	1286					
KC	= 000011	1622#							
KCCON	006736	1631*	1651	1741*	1744*	1750#	1783		
KCDCNE	007050	1738	1789#						
KCERR	007020	1728	1782#						
KCEO	007004	1717	1724	1775#	7922				
KCE1	007006	1776#	7925						
KCE2	007010	1777#	7927						
KCE3	007012	1778#	7929						
KCE4	007014	1779#	7931						
KCE5	007016	1780#	7933						
KCFLG1	006740	1632*	1736*	1752#					
KCPTR	006742	1634*	1648	1714	1731*	1732	1754#		
KCR0	006770	1706#	1723	1768#	7922				
KCR1	006772	1708#	1769#	7925					
KCR2	006774	1709#	1770#	7927					
KCR3	006776	1710#	1771#	7929					
KCR4	007000	1711#	1772#	7931					

KIPAR7 = 172356	259#												
KIPOR0 = 172300	230#	3463	3578	3686	3798	3909	4020	4131	4245	4366	4486	4607	
KIPOR1 = 172302	231#												
KIPOR2 = 172304	232#												
KIPOR3 = 172306	233#												
KIPOR4 = 172310	234#												
KIPOR5 = 172312	235#												
KIPOR6 = 172314	236#												
KIPOR7 = 172316	237#												
KSP = 0000006	116#												
KTMP1D 005706	1509#												
KTMP1E 006236	1602#												
KTMP2D 005710	1448#	1510#											
KTMP2E 006240	1541#	1603#											
KV = 000044	4337#												
KVDONE 022506	4370#	4381#											
KVERR 022446	4349#	4372#											
KV1 022430	4352#	4359#											
KV2 022436	4362#												
KX = 000045	4397#												
KXDONE 022706	4431#	4447#											
KXERR 022646	4423#	4437#											
KX1 022610	4414#	4422#											
KX2 022640	4408#	4429#											
KY = 000012	1809#												
KY1 007072	1811#	1813#											
KY2 007106	1814#	1816#											
KZ = 000046	4462#												
KZDONE 023106	4496#	4512#											
KZERR 023046	4488#	4502#											
KZ1 023010	4479#	4487#											
KZ2 023040	4473#	4494#											
K1D 005420	1448#												
K1E 005750	1541#												
K2D 005464	1459#												
K2E 006014	1552#												
K3D 005524	1463#	1470#											
K3E 006054	1556#	1563#											
K4D 005570	1476#	1483#											
K4E 006120	1569#	1576#											
K5D 005630	1487#	1494#											
K5E 006160	1580#	1587#											
K6D 005700	1493#	1499#	1506#										
K6E 006230	1586#	1592#	1599#										
K7D 005712	1507#	1512#											
K7E 006242	1600#	1605#											
LF = 000012	96#	5570	5576										
LKS = 177546	92#												
LKVEC = 000100	199#												
LOADRS = 177740	206#	1027	1054	1169	2021	2085	2092	2101	2170	2178	2187	2254	2262
	2271	2341	2349	2358	2427	2435	2444	2515	2523	2532	2601	2609	2618
	2700	2708	2717	2799	2807	2816	2898	2906	2915	2997	3005	3014	3096
	3104	3113	3195	3203	3212	3294	3302	3311	3393	3401	3410	3518	3536
	3543	3630	3638	3647	3742	3750	3759	3853	3861	3870	3964	3972	3981
	4075	4083	4092	4186	4194	4203	4293	4311	4318	4376	4441	4506	4599
	4607	4619	4627	4739	4747	4759	4767	4880	4888	4900	4908	5022	5030

MO	=	000043	4280	#		
MDDONE		022332	4281	#	4316	4323#
MOERR		022126	4282	#	4283	#
MO1		022106	4277	#		
MO2		022142	4299	#	4307	#
MO3		022330	4300	#	4300	#
MO4		022330	4300	#	4300	#
MO5		022330	4300	#	4300	#
MO6		022212	4308	#	4319	4321
MR	=	000024	2429	#	4318	#
MDDONE		016526	2504	#	2541	3548#
MERRRO		016220	2450	#	2506	#
MR1		016210	2500	#		
MR2		016242	2508	#	2511	#
MR3		016422	2512	#	2527	#
MR4		016436	2525	#	2529	#
MR5		016462	2525	#	2544	3546
MR6		016516	2522	#	2542	#
MS	=	000035	2562	#		
MDDONE		017156	3617	#	3636	3642 3657#
MERRRO		016756	3574	#	3619	#
MSIZER		031276	5767	#	6061	#
MS1		016730	3600	#	3607	#
MS2		016734	3609	#		
MS3		016740	3612	#		
MT	=	000036	3672	#		
MTA101		034012	6449	#		
MTA11		032260	6269	#		
MTA120		034117	6462	#	7922	
MTA124		034400	6504	#	7944	
MTA126		034472	6516	#	7951	
MTA131		034552	6527	#	7960	
MTA134		034715	6548	#	7969	
MTA135		034751	6554	#	7973	
MTA17		032325	6277	#	6300	
MTA20		032361	6286	#		
MTA21		032370	6289	#		
MTA43		032455	6302	#		
MTA45		032530	6311	#		
MTA5		032176	6259	#		
MTA50		032606	6323	#		
MTA77		033634	6426	#	7914	
MTB120		034147	6468	#	7925	
MTB126		034520	6521	#	7951	
MTB131		034634	6537	#	7962	
MTB135		035001	6560	#	7973	
MTB17		032332	6279	#		
MTB21	=	032325	6300	#		
MTB45		032556	6316	#		
MTB77		033650	6429	#	7914	
MTC120		034177	6474	#	7927	
MTC131		034667	6543	#	7962	
MTC135		035023	6565	#	7975	
MTC17		032352	6283	#		
MTC45		032573	6320	#		
MTC77		033712	6436	#	7914	

NB9	024106	4759#	4769	4770															
NC	= 000051	4792#																	
NCDONE	024662	4847	4872	4906	4913#														
NC1	024354	4831	4838#																
NC10	024642	4897	4908#																
NC2	024360	4840#	4880	4896															
NC3	024406	4828	4850#																
NC4	024440	4856	4863#																
NC5	024444	4855#																	
NC6	024472	4853	4875#																
NC7	024516	4879	4882#																
NC8	024562	4881	4893#																
NC9	024606	4899#	4909	4911															
ND	= 000052	4933#																	
NDDONE	025366	4989	5014	5048	5055#														
ND1	025054	4972	4979#																
ND10	025346	5039	5050#																
ND2	025060	4981#	5022	5028															
ND3	025106	4969	4991#																
ND4	025144	4998	5005#																
ND5	025150	5007#																	
ND6	025176	4995	5017#																
ND7	025222	5021	5025#																
ND8	025266	5023	5035#																
ND9	025312	5041#	5051	5053															
NMDONE	015176	3182	3201	3207	3222#														
NMERRO	014776	3149	3184#																
NM1	014756	3155	3171#																
NM2	014760	3177#																	
NOCNC	031230	6010	6027#																
PARCNT	031106	5092	5213	5988#															
PC	=%000007	119#	5092*	5213*	5318*	5321*	5331*	5335*	5340	5439*	5544*	5551*	5558*	5572*					
		5574*	5810	5844*	5891*	5995*	6022*	6129*	6147*	6159*	6165*	6183*	6228*	6236*					
PDMSG1	032634	6328#																	
PDMSG2	033012	6348#																	
PIRQ	= 177772	89#																	
PIRQVE	= 000240	201#																	
POWERM	032127	5809	6249#																
PRO	= 000000	122#																	
PR1	= 000040	123#																	
PR2	= 000100	124#																	
PR3	= 000140	125#																	
PR4	= 000200	126#																	
PR5	= 000240	127#																	
PR6	= 000300	128#																	
PR7	= 000340	129#																	
PS	= 177776	86#	87																
PSW	= 177776	87#	5912*																
PWRVEC	= 000024	194#	941*	942*	5778*	5779*	5788*	5794*	5806*	5807*									
RESMON	031130	996	6005#																
RESREG	= 104407	5762#	5843	6233															
RESVEC	= 000010	189#																	
RSET	= 104410	2111	2197	2281	2368	2454	2542	2629	2727	2826	2925	3024	3123	3222					
		3321	3420	3548	3657	3769	3880	3991	4102	4213	4323	4381	4447	4512					
		4632	4772	4913	5055	5177	5298	5764#	5892	6006	6029	6049							
RO	=%000000	101#	109	988*	992*	1021*	1023*	1027*	1031	1034*	1035	1052	1054	1060					

1066	1072	1078	1084	1118*	1119	1127	1135	1169*	1171	1177	1180	1183
1211*	1215*	1216	1222*	1257*	1259	1270*	1272	1283*	1285	1353*	1356	1368*
1370	1381*	1383	1448*	1449*	1450	1454	1541*	1542*	1543	1547	1641*	1645*
1649*	1655	1656*	1659	1660*	1682*	1705*	1706	1715*	1718*	1719*	1720	1723*
1726	1842*	1846*	1847	1849	1853	1857	1863	1871	1873	1879	1962*	1972
3461*	3473*	3474*	3477*	3576*	3588*	3589*	3592*	3684*	3696*	3697*	3700*	3796*
3808*	3809*	3812*	3907*	3919*	3920*	3923*	4018*	4030*	4031*	4034*	4129*	4141*
4142*	4145*	4243*	4249*	4250*	4251*	4252*	4253*	4254*	4255*	4256*	4266*	4275
4408*	4409	4410	4416	4473*	4474	4475	4481	4664*	4676*	4677*	4680*	4804*
4816*	4817*	4820*	4945*	4957*	4958*	4961*	5089*	5104	5114	5125	5135	5172
5174*	5210*	5225	5235	5246	5256	5293	5295*	5328*	5332*	5335	5478	5503*
5527	5528*	5529	5532*	5668	5678*	5682	5698	5699	5712*	5731	5732*	5733
5734*	5735*	5736*	5737*	5780	5805*	5833*	5837	5847*	5849*	5851*	5869*	5870
5872*	5873	5990	6005*	6008*	6009	6061	6063*	6064*	6065*	6068*	6069*	6071*
6074	6075	6078*	6087	6088*	6089*	6095*	6096*	6097*	6098	6104	6111	6114*
6115	6120	6126	6136	6143	6149	6156	6162	6176*	6182*	6207*	6208*	6209*

R1 =%000001

102*	110	989*	991*	1020*	1022*	1122*	1123	1128	1170*	1173	1178	1216*
1219	1226	1258*	1260*	1271*	1273*	1284*	1286*	1354*	1357*	1369*	1371*	1382*
1384*	1450*	1451*	1452	1460	1461	1485	1543*	1544*	1545	1553	1554	1578
1639*	1643	1650*	1661*	1686*	1707*	1708	1714*	1724*	1726	1847*	1848*	1902
1904	1911	1959*	1965*	1966	1967*	1972	1988	2147	2232	2317	2404	2494
2578	3469*	3470*	3471	3584*	3585*	3586	3609	3692*	3693*	3694	3719	3804*
3805*	3806	3915*	3916*	3917	4026*	4027*	4028	4137*	4138*	4139	4244*	4247
4362	4560	4584	4672*	4673*	4674	4698	4724	4812*	4813*	4814	4840	4865
4953*	4954*	4955	4981	5007	5103*	5104*	5106	5124*	5125*	5128	5224*	5225*
5227	5245*	5246*	5249	5479	5502*	5669	5682*	5683	5687	5711*	5781	5804*
5829*	5833	5834*	5846*	5848*	5850*	5988*	5990	5993*	6014*	6016	6062	6066*
6070*	6077*	6110	6111*	6117	6122	6128	6138	6145	6151	6164	6177	6181*
6200*	6201	6213*	6214*	6215*	6222							

R10 =%000000
R11 =%000001
R12 =%000002
R13 =%000003
R14 =%000004
R15 =%000005
R2 =%000002

109*	111	990*	991	1212*	1215	1217	1221*	1225	1265*	1278*	1291*	1299
1304	1309	1362*	1363	1376*	1377	1389*	1390	1397	1402	1407	1454*	1455*
1456	1473	1474	1497	1547*	1548*	1549	1566	1567	1590	1640*	1645	1648*
1653*	1657*	1690*	1709	1716*	1721*	1725*	1729*	1849*	1850*	1902	1904	1913
1966*	1997	2002	2061*	2065*	2066*	2136*	2146*	2150*	2221*	2231*	2234*	2305*
2316*	2320*	2392*	2403*	2406*	2473*	2490*	2491	2492*	2576*	2580*	2656*	2675*
2676*	2755*	2774*	2775*	2854*	2873*	2874*	2953*	2972*	2973*	3052*	3071*	3072*
3151*	3170*	3171*	3250*	3269*	3270*	3349*	3368*	3369*	3463*	3468*	3478*	3484*
3486*	3488*	3578*	3583*	3593*	3598*	3608*	3610*	3686*	3691*	3701*	3708*	3718*
3720*	3798*	3803*	3813*	3820*	3830*	3831*	3909*	3914*	3924*	3931*	3941*	3942*
4020*	4025*	4035*	4042*	4052*	4053*	4131*	4136*	4146*	4153*	4163*	4164*	4245*
4247*	4351*	4360*	4368*	4426*	4428*	4429*	4491*	4493*	4494*	4550*	4559*	4561*
4574*	4583*	4585*	4666*	4671*	4681*	4688*	4697*	4699*	4714*	4723*	4725*	4806*
4811*	4821*	4830*	4839*	4841*	4855*	4864*	4866*	4947*	4952*	4962*	4971*	4980*
4982*	4997*	5006*	5008*	5093	5099*	5105*	5109*	5110*	5122*	5127*	5130*	5131*
5214	5220*	5226*	5230*	5231*	5243*	5248*	5251*	5252*	5480	5501*	5670	5681*
5685*	5688	5695*	5696*	5697	5702*	5710*	5782	5803*	5835*	5836	5837*	5852*
5853*	5989*	5992*	6015*	6016*	6219*	6220*	6223*	6225				

R3 =%000003

104*	112	1217*	1218*	1219	1227	1470*	1471*	1472	1479	1494*	1495*	1496
1502	1563*	1564*	1565	1572	1587*	1588*	1589	1595	1694*	1710	1717*	1720*

SKAD	030646	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKBADR	030740	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKBCNR	031000	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKBFRR	030764	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKBHM	031036	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKBMN	031020	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKIPT =	104411	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKPAD =	104414	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKPBCN =	104416	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKPBER =	104415	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKPBM =	104420	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKPBMN =	104417	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SKRNG	031052	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SP =	X000006	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SPUR	030522	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SRO =	177572	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SR1 =	177574	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*
SR2 =	177576	10116*	6064	1116*	11204*	11246*	1342*	1440*	1533*	1634*	1633*	1943*	2030*	2030*

UA	=	000054	5081#			
UAER1		0255630	5101#			
UAER2		0255670	5103#			
UATMP1		0255624	5105#	5148#	5157#	
UATMP2		0255626	5107#	5149#	5166#	
UA1		0255432	5109#			
UA2		0255456	5111#			
UA3		0255122	5113#			
UA4		0255322	5115#	5120	5160	
UA5		025576	5117#			
UA6		0255616	5119#			
UA7		025724	5121#	5140	5172#	
UA8		025742	5123#	5177#		
UB	=	000055	5202#			
UBER1		026204	5219#	5272#		
UBER2		026244	5220#	5283#		
UBTMP1		026200	5222#	5236	5269#	5276
UBTMP2		026202	5224#	5257	5270#	5297
UB1		026006	5226#	5296		
UB2		026032	5228#	5218#		
UB3		026066	5230#			
UB4		026106	5232#			
UB5		026152	5234#	5241	5281	
UB6		026172	5236#			
UB7		026300	5238#			
UB8		026316	5240#	5261	5293#	
UDPAR0=		177660	5242#	5298#		
UDPAR1=		177662	275#			
UDPAR2=		177664	276#			
UDPAR3=		177666	277#			
UDPAR4=		177670	278#			
UDPAR5=		177672	279#			
UDPAR6=		177674	280#			
UDPAR7=		177676	281#			
UDPDR0=		177620	282#			
UDPDR1=		177622	253#			
UDPDR2=		177624	254#			
UDPDR3=		177626	255#			
UDPDR4=		177630	256#			
UDPDR5=		177632	257#			
UDPDR6=		177634	258#			
UDPDR7=		177636	259#			
UIPAR0=		177640	260#			
UIPAR1=		177642	264#			
UIPAR2=		177644	265#			
UIPAR3=		177646	266#			
UIPAR4=		177650	267#			
UIPAR5=		177652	268#			
UIPAR6=		177654	269#			
UIPAR7=		177656	270#			
UIPOR0=		177600	271#			
UIPOR1=		177602	242#			
UIPOR2=		177604	243#			
UIPOR3=		177606	244#			
UIPOR4=		177610	245#			
UIPOR5=		177612	246#			
			247#			

		3744*	3760*	3855*	3871*	3966*	3982*	4077*	4093*	4188*	4204*	4294*	4313*	4376*
		4441*	4506*	4605*	4621*	4745*	4761*	4886*	4902*	5028*	5044*	5116*	5137*	5237*
\$TMP5	001244	5060*	5875*	7865*	7893*	7936*	7944*	7957*	7969*	7975*				
		5550*	1914*	2103*	2189*	2273*	2360*	2446*	2534*	2620*	2719*	2818*	2917*	3016*
		3115*	3214*	3313*	3412*	3520*	3649*	3761*	3872*	3983*	4094*	4205*	4295*	4377*
\$TMP6	001246	4441*	4507*	4606*	4746*	4887*	5029*	7951*	7960*					
		5550*	2104*	2190*	2274*	2361*	2447*	2535*	2621*	2720*	2819*	2918*	3017*	3116*
		3215*	3314*	3413*	3521*	3650*	3762*	3873*	3984*	4095*	4206*	4296*	4379*	4443*
\$TMP7	001250	4509*	4607*	4747*	4888*	5030*	7944*	7962*	7969*	7975*				
		3216*	2105*	2191*	2275*	2362*	2448*	2536*	2622*	2721*	2820*	2919*	3018*	3117*
		4889*	5031*	7951*	7962*	3651*	3763*	3874*	3985*	4096*	4207*	4297*	4608*	4748*
\$TN	= 000055	59#	1005	1013#	1014	1015	1097	1106#	1107	1141	1155#	1156	1157	1190
		1200#	1202	1203	1234	1243#	1244	1245	1326	1340#	1341	1342	1422	1437#
		1439	1439	1515	1530#	1531	1532	1608	1621#	1622	1623	1791	1809#	1818
		1832#	1833	1834	1924	1940#	1941	1942	2036	2047#	2048	2049	2114	2123#
		2124	2125	2199	2208#	2209	2210	2283	2292#	2293	2294	2370	2379#	2380
		2391	2456	2465#	2466	2467	2544	2553#	2554	2555	2631	2643#	2644	2645
		2730	2742#	2743	2744	2829	2841#	2842	2843	2928	2940#	2941	2942	3027
		3039#	3040	3041	3126	3138#	3139	3140	3225	3237#	3238	3239	3324	3336#
		3337	3338	3426	3438#	3439	3440	3550	3562#	3563	3564	3659	3671#	3672
		3673	3771	3783#	3784	3785	3882	3894#	3895	3896	3993	4005#	4006	4007
		4104	4116#	4117	4118	4215	4229#	4230	4231	4325	4336#	4337	4338	4385
		4396#	4397	4398	4450	4461#	4462	4463	4518	4534#	4535	4536	4635	4651#
		4652	4653	4775	4791#	4792	4793	4916	4932#	4933	4934	5058	5090#	5091
		5082	5179	5201#	5202	5203								
\$TPB	001152	533#	5565*	5576										
\$TPFLG	001157	537#	5523	5576										
\$TPS	001150	532#	5563	5576										
\$TRAP	030104	939	5731#											
\$TRAP2	030126	5742#	5753											
\$TRP	= 000021	5746#	5755#	5756#	5757#	5758#	5759#	5761	5762#	5763#	5764	5765#	5766#	5767#
		5768#	5769#	5770#	5771#	5772#	5773#							
\$TRPAD	030140	5735	5753#											
\$TSTNM	001102	510#	926*	1018	1110	1160	1206	1248	1345	1442	1535	1626	1837	1945
		2052	2128	2213	2297	2384	2470	2558	2648	2747	2846	2945	3044	3143
		3242	3341	3443	3567	3676	3788	3899	4010	4121	4234	4341	4401	4466
		4539	4656	4796	4937	5085	5206	5314*	5352	5380	5402*	5407	5411	5429
		5459												
\$STYPBN=	***** U	5759												
\$STYPDS	027660	5667#	5758											
\$STYFE	027212	5523#	5746	5754										
\$STYPEC	027362	5544	5551	5558	5563#	5564								
\$STYPEX	027430	5569	5571	5574#										
\$STYPOC	027456	5607#	5755											
\$STYPON	027472	5606	5609#	5757										
\$STYPOS	027432	5602#	5756											
\$XTSTR	026470	5365#												
\$GET4=	000001	5330#	5332#											
\$OFILL	027655	5603*	5607*	5617	5652#									
\$40CAT=	***** U	5362	5439											
.	= 057312	480#	484#	494	495#	497#	499#	507#	586	932	947	948	1672	1675#
		1977	2140	2143#	2225	2228#	2309	2312#	2396	2399#	2484	2487#	2570	2573#
		3602	3605#	3711	3714#	3823	3826#	3934	3937#	4045	4048#	4156	4159#	4354
		4357#	4553	4556#	4577	4580#	4691	4694#	4717	4720#	4833	4836#	4858	4861#
		4974	4977#	5000	5003#	5143	5146#	5264	5267#	5342	5346	5410	5411	5459

MAINDEC-11-DEKBC-B
DEKBCB.P11

PDP 11/70 CACHE DIAGNOSTIC PART 1
CROSS REFERENCE TABLE -- USER SYMBOLS

J15

MACY11 27(732) 30-DEC-76 11:49 PAGE 172

5576 5721# 5790 5814 5855# 7409# 7858# 7982#

ADC	6223														
ADD	1034	1451	1455	1544	1548	1656	1660	1731	1848	1850	2006	3474	3475	3527	3589
	3590	3697	3698	3809	3810	3920	3921	4031	4032	4142	4143	4596	4677	4678	4735
	4817	4818	4877	4958	4959	5019	5174	5295	5533	5605	5615	5687	5853	6097	6130
	6216	6222	6229												
ASH	3470	3585	3693	3805	3916	4027	4138	4573	4813	4954	6096				
ASHC	1718	6208	6220												
ASL	1653	1657	5735	5993	6068	6209									
ASL B	5692														
ASR	5345														
BCC	1654	1658	5693	5994											
BFG	970	1120	1124	1174	1181	1184	1321	1417	1499	1592	1727	1733	1740	1811	1814
	1909	1977	1969	1998	2082	2167	2251	2338	2424	2512	2598	2697	2796	2895	2994
	3093	3192	3291	3390	3508	3512	3533	3627	3739	3850	3961	4072	4183	4288	4308
	4600	4616	4740	4756	4881	4897	5023	5039	5153	5164	5173	5274	5285	5294	5329
	5333	5377	5381	5383	5387	5396	5428	5431	5446	5449	5536	5571	5632	5840	5871
	5991	6099	6105	6178	6204	6206									
BGE	5399														
BGT	5320	5639	5701	5839											
BHI	5385														
BIC	1218	1449	1471	1495	1542	1564	1588	1705	1707	1719	1846	5317	5379	5629	5852
	6008														
BIS	1301	1306	1311	1399	1404	1409	4348	4422	4487	5634	5635	5695	5696	6071	
BISB	999	6028													
BIT	1044	1416	1462	1475	1486	1498	1555	1568	1579	1591	1860	1876	1908	1972	2014
	2665	2764	2863	2962	3061	3160	3259	3358	4283	4413	4478	5093	5214	5362	5376
	5386	5393	5430	5437	5445	5870	5990	6045	6205						
BITB	5559														
BLOS	1036														
BLT	5550	5640	5684	5700											
BMI	5691														
BNE	932	956	968	984	1045	1049	1055	1061	1067	1073	1079	1085	1172	1220	1266
	1279	1292	1315	1364	1378	1391	1412	1463	1476	1487	1556	1569	1580	1861	1877
	2007	2015	2077	2093	2095	2160	2179	2181	2244	2263	2265	2331	2350	2352	2417
	2436	2438	2505	2524	2526	2591	2610	2612	2666	2690	2709	2711	2765	2789	2808
	2810	2864	2888	2907	2909	2963	2987	3006	3008	3062	3086	3105	3107	3161	3185
	3204	3206	3260	3284	3303	3305	3359	3383	3402	3404	3544	3546	3620	3639	3641
	3732	3751	3753	3843	3862	3864	3954	3973	3975	4065	4084	4086	4176	4195	4197
	4284	4319	4321	4414	4479	4598	4628	4630	4738	4768	4770	4879	4909	4911	5021
	5051	5053	5094	5156	5167	5215	5277	5288	5363	5394	5438	5453	5530	5538	5546
	5560	5567	5630	5689	5798	5929	5931	5938	5945	5952	5959	6010	6021	6046	6090
	6112	6116	6121	6127	6137	6144	6150	6157	6163						
BPL	1737	5443	5524	5564	5628	5675	5705								
BR	958	972	1058	1064	1070	1076	1082	1088	1132	1223	1230	1302	1307	1400	1405
	1414	1493	1507	1586	1600	1652	1664	1679	1683	1687	1691	1695	1699	1917	2008
	2028	2074	2090	2096	2109	2138	2157	2176	2182	2196	2223	2241	2260	2266	2280
	2307	2328	2347	2353	2367	2394	2414	2433	2439	2453	2482	2502	2521	2527	2541
	2568	2588	2607	2613	2627	2687	2706	2712	2726	2786	2805	2811	2825	2885	2904
	2910	2924	2984	3003	3009	3023	3083	3102	3108	3122	3182	3201	3207	3221	3281
	3300	3306	3320	3380	3399	3405	3419	3504	3525	3541	3600	3617	3636	3642	3656
	3709	3729	3748	3754	3768	3821	3840	3859	3865	3879	3932	3951	3970	3976	3990
	4043	4062	4081	4087	4101	4154	4173	4192	4198	4212	4281	4300	4316	4352	4370
	4431	4496	4551	4567	4575	4591	4625	4689	4705	4715	4731	4765	4831	4847	4856
	4872	4906	4972	4988	4998	5014	5048	5140	5261	5365	5371	5374	5389	5392	5526
	5543	5553	5562	5569	5606	5621	5642	5686	5703	5790	5814	5854	5935	5942	5949
	5956	6119	6124	6134	6142	6148	6154	6160	6169	6179					

OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC
OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC	OC
1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020
1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041
1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062
1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083
1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104
1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125
1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146
1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188
1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209
1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230
1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251
1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272
1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293
1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314
1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335
1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356
1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377
1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398
1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419
1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440
1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455	1456	1457	1458	1459	1460	1461
1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482
1483	1484	1485	1486	1487	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	1517	1518	1519	1520	1521	1522	1523	1524
1525	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545
1546	1547	1548	1549	1550	1551	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566
1567	1568	1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581	1582	1583	1584	1585	1586	1587
1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599	1600	1601	1602	1603	1604	1605	1606	1607	1608
1609	1610	1611	1612	1613	1614	1615	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629
1630	1631	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647	1648	1649	1650
1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663	1664	1665	1666	1667	1668	1669	1670	1671
1672	1673	1674	1675	1676	1677	1678	1679	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692
1693	1694	1695	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711	1712	1713
1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727	1728	1729	1730	1731	1732	1733	1734
1735	1736	1737	1738	1739	1740	1741	1742	1743	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755
1756	1757	1758	1759	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775	1776
1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791	1792	1793	1794	1795	1796	1797
1798	1799	1800	1801	1802	1803	1804	1805	1806	1807	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818
1819	1820	1821	1822	1823	1824	1825	1826	1827	1828	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839
1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855	1856	1857	1858	1859	1860
1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881
1882	1883	1884	1885	1886	1887	1888	1889	1890	1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1901	1902
1903	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919	1920	1921	1922	1923
1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935	1936	1937	1938	1939	1940	1941	1942	1943	1944
1945	1946	1947	1948	1949	1950	1951	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965
1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986
1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007
2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028
2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049
2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070
2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091
2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112
2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133
2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154
2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175
2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196
2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217
2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238
2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259

1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463	2464	2465	2466	2467	2468	2469	2470	2471	2472	2473	2474	2475	2476	2477	2478	2479	2480	2481	2482	2483	2484	2485	2486	2487	2488	2489	2490	2491	2492	2493	2494	2495	2496	2497	2498	2499	2500	2501	2502	2503	2504	2505	2506	2507	2508	2509	2510	2511	2512	2513	2514	2515	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527	2528	2529	2530	2531	2532	2533	2534	2535	2536	2537	2538	2539	2540	2541	2542	2543	2544	2545	2546	2547	2548	2549	2550	2551	2552	2553	2554	2555	2556	2557	2558	2559	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591	2592	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607	2608	2609	2610	2611	2612	2613	2614	2615	2616	2617	2618	2619	2620	2621	2622	2623	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639	2640	2641	2642	2643	2644	2645	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655	2656	2657	2658	2659	2660	2661	2662	2663	2664	2665	2666	2667	2668	2669	2670	2671	2672	2673	2674	2675	2676	2677	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703	2704	2705	2706	2707	2708	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767	2768	2769	2770	2771	2772	2773	2774	2775	2776	2777	2778	2779	2780	2781	2782	2783	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	2794	2795	2796	2797	2798	2799	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895	2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907	2908	2909	2910	2911	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943	2944	2945	2946	2947	2948	2949	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959	2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2972	2973	2974	2975	2976	2977	2978	2979	2980	2981	2982	2983	2984	2985	2986	2987	2988	2989	2990	2991	2992	2993	2994	2995	2996	2997	2998	2999	3000	3001	3002	3003	3004	3005	3006	3007	3008	3009	3010	3011	3012	3013	3014	3015	3016	3017	3018	3019	3020	3021	3022	3023	3024	3025	3026	3027	3028	3029	3030	3031	3032	3033	3034	3035	3036	3037	3038	3039	3040	3041	3042	3043	3044	3045	3046	3047	3048	3049	3050	3051	3052	3053	3054	3055	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071	3072	3073	3074	3075	3076	3077	3078	3079	3080	3081	3082	3083	3084	3085	3086	3087	3088	3089	3090	3091	3092	3093	3094	3095	3096	3097	3098	3099	3100	3101	3102	3103	3104	3105	3106	3107	3108	3109	3110	3111	3112	3113	3114	3115	3116	3117	3118	3119	3120	3121	3122	3123	3124	3125	3126	3127	3128	3129	3130	3131	3132	3133	3134	3135	3136	3137	3138	3139	3140	3141	3142	3143	3144	3145	3146	3147	3148	3149	3150	3151	3152	3153	3154	3155	3156	3157	3158	3159	3160	3161	3162	3163	3164	3165	3166	3167	3168	3169	3170	3171	3172	3173	3174	3175	3176	3177	3178	3179	3180	3181	3182	3183	3184	3185	3186	3187	3188	3189	3190	3191	3192	3193	3194	3195	3196	3197	3198	3199	3200	3201	3202	3203	3204	3205	3206	3207	3208	3209	3210	3211	3212	3213	3214	3215	3216	3217	3218	3219	3220	3221	3222	3223	3224	3225	3226	3227	3228	3229	3230	3231	3232	3233	3234	3235	3236	3237	3238	3239	3240	3241	3242	3243	3244	3245	3246	3247	3248	3249	3250	3251	3252	3253	3254	3255	3256	3257	3258	3259	3260	3261	3262	3263	3264	3265	3266	3267	3268	3269	3270	3271	3272	3273	3274	3275	3276	3277	3278	3279	3280	3281	3282	3283	3284	3285	3286	3287	3288	3289
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

ODD
EVEN

4789	4790	4791	4792	4796	4798	4799	4800
4923	4927	4929	4940	4941	4943	4942	4949
5180	5181	5199	5200	5201	5202	5203	5205
5224	5228	5230	5232	5234	5234	5237	5239
5434	5439	5440	5441	5441	5440	5446	5447
5725	5754	5755	5756	5757	5758	5759	5760
5768	5769	5770	5771	5772	5777	5786	5787
113	114	116	117	118	148	149	150
176	177	178	179	180	181	182	183
446	447	448	449	450	451	452	453
487	492	495	497	503	507	509	538
610	613	616	619	622	625	628	631
655	658	661	664	667	670	673	676
701	704	707	710	713	716	719	722
746	749	752	755	758	761	764	767
793	796	799	802	805	808	811	814
839	842	845	848	851	854	857	860
885	888	891	894	897	900	903	906
935	937	939	941	943	944	945	947
1007	1011	1013	1014	1016	1097	1099	1104
1153	1155	1156	1158	1163	1164	1165	1190
1234	1236	1241	1243	1244	1246	1251	1252
1349	1422	1424	1435	1437	1438	1440	1445
1538	1539	1608	1610	1619	1621	1622	1624
1820	1830	1832	1833	1835	1840	1841	1857
1938	1940	1941	1943	1947	1948	1949	2036
2056	2057	2114	2116	2121	2123	2124	2126
2208	2209	2211	2215	2216	2217	2218	2283
2301	2302	2370	2372	2377	2379	2380	2382
2465	2466	2468	2544	2546	2551	2553	2554
2641	2643	2644	2646	2650	2651	2652	2653
2745	2749	2750	2751	2752	2768	2771	2829
2850	2851	2867	2870	2928	2930	2938	2940
2969	3027	3029	3037	3039	3040	3042	3046
3136	3138	3139	3141	3145	3146	3147	3148
3240	3244	3245	3246	3247	3263	3266	3324
3344	3345	3362	3365	3426	3428	3436	3438
3550	3552	3560	3562	3563	3569	3570	3571
3674	3678	3679	3680	3771	3773	3781	3783
3882	3884	3892	3894	3895	3897	3901	3903
4008	4012	4013	4014	4015	4104	4106	4116
4215	4217	4227	4229	4230	4232	4238	4239
4339	4343	4344	4345	4346	4385	4387	4396
4417	4420	4450	4452	4459	4461	4462	4468
4520	4532	4534	4535	4537	4541	4542	4544
4658	4659	4660	4661	4775	4777	4789	4792
4918	4930	4932	4933	4935	4939	4940	4942
5088	5179	5181	5199	5201	5202	5204	5305
5313	5319	5322	5324	5328	5330	5332	5342
5376	5377	5378	5382	5383	5384	5393	5403
5427	5430	5437	5439	5440	5442	5445	5456
5725	5731	5735	5745	5755	5757	5758	5759

	5767	5768	5769	5770	5771	5772	5776	5786
.IFP	509	507	509	538	587	607	612	615
	643	640	643	648	651	654	657	660
	691	688	691	694	697	700	703	706
	736	733	736	739	740	743	746	749
	779	776	779	782	785	790	793	796
	828	825	828	831	835	838	841	844
	872	869	872	876	879	882	885	888
	920	917	920	921	933	968	970	1006
	1142	1110	1142	1143	1154	1155	1160	1191
	1327	1248	1327	1328	1339	1340	1345	1423
	1509	1535	1509	1610	1620	1621	1626	1792
	1873	1857	1873	1925	1926	1939	1940	1945
	2128	2123	2128	2200	2201	2207	2208	2213
	2384	2379	2384	2457	2458	2464	2465	2470
	2648	2643	2648	2731	2732	2741	2742	2747
	2945	2940	2945	3028	3029	3038	3039	3044
	3242	3237	3242	3325	3326	3335	3336	3341
	3567	3562	3567	3660	3661	3670	3671	3676
	3899	3894	3899	3994	3995	4004	4005	4010
	4234	4229	4234	4326	4327	4335	4336	4341
	4466	4461	4466	4519	4520	4533	4534	4539
	4796	4791	4796	4917	4918	4931	4932	4937
	5206	5201	5206	5306	5310	5314	5319	5322
	5452	5430	5452	5456	5463	5509	5580	5658
.IFT								
.IFTF								
.IIF	974	974	974	974	974	974	974	974
.IRP	4	4	4	4	4	4	4	4
.LIST	8	8	8	8	8	8	8	8
.MACRO	1	1	1	1	1	1	1	1

CALL LIST	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL	SYMBOL
17957	7957	7960	7962	7969	7973	7975	7978	7981	7931	7933	7936	7939	7944	7951
5809	7909	6109	6111	7917	7922	7925	7927	7929	7862	7865	7871	7884	7897	7899
6116	5977	5976	6174	5978	6012	6024	6031	6033	6086	6101	6103	6107	6110	6153
5890	5897	5914	5914	5941	5948	5955	5962	5967	5969	5970	5971	5972	5973	5974
1780	1780	1919	1914	1748	1766	1769	1770	1771	1772	1773	1775	1776	1777	1779
1766	1764	1764	1764	1766	1768	1769	1770	1771	1772	1773	1775	1776	1777	1779
5914	5914	5914	5914	5941	5948	5955	5962	5967	5969	5970	5971	5972	5973	5974
5976	5976	5977	5977	5978	6012	6024	6031	6033	6086	6101	6103	6107	6110	6153
6116	5977	5976	6174	5978	6012	6024	6031	6033	6086	6101	6103	6107	6110	6153
7909	7909	7911	7911	7917	7922	7925	7927	7929	7862	7865	7871	7884	7897	7899
17957	7957	7960	7962	7969	7973	7975	7978	7981	7931	7933	7936	7939	7944	7951
523	549	564	579	649	695	741	786	833	879	1041	1762	1762	1762	1779
522	548	563	578	646	692	737	783	829	876	921	1041	1762	1762	1779
521	547	562	577	643	689	734	780	826	872	918	1041	1762	1762	1779
965	2199	3659	5303	1005	2283	3771	5347	1097	2370	3892	5412	1097	2370	3892
927	2114	3550	5179	965	2199	3659	5303	1005	2283	3771	5347	1097	2370	3892
587	2036	3426	5058	501	1924	3324	4916	490	1818	3225	4775	490	1818	3225
497	1791	3126	4635	478	1608	3027	4518	487	1791	3126	4635	487	1791	3126
374	1515	2928	4450	374	1515	2928	4450	374	1515	2928	4450	374	1515	2928
213	1236	2730	4225	213	1236	2730	4225	213	1236	2730	4225	213	1236	2730

ERRORS DETECTED: 0
 DEFAULT GLOBALS GENERATED: 0

* ,DEKBCB/NL:TOC/SOL/CRF=SYSMAC.SML,DEKBCB.P11

RUN-TIME: 72 89 16 SECONDS
 RUN-TIME RATIO: 341/179=1.9
 CORE USED: 42K (83 PAGES)

