

FP11

DIVF DIVD
MD-11-DCFPG-C

EP DCFPG C DL A

NOV 1976

COPYRIGHT 1976

digital

FICHE 1 OF 1

MADE IN USA

The microfiche card displays a grid of 50 frames of data, organized into 10 rows and 5 columns. Each frame contains a small table or data set, with some frames showing graphical elements like histograms or bar charts. The data is too small to read clearly but appears to be organized in a structured format.

.....

PROJECT NO.: 100-100-100
 PROJECT NAME: THE GREAT AMERICAN TESTS
 DATE TESTED: APR 12, 1973
 TEST ROOM: 100-100-100
 TESTER: JOHN SMITH & CO. (400-100)

..... DIGITAL EQUIPMENT CORPORATION

THE GREAT AMERICAN TESTS IS A SUB-PROJECT OF THE GREAT AMERICAN TESTS PROGRAM. THE GREAT AMERICAN TESTS PROGRAM IS A JOINT VENTURE OF THE GREAT AMERICAN TESTS CORPORATION AND THE GREAT AMERICAN TESTS CORPORATION. THE GREAT AMERICAN TESTS CORPORATION IS A JOINT VENTURE OF THE GREAT AMERICAN TESTS CORPORATION AND THE GREAT AMERICAN TESTS CORPORATION. THE GREAT AMERICAN TESTS CORPORATION IS A JOINT VENTURE OF THE GREAT AMERICAN TESTS CORPORATION AND THE GREAT AMERICAN TESTS CORPORATION.

MAINTENANCE NO.	INSTRUCTIONS TESTED
00000	STPS, STPS, STPS, STPS
00001	STPS, STPS, STPS, STPS
00002	STPS, STPS, STPS, STPS
00003	STPS, STPS, STPS, STPS
00004	STPS, STPS, STPS, STPS
00005	STPS, STPS, STPS, STPS
00006	STPS, STPS, STPS, STPS
00007	STPS, STPS, STPS, STPS
00008	STPS, STPS, STPS, STPS
00009	STPS, STPS, STPS, STPS
00010	STPS, STPS, STPS, STPS
00011	STPS, STPS, STPS, STPS
00012	STPS, STPS, STPS, STPS
00013	STPS, STPS, STPS, STPS
00014	STPS, STPS, STPS, STPS
00015	STPS, STPS, STPS, STPS
00016	STPS, STPS, STPS, STPS
00017	STPS, STPS, STPS, STPS
00018	STPS, STPS, STPS, STPS
00019	STPS, STPS, STPS, STPS
00020	STPS, STPS, STPS, STPS
00021	STPS, STPS, STPS, STPS
00022	STPS, STPS, STPS, STPS
00023	STPS, STPS, STPS, STPS
00024	STPS, STPS, STPS, STPS
00025	STPS, STPS, STPS, STPS
00026	STPS, STPS, STPS, STPS
00027	STPS, STPS, STPS, STPS
00028	STPS, STPS, STPS, STPS
00029	STPS, STPS, STPS, STPS
00030	STPS, STPS, STPS, STPS
00031	STPS, STPS, STPS, STPS
00032	STPS, STPS, STPS, STPS
00033	STPS, STPS, STPS, STPS
00034	STPS, STPS, STPS, STPS
00035	STPS, STPS, STPS, STPS
00036	STPS, STPS, STPS, STPS
00037	STPS, STPS, STPS, STPS
00038	STPS, STPS, STPS, STPS
00039	STPS, STPS, STPS, STPS
00040	STPS, STPS, STPS, STPS
00041	STPS, STPS, STPS, STPS
00042	STPS, STPS, STPS, STPS
00043	STPS, STPS, STPS, STPS
00044	STPS, STPS, STPS, STPS
00045	STPS, STPS, STPS, STPS
00046	STPS, STPS, STPS, STPS
00047	STPS, STPS, STPS, STPS
00048	STPS, STPS, STPS, STPS
00049	STPS, STPS, STPS, STPS
00050	STPS, STPS, STPS, STPS

00000 00001 00002 00003 00004 00005 00006 00007 00008 00009 00010 00011 00012 00013 00014 00015 00016 00017 00018 00019 00020 00021 00022 00023 00024 00025 00026 00027 00028 00029 00030 00031 00032 00033 00034 00035 00036 00037 00038 00039 00040 00041 00042 00043 00044 00045 00046 00047 00048 00049 00050

FBI BASIC INSTRUCTION TEST DCFPA - DCFPL
TABLE OF CONTENTS

PAGE 2

CONTENTS

- 1. ABSTRACT
- 2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
- 3. LOADING PROCEDURE
- 4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS
 - 4.3 PROGRAM AND/OR OPERATOR ACTION
- 5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUBROUTINE ABSTRACT
- 6. ERRORS
- 7. RESTRICTIONS
- 8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 POWER FAIL
- 9. PROGRAM DESCRIPTION

UNCLASSIFIED CONFIDENTIAL INFORMATION - CONFIDENTIAL INFORMATION - CONFIDENTIAL INFORMATION - CONFIDENTIAL INFORMATION

FP11 BASIC INSTRUCTION TEST DCFPA - DCFPL
DESCRIPTION

PAGE 3

1. ASSTRACT

THESE PROGRAMS TEST THE FP11 IN ALL MODES WITH FIXED NUMBER PATTERNS. THE PROGRAMS SHOULD BE RUN IN ORDER FOR AT LEAST 2 PASSES WITH ALL SWITCHES DOWN.

2. REQUIREMENTS

2.1 EQUIPMENT

PDP11 45 STANDARD COMPUTER WITH FP11 OPTION

2.2 STORAGE

PROGRAM STORAGE - THE ROUTINES USE MEMORY 0 - 17775

2.3 PRELIMINARY PROGRAMS

NONE

3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ABS TAPES.

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS

SEE 5.1.1 (ALL DOWN FOR WORST CASE TESTING)

4.2 STARTING ADDRESS

THE PROGRAM SHOULD ALWAYS BE STARTED AT 200.

4.3 PROGRAM AND/OR OPERATOR ACTION

- 1) LOAD PROGRAM INTO MEMORY USING ABS LOADER.
- 2) LOAD ADDRESS 200.
- 3) SET SWITCHES (SEE SEC 5.1.1) ALL DOWN FOR WORST CASE
- 4) PRESS START.
- 5) THE PROGRAM WILL LOOP AND BELL WILL RING ONCE EVERY PASS
- 6) A MINIMUM OF TWO PASSES SHOULD ALWAYS BE RUN.

E01

MAINTENANCE-11-30FPG-0
7/27/76 10:28

TEST OF DIVF AND DIVD MACY!! 27.732) 17-SEP-76 10:28 PAGE 4

11/45

7) THE DISPLAY ON THE 11/45 WILL SHOW THE ITERATION COUNT IN
THE LEFT SITE AND TEST NUMBER IN THE RIGHT. TO USE, SET THE

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

000001	.ENABL	ABS
177776	N=	1
177570	PS=	177776
177570	SWR=	177570
104400	DISPLAY=	SWR
104000	SCOPE=	TRAP
000004	HLT=	EMT
000007	TYPE=	IOT
000000	BELL=	?
000000	FPS=	%0
000000	RO=	%0
000001	R1=	%1
000002	R2=	%2
000003	R3=	%3
000004	R4=	%4
000005	R5=	%5
000005	TTY=	%5
000006	SP=	%6
000007	PC=	%7
000000	AC0=	%0
000001	AC1=	%1
000002	AC2=	%2
000003	AC3=	%3
000004	AC4=	%4
000005	AC5=	%5
100000	SW15=	100000
040000	SW14=	40000
020000	SW13=	20000
010000	SW12=	10000
004000	SW11=	4000
002000	SW10=	2000
001000	SW09=	1000
000400	SW08=	400
170003	LDUB=	170003
170005	STAC=	170005
170007	STQ0=	170007
170006	MRS=	170006
170004	LDSC=	170004

000000	. =	0		
000200	. =	200		
000200	000167	000622	JMP	BEG
000760	000760		. =	760
000762	170200		FLTERR:	STFPS
000766	170367	000034		STST
000770	000000			HALT
	000002			RTI

:TRAP CATCHER FROM 0 - 776

K01

MAINDEC-11-DCFG-2
DCFG.P11

TEST OF DIVF AND DIVD
SETUP AND ANSWER AREA

MAY11 27(732) 17-SEP-76 10:28 PAGE 10

```

431          001000          . =          1000
432          001000          000000          ICNT:          0          ; ITERATION COUNT - LM TEST NO. - RM
433          001002          000000          ANS1:          0          ; FIRST ANSWER (SEE CODE)
434          001004          000000          ANS2:          0
435          001006          000000          ANS3:          0
436          001010          000000          ANS4:          0
437          001012          000000          ANS5:          0
438          001014          000000          ANS6:          0
439          001016          000000          ANS7:          0
440          001020          000000          ANS8:          0
441          001022          000000          FEC:          0
442          001024          000000          FEA:          0          ; FLOATING EXCEPTION CODES
443          ; FLOATING EXECPTION ADDRESS
444          001026          012706          000600          BEG:          MOV          #600,SP          ; ** STACK AT 600 **
445          001032          012737          001054          000004          MOV          #M1120,2#4          ; FIND OUT WHICH MACHINE THIS IS
446          001040          005737          177772          TST          2#177772          ; IS PIRQ THERE?
447          001044          012767          000006          010256          MOV          #6,YESRT          ; FUDGE IN RTT IF 11/45
448          001052          000402          BR          BEGIN
449          001054          016737          011412          000010          M1120:          MOV          FPTADR,2#10          ; LOAD THE ILLEGAL INSTRUCTION VECTOR
450          ; WITH THE ADDRESS OF THE FPU.
451          ; THE FPU WILL HANDLE THE BAD OPCODES
452          001062          012737          000006          000004          BEGIN:          MOV          #6,2#4          ; RESET 4
453          001070          012706          000600          MOV          #600,SP
454          001074          012737          011330          000014          MOV          #YESRT,2#14          ; SET TRACE TRAP VECTOR
455          001102          012777          012170          011370          MOV          #PCWDWN,2#DWNVEC
456          001110          012777          000340          011364          MOV          #340,2#DWNVEC+2
457          001116          012737          012370          000020          MOV          #.IOT,2#20          ; SET UP VECTOR 20
458          001124          012700          000030          MOV          #30,RO          ; SET RO TO VECTOR 30
459          001130          012720          011472          MOV          #.TRAP,(0)+          ; SET EMT VECTOR
460          001134          012720          000340          MOV          #340,(0)+
461          001140          012720          011332          MOV          #.EMT,(0)+          ; SET TRAP VECTOR
462          001144          012710          000340          MOV          #340,(0)
463          001150          012777          000760          011316          MOV          #FLTERR,2#FPVECT          ; LOAD INTERRUPT VECTOR
464          001156          012777          000340          011312          MOV          #340,2#FPVECT+2          ; LOCK UP PROCESSOR
465          001164          005067          177610          CLR          ICNT
466          001170          005067          011320          CLR          LAC

```

```

459
460
461
462
463
464 001174 104400
465 001176 170127 047400
466 001202 172467 000024
467 001206 174467 000024
468 001212 170200
469 001214 022700 047404
470 001220 001401
471 001222 104000
472
473 001224 174067 177552
474 001230 000406
475 001232 000000 000000
476 001236 040200 000000
477 001242 000000 000000
478 001246 026767 177770 177526
479 001254 001401
480 001256 104002
481 001260 026767 177760 177516
482 001266 001401
483 001270 104002
484
485
486
487
488
489
490 001272 104400
491 001274 170127 047400
492 001300 172467 000024
493 001304 174467 000024
494 001310 170200
495 001312 022700 047400
496 001316 001401
497 001320 104000
498
499 001322 174067 177454
500 001326 000406
501 001330 040200 000000
502 001334 040200 000000
503 001340 040200 000000
504 001344 026767 177770 177430
505 001352 001401
506 001354 104002
507 001356 026767 177760 177420
508 001364 001401
509 001366 104002
510

```

```

:*****
:TEST 1 TEST OF DIVF FPU INSTRUCTION
: 0 / 1 = 0
: USING ACO FPS = 47404 FEC = N/A
:*****
SCOPE
LDFPS #47404&57760
LDF N1,0 ;LOAD 0 INTO ACO
DIVF M1,0 ;DIVIDE 0 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47404,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47404

STF 0,ANS1 ;STORE RESULT
BR 01
.N1: .FLT2 0
.M1: .FLT2 1
.AN1: .FLT2 0
01: CMP AN1,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN1+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

:*****
:TEST 2 TEST OF DIVF FPU INSTRUCTION
: 1 / 1 = 1
: USING ACO FPS = 47400 FEC = N/A
:*****
SCOPE
LDFPS #47400&57760
LDF N2,0 ;LOAD 1 INTO ACO
DIVF M2,0 ;DIVIDE 1 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 02
.N2: .FLT2 1
.M2: .FLT2 1
.AN2: .FLT2 1
02: CMP AN2,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN2+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

511
512
513
514
515
516 001370 104400
517 001372 170127 047400
518 001376 172467 000024
519 001402 174467 000024
520 001406 170200
521 001410 022700 047400
522 001414 001401
523 001416 104000
524
525 001420 174067 177356
526 001424 000406
527 001426 040400 000000
528 001432 040200 000000
529 001436 040400 000000
530 001442 026767 177770 177332
531 001450 001401
532 001452 104002
533 001454 026767 177760 177322
534 001462 001401
535 001464 104002
536
537
538
539
540
541
542 001466 104400
543 001470 170127 047400
544 001474 172467 000024
545 001500 174467 000024
546 001504 170200
547 001506 022700 047400
548 001512 001401
549 001514 104000
550
551 001516 174067 177260
552 001522 000406
553 001524 040500 000000
554 001530 040200 000000
555 001534 040500 000000
556 001540 026767 177770 177234
557 001546 001401
558 001550 104002
559 001552 026767 177760 177224
560 001560 001401
561 001562 104002
562

```

```

*****
:TEST 3 TEST OF DIVF FPU INSTRUCTION
: 2 / 1 = 2
: USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N3,0 ;LOAD 2 INTO ACO
DIVF M3,0 ;DIVIDE 2 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 03
N3: .FLT2 2
M3: .FLT2 1
AN3: .FLT2 2
O3: CMP AN3,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN3+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

*****
:TEST 4 TEST OF DIVF FPU INSTRUCTION
: 3 / 1 = 3
: USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N4,0 ;LOAD 3 INTO ACO
DIVF M4,0 ;DIVIDE 3 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 04
N4: .FLT2 3
M4: .FLT2 1
AN4: .FLT2 3
O4: CMP AN4,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN4+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

563
564
565
566
567
569 001564 104400
569 001566 170127 047400
570 001572 172467 000024
571 001576 174467 000024
572 001602 170200
573 001604 022700 047400
574 001610 001401
575 001612 104000
576
577 001614 174067 177162
578 001620 000406
579 001622 040600 000000
580 001626 040200 000000
581 001632 040600 000000
582 001636 026767 177770 177136
583 001644 001401
584 001646 104002
585 001650 026767 177760 177126
586 001656 001401
587 001660 104002
588
589
590
591
592
593
594 001662 104400
595 001664 170127 047400
596 001670 172467 000024
597 001674 174467 000024
598 001700 170200
599 001702 022700 047400
600 001706 001401
601 001710 104000
602
603 001712 174067 177064
604 001716 000406
605 001720 040640 000000
606 001724 040200 000000
607 001730 040640 000000
608 001734 026767 177770 177040
609 001742 001401
610 001744 104002
611 001746 026767 177760 177030
612 001754 001401
613 001756 104002
614

```

```

*****
:TEST 5 TEST OF DIVF FPU INSTRUCTION
: 4 / 1 = 4
: USING ACO FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LOF N5,0 ;LOAD 4 INTO ACO
DIVF M5,0 ;DIVIDE 4 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 05
.N5: .FLT2 4
.M5: .FLT2 1
.ANS: .FLT2 4
.O5: CMP AN5,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN5+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
:TEST 6 TEST OF DIVF FPU INSTRUCTION
: 5 / 1 = 5
: USING ACO FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LOF N6,0 ;LOAD 5 INTO ACO
DIVF M6,0 ;DIVIDE 5 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 06
.N6: .FLT2 5
.M6: .FLT2 1
.ANS: .FLT2 5
.O6: CMP AN6,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN6+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```


000000-11-2000-1
 TEST

 TEST 13 TEST OF DIVF FPU INSTRUCTION
 7 / 4 = 1.75
 USING AC2 FPS = 47400 FEC = N/A

```

00104400
00170127 047400
00172667 022024
00174567 000024
00170200
00022700 047400
00001401
00010400

```

```

SCOPE
LOFPS #47400&57760
LOF N13,2 :LOAD 7 INTO AC2
DIVE M13,2 :DIVIDE 7 BY 4
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47400,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47400

STF 2,ANS1 :STORE RESULT
BR 0,13
N13: .FLTR 2
M13: .FLTR 4
AN12: .FLTR 1.75
O13: CMP AN13,ANS1 :CHECK LEFT HALF
BEQ .+4 :LEFT HALF IS WRONG
HLT+2 :CHECK RIGHT HALF
CMP AN13+2,ANS2 :CHECK RIGHT HALF
BEQ .+4
HLT+2 :RIGHT HALF IS WRONG

```

 TEST 14 TEST OF DIVF FPU INSTRUCTION
 7 . 5 = 1.4
 USING AC1 FPS = 47400 FEC = N/A

```

00104400
00170127 047400
00172667 022024
00174567 000024
00170200
00022700 047400
00001401
00010400

```

```

SCOPE
LOFPS #47400&57760
LOF N14,1 :LOAD 7 INTO AC1
DIVE M14,1 :DIVIDE 7 BY 5
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47400,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47400

STF 1,ANS1 :STORE RESULT
BR 0,14
N14: .FLTR 7
M14: .FLTR 5
AN14: .FLTR 1.4
O14: CMP AN14,ANS1 :CHECK LEFT HALF
BEQ .+4 :LEFT HALF IS WRONG
HLT+2 :CHECK RIGHT HALF
CMP AN14+2,ANS2 :CHECK RIGHT HALF
BEQ .+4
HLT+2 :RIGHT HALF IS WRONG

```

0026544
0026546
0026552
0026556
0026564
0026570
0026572

0026574
0026600
0026602
0026606
0026612
0026616
0026624
0026626
0026630
0026636
0026642

0026642
0026644
0026650
0026654
0026660
0026662
0026666
0026670

0026672
0026676
0026700
0026704
0026710
0026714
0026722
0026724
0026726
0026734
0026736

104400
170127 047400
172467 000024
174467 000024
170200
022700 047400
001401
104000

174067 176104
000406
040700 000000
040640 000000
040231 052525
026767 177770 176156
001401
104002
026767 177760 176146
001401
104002

104400
170127 047400
172467 000024
174467 000024
170200
022700 047400
001401
104000

174067 176104
000406
040700 000000
040640 000000
040231 052525
026767 177770 176060
001401
104002
026767 177760 176050
001401
104002

:TEST 15 TEST OF DIVF FPU INSTRUCTION
: 7 / 6 = 1.156565656565656567
: USING AC3 FPS = 47400 FEC = N/A

SCOPE
LDFPS #47400,57760
LDF N15.3 :LOAD 7 INTO AC3
DIVF N15.3 :DIVIDE 7 BY 6
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47400,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47400

STF 0,ANS1 :STORE RESULT
BR 015
N15: .FLTR 015
M15: .FLTR 6
AN15: .FLTR 1.156565656565656567
O15: CMP AN15,ANS1 :CHECK LEFT HALF
BEQ .+4
HLT+2 :LEFT HALF IS WRONG
CMP AN15+2,ANS2 :CHECK RIGHT HALF
BEQ .+4
HLT+2 :RIGHT HALF IS WRONG

:TEST 16 TEST OF DIVF FPU INSTRUCTION
: 6 / 5 = 1.2
: USING AC0 FPS = 47400 FEC = N/A

SCOPE
LDFPS #47400,57760
LDF N16.0 :LOAD 6 INTO AC0
DIVF N16.0 :DIVIDE 6 BY 5
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47400,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47400

STF 0,ANS1 :STORE RESULT
BR 015
N16: .FLTR 6
M16: .FLTR 5
AN16: .FLTR 1.2
O16: CMP AN16,ANS1 :CHECK LEFT HALF
BEQ .+4
HLT+2 :LEFT HALF IS WRONG
CMP AN16+2,ANS2 :CHECK RIGHT HALF
BEQ .+4
HLT+2 :RIGHT HALF IS WRONG


```

979
980
981
982
983
984 003524 104400
985 003526 170127 047400
986 003532 172467 000024
987 003536 174467 000024
988 003542 170200
989 003544 022700 047400
990 003550 001401
991 003552 104000
992
993 003554 174067 175222
994 003560 000406
995 003562 040500 000000
996 003566 040500 000000
997 003572 040252 125253
998 003576 026767 177770 175176
999 003604 001401
1000 003606 104002
1001 003610 026767 177760 175166
1002 003616 001401
1003 003620 104002
1004
1005
1006
1007
1008
1009
1010 003622 104400
1011 003624 170127 047400
1012 003630 172467 000024
1013 003634 174467 000024
1014 003640 170200
1015 003642 022700 047400
1016 003646 001401
1017 003650 104000
1018
1019 003652 174067 175124
1020 003656 000406
1021 003660 040500 000000
1022 003664 040400 000000
1023 003670 040300 000000
1024 003674 026767 177770 175100
1025 003702 001401
1026 003704 104002
1027 003706 026767 177760 175070
1028 003714 001401
1029 003716 104002
1030
1031

```

```

*****
:TEST 25 TEST OF DIVF FPU INSTRUCTION
: 4 / 3 = 1.33333333333333333333
: USING ACC FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LOFPS #47400&57760
LOF N25.0 ;LOAD 4 INTO ACC
DIVF M25.0 ;DIVIDE 4 BY 3
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400.FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 025
N25: .FLT2 4
M25: .FLT2 3
ANS5: .FLT2 1.33333333333333333333
025: CMP AN25,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN25+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
:TEST 26 TEST OF DIVF FPU INSTRUCTION
: 3 / 2 = 1.5
: USING ACC FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LOFPS #47400&57760
LOF N26.0 ;LOAD 3 INTO ACC
DIVF M26.0 ;DIVIDE 3 BY 2
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400.FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 026
N26: .FLT2 3
M26: .FLT2 2
ANS6: .FLT2 1.5
026: CMP AN26,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN26+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072

003720 104400
003722 170127 047600
003726 172467 000024
003732 174467 000030
003736 170200
003740 022700 047604
003744 001401
003746 104000

003750 174067 175026
003754 000414

003756 000000 000000 000000 N27:
003764 000000
003766 040200 000000 000000 M27:
003774 000000
003776 000000 000000 000000 AN27:
004004 000000

004006 026767 177754 174756 C27:
004014 001401
004016 104004

004020 026767 177754 174756
004026 001401
004030 104004

004032 026767 177744 174746
004040 001401
004042 104004

004044 026767 177734 174736
004052 001401
004054 104004

:TEST 27 TEST OF DIVD FPU INSTRUCTION
: 0 / 1 = 0
: USING ACC FPC = 47604 FEC = N/A

SCOPE
LDFPS #47604&57760
LDD N27,0 :LOAD 0 INTO ACC
DIVD M27,0 :DIVIDE 0 BY 1
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47604,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47604

STD 0,ANS1
BR 027

.FLT4 0
.FLT4 1
.FLT4 0

CMP AN27,ANS1 :CHECK LEFT HALF
BEQ .+4
HLT+4 :LEFT HALF IS WRONG

CMP AN27+2,ANS2 :CHECK LEFT HALF
BEQ .+4
HLT+4 :LEFT HALF IS WRONG

CMP AN27+4,ANS3 :CHECK RIGHT HALF
BEQ .+4
HLT+4 :RIGHT HALF IS WRONG

CMP AN27+6,ANS4 :CHECK RIGHT HALF
BEQ .+4
HLT+4 :RIGHT HALF IS WRONG

```

1073 :*****
1074 :TEST 30 TEST OF DIVD FPU INSTRUCTION
1075 : 1 / 1 = 1
1076 : USING ACD FPC = 47600 FEC = N/A
1077 :*****
1078
1079 004056 104400 SCOPE
1080 004060 170127 047600 LDFPS #47600&57760
1081 004064 172467 000024 LDD N30.0 ;LOAD 1 INTO ACC
1082 004070 174467 000030 DIVD M30.0 ;DIVIDE 1 BY 1
1083 004074 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1084 004076 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1085 004102 001401 BEQ .+4 ;BRANCH IF OK
1086 004104 104000 HLT ;FPS NOT EQUAL TO 47600
1087
1088 004106 174067 174670 STD 0,ANS1
1089 004112 000414 BR 030
1090
1091 004114 040200 000000 000000 N30: .FLT4 1
1092 004122 000000
1093 004124 040200 000000 000000 M30: .FLT4 1
1094 004132 000000
1095 004134 040200 000000 000000 AN30: .FLT4 1
1096 004142 000000
1097
1098 004144 026767 177764 174630 C30: CMP AN30,ANS1 ;CHECK LEFT HALF
1099 004152 001401 BEQ .+4
1100 004154 104004 HLT+4 ;LEFT HALF IS WRONG
1101
1102 004156 026767 177754 174620 CMP AN30+2,ANS2 ;CHECK LEFT HALF
1103 004164 001401 BEQ .+4
1104 004166 104004 HLT+4 ;LEFT HALF IS WRONG
1105
1106 004170 026767 177744 174610 CMP AN30+4,ANS3 ;CHECK RIGHT HALF
1107 004176 001401 BEQ .+4
1108 004200 104004 HLT+4 ;RIGHT HALF IS WRONG
1109
1110 004202 026767 177734 174600 CMP AN30+6,ANS4 ;CHECK RIGHT HALF
1111 004210 001401 BEQ .+4
1112 004212 104004 HLT+4 ;RIGHT HALF IS WRONG
1113

```



```

1114 :*****
1115 :TEST 31 TEST OF DIVD FPU INSTRUCTION
1116 : 2 / 1 = 2
1117 : USING ACO FPC = 47600 FEC = N/A
1118 :*****
1119
1120 004214 104400 SCOF
1121 004216 170127 047600 LDFPS #47600&57760
1122 004222 172467 000024 LDD N31,0 ;LOAD 2 INTO ACO
1123 004226 174467 000030 DIVD M31,0 ;DIVIDE 2 BY 1
1124 004232 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1125 004234 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1126 004240 001401 BEQ .+4 ;BRANCH IF OK
1127 004242 104000 HLT ;FPS NOT EQUAL TO 47600
1128
1129 004244 174067 174532 STD C,ANS1
1130 004250 000414 BR C31
1131
1132 004252 040400 000000 000000 N31: .FLT4 2
1133 004260 000000
1134 004262 040200 000000 000000 M31: .FLT4 1
1135 004270 000000
1136 004272 040400 000000 000000 AN31: .FLT4 2
1137 004300 000000
1138
1139 004302 026767 177764 174472 031: CMP AN31,ANS1 ;CHECK LEFT HALF
1140 004310 001401 BEQ .+4
1141 004312 104004 HLT+4 ;LEFT HALF IS WRONG
1142
1143 004314 026767 177754 174462 CMP AN31+2,ANS2 ;CHECK LEFT HALF
1144 004322 001401 BEQ .+4
1145 004324 104004 HLT+4 ;LEFT HALF IS WRONG
1146
1147 004326 026767 177744 174452 CMP AN31+4,ANS3 ;CHECK RIGHT HALF
1148 004334 001401 BEQ .+4
1149 004336 104004 HLT+4 ;RIGHT HALF IS WRONG
1150
1151 004340 026767 177734 174442 CMP AN31+6,ANS4 ;CHECK RIGHT HALF
1152 004346 001401 BEQ .+4
1153 004350 104004 HLT+4 ;RIGHT HALF IS WRONG
1154

```

```

1155 :*****
1156 :TEST 32 TEST OF DIVD FPU INSTRUCTION
1157 : 3 / 1 = 3
1158 : USING ACO FPC = 47600 FEC = N/A
1159 :*****
1160
1161 004352 104400 SCOPE
1162 004354 170127 047600 LDFPS #47600&57760
1163 004360 172467 000024 LDD N32,0 ;LOAD 3 INTO ACO
1164 004364 174467 000030 DIVD M32,0 ;DIVIDE 3 BY 1
1165 004370 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1166 004372 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1167 004376 001401 BEQ .+4 ;BRANCH IF OK
1168 004400 104000 HLT ;FPS NOT EQUAL TO 47600
1169
1170 004402 174067 174374 STD 0,ANS1
1171 004406 000414 BR 032
1172
1173 004410 040500 000000 000000 N32: .FLT4 3
1174 004416 000000
1175 004420 040200 000000 000000 M32: .FLT4 1
1176 004426 000000
1177 004430 040500 000000 000000 AN32: .FLT4 3
1178 004436 000000
1179
1180 004440 026767 177764 174334 C32: CMP AN32,ANS1 ;CHECK LEFT HALF
1181 004446 001401 BEQ .+4
1182 004450 104004 HLT+4 ;LEFT HALF IS WRONG
1183
1184 004452 026767 177754 174324 CMP AN32+2,ANS2 ;CHECK LEFT HALF
1185 004460 001401 BEQ .+4
1186 004462 104004 HLT+4 ;LEFT HALF IS WRONG
1187
1188 004464 026767 177744 174314 CMP AN32+4,ANS3 ;CHECK RIGHT HALF
1189 004472 001401 BEQ .+4
1190 004474 104004 HLT+4 ;RIGHT HALF IS WRONG
1191
1192 004476 026767 177734 174304 CMP AN32+6,ANS4 ;CHECK RIGHT HALF
1193 004504 001401 BEQ .+4
1194 004506 104004 HLT+4 ;RIGHT HALF IS WRONG
1195

```

N02

MAINDEC-11-DCFPG-C
DCFPG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 26

1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236

004510 104400
004512 170127 047600
004516 172467 000024
004522 174467 000030
004526 170200
004530 022700 047600
004534 001401
004536 104000

004540 174067 174236
004544 000414

004546 040600 000000 000000 N33:
004554 000000
004556 040200 000000 000000 M33:
004564 000000
004566 040600 000000 000000 AN33:
004574 000000

004576 026767 177764 174176 033:
004604 001401
004606 104004

004610 026767 177754 174166
004616 001401
004620 104004

004622 026767 177744 174156
004630 001401
004632 104004

004634 026767 177734 174146
004642 001401
004644 104004

:TEST 33 TEST OF DIVD FPU INSTRUCTION
: 4 / 1 = 4
: USING ACO FPC = 47600 FEC = N/A

SCOPE
LDFPS #47600&57760
LDD N33,0 :LOAD 4 INTO ACO
DIVD M33,0 :DIVIDE 4 BY 1
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47600,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47600

STD 0,ANS1
BR 033

.FLT4 4
.FLT4 1
.FLT4 4

CMP AN33,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+4 ;LEFT HALF IS WRONG

CMP AN33+2,ANS2 ;CHECK LEFT HALF
BEQ .+4
HLT+4 ;LEFT HALF IS WRONG

CMP AN33+4,ANS3 ;CHECK RIGHT HALF
BEQ .+4
HLT+4 ;RIGHT HALF IS WRONG

CMP AN33+6,ANS4 ;CHECK RIGHT HALF
BEQ .+4
HLT+4 ;RIGHT HALF IS WRONG

TEST OF DIVF AND DIVD

 :TEST_36 TEST OF DIVD FPU INSTRUCTION
 : 7 1 = 7
 : USING ACO FPC = 47600 FEC = N/A

000014	104400			SCOPE				
000014	170120	047600		LOFPS	47600357760			
000014	170467	000024		LOD	M35,0	:LOAD 7 INTO ACO		
000014	174467	000030		DIVD	M35,0	:DIVIDE 7 BY 1		
000016	170200			STEPS	FPS	:STORE FLOATING POINT STATUS		
000016	022700	047600		COMP	47600,FPS	:CHECK FLOATING POINT STATUS		
000016	001401			BREQ	.+4	:BRANCH IF OK		
000016	104000			HLT		:FPS NOT EQUAL TO 47600		
000170	174067	173604		STD	C,ANS1			
000176	000414			BR	C36			
000200	040740	000000	000000	M35:	.FLT4	7		
000206	000000							
000210	040200	000000	000000	M36:	.FLT4	1		
000216	000000							
000220	040740	000000	000000	AN36:	.FLT4	7		
000226	000000							
000230	026767	177754	173544	C36:	COMP	AN36,ANS1	:CHECK LEFT HALF	
000236	001401				BREQ	.+4		
000240	104004				HLT+4		:LEFT HALF IS WRONG	
000242	026767	177754	173534		COMP	AN36+2,ANS2	:CHECK LEFT HALF	
000248	001401				BREQ	.+4		
000250	104004				HLT+4		:LEFT HALF IS WRONG	
000254	026767	177744	173524		COMP	AN36+4,ANS3	:CHECK RIGHT HALF	
000260	001401				BREQ	.+4		
000264	104004				HLT+4		:RIGHT HALF IS WRONG	
000268	026767	177734	173514		COMP	AN36+6,ANS4	:CHECK RIGHT HALF	
000274	001401				BREQ	.+4		
000278	104004				HLT+4		:RIGHT HALF IS WRONG	

E03

MAINDEC-11-DCFP3-C
DCFP3.P11

TEST OF DIV AND DIVD MACY!! 27.732) 17-SEP-76 10:28 PAGE 30

```

*****
:TEST 37                                TEST OF DIVD FPU INSTRUCTION
:   7 / 2 = 3.5
:   USING AC2                            FPC = 47600    FEC = N/A
*****

```

```

005300
005302
005306
005312
005316
005320
005324
005326
005330
005334
005336
005344
005346
005354
005356
005364
005366
005374
005376
005400
005406
005410
005412
005416
005418
005420
005422
005424
005426
005428
005430
005432
005434
005436
005438
005440
005442
005444
005446
005448
005450
005452
005454
005456
005458
005460
005462
005464
005466
005468
005470
005472
005474
005476
005478
005480
005482
005484
005486
005488
005490
005492
005494
005496
005498
005500

```

```

005300 104400
005302 170127 047600
005306 172667 000024
005312 174667 000030
005316 170200
005320 222700 047600
005324 001401
005326 104000
005330 174267 173446
005334 000414
005336 040740 000000 000000 N37: .FLT4 7
005344 000000
005346 040400 000000 000000 M37: .FLT4 2
005354 000000
005356 040540 000000 000000 AN37: .FLT4 3.5
005364 000000
005366 026767 177764 173406 C37: CMP AN37,ANS1 :CHECK LEFT HALF
005374 001401 BEQ .+4 :LEFT HALF IS WRONG
005376 104004 HLT+4
005400 026767 177754 173376 CMP AN37+2,ANS2 :CHECK LEFT HALF
005406 001401 BEQ .+4 :LEFT HALF IS WRONG
005410 104004 HLT+4
005412 026767 177744 173366 CMP AN37+4,ANS3 :CHECK RIGHT HALF
005416 001401 BEQ .+4 :RIGHT HALF IS WRONG
005418 104004 HLT+4
005420 026767 177734 173356 CMP AN37+6,ANS4 :CHECK RIGHT HALF
005424 001401 BEQ .+4 :RIGHT HALF IS WRONG
005426 104004 HLT+4

```

```

SCOPE
LDFPS #47600,57760
LDD M37,2 :LOAD 7 INTO AC2
DIVD M37,2 :DIVIDE 7 BY 2
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47600,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47600

STD 2,ANS1
BR C37

:CHECK LEFT HALF
:LEFT HALF IS WRONG

:CHECK LEFT HALF
:LEFT HALF IS WRONG

:CHECK RIGHT HALF
:RIGHT HALF IS WRONG

:CHECK RIGHT HALF
:RIGHT HALF IS WRONG

```

F03

MAINTEN-11-20580-2
0078.P11 TEST

```

*****
:TEST 40                                TEST OF DIVD FPU INSTRUCTION
: 7 / 3 = 2.333333333333333333333333
:   USING AC1                           FPC = 47600     FEC = N/A
*****

```

```

:005436 104400
:005440 170127 047600
:005444 172567 000024
:005450 174567 000030
:005454 170200
:005456 022700 047600
:005462 001401
:005464 104000
:
:005466 174167 173310
:005472 000414
:
:005474 040740 000000 000000 N40: .FLT4 7
:005502 000000
:005504 040500 000000 000000 M40: .FLT4 3
:005512 000000
:005514 040425 052525 052525 AN40: .FLT4 2.333333333333333333333333
:005522 052525
:
:005524 026767 177764 173250 C40: CMP AN40,ANS1 :CHECK LEFT HALF
:005532 001401 BEQ .+4 :LEFT HALF IS WRONG
:005534 104004 HLT+4
:
:005536 026767 177754 173240 CMP AN40+2,ANS2 :CHECK LEFT HALF
:005544 001401 BEQ .+4 :LEFT HALF IS WRONG
:005546 104004 HLT+4
:
:005550 026767 177744 173230 CMP AN40+4,ANS3 :CHECK RIGHT HALF
:005558 001401 BEQ .+4 :RIGHT HALF IS WRONG
:005560 104004 HLT+4
:
:005562 026767 177734 173220 CMP AN40+6,ANS4 :CHECK RIGHT HALF
:005570 001401 BEQ .+4 :RIGHT HALF IS WRONG
:005572 104004 HLT+4

```

Address	Value 1	Value 2	Value 3	Value 4	Register	Instruction	Comment
005436	104400						
005440	170127	047600					
005444	172567	000024					
005450	174567	000030					
005454	170200						
005456	022700	047600					
005462	001401						
005464	104000						
005466	174167	173310					
005472	000414						
005474	040740	000000	000000	N40:	.FLT4 7		
005502	000000						
005504	040500	000000	000000	M40:	.FLT4 3		
005512	000000						
005514	040425	052525	052525	AN40:	.FLT4 2.333333333333333333333333		
005522	052525						
005524	026767	177764	173250	C40:	CMP AN40,ANS1	:CHECK LEFT HALF	
005532	001401				BEQ .+4		
005534	104004				HLT+4	:LEFT HALF IS WRONG	
005536	026767	177754	173240		CMP AN40+2,ANS2	:CHECK LEFT HALF	
005544	001401				BEQ .+4		
005546	104004				HLT+4	:LEFT HALF IS WRONG	
005550	026767	177744	173230		CMP AN40+4,ANS3	:CHECK RIGHT HALF	
005558	001401				BEQ .+4		
005560	104004				HLT+4	:RIGHT HALF IS WRONG	
005562	026767	177734	173220		CMP AN40+6,ANS4	:CHECK RIGHT HALF	
005570	001401				BEQ .+4		
005572	104004				HLT+4	:RIGHT HALF IS WRONG	


```

*****
TEST 42 TEST OF DIVD FPU INSTRUCTION
7 5 = 1.4
USING AC3 FPC = 47600 FEC = N/A
*****

```

```

005732
005734
005740
005744
005750
005752
005756
005760
005762
005766
005770
005776
006000
006006
006010
006016
006020
006026
006030
006032
006040
006042
006044
006052
006054
006056
006064
006066

```

```

104400
170127 047600
172767 000024
174767 000030
170200
022700 047600
001401
104000
174367 173014
000414
040740 000000 000000 M42:
000000
040640 000000 000000 M42:
000000
040263 031463 031463 AN42:
031463
026767 177754 172754 C42:
001401
104004
026767 177754 172744
001401
104004
026767 177744 172734
001401
104004
026767 177734 172724
001401
104004

```

```

SCOPE
LOFPS #47600&57760
LDD M42,3
DIVD M42,3
STFPS FPS
CMP #47600,FPS
SEQ .+4
HLT
STD 3,ANS1
BR C42
.M42: .FLT4 7
.M42: .FLT4 5
.AN42: .FLT4 1.4
C42: CMP AN42,ANS1
      BEQ .+4
      HLT+4
      CMP AN42+2,ANS2
      BEQ .+4
      HLT+4
      CMP AN42+4,ANS3
      BEQ .+4
      HLT+4
      CMP AN42+6,ANS4
      BEQ .+4
      HLT+4

```

```

:LOAD 7 INTO AC3
:DIVIDE 7 BY 5
:STORE FLOATING POINT STATUS
:CHECK FLOATING POINT STATUS
:BRANCH IF OK
:FPS NOT EQUAL TO 47600

:CHECK LEFT HALF
:LEFT HALF IS WRONG

:CHECK LEFT HALF
:LEFT HALF IS WRONG

:CHECK RIGHT HALF
:RIGHT HALF IS WRONG

:CHECK RIGHT HALF
:RIGHT HALF IS WRONG

```

```

:*****
:TEST 43 TEST OF DIVD FPU INSTRUCTION
: 7 / 6 = 1.1666666666666667
: USING AC1 FPC = 47600 FEC = N/A
:*****

```

```

15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070

```

006070	104400					SCOPE		
006072	170127	047600				LDFPS	#47600&57760	
006076	172567	000024				LDD	N43.1	:LOAD 7 INTO AC1
006102	174567	000030				DIVD	M43.1	:DIVIDE 7 BY 6
006106	170200					STFPS	FPS	:STORE FLOATING POINT STATUS
006110	022700	047600				CMP	#47600.FPS	:CHECK FLOATING POINT STATUS
006114	001401					BEQ	+.4	:BRANCH IF OK
006116	104000					HLT		:FPS NOT EQUAL TO 47600
006120	174167	172656				STD	1.ANS1	
006124	000414					BR	043	
006126	040740	000000	000000	N43:	.FLT4	7		
006134	000000							
006136	040700	000000	000000	M43:	.FLT4	6		
006144	000000							
006146	040225	052525	052525	AN43:	.FLT4	1.1666666666666667		
006154	052525							
006156	026767	177764	172616	C43:	CMP	AN43,ANS1		:CHECK LEFT HALF
006164	001401				BEQ	+.4		
006166	104004				HLT+4			:LEFT HALF IS WRONG
006170	026767	177754	172606		CMP	AN43+2,ANS2		:CHECK LEFT HALF
006176	001401				BEQ	+.4		
006200	104004				HLT+4			:LEFT HALF IS WRONG
006202	026767	177744	172576		CMP	AN43+4,ANS3		:CHECK RIGHT HALF
006210	001401				BEQ	+.4		
006212	104004				HLT+4			:RIGHT HALF IS WRONG
006214	026767	177734	172566		CMP	AN43+6,ANS4		:CHECK RIGHT HALF
006222	001401				BEQ	+.4		
006224	104004				HLT+4			:RIGHT HALF IS WRONG

J03

MAINDEC-11-DCFFG-C
DCFFG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 35

```
*****
:TEST 44 TEST OF DIVD FPU INSTRUCTION
: 6 / 5 = 1.2
: USING AC1 FPC = 47600 FEC = N/A
*****

1565
1566
1567
1568
1569
1570
1571 006226 104400 SCOPE
1572 006230 170127 047600 LDFPS #47600&57760
1573 006234 172567 000024 LOD N44,1 ;LOAD 6 INTO AC1
1574 006240 174567 000030 DIVD M44,1 ;DIVIDE 6 BY 5
1575 006244 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1576 006246 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1577 006252 001401 BEQ .+4 ;BRANCH IF OK
1578 006254 104000 HLT ;FPS NOT EQUAL TO 47600
1579
1580 006256 174167 172520 STD 1,ANS1
1581 006262 000414 BR C44
1582
1583 006264 040700 000000 000000 N44: .FLT4 6
1584 006272 000000
1585 006274 040640 000000 000000 M44: .FLT4 5
1586 006302 000000
1587 006304 040231 114631 114631 AN44: .FLT4 1.2
1588 006312 114632
1589
1590 006314 026767 177764 172450 C44: CMP AN44,ANS1 ;CHECK LEFT HALF
1591 006322 001401 BEQ .+4
1592 006324 104004 HLT+4 ;LEFT HALF IS WRONG
1593
1594 006326 026767 177754 172450 CMP AN44+2,ANS2 ;CHECK LEFT HALF
1595 006334 001401 BEQ .+4
1596 006336 104004 HLT+4 ;LEFT HALF IS WRONG
1597
1598 006340 026767 177744 172440 CMP AN44+4,ANS3 ;CHECK RIGHT HALF
1599 006346 001401 BEQ .+4
1600 006350 104004 HLT+4 ;RIGHT HALF IS WRONG
1601
1602 006352 026767 177734 172430 CMP AN44+6,ANS4 ;CHECK RIGHT HALF
1603 006360 001401 BEQ .+4
1604 006362 104004 HLT+4 ;RIGHT HALF IS WRONG
1605
```

K03

MAINDEC-11-DCFG-3
DCFG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 36

```
*****
:TEST 45 TEST OF DIVD FPU INSTRUCTION
: 6 / 4 = 1.5
: USING ACO FPC = 47600 FEC = N/A
*****

1606
1607
1608
1609
1610
1611
1612 006354 104400 SCOPE
1613 006366 170127 047600 LDFPS #47600&57760
1614 006372 172467 000024 LDD N45,0 ;LOAD 6 INTO ACO
1615 006376 174467 000030 DIVD M45,0 ;DIVIDE 6 BY 4
1616 006402 170200 STFPS FPS ;STORE FLOATING POINT STATUS
1617 006404 022700 047600 CMP #47600,FPS ;CHECK FLOATING POINT STATUS
1618 006410 001401 BEQ .+4 ;BRANCH IF OK
1619 006412 104000 HLT ;FPS NOT EQUAL TO 47600
1620
1621 006414 174067 172362 STD 0,ANS1
1622 00642C 000414 BR 045
1623
1624 006422 040700 000000 000000 N45: .FLT4 6
1625 006430 000000
1626 006432 040600 000000 000000 M45: .FLT4 4
1627 006440 000000
1628 006442 040300 000000 000000 AN45: .FLT4 1.5
1629 006450 000000
1630
1631 006452 026767 177764 172322 C45: CMP AN45,ANS1 ;CHECK LEFT HALF
1632 006460 001401 BEQ .+4
1633 006462 104004 HLT+4 ;LEFT HALF IS WRONG
1634
1635 006464 026767 177754 172312 CMP AN45+2,ANS2 ;CHECK LEFT HALF
1636 006472 001401 BEQ .+4
1637 006474 104004 HLT+4 ;LEFT HALF IS WRONG
1638
1639 006476 026767 177744 172302 CMP AN45+4,ANS3 ;CHECK RIGHT HALF
1640 006504 001401 BEQ .+4
1641 006506 104004 HLT+4 ;RIGHT HALF IS WRONG
1642
1643 006510 026767 177734 172272 CMP AN45+6,ANS4 ;CHECK RIGHT HALF
1644 006516 001401 BEQ .+4
1645 006520 104004 HLT+4 ;RIGHT HALF IS WRONG
1646
```

```

1647
1648
1649
1650
1651
1652
1653 006522 104400          SCOPE
1654 006524 170127 047600  LDFPS  #47600&57760
1655 006530 172467 000024  LDD   M46,0          ;LOAD 6 INTO ACO
1656 006534 174467 000030  DIVD  M46,0          ;DIVIDE 6 BY 3
1657 006540 170200          STFPS  FPS           ;STORE FLOATING POINT STATUS
1658 006542 022700 047600  CMP   #47600,FPS     ;CHECK FLOATING POINT STATUS
1659 006546 001401          BEQ   .+4            ;BRANCH IF OK
1660 006550 104000          HLT                   ;FPS NOT EQUAL TO 47600
1661
1662 006552 174067 172224  STD   C,ANS1
1663 006556 000414          BR    C46
1664
1665 006560 040700 000000 000000 N46:  .FLT4  6
1666 006566 000000
1667 006570 040500 000000 000000 M46:  .FLT4  3
1668 006576 000000
1669 006600 040400 000000 000000 AN46: .FLT4  2
1670 006606 000000
1671
1672 006610 026767 177764 172154 C46:  CMP   AN46,ANS1     ;CHECK LEFT HALF
1673 006616 001401          BEQ   .+4
1674 006620 104004          HLT+4          ;LEFT HALF IS WRONG
1675
1676 006622 026767 177754 172154  CMP   AN46+2,ANS2     ;CHECK LEFT HALF
1677 006630 001401          BEQ   .+4
1678 006632 104004          HLT+4          ;LEFT HALF IS WRONG
1679
1680 006634 026767 177744 172144  CMP   AN46+4,ANS3     ;CHECK RIGHT HALF
1681 006642 001401          BEQ   .+4
1682 006644 104004          HLT+4          ;RIGHT HALF IS WRONG
1683
1684 006646 026767 177734 172134  CMP   AN46+6,ANS4     ;CHECK RIGHT HALF
1685 006654 001401          BEQ   .+4
1686 006656 104004          HLT+4          ;RIGHT HALF IS WRONG
1687

```


2:3 11-00FFG-1
10 0:0 0:0 0:0
15 0:0 0:0 0:0
10 0:0 0:0 0:0
0:0 0:0 0:0 0:0

```
*****
TEST 53 TEST OF DIVD FPU INSTRUCTION
4 3 = 1.333333333333333333
USING ACO FPC = 47600 FEC = N/A
*****
```

007545	104400				SCOPE			
007546	104401	047600			LOAD	47600.57760		: LOAD 4 INTO ACO
007547	104402	000024			LD	NS3.0		: DIVIDE 4 BY 3
007548	104403	000030			DIVD	NS3.0		: STORE FLOATING POINT STATUS
007549	104404	000030			STPS	FPS		: CHECK FLOATING POINT STATUS
007550	026700	047600			CMF	47600.FPS		: BRANCH IF OK
007551	026701				BEG	.+4		: FPS NOT EQUAL TO 47600
007552	040000				HIT			
007553	174067	171276			STD	3,ANS1		
007554	000414				BR	C53		
007555	040600	000000	000000	NS3:	.FLT4	4		
007556	000000							
007557	040500	000000	000000	MS3:	.FLT4	3		
007558	000000							
007559	040252	125252	125252	ANS3:	.FLT4	1.333333333333333333		
007560	125252							
007561	026767	177764	171236	C53:	CMF	ANS3,ANS1		: CHECK LEFT HALF
007562	001401				BEG	.+4		
007563	104004				HIT+4			: LEFT HALF IS WRONG
007564	026767	177754	171226		CMF	ANS3+2,ANS2		: CHECK LEFT HALF
007565	001401				BEG	.+4		
007566	104004				HIT+4			: LEFT HALF IS WRONG
007567	026767	177744	171216		CMF	ANS3+4,ANS3		: CHECK RIGHT HALF
007568	001401				BEG	.+4		
007569	104004				HIT+4			: RIGHT HALF IS WRONG
007570	026767	177734	171206		CMF	ANS3+6,ANS4		: CHECK RIGHT HALF
007571	001401				BEG	.+4		
007572	104004				HIT+4			: RIGHT HALF IS WRONG

E04

MAIN 007-11-00550-2
00700.P11 TEST

TEST OF DIVF AND DIVD MACY!! 27(732) 17-SEP-76 10:28 PAGE 43

TEST 54 TEST OF DIVD FPU INSTRUCTION
3 / 2 = 1.5
USING ACC FPC = 47600 FEC = N/A

007636
007637
007638
007639
007640
007641
007642
007643
007644
007645
007646
007647
007648
007649
007650
007651
007652
007653
007654
007655
007656
007657
007658
007659
007660
007661
007662
007663
007664
007665
007666
007667
007668
007669
007670
007671
007672
007673
007674
007675
007676
007677
007678
007679
007680
007681
007682
007683
007684
007685
007686
007687
007688
007689
007690
007691
007692
007693
007694
007695
007696
007697
007698
007699
007700
007701
007702
007703
007704
007705
007706
007707
007708
007709
007710
007711
007712
007713
007714
007715
007716
007717
007718
007719
007720
007721
007722
007723
007724
007725
007726
007727
007728
007729
007730
007731
007732
007733
007734
007735
007736
007737
007738
007739
007740
007741
007742
007743
007744
007745
007746
007747
007748
007749
007750
007751
007752
007753
007754
007755
007756
007757
007758
007759
007760
007761
007762
007763
007764
007765
007766
007767
007768
007769
007770
007771
007772
007773
007774
007775
007776
007777
007778
007779
007780
007781
007782
007783
007784
007785
007786
007787
007788
007789
007790
007791
007792
007793
007794
007795
007796
007797
007798
007799
007800

007636 104400
007637 174067
007638 000024
007639 000030
007640 174467
007641 170200
007642 000030
007643 001401
007644 104000
007645 174067
007646 171140
007647 000414
007648 040500
007649 000000
007650 000000
007651 040400
007652 000000
007653 040300
007654 000000
007655 000000
007656 026767
007657 001401
007658 104004
007659 026767
007660 001401
007661 104004
007662 026767
007663 001401
007664 104004
007665 026767
007666 001401
007667 104004
007668 026767
007669 001401
007670 104004
007671 026767
007672 001401
007673 104004
007674 026767
007675 177764
007676 171100
007677 026767
007678 001401
007679 104004
007680 026767
007681 177754
007682 171070
007683 026767
007684 001401
007685 104004
007686 026767
007687 177744
007688 171060
007689 026767
007690 001401
007691 104004
007692 026767
007693 177734
007694 171050
007695 026767
007696 001401
007697 104004
007698 026767
007699 001401
007700 104004
007701 026767
007702 001401
007703 104004
007704 026767
007705 001401
007706 104004
007707 026767
007708 001401
007709 104004
007710 026767
007711 001401
007712 104004
007713 026767
007714 001401
007715 104004
007716 026767
007717 001401
007718 104004
007719 026767
007720 001401
007721 104004
007722 026767
007723 001401
007724 104004
007725 026767
007726 001401
007727 104004
007728 026767
007729 001401
007730 104004
007731 026767
007732 001401
007733 104004
007734 026767
007735 001401
007736 104004
007737 026767
007738 001401
007739 104004
007740 026767
007741 001401
007742 104004
007743 026767
007744 001401
007745 104004
007746 026767
007747 001401
007748 104004
007749 026767
007750 001401
007751 104004
007752 026767
007753 001401
007754 104004
007755 026767
007756 001401
007757 104004
007758 026767
007759 001401
007760 104004
007761 026767
007762 001401
007763 104004
007764 026767
007765 001401
007766 104004
007767 026767
007768 001401
007769 104004
007770 026767
007771 001401
007772 104004
007773 026767
007774 001401
007775 104004
007776 026767
007777 001401
007778 104004
007779 026767
007780 001401
007781 104004
007782 026767
007783 001401
007784 104004
007785 026767
007786 001401
007787 104004
007788 026767
007789 001401
007790 104004
007791 026767
007792 001401
007793 104004
007794 026767
007795 001401
007796 104004
007797 026767
007798 001401
007799 104004
007800 026767

SCOPE
LOFPS #47600357760
L00 M54.0
DIVD M54.0
LOFPS FPS
CMP #47600.FPS
BEQ .+4
HLT
STD C,ANS1
BR C54
M54: .FLT4 3
M54: .FLT4 2
ANS4: .FLT4 1.5
C54: CMP AN54,ANS1
BEQ .+4
HLT+4
C54: CMP AN54+2,ANS2
BEQ .+4
HLT+4
C54: CMP AN54+4,ANS3
BEQ .+4
HLT+4
C54: CMP AN54+6,ANS4
BEQ .+4
HLT+4

:LOAD 3 INTO ACC
:DIVIDE 3 BY 2
:STORE FLOATING POINT STATUS
:CHECK FLOATING POINT STATUS
:BRANCH IF OK
:FPS NOT EQUAL TO 47600
:CHECK LEFT HALF
:LEFT HALF IS WRONG
:CHECK LEFT HALF
:LEFT HALF IS WRONG
:CHECK RIGHT HALF
:RIGHT HALF IS WRONG
:CHECK RIGHT HALF
:RIGHT HALF IS WRONG


```

*****
TEST 61          TEST OF DIVD AND DIVF
.666666666666666667 / 2 = .3333333333333333
USING ACO & AC4           FPS = 47600  FEC = N/A
*****

```

```

2038
2039
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138

```

010534	104400				SCOPE				
010536	170127	047600			LDFPS	#47600&57760			
010542	172467	000040			LDD	M61,0		:LOAD 2 INTO ACO	
010546	174004				STD	0,%4		:LOAD 2 INTO AC4	
010550	172467	000022			LDD	N61,0		:LJAC .6666666666666666667 INTO ACO	
010554	174404				DIVD	%4,0		:DIVIDE .6666666666666666667 BY 2	
010556	170200				STFPS	FPS		:STORE FLOATING POINT STATUS	
010560	022700	047600			CMP	#47600,FPS		:CHECK FLOATING POINT STATUS	
010564	001401				BEG	.+4		:BRANCH IF OK	
010566	104000				HLT			:FPS NOT EQUAL TO 47600	
010570	174067	170206			STD	0,ANS1		:STORE RESULT	
010574	000414				BR	061			
010576	040052	125252	125252	N61:	.FLT4	.6666666666666666667			
010604	125253								
010606	040400	000000	000000	M61:	.FLT4	2			
010614	000000								
010616	037652	125252	125252	AN61:	.FLT4	.3333333333333333333		:RESULT = .3333333333333333333	
010624	125253								
010626	026767	177764	170146	061:	CMP	AN61,ANS1		:CHECK LEFT HALF	
010634	001401				BEG	.+4			
010636	104004				HLT+4			:LEFT HALF IS WRONG	
010640	026767	177754	170136		CMP	AN61+2,ANS2		:CHECK LEFT HALF	
010646	001401				BEG	.+4			
010650	104004				HLT+4			:LEFT HALF IS WRONG	
010652	026767	177744	170126		CMP	AN61+4,ANS3		:CHECK RIGHT HALF	
010660	001401				BEG	.+4			
010662	104004				HLT+4			:RIGHT HALF IS WRONG	
010664	026767	177734	170116		CMP	AN61+6,ANS4		:CHECK RIGHT HALF	
010672	001401				BEG	.+4			
010674	104004				HLT+4			:RIGHT HALF IS WRONG	

```

:*****
:TEST 62                                TEST OF DIVD FPU INSTRUCTION
:   0 / 0 = 0
:   USING ACO                            FPC = 147604   FEC = 4
:*****

```

```

2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2193

```

010676	104400					SCOPE		
010700	170127	047600				LOFPS	#147604&57760	
010704	172467	000042				LDD	M62,0	:LOAD 0 INTO ACO
010710	174467	000046				DIVD	M62,0	:DIVIDE 0 BY 0
010714	170200					STFPS	FPS	:STORE FLOATING POINT STATUS
010716	170367	170100				STST FEC		:STORE EXCEPTION CODES
010722	022700	147604				CMP	#147604,FPS	:CHECK FLOATING POINT STATUS
010725	001401					BEQ	+.4	:BRANCH IF OK
010730	104000					HLT		:FPS NOT EQUAL TO 147604
010732	022767	000004	170062			CMP	#4, FEC	:CHECK FLOATING EXCEPTION CODE
010740	001401					BEQ	+.4	:BRANCH IF OK
010742	104000					HLT		:FEC NOT EQUAL TO 4
010744	174067	170032				STD	0,ANS1	
010750	000414					BR	062	
010752	000000	000000	000000	N62:	.FLT4	0		
010760	000000							
010762	000000	000000	000000	M62:	.FLT4	0		
010770	000000							
010772	000000	000000	000000	AN62:	.FLT4	0		
011000	000000							
011002	026767	177764	167772	062:		CMP	AN62,ANS1	:CHECK LEFT HALF
011010	001401					BEQ	+.4	
011012	104004					HLT+4		:LEFT HALF IS WRONG
011014	026767	177754	167762			CMP	AN62+2,ANS2	:CHECK LEFT HALF
011022	001401					BEQ	+.4	
011024	104004					HLT+4		:LEFT HALF IS WRONG
011026	026767	177744	167752			CMP	AN62+4,ANS3	:CHECK RIGHT HALF
011034	001401					BEQ	+.4	
011036	104004					HLT+4		:RIGHT HALF IS WRONG
011040	026767	177734	167742			CMP	AN62+6,ANS4	:CHECK RIGHT HALF
011046	001401					BEQ	+.4	
011050	104004					HLT+4		:RIGHT HALF IS WRONG

```

2197
2198
2199
2190
2191
2192
2193 011052 104400
2194 011054 170127 047600
2195 011060 172467 000042
2196 011064 174467 000046
2197 011070 170200
2198 011072 170367 167724
2199 011076 022700 147600
2200 011102 001401
2201 011104 104000
2202
2203 011106 022767 000004 167706
2204 011114 001401
2205 011116 104000
2206
2207 011120 174067 167656
2208 011124 000414
2209
2210 011126 037652 125252 125252 N63: .FLT4 .33333333333333333333
2211 011134 125253
2212 011136 000000 000000 000000 M63: .FLT4 0
2213 011144 000000
2214 011146 037652 125252 125252 AN63: .FLT4 .33333333333333333333
2215 011154 125253
2216
2217 011156 026767 177764 167616 063: CMP AN63,ANS1 ;CHECK LEFT HALF
2218 011164 001401 BEQ .+4 ;LEFT HALF IS WRONG
2219 011166 104004 HLT+4 ;LEFT HALF IS WRONG
2220
2221 011170 026767 177754 167606 CMP AN63+2,ANS2 ;CHECK LEFT HALF
2222 011176 001401 BEQ .+4 ;LEFT HALF IS WRONG
2223 011200 104004 HLT+4 ;LEFT HALF IS WRONG
2224
2225 011202 026767 177744 167576 CMP AN63+4,ANS3 ;CHECK RIGHT HALF
2226 011210 001401 BEQ .+4 ;RIGHT HALF IS WRONG
2227 011212 104004 HLT+4 ;RIGHT HALF IS WRONG
2228
2229 011214 026767 177734 167566 CMP AN63+6,ANS4 ;CHECK RIGHT HALF
2230 011222 001401 BEQ .+4 ;RIGHT HALF IS WRONG
2231 011224 104004 HLT+4 ;RIGHT HALF IS WRONG
2232

```

```

:*****
:TEST 63 TEST OF DIVD FPU INSTRUCTION
: .33333333333333333333 / 0 = .33333333333333333333
: USING ACD FPC = 147600 FEC = 4
:*****

```

```

SCOPE
LDFPS #147600&57760
LDD N63,0 ;LOAD .33333333333333333333 INTO ACD
DIVD M63,0 ;DIVIDE .33333333333333333333 BY 0
STFPS FPS ;STORE FLOATING POINT STATUS
STST FEC ;STORE EXCEPTION CODES
CMP #147600,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 147600

CMP #4, FEC ;CHECK FLOATING EXCEPTION CODE
BEQ .+4 ;BRANCH IF OK
HLT ;FEC NOT EQUAL TO 4

STD 0,ANS1
BR 053

CMP AN63,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4 ;LEFT HALF IS WRONG

CMP AN63+2,ANS2 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4 ;LEFT HALF IS WRONG

CMP AN63+4,ANS3 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4 ;RIGHT HALF IS WRONG

CMP AN63+6,ANS4 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4 ;RIGHT HALF IS WRONG

```

2233	011226	104400			DCNE:	SCOPE		
2234	011230	032737	002000	177570		BIT	#SW10,2#SWR	;RING THE BELL?
2235	011236	001005				BNE	1\$;NO!
2236	011240	012767	000007	001242		MOV	#BELL,.TYPE	;TYPE A BELL
2237	011246	000004	012510			TYPE	..TYPE	
2238	011252	005046			1\$:	CLR	-(6)	;CLEAR TRACE TRAP
2239	011254	032737	010000	177570		BIT	#SW12,2#SWR	;RUN WITH TRT?
2240	011262	001010				BNE	2\$	
2241	011264	005167	001222			COM	TRPB	
2242	011270	100005				BPL	2\$	
2243	011272	052716	000020			BIS	#20,(6)	;SET TRACE TRAP
2244	011276	012746	001062			MOV	#BEGIN,-(6)	;JUMP TO START OF TEST
2245	011302	000412				BR	YESRT	
2246	011304	012746	001062		2\$:	MOV	#BEGIN,-(6)	;JUMP TO START OF TEST
2247	011310	013700	000042			MOV	2#42,R0	;GET MONITOR ADDRESS
2248	011314	001404				BEQ	3\$;IF NONE
2249	011316	004710				JSR	7,(0)	;GO TO MONITOR
2250	011320	000240				NOP		
2251	011322	000240				NOP		
2252	011324	000240				NOP		
2253	011326	000002			3\$:	RTI		
2254	011330	000002			YESRT:	RTI		;RETURN TO PROGRAM FROM TRAP
2255								
2256	011332	032737	000400	177570	.EMT:	BIT	#SW08,2#SWR	;KILL LDUB OR LOOP ON SPEC. TEST
2257	011340	001404				BEQ	1\$	
2258	011342	123767	177570	167430		CMPB	2#SWR,ICNT	;ON RIGHT TEST? *SW7-0*
2259	011350	001437				BEQ	OVER	
2260	011352	113703	177570		1\$:	MOV B	2#SWR,R3	;GET UB BITS
2261	011356	170003				LDUB		
2262	011360	032737	040000	177570		BIT	#SW14,2#SWR	;LOOP ON TEST
2263	011366	001026				BNE	KIT	
2264	011370	032737	004000	177570		BIT	#SW11,2#SWR	;KILL ITERATIONS
2265	011376	001012				BNE	SAVLAD	
2266	011400	105767	167375			TSTB	ICNT+1	
2267	011404	001404				BEQ	2\$;BRANCH IF FIRST
2268	011406	125767	001106	167365		CMPB	TIMES,ICNT+1	;DONE?
2269	011414	001013				BNE	KIT	;BRANCH IF NOT
2270	011416	112767	000001	167355	2\$:	MOV B	#1,ICNT+1	;FIRST ITERATION
2271	011424	105267	167350		SAVLAD:	INCB	ICNT	;COUNT TEST NUMBERS
2272	011430	011667	001060			MOV	(6),LAD	;SAVE LOOP ADDRESS
2273	011434	016737	167340	177570		MOV	ICNT,2#DISPLAY	;DISPLAY TEST NO. AND ITERATION COUNT
2274	011442	000002				RTI		;RETURN
2275								
2276	011444	105267	167331		KIT:	INCB	ICNT+1	
2277	011450	016737	167324	177570	OVER:	MOV	ICNT,2#DISPLAY	;SET UP DISPLAY
2278	011456	005767	001032			TST	LAD	;FIRST ONE?
2279	011462	001760				BEQ	SAVLAD	
2280	011464	016716	001024			MOV	LAD,(6)	;FUDGE RETURN ADDRESS
2281	011470	000002				RTI		;FIXES PS

2282	011472	032737	002000	177570	.TRP:	BIT	#SW10, @#SWR	: BELL ON ERROR?
2283	011500	001405				BEQ	1\$: NO - SKIP
2284	011502	012767	000007	001000		MOV	#BELL, .TYPE	: TYPE A BELL
2285	011510	000004	012510			TYPE	.TYPE	
2286	011514	004767	000406		1\$:	JSR	PC.ERROR	: COUNT THE NUMBER OF ERRORS
2287	011520	010446				MOV	R4, -(6)	
2288	011522	032737	020000	177570		BIT	#SW13, @#SWR	: SKIP TYPEOUT IF SET
2289	011530	001072				BNE	4\$	
2290	011532	000004	012456			TYPE	RETURN	
2291	011536	016646	000002			MOV	2(6), -(6)	: PUT ADDRESS OF INSTRUCTION ON STACK
2292	011542	162716	000002			SUB	#2, (6)	
2293	011546	011605				MOV	(6), TTY	: TYPE (6) IN OCTAL
2294	011550	004767	000212			JSR	%7, PRINTR	: TYPE LEADING ZERO'S
2295	011554	000004	012464			TYPE	,SPACE+3	
2296	011560	010005				MOV	R0, TTY	: TYPE R0 IN OCTAL
2297	011562	004767	000200			JSR	%7, PRINTR	: TYPE LEADING ZERO'S
2298	011566	000004	012465			TYPE	,SPACE+4	
2299	011572	012703	001002			MOV	#ANS1, R3	: ADDRESS OF DATA
2300	011576	113604				MOVB	2(6)+, R4	: AMOUNT OF DATA IN TABLE
2301	011600	001426				BEQ	3\$	
2302	011602	100016				BPL	2\$: TYPE STACK?
2303	011604	016667	000006	167170		MOV	6(6), ANS1	
2304	011612	016667	000010	167164		MOV	10(6), ANS2	
2305	011620	016667	000012	167160		MOV	12(6), ANS3	
2306	011626	016667	000014	167154		MOV	14(6), ANS4	
2307	011634	042704	177600			BIC	#177600, R4	: CLEAR SIGN
2308	011640	000004	012465		2\$:	TYPE	,SPACE+4	
2309	011644	012305				MOV	(3)+, TTY	: TYPE (3)+ IN OCTAL
2310	011646	004767	000114			JSR	%7, PRINTR	: TYPE LEADING ZERO'S
2311	011652	005304				DEC	R4	
2312	011654	001371				BNE	2\$	
2313	011656	005700			3\$:	TST	FPS	
2314	011660	100016				BPL	4\$	
2315	011662	000004	012461			TYPE	,SPACE	
2316	011666	170367	167130			STST	FEC	
2317	011672	016705	167124			MOV	FEC, TTY	: TYPE FEC IN OCTAL
2318	011676	004767	000064			JSR	%7, PRINTR	: TYPE LEADING ZERO'S
2319	011702	000004	012464			TYPE	,SPACE+3	
2320	011706	016705	167112			MOV	FEA, TTY	: TYPE FEA IN OCTAL
2321	011712	004767	000050			JSR	%7, PRINTR	: TYPE LEADING ZERO'S
2322	011716	012604			4\$:	MOV	(6)+, R4	
2323	011720	005737	177570			TST	@#SWR	: HALT ON ERROR
2324	011724	100001				BPL	+.4	: SKIP IF CONTINUE
2325	011726	000000				HALT		: HALT ON ERROR!
2326	011730	032737	001000	177570		BIT	#SW09, @#SWR	: CHECK FOR INHIBIT LOOP ON ERROR
2327	011736	001001				BNE	+.4	: SKIP IF LOOP ON ERROR
2328	011740	000002				RTI		
2329	011742	105067	167033			CLRB	ICNT+1	
2330	011746	032737	000400	177570		BIT	#SW08, @#SWR	: CHECK FOR LOAD MICROBREAK
2331	011754	001233				BNE	KIT	: BRANCH IF NOT
2332	011756	113703	177570			MOVB	@#SWR, R3	: PUT MICROBREAK ADDRESS IN R3
2333	011762	170003				LDUB		: LOAD MICROBREAK
2334	011764	000627				BR	KIT	: LOOP ON TEST UNTIL NO ERRORS

TEST OF DIVF AND DIVD CROSS REFERENCE TABLE -- USER SYMBOLS

1393	1397	1393	1397								
1424	1428	1424	1428								
1516	1520	1516	1520								
1551	1561	1551	1561								
1598	1602	1598	1602								
1625	1643	1625	1643								
1676	1684	1676	1684								
1721	1725	1721	1725								
1758	1766	1758	1766								
1802	1807	1802	1807								
1844	1848	1844	1848								
1885	1889	1885	1889								
1925	1930	1925	1930								
1967	1971	1967	1971								
2008	2013	2008	2013								
2049	2053	2049	2053								
2090	2094	2090	2094								
2133	2137	2133	2137								
2179	2183	2179	2183								
2225	2229	2225	2229								
2352*	2353	2338*	2353	2355*	2367*						
2246		2244									
2422*	2422*	2421*	2422*								
2157	2198*	2152*	2198*	2203	2316*	2317					
483	497	483	497								
1045	1053	1045	1053								

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

U. S. AIR FORCE
HEADQUARTERS
WASHINGTON, D. C.

1029	1990
1990	1990
1911	1911
1852	1852
1990	1990
2024	2024
675	675
2075	2075
1119	1119
164	164
2210	2210
631	631
227	227
47	47
66	66
66	66
700	700
734	734
760	760
786	786
812	812
838	838
864	864
890	890
916	916
942	942
968	968
994	994
1020	1020
1046	1046
1072	1072
1098	1098
1124	1124
1150	1150
1176	1176
1202	1202
1228	1228
1254	1254
1280	1280
1306	1306
1332	1332
1358	1358
1384	1384
1410	1410
1436	1436
1462	1462
1488	1488
1514	1514
1540	1540
1566	1566
1592	1592
1618	1618
1644	1644
1670	1670
1696	1696
1722	1722
1748	1748
1774	1774
1800	1800
1826	1826
1852	1852
1878	1878
1904	1904
1930	1930

J05

OSI	010170	1991	2000*												
OS7	010326	2032	2041*												
OS6	001734	604	609*												
OS60	010464	2073	2082*												
OS61	010526	2115	2125*												
OS62	011002	2162	2171*												
OS63	011156	2209	2217*												
OS64	002032	630	634*												
POWDN	=000007	389*	2286*	2364*	2377*	2378*									
POWUP	012170	447	2379*	2421											
PRINTR	012260	2398	2401*												
PRINTS	011766	2294	2297	2310	2318	2321	2335*								
PRINTS	011775	2327*													
PRINTS	=177775	2327*													
RETURN	012455	2290	2446*												
RETURN	=000000	381*	450*	2247*	2296	2374*	2391	2410*							
RETURN	=000001	382*	2392	2402*	2403*	2409*									
RETURN	=000002	383*	2393	2408*											
RETURN	=000003	384*	2260*	2299*	2332*	2394	2407*								
RETURN	=000004	385*	2287	2300*	2307*	2311*	2322*	2339	2340*	2358	2363*	2395	2406*		
RETURN	=000005	386*	2396	2405*											
SAVE6	012470	2397*	2401	2450*											
SAVEAD	011424	2265	2271*	2279											
SCOPE	=104400	376*	454	490	516	542	568	594	620	646	672	698	724	750	
		776	802	828	854	880	906	932	958	984	1010	1038	1079	1100	
		1161	1202	1243	1284	1325	1366	1407	1448	1489	1530	1571	1612	1653	
		1694	1735	1776	1817	1858	1899	1940	1981	2022	2063	2104	2147	2193	
		2233													
SP	=000006	388*	435*	445*	2397	2401*									
SPACE	012461	2295	2298	2308	2315	2319	2447*								
SPACE	=170005	405*													
SPACE	=170007	406*													
SR	=177570	374*	375	2234	2239	2256	2258	2260	2262	2264	2282	2289	2323	2326	
		2330	2332												
SW08	=000400	403*	2356	2330											
SW09	=001000	402*	2326												
SW10	=002000	401*	2234	2282											
SW11	=004000	400*	2264												
SW12	=010000	399*	2239												
SW13	=020000	398*	2288												
SW14	=040000	397*	2262												
SW15	=100000	396*													
TIME6	012520	2268	2459*												
TRP6	012512	2241*	2456*												
TTY	=000005	387*	2293*	2296*	2309*	2317*	2320*	2344*	2346*	2348*	2428	2429*	2430	2432	
		2440*	2441*	2442	2443*										
TYPE	=000004	378*	2237	2285	2290	2295	2298	2308	2315	2319	2362	2423			
UPVEC	012504	2379*	2380*	2398*	2454*										
YES6	011330	438*	446	2245	2254*										
	=012522	410*	411	412*	416*	421*	470	479	482	496	505	508	522	523	
		524	548	557	560	574	583	596	600	609	612	626	630	631	
		652	661	664	678	687	690	704	713	716	730	739	743	744	
		765	768	782	791	794	808	817	820	834	843	846	850	851	
		872	886	895	898	912	921	924	938	947	950	964	968	969	
		990	999	1002	1016	1025	1028	1044	1059	1062	1066	1070	1073	1074	
		1103	1107	1111	1126	1140	1144	1148	1152	1167	1181	1195	1198	1199	

DUMP	371*	2293	2296	2309	2317	2320								
PRINT	371*	2423												
SDUMP	371*													
STATUS	371*	469	494	520	546	572	598	624	650	676	702	728	754	780
	371*	859	884	910	936	962	989	1014	1042	1068	1124	1155	1206	1247
	371*	1370	1411	1452	1493	1534	1575	1616	1657	1698	1759	1790	1821	1862
	371*	1985	2026	2067	2110	2151	2197							
TYPEN	371*	2236	2284											
SDIVD	459*	1032	1073	1114	1155	1196	1237	1278	1319	1360	1401	1442	1483	1524
	459*	1647	1688	1729	1770	1811	1852	1893	1934	1975	2016	2057	2141	2187
SDIVDR	459*	2096												
SDIVF	459*	495	511	537	563	589	615	641	667	693	719	745	771	797
	459*	875	901	927	953	979	1005							923

JMP	414														
JSR	2249	2286	2294	2297	2310	2318	2321	2377							
LDC	1040	1081	1122	1163	1204	1245	1286	1327	1368	1409	1450	1491	1532	1573	1614
	1655	1696	1737	1778	1819	1860	1901	1942	1983	2024	2065	2106	2108	2149	2195
	2387	2389	2412	2414	2416	2417	2418	2419							
LDF	456	492	518	544	570	596	622	648	674	700	726	752	778	804	830
	856	882	908	934	960	986	1012								
LDFPS	465	491	517	543	569	595	621	647	673	699	725	751	777	803	829
	855	881	907	933	959	985	1011	1039	1080	1121	1162	1203	1244	1285	1326
	1367	1408	1449	1490	1531	1572	1613	1654	1695	1736	1777	1818	1859	1900	1941
	1982	2023	2064	2105	2148	2194	2420								
LDCB	2251	2333													
MOV	435	436	438	441	444	445	446	447	448	449	450	451	452	453	454
	455	456	2236	2244	2246	2247	2272	2273	2277	2290	2294	2297	2291	2293	2296
	2299	2303	2304	2305	2306	2309	2317	2320	2322	2339	2340	2363	2374	2379	2380
	2391	2392	2393	2394	2395	2396	2397	2398	2401	2405	2406	2407	2408	2409	2410
	2421	2422	2428	2429	2435	2442	2443								
MOV8	2260	2270	2300	2332	2335	2338	2360	2432							
NOP	2250	2251	2252												
RCL	2344	2346	2348												
ROLB	2345	2347	2349												
RTI	420	2253	2254	2274	2281	2328	2424	2444							
RTS	2364	2378													
SETD	2382	2411													
STD	1047	1088	1129	1170	1211	1252	1293	1334	1375	1416	1457	1498	1539	1580	1621
	1662	1703	1744	1785	1826	1867	1908	1949	1990	2031	2072	2107	2115	2161	2207
	2383	2384	2385	2386	2388	2390	2413	2415							
STF	473	499	525	551	577	603	629	655	681	707	733	759	785	811	837
	863	889	915	941	967	993	1019								
STFPS	417	468	494	520	546	572	598	624	650	676	702	728	754	780	806
	832	858	884	910	936	962	988	1014	1042	1083	1124	1165	1206	1247	1288
	1329	1370	1411	1452	1493	1534	1575	1616	1657	1698	1739	1780	1821	1862	1903
	1944	1985	2026	2067	2110	2151	2197	2381							
STST	418	2152	2198	2316											
SUB	2292														
TRAP	376														
TST	437	2278	2313	2323											
TSTB	2256	2350	2353	2430	2433										
.ASCIZ	2424	2446	2447												
.BLKW	2366														
.ENABL	371														
.ENC	2460														
.ENDC	469	473	495	499	521	525	547	551	573	577	599	603	625	629	651
	655	677	681	703	707	729	733	755	759	781	785	807	811	933	837
	859	863	885	889	911	915	937	941	963	967	989	993	1015	1019	1043
	1047	1084	1088	1125	1129	1166	1170	1207	1211	1248	1252	1289	1293	1330	1334
	1371	1375	1412	1416	1453	1457	1494	1498	1535	1539	1576	1580	1617	1621	1658
	1662	1699	1703	1740	1744	1781	1785	1822	1826	1863	1867	1904	1908	1945	1949
	1986	1990	2027	2031	2068	2072	2111	2115	2153	2161	2199	2207			
.EVEN	2424	2449													
.FLT2	475	476	477	501	502	503	527	528	529	553	554	555	579	580	581
	605	606	607	631	632	633	657	658	659	683	684	685	709	710	711
	735	736	737	761	762	763	787	788	789	813	814	815	839	840	841
	865	866	867	891	892	893	917	918	919	943	944	945	969	970	971
	995	996	997	1021	1022	1023									
.FLT4	1050	1052	1054	1091	1093	1095	1132	1134	1136	1173	1175	1177	1214	1216	1218

