

MAR 1982 COPYRIGHT@ 1981 MADE IN USA ST ANLYZR DIAG AH-TOOSA-MC FICHE 2 OF 2 CDS11 CDS-11

.REM &

IDENTIFICATION

PRODUCT CODE: AC-TOO3A-MC

PRODUCT NAME: CVCDBAO CDS-11 ST ANLYZR DIAG

PRODUCT DATE: SEPTEMBER 1981

MAINTAINER: DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1981 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL

PDP
DECUS

UNIBUS

MASSBUS

REVISION HISTORY

REVISION

DATE

REASONS

, A

SEPTEMBER 1981

FIRST RELEASE

TABLE OF CONTENTS

1.0	GENERAL INFORMATION PROGRAM ABSTRACT SYSTEM REQUIREMENTS RELATED DOCUMENTS AND STANDARDS DIAGNOSTIC HIERARCHY PREREQUISITES ASSUMPTIONS
2.0	OPERATING INSTRUCTIONS COMMANDS SWITCHES FLAGS HARDWARE QUESTIONS SOFTWARE QUESTIONS EXTENDED P-TABLE DIALOGUE QUICK STARTUP PROCEDURE
3.0	ERROR INFORMATION
4.0	PERFORMANCE AND PROGRESS REPORTS
5.0	DEVICE INFORMATION TABLES
6.0	TEST SUMMARIES

- GENERAL INFORMATION 1.0
- PROGRAM ABSTRACT

THE CDS-11 STATE ANALYZER DIAGNOSTIC WILL TEST ALL THE LOGIC ON THE STATE ANALYZER MODULE EXCEPT THAT LOGIC PERTAINING TO THE SYSTEM BUS. THE DIAGNOSTIC WILL CHECK ALL THE BITS IN CONTROL REGISTER O AND CONTROL REGISTER 2. THE DIAGNOSTIC WILL CHECK THE TRACE RAM ADDRESS REGISTER, THE TRACE RAM DATA IN BUFFERS, THE TRACE RAM'S, THE OR ADDRESS REGISTER, THE OR ARRAY RAM'S, THE AND ARRAY RAM'S, THE EVENT COUNTER REGISTERS, THE EVENT COUNTERS AND EVENT COUNTER LOGIC, THE FUNCTION SELECT FLIP-FLOP LOGIC, THE TRACING FLIP-FLOP LOGIC. THE SBL FLIP-FLOP LOGIC AND THE EXTERNAL PROBE LOGIC.

THIS DIAGNOSTIC HAS BEEN WRITTEN FOR USE WITH THE DIAGNOSTIC RUNTIME SERVICES SOFTWARE (SUPERVISOR). THESE SERVICES PROVIDE THE INTERFACE TO THE OPERATOR AND TO THE SOFTWARE ENVIRONMENT. THIS PROGRAM CAN BE USED WITH XXDP+, ACT, APT, SLIDE AND PAPER TAPE. FOR A COMPLETE DESCRIPTION OF THE RUNTIME SERVICES, REFER TO THE XXDP+ USER'S MANUAL. THERE IS A BRIEF DESCRIPTION OF THE RUNTIME SERVICES IN SECTION 2 OF THIS DOCUMENT.

THIS PROGRAM WAS NOT BEEN TESTED IN THE APT ENVIRONMENT, HOWEVER, THE APT INTERFACE HAS BEEN PROVIDED IN THE DIAGNOSTIC.

- 1.2 SYSTEM REQUIREMENTS
- 1. LSI-11 OR EQUIVALENT TYPE CPU WITH Q-BUS
- 2. MINIMUM OF 16K WORDS OF MEMORY 3. CONSOLE TERMINAL AND CONTROLLER
- CDS-11 BACKPLANE AND CABLES STATE ANALYZER MODULE(S) (M8741)
- 6. MXV11 MODULE AND CDS-11 ROMS
- STORAGE DEVICE WITH CONTROLLER (OPTIONAL)
- 8. XXDP+ MEDIA FOR STORAGE DEVICE (OPTIONAL)

1.3 RELATED DOCUMENTS AND STANDARDS

CHOUS? XXDP+ USER'S MANUAL (THE ''?' IN CHOUS INDICATES THE REVISION LEVEL OF THE DOCUMENT. AT THE TIME THIS PROGRAM WAS WRITTEN, THE REVISION LEVEL WAS "E".

1.4 DIAGNOSTIC HIERARCY PREREQUISITES

ALL HARDWARE THAT IS SPECIFIED IN SECTION 1.2 OF THIS DOCUMENT MUST BE OPERATIONAL AND FREE OF ALL FAULTS.

IF THE EXTERNAL PROBE AND THE STATE ANALYZER EXTERNAL PROBE LOGIC ARE TO BE TESTED BY THE DIAGNOSTIC, THE OPERATOR MUST PLUG THE EXTERNAL PROBE INTO THE STATE ANALYZER AND CONNECT THE EXTERNAL PROBE LEADS 7:0 TO EVENT COUNTER REGISTER O SIGNAL LINES SDBL 7:0 L RESPECTIVELY. THE EXTERNAL PROBE LEAD FOR THE CLK MUST BE CONNECTED TO EVENT COUNTER 1'S SIGNAL LINE SDBL8 L.

- 1.5 ASSUMPTIONS
- 2.0 OPERATING INSTRUCTIONS

THIS SECTION CONTAINS A BRIEF DESCRIPTION OF THE RUNTIME SERVICES. FOR DETAILED INFORMATION, REFER TO THE XXDP+ USER'S MANUAL (CHQUS).

2.1 COMMANDS

THERE ARE FLEVEN LEGAL COMMANDS FOR THE DIAGNOSTIC RUNTIME SERVICES (SUPERVISOR). THIS SECTION LISTS THE COMMANDS AND GIVES A VERY BRIEF DESCRIPTION OF THEM. THE XXDP+ USER'S MANUAL HAS MORE DETAILS.

COMMAND	EFFECT
START	START THE DIAGNOSTIC FROM AN INITIAL STATE
RESTART	START THE DIAGNOSTIC WITHOUT INITIALIZING
CONTINUE	CONTINUE AT TEST THAT WAS INTERRUPTED (AFTER AC)
PROCEED	CONTINUE FROM AN ERROR HALT
EXIT	RETURN TO XXDP+ MONITOR (XXDP+ OPERATION ONLY!)
ADD	ACTIVATE A UNIT FOR TESTING (ALL UNITS ARE
	CONSIDERED TO BE ACTIVE AT START TIME
DROP	DEACTIVATE A UNIT
PRINT	PRINT STATISTICAL INFORMATION (IF IMPLEMENTED
	BY THE DIAGNOSTIC - SECTION 4.0)
DISPLAY	TYPE A LIST OF ALL DEVICE INFORMATION
FLAGS	TYPE THE STATE OF ALL FLAGS (SEE SECTION 2.3)
ZFLAGS	CLEAR ALL FLAGS (SEE SECTION 2.3)

A COMMAND CAN BE RECOGNIZED BY THE FIRST THREE CHARACTERS. SO YOU MAY, FOR EXAMPLE, TYPE 'STA' INSTEAD OF 'START'.

2.2 SWITCHES

THERE ARE SEVERAL SWITCHES WHICH ARE USED TO MODIFY SUPERVISOR OPERATION. THESE SWITCHES ARE APPENDED TO THE LEGAL COMMANDS. ALL OF THE LEGAL SWITCHES ARE TABULATED BELOW WITH A BRIEF DESCRIPTION OF EACH. IN THE DESCRIPTIONS BELOW, A DECIMAL NUMBER IS DESIGNATED BY 'DDDDD'.

SWITCH	EFFECT
/TESTS:LIST	EXECUTE ONLY THOSE TESTS SPECIFIED IN THE LIST. LIST IS A STRING OF TEST NUMBERS, FOR EXAMPLE - /TESTS:1:5:7-10.
	THIS LIST WILL CAUSE TESTS 1,5,7,8,9,10 TO
	BE RUN. ALL OTHER TESTS WILL NOT BE RUN.
/PASS:DDDDD	EXECUTE DDDDD PASSES (DDDDD = 1 TO 64000)
/FLAGS:FLGS	SET SPECIFIED FLAGS. FLAGS ARE DESCRIBED
	IN SECTION 2.3.
/EOP:DDDDD	REPORT END OF PASS MESSAGE AFTER EVERY
	DDDDD PASSES ONLY. (DDDDD = 1 TO 64000)
/UNITS:LIST	TEST/ADD/DROP ONLY THOSE UNITS SPECIFIED
	IN THE LIST. LIST EXAMPLE - /UNITS:0:5:10-12
	USE UNITS 0,5,10,11,12 (UNIT NUMBERS = 0-63)

EXAMPLE OF SWITCH USAGE:

START/TESTS:1-5/PASS:1000/EOP:100

THE EFFECT OF THIS COMMAND WILL BE: 1) TESTS 1 THROUGH 5 WILL BE EXECUTED, 2) ALL UNITS WILL BE TESTED 1000 TIMES AND 3) THE END OF PASS MESSAGES WILL BE PRINTED AFTER EACH 100 PASSES ONLY. A SWITCH CAN BE RECOGNIZED BY THE FIRST THREE CHARACTERS. YOU MAY, FOR EXAMPLE, TYPE '/TES:1-5' INSTEAD OF '/TESTS:1-5'.

BELOW IS A TABLE THAT SPECIFIES WHICH SWITCHES CAN BE USED BY EACH COMMAND.

	TESTS	PASS	FLAGS	EOP	UNITS
START RESTART CONTINUE PROCEED DROP ADD PRINT	X	X X X	X X X	X X X	X X X
DISPLAY FLAGS ZFLAGS EXIT		•			x

2.3 FLAGS

FLAGS ARE USED TO SET UP CERTAIN OPERATIONAL PARAMETERS SUCH AS LOOPING ON ERROR. ALL FLAGS ARE CLEARED AT STARTUP AND REMAIN CLEARED UNTIL EXPLICITLY SET USING THE FLAGS SWITCH. FLAGS ARE ALSO CLEARED AFTER A START COMMAND UNLESS SET USING THE FLAG SWITCH. THE ZFLAGS COMMAND MAY ALSO BE USED TO CLEAR ALL FLAGS. WITH THE EXCEPTION OF THE START AND ZFLAGS COMMANDS, NO COMMANDS AFFECT THE STATE OF THE FLAGS; THEY REMAIN SET OR CLEARED AS SPECIFIED BY THE LAST FLAG SWITCH.

FLAG	EFFECT
HOE	HALT ON ERROR - CONTROL IS RETURNED TO RUNTIME SERVICES COMMAND MODE
LOE IER*	LOOP ON ERROR INHIBIT ALL ERROR REPORTS
IBE*	INHIBIT ALL ERROR REPORTS EXCEPT FIRST LEVEL (FIRST LEVEL CONTAINS
IXE*	ERROR TYPE, NUMBER, PC, TEST AND UNIT) INHIBIT EXTENDED ERROR REPORTS (THOSE
PRI	CALLED BY PRINTX MACRO'S) DIRECT MESSAGES TO LINE PRINTER
PNT BOE	PRINT TEST NUMBER AS TEST EXECUTES 'BELL' ON ERROR
ISR ISR	UNATTENDED MODE (NO MANUAL INTERVENTION) INHIBIT STATISTICAL REPORTS (DOES NOT APPLY TO DIAGNOSTICS WHICH DO NOT SUPPORT STATISTICAL REPORTING)

USER DOCUMENTATION MACY11 30(1046) 16-SEP-81 15:15 PAGE 7

SEQ 0007

IDR INHIBIT PROGRAM DROPPING OF UNITS

ADR EXECUTE AUTODROP CODE

LOT LOOP ON TEST

EVL EXECUTE EVALUATION (UN DIAGNOSTICS WHICH HAVE EVALUATION SUPPORT)

*ERROR MESSAGES ARE DESCRIBED IN SECTION 3.1

SEE THE XXDP+ USER'S MANUAL FOR MORE DETAILS ON FLAGS. YOU MAY SPECIFY MORE THAN ONE FLAG WITH THE FLAG SWITCH. FOR EXAMPLE, TO CAUSE THE PROGRAM TO LOOP ON ERROR, INHIBIT ERROR REPORTS AND TYPE A 'BELL' ON ERROR, YOU MAY USE THE FOLLOWING STRING:

/FLAGS:LOE: IER:BOE

2.4 HARDWARE QUESTIONS

WHEN A DIAGNOSTIC IS STARTED, THE RUNTIME SERVICES WILL PROMPT THE USER FOR HARDWARE INFORMATION BY TYPING 'CHANGE HW (L) ?'' YOU MUST ANSWER 'Y' AFTER A START COMMAND UNLESS THE HARDWARE INFORMATION HAS BEEN 'PRELOADED' USING THE SETUP UTILITY (SEE CHAPTER 6 OF THE XXDP+ USER'S MANUAL). WHEN YOU ANSWER THIS QUESTION WITH A 'Y', THE RUNTIME SERVICES WILL ASK FOR THE NUMBER OF UNITS (IN DECIMAL). YOU WILL THEN BE ASKED THE FOLLOWING QUESTIONS FOR EACH UNIT.

CSR ADDRESS: DEVICE NUMBER: EXTERNAL PROBE CONNECTED:

NOTE: IF THE EXTERNAL PROBE AND THE STATE ANALYZER'S EXTERNAL PROBE LOGIC IS TO BE TESTED, REFER TO SECTION 1.4 OF THIS DOCUMENT FOR THE EXTERNAL PROBE CONNECTIONS.

2.5 SOFTWARE QUESTIONS

AFTER YOU HAVE ANSWERED THE HARDWARE QUESTIONS OR AFTER A RESTART OR CONTINUE COMMAND, THE RUNTIME SERVICES WILL ASK FOR SOFTWARE PARAMETERS. THESE PARAMETERS WILL GOVERN SOME DIAGNOSTIC SPECIFIC OPERATION MODES. YOU WILL BE PROMPTED BY "CHANGE SW (L)?" IF YOU WISH TO CHANGE ANY PARAMETERS, ANSWER BY TYPING "Y". THE SOFTWARE QUESTIONS AND THE DEFAULT VALUES ARE DESCRIBED IN THE NEXT PARAGRAPH(S).

THERE ARE NO SOFTWARE QUESTIONS IN THIS PROGRAM.

2.6 EXTENDED P-TABLE DIALOGUE

WHEN YOU ANSWER THE HARDWARE QUESTIONS, YOU ARE BUILDING ENTRIES IN A TABLE THAT DESCRIBES THE DEVICES UNDER TEST. THE SIMPLEST WAY TO BUILD THIS TABLE IS TO ANSWER ALL QUESTIONS FOR EACH UNIT TO BE TESTED. IF YOU HAVE A MULTIPLEXED DEVICE SUCH AS

A MASS STORAGE CONTROLLER WITH SEVERAL DRIVES OR A COMMUNICATION DEVICE WITH SEVERAL LINES, THIS BECOMES TEDIOUS SINCE MOST OF THE ANSWERS ARE REPETITIOUS.

TO ILLUSTRATE A MORE EFFICIENT METHOD, SUPPOSE YOU ARE TESTING A FICTIONAL DEVICE, THE XY11. SUPPOSE THIS DEVICE CONSISTS OF A CONTROL MODULE WITH EIGHT UNITS (SUB-DEVICES) ATTACHED TO IT. THESE UNITS ARE DESCRIBED BY THE OCTAL NUMBERS O THROUGH 7. THERE IS ONE HARDWARE PARAMETER THAT CAN VARY AMONG UNITS CALLED THE Q-FACTOR. THIS Q-FACTOR MAY BE O OR 1. BELOW IS A SIMPLE WAY TO BUILD A TABLE FOR ONE XY11 WITH EIGHT UNITS.

UNITS (D) ? 8<CR>

UNIT 1 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 0<CR> Q-FACTOR (0) 0 ? 1<CR>

UNIT 2 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 1<CR> Q-FACTOR (0) 1 ? 0<CR>

UNIT 3 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 2<CR> Q-FACTOR (0) 0 ? <CR>

UNIT 4
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 3<CR>
Q-FACTOR (0) 0 ? <CR>

UNIT 5 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 4<CR> Q-FACTOR (0) 0 ? <CR>

UNIT 6
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 5<CR>
Q-FACTOR (0) 0 ? <CR>

UNIT 7 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 6<CR> Q-FACTOR (0) 0 ? 1<CR>

UNIT 8
(SR ADDRESS (0) 160000<CR>
SUB-DEVICE # (0) ? 7<CR>
Q-FACTOR (0) 1 ? <CR>

NOTICE THAT THE DEFAULT VALUE FOR THE Q-FACTOR CHANGES WHEN A NON-DEFAULT RESPONSE IS GIVEN. BE CAREFUL WHEN SPECIFYING

USER DOCUMENTATION MACY11 30(1046) 16-SEP-81 15:15 PAGE 9
CVCDBA.P11 10-SEP-81 15:42

SEQ 0009

MULTIPLE UNITS!

AS YOU CAN SEE FROM THE ABOVE EXAMPLE, THE HARDWARE PARAMETERS DO NOT VARY SIGNIFICANTLY FROM UNIT TO UNIT. THE PROCEDURE SHOWN IS NOT VERY EFFICIENT.

THE RUNTIME SERVICES CAN TAKE MULTIPLE UNIT SPECIFICATIONS HOWEVER. LET'S BUILD THE SAME TABLE USING THE MULTIPLE SPECIFICATION FEATURE.

UNITS (D) ? 8<CR>

UNIT 1 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 0,1<CR> Q-FACTOR (0) 0 ? 1,0<CR>

UNIT 3
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 2-5<CR>
Q-FACTOR (0) 0 ? 0<CR>

UNIT 7 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 6,7<CR> O-FACTOR (0) 0 ? 1<CR>

AS YC: CAN SEE IN THE ABOVE DIALOGUE, THE RUNTIME SERVICES WILL BUILD AS MANY ENTRIES AS IT CAN WITH THE INFORMATION GIVEN IN ANY ONE PASS THROUGH THE QUESTIONS. IN THE FIRST PASS, TWO ENTRIES ARE BUILT SINCE TWO SUB-DEVICES AND Q-FACTORS WERE SPECIFIED. THE SERVICES ASSUME THAT THE CSR ADDRESS IS 160000 FOR BOTH SINCE IT WAS SPECIFIED ONLY ONCE. IN THE SECOND PASS, FOUR ENTRIES WERE BUILT. THIS IS BECAUSE FOUR SUB-DEVICES WERE SPECIFIED. THE "-" CONSTRUCT TELLS THE RUNTIME SERVICES TO INCREMENT THE DATA FROM THE FIRST NUMBER TO THE SECOND. IN THIS CASE, SUB-DEVICES 2, 3, 4 AND 5 WERE SPECIFIED. (IF THE SUB-DEVICE WERE SPECIFIED BY ADDRESSES, THE INCREMENT WOULD BE BY 2 SINCE ADDRESSES MUST BE ON AN EVEN BOUNDARY.) THE CSR ADDRESSES AND G-FACTORS FOR THE FOUR ENTRIES ARE ASSUMED TO BE 160000 AND 0 RESPECTIVELY SINCE THEY WERE ONLY SPECIFIED ONCE. THE LAST TWO UNITS ARE SPECIFIED IN THE THIRD PASS.

THE WHOLE PROCESS COULD HAVE BEEN ACCOMPLISHED IN ONE PASS AS SHOWN BELOW.

UNITS (D) ? 8<CR>

UNIT 1 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 0-7<CR> Q-FACTOR (0) 0 ? 0,1,0,...1,1<CR>

AS YOU CAN SEE FROM THIS EXAMPLE, NULL REPLIES (COMMAS ENCLOSING A NULL FIELD) TELL THE RUNTIME SERVICES TO REPEAT THE LAST REPLY.

2.7 QUICK START-UP PROCEDURE (XXDP+)

TO START-UP THIS PROGRAM:

- 1. BOOT XXDP+
- 2. ANSWER ANY QUESTIONS ASKED AND GIVE THE DATE.
- 3. TYPE 'R NAME', WHERE NAME IS THE NAME OF THE BIN OR BIC FILE FOR THIS PROGRAM
- 4. TYPE "START"
- 5. ANSWER THE "CHANGE HW" QUESTION WITH "Y"
- 6. ANSWER ALL THE HARDWARE QUESTIONS
- 7. ANSWER THE "CHANGE SW" QUESTION WITH "N"

WHEN YOU FOLLOW THIS PROCEDURE YOU WILL BE USING ONLY THE DEFAULTS FOR FLAGS AND SOFTWARE PARAMETERS. THESE DEFAULTS ARE DESCRIBED IN SECTIONS 2.3 AND 2.5.

- 3.0 ERROR INFORMATION
- 3.1 TYPES OF ERROR MESSAGES

THERE ARE THREE LEVELS OF ERROR MESSAGES THAT MAY BE ISSUED BY A DIAGNOSTIC: GENERAL, BASIC AND EXTENDED. GENERAL ERROR MESSAGES ARE ALWAYS PRINTED UNLESS THE "IER" FLAG IS SET (SECTION 2.3). THE GENERAL ERROR MESSAGE IS OF THE FORM:

NAME TYPE NUMBER ON UNIT NUMBER TST NUMBER PC:XXXXXXX ERROR MESSAGE

,WHERE; NAME = DIAGNOSTIC NAME
 TYPE = ERROR TYPE (SYS FATAL, DEV FATAL, HARD OR SOFT)
 NUMBER = ERROR NUMBER
 UNIT NUMBER = 0 - N (N IS LAST UNIT IN PTABLE)
 TST NUMBER = TEST AND SUBTEST WHERE ERROR OCCURRED
 PC:XXXXXX = ADDRESS OF ERROR MESSAGE CALL

BASIC ERROR MESSAGES ARE MESSAGES THAT CONTAIN SOME ADDITIONAL INFORMATION ABOUT THE ERROR. THESE ARE ALWAYS PRINTED UNLESS THE "IER" OR "IBE" FLAGS ARE SET (SECTION 2.3). THESE MESSAGES ARE PRINTED AFTER THE ASSOCIATED GENERAL MESSAGE.

EXTENDED ERROR MESSAGES CONTAIN SUPPLEMENTARY ERROR INFORMATION SUCH AS REGISTER CONTENTS OR GOOD/BAD DATA. THESE ARE ALWAYS PRINTED UNLESS THE "IER", "IBE" OR "IXE" FLAGS ARE SET (SECTION 2.3). THESE MESSAGES ARE PRINTED AFTER THE ASSOCIATED GENERAL ERROR MESSAGE AND ANY ASSOCIATED BASIC ERROR MESSAGES.

3.2 SPECIFIC ERROR MESSAGES

THE ERROR PRINTOUTS WILL USE THE FOLLOWING WORDS TO INDICATE ERROR

.

INFORMATION. A DESCRIPTION OF THE WORDS PRINTED OUT ARE AS FOLLOWS:

REG:
LOAD:

ONE OF THE STATE ANALYZER MODULE'S CONTROL REGISTERS
DATA THAT WAS LOADED INTO THE CONTROL REGISTER OR
EXPECTED DATA TO BE IN CONTROL REGISTER ON A READ
DATA THAT WAS READ FROM THE CONTROL REGISTER

MASK: BITS IN THE CONTROL REGISTER THAT ARE NOT CHECKED GOOD: EXPECTED CONTROL REGISTER DATA

GOOD: EXPECTED CONTROL REGISTER DATA
BAD: DATA "READ" FROM THE CONTROL REGISTER WITH THE "MASK"

XXXXXX: BITS CLEARED
XXXXXXX: SIX OCTAL DIGITS INDICATING THE DATA FOR THE ABOVE WORDS

THERE ARE FOUR ERROR NUMBERS ASSOCIATED WITH THIS DIAGNOSTIC. THE ERROR NUMBERS AND THEIR MEANINGS ARE DESCRIBED BELOW:

ERROR NUMBER 1 - ERROR DETECTED CHECKING CONTROL REGISTER 0
ERROR NUMBER 2 - ERROR DETECTED CHECKING CONTROL REGISTER 2
ERROR NUMBER 3 - ERROR DETECTED CHECKING CONTROL REGISTER 4
ERROR NUMBER 4 - ERROR DETECTED CHECKING CONTROL REGISTER 6

EXAMPLES OF EACH TYPE OF CONTROL REGISTER ERROR PRINTOUT ARE SHOWN BELOW:

** CONTROL REGISTER O ERROR MESSAGES **

CVCDB DVC FTL ERR 00001 ON UNIT 00 TST 001 SUB 000 PC: XXXXXX CONTROL REG 0 ERROR REGO = LOAD: XXXXXX READ: XXXXXX

THE ABOVE ERROR MESSAGE IS REPORTED FOR ALL CONTROL REGISTER O ERRORS EXCEPT WHEN CHECK. THE STATE ANALYZERS DEVICE TYPE. IF AN ERFOR IS ENCOUNTERED WHEN HECKING THE DEVICE TYPE, THE FOLLOWING ERROR REPORT WILL BE GIVEN:

CVCDB DVC FTL ERR 0001 ON UNIT 00 TST 001 SUB 000 PC: XXXXXX CONTROL REG 0 ERROR REGO = LOAD: XXXXXX READ: XXXXXX GOOD: XXXXXX

TIME OUT ERROR ADDRESSING CONTROL REG O

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER O AND CAN'T. THE PROGRAM THEN JUMPS TO TIME OUT VECTOR #4.

** CONTROL REGISTER 2 ERROR MESSAGE **

CVCDB DVC FTL ERR 00002 ON UNIT 00 TST 004 SUB 000 PC: XXXXXX CONTROL REG 2 ERROR REG2 = LOAD: XXXXXX READ: XXXXXX

THE ABOVE ERROR MESSAGE WILL BE PRINTED FOR ALL CONTROL REGISTER 2 ERRORS, EXCEPT A TIME OUT ERROR.

TIME OUT ERROR ADDRESSING CONTROL REG 2

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER 2 AND CAN'T. THE PROGRAM THEN JUMPS TO

TIME OUT VECTOR #4.

** CONTROL REGISTER 4 ERROR MESSAGE **

CVCDB DVC FTL ERR 00003 ON UNIT 00 TST 006 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 4 ERROR

REGO = LOAD: XXXXXX READ: XXXXXX REG2 = LOAD: XXXXXX READ: XXXXXX

REG4 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX

REG6 = LOAD: XXXXXX RE \D: XXXXXX

IN THE ABOVE ERROR, REFER TO THE LINE INDICATING "REG4 =" FOR CONTROL REGISTER 4 ERROR INFORMATION. THE REMAINING CONTROL REGISTER INFORMATION IS GIVEN TO INDICATE WHAT WAS LOADED INTO THESE REGISTERS PREVIOUS TO THE ERROR. THIS IS DONE TO AID THE USER IN DETERMINING THE FAULT ON ERRORS WHICH NEED PREVIOUS CONTROL REGISTER SETUP.

THE ERROR TYPE MESSAGE IN THE ABOVE ERROR REPORT WILL BE ONE OF THOSE LISTED BELOW. THESE MESSAGES ARE REPORTED TO HELP THE USER IDENTIFY THE AREA OF LOGIC BEING TESTED IN WHICH THE ERROR WAS DETECTED. THESE ERROR TYPE MESSAGES ARE AS FOLLOWS:

OR ARRAY DATA ERROR - ORO 7:0
AND ARRAY DATA ERROR
FUSL7 FLIP-FLOP - OR ARRAY DATA ERROR
AND - OR ARRAY DATA ERROR

** CONTROL REGISTER 6 ERROR MESSAGE **

THERE ARE FOUR TYPES OF ERROR MESSAGES THAT ARE REPORTED FOR CONTROL REGISTER 6 ERRORS WHICH ARE SHOWN BELOW.

CVCDB DVC FTL ERR 00004 ON UNIT 00 TST 008 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW)

CONTROL REG 6 ERROR
REGO = LOAD: XXXXXX READ: XXXXXX

REG2 = LOAD: XXXXXX READ: XXXXXX

REG6 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX

CVCDB DVC FTL ERR 00004 ON UNIT 00 TST 021 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW)

CONTROL REG 6 ERROR

TRAM ADDRESS REG = XXXXXX

REGO = LOAD: XXXXXX READ: XXXXXX REG2 = LOAD: XXXXXX READ: XXXXXX REG6 = LOAD: XXXXXX READ: XXXXXX

CVCDB DVC FTL ERR 00004 ON UNIT 00 TST 056 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW)

CONTROL REG 6 ERROR

REGO = LOAD: XXXXXX READ: XXXXXX REG2 = LOAD: XXXXXX READ: XXXXXX

REG4 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX

REG6 = LOAD: XXXXXX READ: XXXXXX

ERROR TYPE MESSAGE (SEE BELOW)

CONTROL REG 6 ERROR

EVNT CNT LOADED: XXXXXX EVNT CNT BEFORE CNT DOWN: XXXXXX

REGO = LOAD: XXXXXX MASK: XXXXXX REG2 = LOAD: XXXXXX MASK: XXXXXX

REG4 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX

REG6 = LOAD: XXXXXX READ: XXXXXX

IN THE ABOVE ERRORS, REFER TO THE LINE INDICATING "REG6 =" FOR CONTROL REGISTER 6 ERROR INFORMATION. THE REMAINING CONTROL REGISTER INFORMATION IS GIVEN TO INDICATE WHAT WAS LOADED INTO THOSE REGISTERS PREVIOUS TO THE ERROR. THIS IS DONE TO AID THE USER IN DETERMINING THE FAULT ON ERRORS WHICH NEED PREVIOUS CONTROL REGISTER SETUP. THE SECOND AND LAST ERROR MESSAGE SHOWN ABOVE PROVIDE ADDITIONAL INFORMATION OF CONDITIONS SETUP PREVIOUS TO THE ERROR WHICH MAY BE HELPFUL TO THE USER IN DETERMINING THE ERROR.

THE ERROR TYPE MESSAGE IN THE ABOVE ERROR REPORTS WILL BE ONE OF THOSE LISTED BELOW. THESE MESSAGES ARE REPORTED TO HELP THE USER IDENTIFY THE AREA OF LOGIC BEING TESTED IN WHICH THE ERROR WAS DETECTED. THESE ERROR TYPE MESSAGES ARE AS FOLLOWS:

TRAM ADDRESS REG - TRAD 9:0 TRAM DATA IN BUF - TRDI 15:0 TRAM DATA IN BUF - TRDI 31:16 TRAM DATA IN BUF - TRDI 47:32 TRAM DATA IN BUF - TRDI 59:48 TRAM DATA IN BUF - TRDI 59:0 TRAM DATA IN BUF SELECTION TRAM DATA ERRUR - TRDI 15:0 TRAM DATA ERROR - TRDI 31:16 TRAM DATA ERROR - TRD1 47:32 TRAM DATA ERROR - TRD1 55:48 OR ADDRESS REG - ORAD 3:0 EVENT COUNTERS OR FOUT 3:0 ERROR PDAL7 FAILED TO CLEAR EVENT COUNTERS CDALO FAILED TO LOAD EVENT COUNTERS FUSL 3:0 FLIP-FLOP ERROR SBL 59:56 FLIP-FLOP ERROR EXPT 7:0 FLIP-FLOP ERROR

4.0 PERFORMANCE AND PROGRESS REPORTS

AT THE END OF EACH PASS, THE PASS COUNT IS GIVEN ALONG WITH THE TOTAL NUMBER OF ERRORS REPORTED SINCE THE DIAGNOSTIC WAS STARTED. THE "EOP" SWITCH CAN BE USED TO CONTROL HOW OFTEN THE END OF PASS MESSAGE IS PRINTED. SECTION 2.2 DESCRIBES SWITCHES.

5.0 DEVICE INFORMATION TABLES

CONTROL REGISTER 0 (163010)

15 CDAL15 BIT 15 = 1 READ DEVICE TYPE IN BITS 15-8. STATE ANALYZER DEVICE TYPE EQUALS 2 (1000)

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 14
USER DOCUMENTATION
CVCDBA.P11
            10-SEP-81 15:42
```

BIT 15 = 0 READ DEVICE NUMBER INTO BITS 11-8.

ALWAYS A O ON READ 14 CDAL14 ALWAYS A O ON READ 13 CDAL 13 ALWAYS A O ON READ 12 CDAL12

> BITS 11-8 ARE USED TO SELECT THE DEVICE NUMBER OF THE STATE ANALYZER. THESE BITS MUST BE EQUAL TO THE SETTING OF SWITCHES DEV 3. DEV 2. DEV 1 AND DEV 0.

CDAL 11 10 CDAL 10 CDAL9 CDAL8

7 CDAL7 1 - DISABLE OUTPUTS OF 'OR ADDRESS REG' ENABLE FOUT 3:0 TO DRIVE 'OR' ADDRESS 0 - ENABLE OUTPUTS OF 'OR ADDRESS REG'

1/0 CLOCK SIGNAL "TRNST H" 6 CDAL6

1 - STOP TRACING WHEN "TRAD10 H" SET HIGH 5 CDAL5 0 - CONTINUOUS TRACING

1 - ENABLE ALL AND/OR ARRAY RAMS 4 CDAL4 0 - ENABLE ONLY ONE AND/OR ARRAY RAM

3 CDAL3 2 CDAL2 TRACE RAM BUS SELECT TRACE RAM BUS SELECT

> CDAL3 CDAL2 ENABLE OUTPUTS OF TRACE RAM DATA IN BUFFER ONTO TRACE RAM BUS 0 ENABLE TRACE RAM DATA ONTO TRACE RAM BUS

0 ENABLE SYSTEM BUS AND SBL 59:56 FLIP-FLOPS ONTO TRACE RAM BUS

1 CDAL1 1 - ENABLE FUNCTION SELECT F/F'S ONTO SYSTEM BUS

1 - CLEAR TRAM ADDRESS REG, CLEAR TRACING FLIP-FLOP, CDALO CLEAR SBL 59:56 FLIP-FLOPS, AND RELOAD EVENT COUNTERS FROM EVENT COUNTER REGISTERS

CONTROL REGISTER 2 (163012)

15-8 BITS 15-8 ARE NOT AVAILABLE IN CONTROL REGISTER 2

PDAL 7 1 - CLEAR EVENT COUNTERS PDAL6 1 - PRESET TRACING FLIP-FLOP PDAL5

0 - CLEAR FUNCTION SELECTS
1 - EXTERNAL PROBE 'CLK' SIGNAL WILL LOAD EXTP 7:0
FLIP-FLOP'S WHEN 'CLK' IS SET LOW.
0 - EXTERNAL PROBE 'CLK' SIGNAL WILL LOAD EXTP 7:0
FLIP-FLOP'S WHEN 'CLK' IS SET HIGH. PDAL4

SELECT POINTER REGISTER PDAL3 PDAL 2 SELECT POINTER REGISTER SELECT POINTER REGISTER PDAL 1

O PDALO SELECT POINTER REGISTER

STATE ANALYZER'S POINTER REGISTER AND CONTROL REGISTER 4 (163014)
PDAL BITS 3:0 - SIGNAL - DESCRIPTION

00	PTERO L	WRITE/READ	AND	ARRAY	RAM	0
01	PTER1 L	WRITE/READ	AND	ARRAY	RAM	1
02	PTER2 L	WRITE/READ	AND	ARRAY	RAM	2
02	PTER3 L	WRITE/READ	AND		RAM	3
04	PTER4 L	WRITE/READ	AND		RAM	4
05	PTER5 L	WRITE/READ	AND		RAM	5
	PTER6 L	WRITE/READ	AND		RAM	6
06 07	PTER7 L	WRITE/READ	AND	The second secon	RAM	7
10	PTER8 L	WRITE/READ	AND		RAM	8
11	PTER9 L	WRITE/READ	AND	ARRAY	RAM	9
12	PTER10 L	WRITE/READ	AND	ARRAY	RAM	10
12 13	PTER11 L	WRITE/READ	AND		RAM	11
14 15	PTER12 L	WRITE/READ	AND		RAM	12
15	PTER13 L	WRITE/READ	AND		RAM	13
16	PTER14 L	WRITE/READ	AND		RAM	14
17	PTER15 L				RAM'S	

STATE ANALYZER'S POINTER REGISTER AND CONTROL REGISTER 6 (163016)

PDAL BITS 3:0 - SIG	NAL - DESCRIPTION
---------------------	-------------------

00 01	PTERO L PTER1 L	WRITE/READ TRACE RAM (TRAM) ADDRESS REG WRITE TRAM 15:0 WITH TRDI DATA FROM
02	PTER2 L	TRAM BUS SELECTED. READ TRDI 15:0 DATA FROM TRAM BUS SELECTED WRITE TRAM 31:16 WITH TRDI DATA FROM TRAM BUS SELECTED.
03	PTER3 L	READ TRDI 31:16 DATA FROM TRAM BUS SELECTED WRITE TRAM 47:32 WITH TRDI DATA FROM TRAM BUS SELECTED
04	PTER4 L	READ TRDI 47:32 DATA FROM TRAM BUS SELECTED. WRITE TRAM 55:48 WITH TRDI DATA FROM TRAM BUS SELECTED.
05	PTERS L	READ TRDI 59:48 DATA FROM TRAM BUS SELECTED. WRITE TRAM DATA IN BUFFER 15:0 FROM Q-BUS DATA BITS 15:0
06	PTER6 L	WRITE TRAM DATA IN BUFFER 31:16 FROM
07	PTER7 L	Q-BUS DATA BITS 15:0. WRITE TRAM DATA IN BUFFER 47:32 FROM
10	PTER8 L	Q-BUS DATA BITS 15:0 WRITE TRAM DATA IN BUFFER 59:48 FROM Q-BUS DATA BITS 11:0.
11	PTER9 L	LOAD EVENT COUNTER REGISTER O AND EVENT
12	PTER10 L	COUNTER O. CLEAR SBL56 FLIP-FLOP LOAD EVENT COUNTER REGISTER 1 AND EVENT
13	PTER11 L	COUNTER 1. CLEAR SBL57 FLIP-FLOP. LOAD EVENT COUNTER REGISTER 2 AND EVENT
14	PTER12 L	COUNTER 2. CLEAR SBL58 FLIP-FLOP. LOAD EVENT COUNTER REGISTER 3 AND EVENT
15	PTER13 L	COUNTER 3. CLEAR SBL59 FLIP-FLOP

USER DOCUMENTATION MACY11 30(1046) 16-SEP-81 15:15 PAGE 16

SEQ 0016

16
PTER14 L NOT USED
17
PTER15 L READ/WRITE OR ADDRESS REGISTER (CDAL7=0)
READ FOUT F/F'S ON 'OR ADDRESS BITS (CDAL7=1)

NOTE: THE TRACE RAM (TRAM) BUS SELECTED IS CONTROLLED BY CONTROL REGISTER O BITS CDAL3 AND CDAL2.

6.0 TEST SUMMARIES

TEST 1:

THIS TEST WILL CHECK THAT THE STATE ANALYZER CAN BE SELECTED AND INITIALIZED TO A KNOWN STATE. THIS TEST WILL BE EXECUTED AT THE BEGINNING OF EVERY TEST TO PUT THE MODULE IN A KNOWN STATE. THE TEST WILL LOAD THE DEVICE NUMBER INTO CONTROL REGISTER O AND CHECK THAT THE DEVICE NUMBER CAN BE READ BACK CORRECTLY. THE LOW BYTE OF CONTROL REGISTER O WILL BE CHECKED TO BE ZERO. THE TEST WILL THEN LOAD THE DEVICE NUMBER AND THE SIGNAL CDAL15 INTO CONTROL REGISTER O AND CHECK THAT THE DEVICE TYPE AND THE LOW BYTE CAN BE READ BACK CORRECTLY. THE TEST WILL THEN CLEAR THE SIGNAL CDAL15 IN CONTROL REGISTER O AND CHECK THE DEVICE NUMBER IN THE LOW BYTE AGAIN. THE TEST WILL ALSO LOAD ALL ZEROES INTO CONTROL REGISTER 2 AND CHECK THAT ALL ALL ZEROES CAN BE READBACK FROM CONTROL REGISTER 2.

TEST 2:

THIS TEST WILL CHECK THAT CONTROL REGISTER O READ/WRITE BITS CDAL7, CDAL6, CDAL5, CDAL4, CDAL3, CDAL2, CDAL1 AND CDALO CAN BE SET TO ALL ONES AND THEN ALL ZEROES.

TEST 3:

THIS TEST WILL CHECK CONTROL REGISTER O READ/WRITE BITS CDAL7 TO CDALO WITH AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING ZEROES AND ONES PATTERN (125).

TEST 4:

THIS TEST WILL CHECK CONTROL REGISTER O READ/WRITE BITS CDAL? TO CDALO USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH O AND INCREMENT UNTIL THE TEST PATTERN 377 HAS BEEN LOADED INTO CONTROL REGISTER O AND CHECKED.

TEST 5:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS, PDAL7, PDAL6 PDAL5, PDAL4, PDAL3, PDAL2, PDAL1, AND PDAL0, TO BE SET TO ALL ONES AND THEN TO ALL ZEROES.

TEST 6:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDALO WITH AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING ZEROES AND ONES PATTERN (125).

TEST 7:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDALO USING A BINARY GOUNT PATTERN. THE TEST PATTERN WILL START WITH 0 AND INCREMENT UNTIL THE TEST PATTERN 377 HAS BEEN LOADED AND TESTED.

TEST 8:

THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY LOADING A PATTERN OF ALL ONES (3777) INTO THE ADDRESS REGISTER AND THEN READING AND CHECKING THE ADDRESS REGISTER FOR ALL ONES. THE TEST WILL THEN LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA PATTERN OF ALL ZEROES. TO WRITE AND READ THE TRACE RAM ADDRESS REGISTER, THE PROGRAM WILL CLEAR CONTROL REGISTER 0 BITS CDAL7 TO CDAL0, CLEAR CONTROL REGISTER 2 BITS PDAL7 TO PDALO, LOAD THE DATA PATTERN INTO THE TRACE RAM ADDRESS REGISTER VIA A WRITE COMMAND TO CONTROL REGISTER 6, AND THEN READ THE TRACE RAM ADDRESS REGISTER VIA A READ COMMAND TO CONTROL REGISTER 6. WHEN PDAL3 TO PDALO ARE SET TO A 0, THE SIGNAL PTERO L WILL BE ASSERTED LOW IN THE POINTER REGISTER. THIS SIGNAL BEING SET LOW, ALONG WITH A WRITE OR READ COMMAND TO CONTROL REGISTER 6 WILL ASSERT THE SIGNALS WPTO L AND RPTO L RESPECTIVELY. THE SIGNAL WPTO L WILL LOAD THE ADDRESS INTO THE TRACE RAM ADDRESS REGISTER, AND THE SIGNAL RPTO L WILL READ THE ADDRESS FROM THE TRACE RAM ADDRESS REGISTER.

TEST 9:

THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY LOADING AN ALTERNATING ONES AND ZEROES PATTERN (2525) INTO THE TRACE RAM ADDRESS REGISTER AND THEN READING AND CHECKING THE ADDRESS REGISTER FOR THE PATTERN LOADED. THE TEST WILL THEN LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH AN ALTERNATING ZEROES AND ONES DATA PATTERN (1252).

TEST 10:

THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) USING A BINARY COUNT PATTERN. THE DATA PATTERN WILL START WITH ZERO AND INCREMENT BY ONE UNTIL THE DATA PATTERN 3777 HAS BEEN LOADED AND CHECKED.

TEST 11:

THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE CLEARED WHEN CONTROL REGISTER O SIGNAL CDAL O H IS SET TO A ONE. THE TEST WILL LOAD ALL ONES (3777) INTO THE TRACE RAM ADDRESS REGISTER AND CHECK THAT ALL ONES WERE LOADED. THE TEST WILL THEN SET THE SIGNAL CDAL O H TO A ONE IN CONTROL REGISTER O AND THEN READ THE TRACE RAM ADDRESS REGISTER CHECKING IT TO BE O. THE SIGNAL CDAL O H WILL THEN BE CLEARED AND THE TRACE RAM ADDRESS REGISTER WILL BE CHECKED AGAIN TO CONTAIN ALL ZEROES.

TEST 12:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI15 H TO TRDIO H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000).

TEST 13:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI15 H TO TRDIO H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TEST 14:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000).

TEST 15:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TEST 16:

THIS TEST WILL CHCEK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRD147 H TO TRD132 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000)

TEST 17:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRD147 H TO TRD132 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TEST 18:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI59 H TO TRDI48 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (007777) AND THEN ALL ZEROES (000000).

TEST 19:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI59 H TO IRDI48 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (005252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (002525).

TEST 20:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTERS FROM THE LSI-11 BUS TO BE SELECTED CORRECTLY BY THE POINTER REGISTER. THE TEST WILL WRITE AND CHECK TRDI BITS 15:0 WITH A DATA PATTERN EQUAL TO 1, TRDI BITS 31:16 WITH A DATA PATTERN EQUAL TO 2, TRDI BITS 47:32 WITH A DATA PATTERN EQUAL TO 3 AND TRDI BITS 59:48 WITH A DATA PATTERN EQUAL TO 4. THE TEST WILL READ EACH SET OF TRACE RAM DATA IN BITS CHECKING THE BUFFERS TO CONTAIN THE CORRECT DATA PATTERN.

TEST 21:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 15:0 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS.

TEST 22:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 31:16 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS.

TEST 23:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 47:32 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS.

TEST 24:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 55:48 WITH A DATA PATTERN OF 252 AND 525. EACH LOCATION OF THE TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS. HOWEVER THE TRACE RAM DATA IN BUFFERS WHICH LOAD TRACE RAM BITS TRDI 55:48 WILL BE LOADED WITH DATA PATTERNS 5252 AND 2525. TRACE RAM DATA IN BUFFER BITS 59:56 ARE NOT LOADED INTO ANY TRACE RAMS.

TEST 25:

THIS TEST WILL CHECK TRACE RAM TRDI 15:0 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 26:

THIS TEST WILL CHECK TRACE RAM TRDI 31:16 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS

ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 27:

THIS TEST WILL CHECK TRACE RAM TRDI 47:32 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 28:

THIS TEST WILL CHECK TRACE RAM TRDI 55:48 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 29:

THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN COUNT UP BY ONE WHEN THE SIGNAL 'CTR L' IS PULSED. THE TRACE RAM ADDRESS REGISTER WILL BE COUNTED UP BY ONE FROM ADDRESS O TO ADDRESS 3777 AND THEN BACK TO ADDRESS O. IN ORDER TO PULSE THE SIGNAL 'CTR L', THE PROGRAM WILL SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER O WHICH WILL CAUSE THE SIGNAL STRANST H AND TRST L TO PULSE, WHICH WILL CAUSE THE SIGNAL ANST L TO PULSE, WHICH WILL PULSE THE SIGNAL ORST L. WITH THE TRACING FLIP-FLOP HELD IN THE PRESET STATE BY THE SIGNAL PDAL6 BEING SET TO A ZERO AND THE SIGNALS TRST L AND TRANST H BEING PULSED, A PULSE WILL OCCUR ON THE SIGNAL CTR L.

TEST 30:

THIS TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET BY PDAL6 IN CONTROL REGISTER 2 AND CLEARED BY CDALO IN CONTROL REGISTER 0.

TEST 31:

THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE INCREMENTED BY ONE VIA THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO A ONE, CDAL REGISTER BIT 5 IS SET TO A ONE, TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ZERO AND THE SIGNALS TRST L AND TRANST H ARE PULSED. THE TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER WILL NOT GET INCREMENTED BY THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO ONE, CDAL REGISTER BIT 5 IS SET TO A ONE, TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE AND THE SIGNALS TRST L AND TRANST H ARE PULSED. THE TEST WILL THEN CHECK THAT THE TRACE RAM ADDRESS REGISTER WILL GET INCREMENTED BY VIA VIA THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO A ONE, CDAL REGISTER BIT 5 IS SET TO A ZERO, TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE AND THE SIGNALS TRST L AND TRANST H ARE PULSED.

TEST 32:

THE TEST WILL CHECK THAT THE TRACE RAMS CAN BE LOADED FROM THE TRACE RAM DATA IN BUFFERS VIA THE SIGNALS "CTR H" AND "CTR L".

THE TEST WILL LOAD AND CHECK EACH TRACE RAM DATA IN BUFFER WITH THE FOLLOWING DATA PATTERNS:

TRDI 15:0 - DATA PATTERN OF 151515
TRDI 31:16 - DATA PATTERN OF 113131
TRDI 47:32 - DATA PATTERN OF 074747
TRDI 59:48 - DATA PATTERN OF 005555

THE TEST WILL ASSERT THE SIGNAL TRSLO L BY CLEARING THE LOW BYTE OF CONTROL REGISTER O. THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS. THE TEST WILL LOAD ADDRESS O INTO THE TRACE RAM ADDRESS REGISTER TO SELECT ADDRESS O OF ALL TRACE RAMS. THE TEST WILL THEN PRESET THE TRACING FLIP-FLOP TO THE HIGH STATE BY SETTING THE BIT PDAL6 IN CONTROL REGISTER 2. THE TEST WILL NOW SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER O. SETTING AND CLEARING THE SIGNAL CDAL6 WITH THE TRACING FLIP-FLOP IN THE PRESET STATE, WILL CAUSE THE SIGNALS CTR L AND CTR H TO PULSE. THE SIGNAL CTR L WILL INCREMENT THE TRACE RAM ADDRESS REGISTER BY ONE. THE SIGNALS CTR L AND CTR H WILL LOAD THE TRACE RAM DATA IN BUFFERS INTO ADDRESS O OF TRACE RAM BITS TRDI 55:0. AFTER SETTING AND CLEARING CDAL6, THE PROGRAM WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER INCREMENTED TO ADDRESS 1. THE TEST WILL THEN RESET THE TRACE RAM ADDRESS REGISTER TO ADDRESS 0. THE TEST WILL THEN ASSERT THE SIGNAL TRSLI L BY SETTING THE SIGNAL CDAL2 IN CONTROL REGISTER O. THE SIGNAL TRSLI L WILL ENABLE THE TRACE RAMS TO BE READ. THE TEST WILL NOW READ ADDRESS O OF EACH TRACE RAM CHECKING THE DATA TO BE THAT WHICH WAS WRITTEN PREVIOUSLY INTO THE TRACE RAM DATA IN BUFFERS.

TEST 33:

THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS (ORAD3-ORADO) BY

LOADING AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND THEN LOAD-ING AND ALTERNATING ZEROES AND ONES DATA PATTERN (05). TO WRITE AND READ THE OR ADDRESS REGISTER, THE PROGRAM WILL CLEAR CONTROL REGISTER OBITS (CDAL7-CDAL0). CDAL7 BEING A ZERO WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER. THE PROGRAM WILL SET PDAL3 TO PDALO TO A ONE IN CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER15 L TO BE ASSERTED IN THE POINTER REGISTER. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H. THE SIGNAL WPT15 H WILL LOAD THE DATA FROM BITS 3-0 ON THE WRITE COMMAND INTO OR ADDRESS REGISTER BITS (ORAD3-ORADO). ON A READ COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL RPT15 H. THE SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER.

TEST 34:

THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS ORAD3 TO ORADO USING A BINARY COUNT PATTERN STARTING WITH A DATA PATTERN OF ZERO AND INCREMENTING THE PATTERN BY ONE UNTIL THE DATA PATTERN 17 HAS BEEN LOADED AND CHECKED.

TEST 35:

THIS TEST WILL CHECK EACH LOCATION OF THE OR ARRAY RAM (ORO 7:0) WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (125).

THE FOLLOWING SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE OR ARRAY RAM. THE TEST WILL CLEAR ALL THE LOW BITS IN CONTROL REGISTER O. CDAL7 ENABLES OR ADDRESS REGISTER OUTPUTS. CDAL4 ON A ONE WILL ALLOW ONLY CNE AND/OR ARRAY TO BE SELECTED VIA THE POINTER REGISTER. THE OR ARRAY RAMS WILL BE SELECTED IN THIS TEST BY SETTING PTER15 L IN THE POINTER REGIS-TER WHICH WILL CAUSE THE SIGNAL PLSL15 L TO BE ASSERTED. THE SIGNAL PLSL15 L WILL ENABLE THE OR ARRAY RAMS TO BE WRITTEN OR READ. THE TEST WILL LOAD THE ADDRESS TO BE TESTED INTO THE OR ADDRESS REGISTER. TO LOAD THE ADDRESS, THE PROGRAM WILL ISSUE A WRITE COMMAND TO CONTROL REG-ISTER 6. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H WHICH WILL LOAD THE OR ADDRESS REGISTER. TO READ THE OR ADDRESS REGIS-TER, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 6 WHICH WILL CAUSE A PULSE ON THE SIGNAL RPT15 H. THE SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER. THE TEST WILL NOW WRITE AND READ THE OR ARRAY LOCATION WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252). TO WRITE THE OR ARRAY RAM LOCATION, THE TEST WILL ISSUE A WRITE COMMAND TO CONTROL REGISTER 4. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL PIER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPLA15 L. THE SIGNAL WPLA15 L WILL WRITE THE DATA INTO THE OR ARRAY RAM LOCATION. TO READ THE OR ARRAY RAM LOCATION, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 4. THE TEST WILL NOW LOAD, READ AND CHECK THE RAM LOCATION WITH AN ALTERNATING ZEROS AND ONES DATA PATTERN (125).

TEST 36:

THIS TEST WILL CHECK THAT ALL ADDRESSES IN THE OR ARRAY RAMS CAN BE ADDRESSED CORRECTLY AND THAT WRITING ONE ADDRESS WILL NOT WRITE ANOTHER

ADDRESS PREVIOUSLY WRITTEN (ADDRESS SHORT). THE TEST WILL WRITE AND CHECK EACH LOCATION OF THE OR ARRAY RAM WITH DATA EQUAL TO ITS ADDRESS. THE DATA PATTERN FOR THE TOP 4 BITS OF THE OR ARRAY RAM WILL BE THE SAME AS THE DATA PATTERN FOR THE LOW 4 BITS OF THE OR ARRAY RAM. AFTER WRITING ALL LOCATIONS OF THE OR ARRAY RAM, THE TEST WILL READ EACH LOCATION OF THE RAM CHECKING THE DATA TO BE EQUAL TO ITS ADDRESS. THE TEST WILL THEN READ EACH LOCATION CHECKING THE DATA TO BE EQUAL TO ITS ADDRESS AND THEN WRITING AND CHECKING THE LOCATION WITH THE ONES COMPLEMENT OF ITS ADDRESS. IF A LOCATION ON THE FIRST READ DOES NOT EQUAL ITS ADDRESS, THEN WRITING A PREVIOUS LOCATION PROBABLY WROTE THE LOCATION IN ERROR ALSO. AFTER ALL LOCATIONS HAVE BEEN TESTED IN THIS MANNER THE PROGRAM WILL READ THE OR ARRAY RAMS AGAIN CHECKING EACH LOCATION TO CONTAIN AS DATA THE ONES COMPLEMENT OF ITS ADDRESS.

TEST 37:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSLO L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 3:0.

TEST 38:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL1 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 7:4.

TEST 39:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL2 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 11:8.

TEST 40:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL3 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 15:12.

TEST 41:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL4 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 19:16.

TEST 42:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL5 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 23:20.

TEST 43:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL6 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 27:24.

TEST 44:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL? L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 31:28.

TEST 45:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL8 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 35:32.

TEST 46:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL9 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 39:36.

TEST 47:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL10 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 43:40.

TEST 48:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL11 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 47:44.

TEST 49:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL12 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 51:48.

TES1 50:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL13 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 55:52.

TEST 51:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL14 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 59:56.

TEST 52:

THIS TEST WILL CHECK THAT EACH AND ARRAY IS ACTUALLY SELECTED WHEN ADDRESSED BY THE PLSL SELECT LINE SIGNALS. THE PLSL SELECT SIGNALS ARE GENERATED BY THE POINTER REGISTER PTER SIGNALS VIA CONTROL REGISTER 2. THE TEST WILL CLEAR ALL TRACE RAM DATA IN BUFFER BITS TRDI 59:0. WITH ALL THESE BITS BEING CLEARED, LOCATION 0 OF EACH AND ARRAY WILL BE ADDRESSED. THE TEST WILL THEN SELECT EACH AND ARRAY BY LOADING THE APPROPRIATE PTER SIGNAL IN CONTROL REGISTER 2. THE TEST WILL THEN LOAD, READ AND CHECK THE AND ARRAY WITH THE PTER SIGNAL USED TO SELECT THE AND ARRAY. ONCE EACH AND ARRAY HAS BEEN LOADED AND CHECKED, THE TEST WILL THEN RE-SELECT EACH AND ARRAY CHECKING THE DATA TO BE EQUAL TO THE PTER SELECT SIGNAL. IF ANY ERRORS OCCUR IN THE LAST PORTION OF THE TEST THEN THE ERROR IS PROBABLY RELATED TO THE PLSL SIGNALS OR THE POINTER REGISTER PTER SIGNALS. ONLY ONE AND ARRAY SHOULD BE ENABLED AT A TIME DURING THIS TEST VIA CDAL4 ON A ONE AND THE PTER SELECT SIGNAL.

TEST 53:

THIS TEST WILL CHECK THAT EACH AND ARRAY CAN BE ADDRESSED CORRECTLY AND THAT WRITING ONE LOCATION IN THE AND ARRAY DOES NOT WRITE A HIGHER LOCATION AT THE SAME TIME (ADDRESS SHORT). THE TEST WILL CHECK ONE AND ARRAY AT A TIME UNTIL ALL AND ARRAYS ARE TESTED. THE TEST WILL LOAD AND CHECK EACH LOCATION OF A 16*4 AND ARRAY WITH DATA EQUAL TO THE ADDRESS SELECTED (0-17 OCTAL). ONCE ALL THE LOCATIONS HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL START AT THE BEGINNING ADDRESS OF THE AND ARRAY AND DO THE FOLLOWING:

- 1. READ LOCATION CHECKING DATA TO EQUAL THE ADDRESS (0-17)
 2. WRITE AND CHECK LOCATION WITH THE 1'S COMPLEMENT OF ADDRESS
- 3. SEQUENCE TO NEXT ADDRESS
- 4. REPEAT STEPS 1-3 UNTIL ALL ADDRESSES HAVE BEEN CHECKED

WHEN THE ABOVE SEQUENCE HAS BEEN COMPLETED, THE TEST WILL RESET THE

ADDRESS TO THE BEGINNING ADDRESS OF THE AND ARRAY AND CHECK EACH LOCATION TO CONTAIN THE 1'S COMPLEMENT OF THE ADDRESS.

TEST 54:

THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTERS 0 AND 2. THE TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOADED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUT FLIP-FLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF THE FOUT FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE CLEARED BY SETTING AND CLEARING THE SIGNAL PDALT. AFTER SETTING AND CLEARING THE SIGNAL PDALT, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED WITH EACH OF THE FOLLOWING DATA PATTERNS: 0, 1, 2, 4, 10, 20, 40, 100, 200, 125, AND 252.

TEST 55:

THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTERS 1 AND 3. THE TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOADED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUT FLIP-FLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF THE FOUT FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7. AFTER SETTING AND CLEARING THE SIGNAL PDAL7, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED WITH EACH OF THE FOLLOWING DATA PATTERNS: 0, 1, 2, 4, 10, 20, 40, 100, 200, 125, AND 252.

TEST 56:

THIS TEST WILL CHECK THAT THE SIGNAL CDALO, WHEN SET AND CLEARED, WILL CAUSE THE EVENT COUNTERS TO BE LOADED FROM THE EVENT COUNTER REGISTERS.

TEST 57:

THIS TEST WILL CHECK THAT FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1 CAN BE SET TO A ONE AND THAT FUNCTION SELECT FLIP-FLOPS FUSL2 AND FUSLO CAN BE SET TO A ZERO. THE FUNCTION SELECT FLIP-FLOPS ARE SET TO THE STATE MENTIONED VIA THE DATA FROM THE OR ARRAY RAM AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER O. AFTER CHECKING THAT THE FUNCTION SELECT FLIP-FLOPS ARE IN THE CORRECT STATE VIA CONTROL REGISTER 4 AND CONTROL REGISTER 6, THE TEST WILL SET THE SIGNAL PDAL5 TO A O IN CONTROL REGISTER 2. PDAL5 ON A ZERO WILL PRESET THE FUNCTION SELECT FLIP-FLOPS TO THE ZERO STATE. THE TEST WILL THEN VERIFY THAT THE FLIP-FLOPS ARE CLEARED BY READING CONTROL REGISTER

4 AND CONTROL REGISTER 6 AGAIN.

TEST 58:

THIS TEST WILL CHECK THAT FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1 CAN BE SET TO A ZERO AND THAT FUNCTION SELECT FLIP-FLOPS FUSL2 AND FUSLO CAN BE SET TO A ONE. THE FUNCTION SELECT FLIP-FLOPS ARE SET TO THE STATE MENTIONED VIA THE DATA FROM THE OR ARRAY RAM AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER O. AFTER CHECKING THAT THE FUNCTION SELECT FLIP-FLOPS ARE IN THE CORRECT STATE VIA CONTROL REGISTER 4 AND CONTROL REGISTER 6, THE TEST WILL SET THE SIGNAL PDAL5 TO A O IN CONTROL REGISTER 2. PDAL5 ON A ZERO WILL PRESET THE FUNCTION SELECT FLIP-FLOPS TO THE ZERO STATE. THE TEST WILL THEN VERIFY THAT THE FLIP-FLOPS ARE CLEARED BY READING CONTROL REGISTER 4 AND CONTROL REGISTER 6 AGAIN.

TEST 59:

THIS TEST WILL CHECK THAT THE EVENT COUNTERS WILL GET RELOADED FROM THE EVENT COUNTER REGISTERS WHEN THE OUTPUT OF FUNCTION SELECT FLIP-FLOP FUSL? H IS SET TO THE HIGH STATE. TO CHECK THAT THIS HAPPENS, THE TEST WILL LOAD ALL EVENT COUNTERS WITH THE VALUE 377 OCTAL. THE TEST WILL THEN COUNT DOWN THE EVENT COUNTERS UNTIL THE EVENT COUNTERS EQUAL 200 OCTAL. THE TEST CHECKS THAT NO BORROWS ARE GENERATED FROM THE EVENT COUNTERS WHEN THE EVENT COUNTERS ARE COUNTED DOWN. THIS IS DONE BY CHECKING FOUT 3:0 FLIP-FLOPS ON THE ORAD 3:0 SIGNAL LINES. THE TEST WILL THEN LOAD LOCATION ZERO OF THE ''OR ARRAY RAM'' WITH A DATA PATTERN OF 200 OCTAL WHICH WILL CAUSE THE SIGNAL ''ORO 7 L'' TO BE ASSERTED LOW. THE TEST WILL THEN SET AND CLEAR THE SIGNAL CDAL6 WHICH WILL CAUSE THE SIGNAL ANST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL ORST L TO BE PULSED. UPON THE PULSING OF THE SIGNAL ORST L THE ''OR ARRAY'' DATA WILL BE LOADED INTO THE FUNCTION SELECT FLIP-FLOPS, THUS SETTING THE OUTPUT OF FUSL? H FLIP-FLOP TO THE HIGH STATE. WHEN FUSL? H FLIP-FLOP IS SET HIGH, A ONE SHOT WILL BE FIRED WHICH WILL CAUSE THE EVENT COUNTERS TO BE LOADED FROM THE EVENT COUNTER REGISTERS. TO TEST THAT THE EVENT COUNTERS WERE RELOADED FROM THE EVENT COUNTER REGISTERS, THE TEST WILL COUNT DOWN THE EVENT COUNTERS UNTIL THE LAST COUNT DOWN IS ISSUED.

TEST 60:

THIS TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET BY FUNCTION SELECT FLIP-FLOP FUSLO H AND CLEARED BY FUNCTION SELECT FLIP-FLOP FUSLO H. THE TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET AND CLEARED BY CHECKING THE TRACE RAM ADDRESS REGISTER. THE TRACE RAM ADDRESS REGISTER WILL NOT BE INCREMENTED WHEN THE TRACING FLIP-FLOP IS CLEARED AND CDAL6 IS SET AND CLEARED IN CONTROL REGISTER O, PULSING TRST L AND TRANST H. THE TRACE RAM ADDRESS REGISTER WILL BE INCREMENTED WHEN THE TRACING FLIP-FLOP IS SET AND CDAL6 IS SET AND CLEARED IN CONTROL REGISTER O PULSING TRST L AND TRANST H. THE FUNCTION SELECT FLIP-FLOPS ARE SET AND CLEARED VIA THE 'OR ARRAY RAM' DATA AND THE SIGNAL ORST L BEING PULSED.

TEST 61:

THIS TEST WILL CHECK THAT SBL56 AND SBL58 FLIP-FLOPS CAN BE SET AND

CLEARED. SBL57 AND SBL59 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56 FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 59:56 WHEN THE SIGNAL "TRSL2 L" IS ASSERTED LOW. SBL56 FLIP-FLOP IS SET VIA A BORROW FROM EVENT COUNTER O AND A COUNT DOWN PULSE TO EVENT COUNTER O. SBL56 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER O. SBL58 FLIP-FLOP IS SET BY "OR ARRAY RAM" DATA "ORO4 L" BEING SET LOW AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER O. SBL58 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 2.

TEST 62:

THIS TEST WILL CHECK THAT SBL57 AND SBL59 FLIP-FLOPS CAN BE SET AND CLEARED. SBL56 AND SBL58 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56 FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 59:56 WHEN THE SIGNAL 'TRSL2 L'' IS ASSERTED LOW. SBL57 FLIP-FLOP IS SET VIA A BORROW FROM EVENT COUNTER 1 AND A COUNT DOWN PULSE TO EVENT COUNTER 1. SBL57 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 1. SBL59 FLIP-FLOP IS SET BY 'OR ARRAY RAM' DATA 'OROS L' BEING SET LOW AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER 0. SBL59 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 3.

TEST 63:

THIS TEST WILL CHECK THAT SBL 59:56 FLIP-FLOPS CAN BE.SET AND THAT THEY CAN BE CLEARED BY SETTING AND CLEARING CDALO IN CONTROL REGISTER 0. SBL57 AND SBL56 FLIP-FLOPS ARE SET VIA A BORROW FROM EVENT COUNTER 1 AND EVENT COUNTER 0 ALONG WITH THE APPROPRIATE COUNT DOWN PULSES. SBL59 AND SBL58 ARE SET VIA 'OR ARRAY RAM' DATA BITS 'ORO5 L' AND 'ORO4 L' BEING SET LOW AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER 0. THE TEST WILL CHECK THE SBL FLIP-FLOPS TO BE SET BY READING THE TRACE RAM DATA IN BUS BITS TRDI 59:56 WHEN THE SIGNAL TRSL2 L IS ASSERTED LOW. THE TEST WILL THEN SET AND CLEAR CDALO IN CONTROL REGISTER 0 AND CHECK THAT SBL 59:56 FLIP-FLOPS CLEARED.

TEST 64:

IF THE OPERATOR ANSWERED YES TO THE HARDWARE QUESTION "EXTERNAL PROBE CONNECTED", THE FOLLOWING TEST WILL BE EXECUTED, OTHERWISE, THE TEST WILL BE ABORTED. BEFORE THIS TEST CAN BE PERFORMED, THE OPERATOR MUST PLUG THE EXTERNAL PROBE INTO THE STATE ANALYZER AND CONNECT THE PROBE LEADS 7:0 TO EVENT COUNTER 0 SIGNALS SDBL 7:0 H RESPECTIVELY. THE PROBE'S CLK LEAD MUST BE CONNECTED TO EVENT COUNTER 1 SIGNAL SDBL8 H.

THE TEST WILL CHECK THE EXTERNAL PROBE AND THE EXTERNAL PROBE LOGIC ON THE STATE ANALYZER MODULE. DATA PATTERNS OF 252 AND 125 WILL BE LOADED INTO EVENT COUNTER O TO PROVIDE LOGIC LEVELS TO THE EXTERNAL PROBE. THE SIGNAL SDBL8 L IN EVENT COUNTER 1 WILL BE SET AND CLEARED TO PROVIDE THE "CLK" SIGNAL FOR THE EXTERNAL PROBE. WHEN PDAL4, IN CONTROL REGISTER 2, IS SET TO A ZERO, AND THE CLK SIGNAL IS SET HIGH FROM A LOW STATE, EVENT COUNTER O'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. WHEN PDAL4 IS SET TO A ONE AND THE CLK SIGNAL IS SET LOW FROM A HIGH STATE, EVENT COUNTER O'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. THE TEST WILL CHECK THAT THE CORRECT DATA IS LOADED INTO EXTP 7:0 FLIP-FLOPS AND THAT THE DATA IS ONLY LOADED ON THE CORRECT TRANSITION OF THE CLK SIGNAL.

EXTP 7:0 FLIP-FLOPS ARE READBACK ON THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 55:48 WHEN THE SIGNAL TRSL2 L IS ASSERTED LOW.

TEST 65:

THE FOLLOWING TEST WILL CHECK THAT INIT L CAN CLEAR CONTROL REGISTER 2 AND THE LOW BYTE OF CONTROL REGISTER 0. THIS IS DONE BY LOADING ALL ONES INTO CONTROL REGISTER 2 AND THE LOW BYTE OF CONTROL REGISTER 0. THEN A BRESET INSTRUCTION IS ISSUED WHICH SHOULD CLEAR REG 2 AND THE LOW BYTE OF REG O.

```
SEQ 0030
```

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 30
PROGRAM HEADER AND TABLES
                10-SEP-81 15:42
CVCDBA, P11
  1498
                                                .TITLE PROGRAM HEADER AND TABLES
  1499
                                                         PROGRAM HEADER
                                                . SBITL
  1500
1501
                                                         . ENABL
                                                                  ABS
  1502
                                                         . ENABL
                                                                  AMA
  1503
                                                                  GBL
                                                         . DSABL
  1504
                                                                            2000
                   002000
                                                                  =
  1506
1507
1508
1509
                                                         BGNMOD
         002000
                                                 THE PROGRAM HEADER IS THE INTERFACE BETWEEN
  1510
                                                : THE DIAGNOSTIC PROGRAM AND THE SUPERVISOR.
  1511
  1512
  1513
         002000
                                                         POINTER BGNSETUP
  1514
1515
  1516
         002000
                                                         HEADER
                                                                  CVCDB, A, O, 60., O, PRIO7
  1517
         002000
                                               L$NAME ::
                                                                             :DIAGNOSTIC NAME
  1518
1519
                      103
                                                         .ASCII /C/
         002000
                      126
         002001
                                                         .ASCII /V/
  1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
         002002
                                                         .ASCII /C/
         002003
                      104
                                                         .ASCII /D/
         002004
                       102
                                                          .ASCII /B/
         002005
                      000
                                                          .BYTE
         002006
                      000
                                                                   0
                                                          .BYTE
         002007
                      000
                                                         .BYTE
         002010
                                               L$REV::
                                                                             : REVISION LEVEL
         002010
                                                         .ASCII
                      101
                                                                  /A/
         002011
                                               L$DEPO::
                                                                             :0
         602011
                      060
                                                         .ASCII
                                                                  101
         002012
                                               L$UNIT::
                                                                             : NUMBER OF UNITS
         002012
                   000001
                                                                   TSPTHV
                                                          . WORD
  1532
         002014
                                                                             :LONGEST TEST TIME
                                                LSTIML ::
  1533
                                                         . WORD
         002014
                   000074
                                                                   60.
  1534
         002016
                                               L$HPCP::
                                                                             POINTER TO H.W. QUES.
  1535
         002016
                   037600
                                                          . WORD
                                                                   L$HARD
  1536
         002020
                                                L$SPCP::
                                                                             : POINTER TO S.W. QUES.
  1537
         002020
                   000000
                                                                   0
                                                          . WORD
  1538
1539
         002022
                                                LSHPTP::
                                                                             :PTR. TO DEF. H.W. PTABLE
         002022
                   002330
                                                         . WORD
                                                                   LSHW
  1540
         002024
                                               L$SPTP::
                                                                             :PTR. TO S.W. PTABLE
  1541
         002024
                   000000
                                                                   0
                                                          . WORD
  1542
1543
1544
         002026
                                               L$LADP::
                                                                             ; DIAG. END ADDRESS
                   037742
         002026
                                                          . WORD
                                                                   L$LAST
         002030
                                               L$STA::
                                                                            RESERVED FOR APT STATS
         002030
002032
  1545
                   000000
                                                         . WORD
                                                                   0
  1546
1547
                                               L$(0::
         002032
                   000000
                                                          . WORD
                                                                   0
  1548
         002034
                                                LSDTYP::
                                                                             :DIAGNOSTIC TYPE
         002034
                   000000
                                                          . WORD
  1550
         002036
                                                LSAPT::
                                                                             : APT EXPANSION
  1551
         002036
                   000000
                                                          . WORD
  1552
         002040
                                               LSDTP::
                                                                             :PTR. TO DISPATCH TABLE
                   002124
                                                         . WORD
                                                                   LSDISPATCH
         002040
```

```
MACY11 30(1046) 16-SEP-81
                                                                  15:15 PAGE 31
PROGRAM HEADER AND TABLES
                                            PROGRAM HEADER
CVCDBA.P11 - 10-SEP-81 15:42
        002042
                                                                        :DIAGNOSTIC RUN PRIORITY
                                            L$PRIO::
  1555
                                                              PRIO7
                 000340
                                                      . WORD
        002044
  1556
                                            LSENVI::
                                                                       :FLAGS DESCRIBE HOW IT WAS SETUP
  1557
                                                               0
                 000000
                                                      . WORD
  1558
1559
        002046
                                            L$EXP1::
                                                                        : EXPANSION WORD
                                                      . WORD
        002046
                 000000
                                            L$MREV::
                                                                        :SVC REV AND EDIT #
  1560
        002050
  1561
                                                      .BYTE
        002050
                                                               CSREVISION
  1562
1563
        002051
                     003
                                                      .BYTE
                                                               CSEDIT
        002052
                                            LSEF ::
                                                                       ; DIAG. EVENT FLAGS
  1564
        002052
                                                      . WORD
                 000000
        002054
  1565
                 000000
                                                     . WORD
                                                               0
  1566
1567
                                             1 $SPC::
        002056
                 000000
                                                      . WORD
                                                                       ; POINTER TO DEVICE TYPE LIST
  1568
        002060
                                            L$DEVP::
                                                      . WORD
                                                              L$DVTYP
  1569
        002060
                 002424
  1570
                                            L$REPP::
        002062
                                                                       :PTR. TO REPORT CODE
  1571
        002062
                 000000
                                                      . WORD
  1572
        002064
                                            L$EXP4::
  1573
        002064
                 000000
                                                      . WORD
                                                               0
  1574
        002066
                                            LSEXP5::
                                                     . WORD
  1575
        002066
                 000000
                                                              0
  1576
        002070
                                            L$AUT::
                                                                        :PTR. TO ADD UNIT CODE
                                                     . WORD
  1577
                                                               0
        002070
                 000000
  1578
        002072
                                            L$DUT ::
                                                                        :PTR. TO DROP UNIT CODE
  1579
        002072
                                                               0
                 000000
                                                      . WORD
        002074
  1580
                                             L$LUN::
                                                                        LUN FOR EXERCISERS TO FILL
  1581
        002074
                                                      . WORD
                                                               0
                 000000
  1582
1583
        002076
                                             L$DESP::
                                                                        : POINTER TO DIAG. DESCRIPTION
        002076
                 002434
                                                      . WORD
                                                              L$DESC
  1584
        002100
                                            L$LOAD::
                                                                        GENERATE SPECIAL AUTOLOAD EMT
  1585
        002100
                 104035
                                                              E$LOAD
                                                     EMT
  1586
1587
        002102
                                            LSETP::
                                                                        : POINTER TO EN TBL
        002102
                 000000
                                                      . WORD
                                                               0
  1588
1589
        002104
                                            LSICP::
                                                                        :PTR. TO INIT CODE
        002104
                                                      . WORD
                 006734
                                                              LSINIT
  1590
        002106
                                                                        :PTR. TO CLEAN-UP CODE
                                            LSCCP::
                                                      . WORD
  1591
        002106
                 007122
                                                              LSCLEAN
  1592
        002110
                                            LSACP::
                                                                        :PTR. TO AUTO CODE
  1593
        002110
                 007120
                                                      . WORD
                                                              LSAUTO
                                                                        PTR. TO PROTECT TABLE
  1594
        002112
                                            LSPRT::
  1595
        002112
                 006726
                                                      . WORD
                                                              L$PROT
  1596
                                            LSTEST::
                                                                        : TEST NUMBER
  1597
        002114
                 000000
                                                      . WORD
                                                               0
  1598
        002116
                                            LSDLY::
                                                                        DELAY COUNT
  1599
        002116
                                                               0
                  000000
                                                      . WORD
        002120
                                            LSHIME ::
  1600
                                                                        ; PTR. TO HIGH MEM
        002120
                 000000
                                                      . WORD
  1601
  1602
```

```
SEQ 0032
```

```
PROGRAM HEADER AND TABLES MACY11 30(1046) 16-SEP-81 15:15 PAGE 32
CVCDBA.P11 10-SEP-81 15:42
                                                          DISPATCH TABLE
                                                          .SBTTL DISPATCH TABLE
   1603
  1604
1605
                                                          THE DISPATCH TABLE CONTAINS THE STARTING ADDRESS OF EACH TEST.
  1606
                                                          : IT IS USED BY THE SUPERVISOR TO DISPATCH TO EACH TEST.
  1607
   1608
  1609
  1610
           002122
                                                                      DISPATCH 65.
                       000101
                                                                      . WORD
                                                                                  65
  1611
           002124
002124
002126
002130
002132
002134
                                                        L$DISPATCH::
  1612
                       007160
                                                                      . WORD
                      007166
007252
007340
                                                                                  13
                                                                      . WORD
  1614
1615
                                                                      . WORD
                                                                      . WORD
                                                                                  14
   1616
   1617
                       007402
                                                                      . WORD
                                                                                  15
          002136
002140
002142
                      007466
  1618
1619
                                                                      . WORD
                                                                                  16
                                                                                  17
                                                                      . WORD
                                                                                  18
  1620
1621
1622
1623
1624
1625
1626
1627
1630
1631
1632
1633
1634
1635
                       007616
                                                                      . WORD
           002144
002146
002150
002152
                       007732
                                                                      . WORD
                                                                                  19
                                                                      . WORD
                       010050
                                                                                  110
                       010154
                                                                      . WORD
                                                                                  111
                       010402
                                                                      . WORD
                                                                                  112
                                                                                  T13
           002154
                       C10446
                                                                      . WORD
           002156
                       010514
                                                                      . WORD
                                                                                  T14
           002160
                                                                      . WORD
                       010560
                                                                                  116
           002162
                       010626
                                                                      . WORD
                                                                                  117
           002164
                       010672
                                                                      . WORD
           002166
002170
                       010740
                                                                      . WORD
                                                                                  118
                       011004
                                                                      . WORD
                                                                                  119
           002172
                       011052
                                                                      . WORD
                                                                                  120
                       011406
                                                                      . WORD
                                                                                  T21
T22
T23
T24
T25
T26
T27
T28
T29
T30
           002176
                      011602 011776
                                                                      . WORD
           002200
                                                                      . WORD
  1636
           002202
                                                                      . WORD
                       012172
           002204
002206
002210
                      012410
                                                                      . WORD
  1639
                                                                      . WORD
                       014074
                                                                      . WORD
                                                                      . WORD
   1640
           002212
                       014726
  1641
1642
1643
           002214
                       015646
                                                                      . WORD
           002216
                                                                      . WORD
                       016056
           002220
                                                                                  T31
                       016500
                                                                      . WORD
  1644
1645
1646
1647
                                                                                  T32
                       017000
                                                                      . WORD
           002224
002226
002230
002232
002234
002236
                      017450
017550
017634
                                                                      . WORD
                                                                                  T34
T35
                                                                      . WORD
                                                                      . WORD
   1648
                       020026
                                                                      . WORD
                                                                                  T36
  1649
1650
1651
                       020626
021000
                                                                       . WORD
                                                                       . WORD
                                                                                  138
           002240
002242
002244
002246
002250
002252
002254
                       021154
                                                                       . WORD
                                                                                  139
                       021350
021536
021730
022124
022320
022506
022700
  1652
1653
1654
1655
                                                                       . WORD
                                                                                  140
                                                                       . WORD
                                                                                  T41
                                                                                  142
                                                                      . WORD
                                                                      . WORD
  1656
1657
                                                                      . WORD
                                                                                  144
                                                                                  T45
                                                                      . WORD
           002256
   1658
                                                                      . WORD
                                                                                  146
```

PROCRAM HEADER AND TABLES	MACY11 30(1046) 16-SEP-81 15:15 PAGE 33
CVCDBA.P11 10-SEP-81 15:42	DISPATCH TABLE
1659 002260 023074 1660 002262 023270 1661 002264 023456 1662 002266 023650 1663 002270 024044 1664 002272 024240 1665 002274 024546 1666 002276 025322 1667 002300 026242 1668 002302 027162 1669 002304 027666 1670 002306 030274 1671 002310 030666 1672 002312 031452 1673 002314 032710 1674 002316 034030 1675 002320 035150 1676 002322 036242 1677 002324 037326	. WORD 148 . WORD 149 . WORD 150 . WORD 151 . WORD 153 . WORD 154 . WORD 155 . WORD 156 . WORD 157 . WORD 158 . WORD 159 . WORD 160 . WORD 161 . WORD 162 . WORD 163 . WORD 164 . WORD 165

```
SEQ 0034
```

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 34
PROGRAM HEADER AND TABLES
CVCDBA.P11
                10-SEP-81 15:42
                                                       DEFAULT HARDWARE P-TABLE
   1679
                                                        .SBITL DEFAULT HARDWARE P-TABLE
  1680
  1681
                                                        THE DEFAULT HARDWARE P-TABLE CONTAINS DEFAULT VALUES OF THE TEST-DEVICE PARAMETERS. THE STRUCTURE OF THIS TABLE IS IDENTICAL TO THE STRUCTURE OF THE HARDWARE P-TABLES.
   1682
   1683
   1684
   1685
                                                        : AND IS USED AS A "TEMPLATE" FOR BUILDING THE P-TABLES.
   1685
   1687
  1688
1689
1690
          002326
002326
002330
002330
                                                                   BGNHW
                                                                              DFPTBL
                                                                   . WORD
                                                                              L10000-LSHW/2
                      000003
                                                       I SHW::
   1691
                                                       DFPTBL::
  1692
1693
1694
1695
          002330
                                                                   . WORD
                                                                                                                : CSR ADDRESS
                      163010
                                                                              163010
                      000001
                                                                                                                DEVICE SELECTION NUMBER
                                                                   . WORD
          002334
                      000000
                                                                   . WORD
                                                                              0
                                                                                                                :EXTERNAL PROBE INDICATOR (0 = NO)
  1696
1697
1698
1699
1700
1701
1702
1703
          002336
                                                                   ENDHW
                                                       L10000:
                                                        .SBTTL SOFTWARE P-TABLE
  1704
1705
1706
1707
                                                        ; THE SOFTWARE TABLE CONTAINS VARIOUS DATA USED BY THE
                                                        PROGRAM AS OPERATIONAL PARAMETERS. THESE PARAMETERS ARE SET UP AT ASSEMBLY TIME AND MAY BE VARIED BY THE OPERATOR
                                                        : AT RUN TIME.
  1708
  1709
1710
1711
1712
1713
1714
          002336
                                                                              SFPTBL
                                                                   BGNSW
          002336
002340
002340
                      000000
                                                                   . WORD
                                                                              L10001-L$SW/2
                                                       L$SW::
                                                        SFPTBL ::
   1715
  1716 002340
1717 002340
                                                                   ENDSW
                                                       L10001:
  1718
  1719
          002340
                                                                   ENDMOD
```

```
J 3
                  MACY11 30(1046) 16-SEP-81 15:15 PAGE 35
10-SEP-81 15:42 SOFTWARE P-TABLE
GLOBAL AREAS
                                                                                                                                                                  SEQ 0035
CVCDBA.P11
  1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
                                                     .TITLE GLOBAL AREAS
                                                     .SBITL GLOBAL EQUATES SECTION
          002340
                                                               BGNMOD
                                                    : THE GLOBAL EQUATES SECTION CONTAINS PROGRAM EQUATES THAT
                                                     : ARE USED IN MORE THAN ONE TEST.
          002340
                                                               EQUALS
                                                      BIT DIFINITIONS
                     100000
                                                    BIT15== 100000
                     040000
                                                    BIT14== 40000
                     020000
                                                    BIT13== 20000
                                                    BIT12== 10000
BIT11== 4000
                     010000
                     004000
                                                    BIT10== 2000
BIT09== 1000
  1741
                     002000
  1742
                     001000
                                                    BIT08== 400
                     000400
  1744
                                                    BIT07== 200
BIT06== 100
                     000200
                     000100
  1746
                     000040
                                                    BIT05== 40
  1747
1748
                     000020
                                                    BIT04== 20
                                                    BIT03== 10
                     000010
  1749
1750
                                                    BIT02== 4
                     000004
                     000002
                                                    BIT01== 2
  1751
                     000001
                                                    BIT00== 1
  1752
1753
1754
                     001000
                                                    BIT9== BIT09
                     000400
000200
000100
                                                    BIT8== BIT08
  1755
1756
1757
1758
                                                    BIT7==
                                                               BIT07
                                                    B116==
                                                               BIT06
                                                    BIT5== BIT05
                     000040
                     000020
                                                    BIT4== BIT04
  1759
1760
                     000010
                                                    BIT3== BIT03
                     000004
                                                    BIT2== BIT02
  1761
                     000002
                                                    BIT1== BIT01
  1762
                     000001
                                                    BIT0== BIT00
  1763
1764
1765
                                                       EVENT FLAG DEFINITIONS
                                                          EF32:EF17 RESERVED FOR SUPERVISOR TO PROGRAM COMMUNICATION
   1766
  1767
1768
                     000040
                                                                          32.
31.
30.
29.
                                                     EF.START ==
                                                                                                                      START COMMAND WAS ISSUED
                     000037
                                                     EF.RESTART ==
                                                                                                                       RESTART COMMAND WAS ISSUED
  1769
1770
                     000036
000035
                                                                                                                      CONTINUE COMMAND WAS ISSUED
                                                     EF.CONTINUE ==
                                                                                                                      A NEW PASS HAS BEEN STARTED
A POWER-FAIL/POWER-UP OCCURRED
                                                     EF.NEW ==
  1771
1772
1773
                     000034
                                                     EF.PWR==
  1774
                                                       PRIORITY LEVEL DEFINITIONS
```

1775

GLOBAL AREAS CVCDBA.P11	MACY11 30(1046) 10-SEP-81 15:42	16-SEP-81 15:15 PAGE 36 GLOBAL EQUATES SECTION	SEQ 0036
1776 1777 1778 1779 1780 1781 1782	000340 000300 000240 000200 000140 000100 000040 000000	PRIO7== 340 PRIO6== 300 PRIO5== 240 PRIO4== 200 PRIO3== 140 PRIO2== 100 PRIO1== 40 PRIO0== 0	3E # 0036
1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805	000004 000010 000020 000040 000100 000200 000400 001000 002000 004000 010000 020000 040000 100000	EVL == 4 LOT == 10 ADR == 20 IDU == 40 ISR == 100 UAM == 200 BOE == 400 PNT == 1000 PRI == 2000 IXE == 4000 IBE == 10000 LOE == 40000 HOE == 100000	
1806 1807 1808 1809 1810	100000	CDAL15==BIT15	:BIT15=1 READ DEVICE TYPE IN 15-8 :ED DEVICE TYPE EQUALS 1000 (BIT9=1) :BIT15=0 READ DEVICE NUMBER INTO :BITS 11-8
1811 1812 1813 1814	040000 020000 010000	CDAL 14==BIT14 CDAL 13==BIT13 CDAL 12==BIT12	;ALWAYS A O ON READ ;ALWAYS A O ON READ ;ALWAYS A O ON READ
1815 1816 1817 1818 1819	004000 002000 001000 000400	CDAL11==BIT11 CDAL10==BIT10 CDAL9== BIT9 CDAL8== BIT8	:BITS 11-8 ARE USED TO SELECT THE :DEVICE NUMBER TO ASSERT THE SIGNAL :DEVE L. WHEN SELECTING ED THESE BITS :MUST = THE SETTING OF DEV 3 - DEV 0
1820 1821 1822 1823	000200	CDAL7== BIT7	:1 - DISABLE OUTPUTS OF OR ADDRESS REG : ENABLE FOUT 3:0 TO DRIVE OR ADDRESS :0 - ENABLE OUTPUTS OF OR ADDRESS REG
1825	000100	CDAL6== B1T6	:1/0 - CLOCK SIGNAL "TRNST H"
1824 1825 1826 1827 1828 1829 1830 1831	000040	CDAL5== 81T5	:1 - STOP TRACING WHEN TRAD10 H SET HIGH :0 - CONTINUOS TRACING
1830 1831	000020	CDAL4== B1T4	:1 - ENABLE ALL AND/OR ARRAY RAMS :0 - ENABLE ONLY ONE AND/OR ARRAY RAMS

GLOBAL AREAS CVCDBA.P11	MACY11 30(1046) 10-SEP-81 15:42	16-SEP-81 15:15 PAGE 37 GLOBAL EQUATES SECTION	SEQ 0037
1832 1833 1834 1835	000010 000004	CDAL3== BIT3 CDAL2== BIT2	TRACE RAM BUS SELECT
1835 1836 1837	000002	CDAL1== BIT1	; ENABLE FUNCTION SELECTS ONTO SYSTEM BUS
1837 1838 1839 1840 1841	000001	CDALO== BITO	:1/0 - ZERO TRAM ADDRESS REG. TRACING : FLIP-FLOP AND SBL FLIP-FLOPS 59:56. : LOAD EVNT CNTR'S VIA EVNT CNTR REG.
1842 1843 1844 1845		CONTROL REGISTER 2 (PDAL BITS 7-0)	
1846 1847			;BITS 15-8 ARE UNUSED BITS
1848 1849 1850 1851 1852 1853	000200 000100 000040 000020	PDAL7== BIT7 PDAL6== BIT6 PDAL5== BIT5 PDAL4== BIT4	:1 - CLEAR EVENT COUNTERS :1 - PRESET TRACING FLIP-FLOP :0 - CLEAR FUNCTION SELECT FLIP-FLOPS :1 - EXTERNAL PROBE 'CLK' SIGNAL WILL : LOAD EXTP 7:0 F/F'S WHEN 'CLK' SET LOW :0 - EXTERNAL PROBE 'CLK' SIGNAL WILL
1854 1855 1856 1857 1858 1859	000010 000004 000002 000001	PDAL3== BIT3 PDAL2== BIT2 PDAL1== BIT1 PDAL0== BIT0	: LOAD EXTP 7:0 F/F'S WHEN 'CLK' SET HIGH :SELECTS POINTER REGISTER (SEE BELOW) :SELECTS POINTER REGISTER (SEE BELOW) :SELECTS POINTER REGISTER (SEE BELOW) :SELECTS POINTER REGISTER (SEE BELOW)
1860 1861 1862		POINTER REGISTER PTER 15-0 (SELECTE	ED BY PDAL 3-0)
1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1880 1881	000000 000001 000002 000003 000004 000005 000006 000007 000010 000011 000012 000013 000014 000015 000016	PTER0== 0 PTER1== PDAL0 PTER2== PDAL1 PTER3== PDAL1!PDAL0 PTER4== PDAL2 PTER5== PDAL2!PDAL0 PTER6== PDAL2!PDAL1 PTER7== PDAL2!PDAL1!PDAL0 PTER8== PDAL3!PDAL0 PTER8== PDAL3!PDAL0 PTER10==PDAL3!PDAL1 PTER11==PDAL3!PDAL1 PTER12==PDAL3!PDAL2 PTER13==PDAL3!PDAL2 PTER13==PDAL3!PDAL2!PDAL0 PTER14==PDAL3!PDAL2!PDAL1 PTER15==PDAL3!PDAL2!PDAL1	WPTO RPTO R/W TRAM ADDRESS (9-0) WPT1 RPT1 R/W TRAM DATA LSI-11 TO TRDI (15-0) WPT2 RPT2 R/W TRAM DATA LSI-11 TO TRDI (31-16) WPT3 RPT3 R/W TRAM DATA LSI-11 TO TRDI (47-32) WPT4 RPT4 R/W TRAM DATA LSI-11 TO TRDI (59-48) WPT5 WRITE TRACE RAM DATA IN BUF (15-0) WPT6 WRITE TRACE RAM DATA IN BUF (31-16) WPT7 WRITE TRACE RAM DATA IN BUF (47-32) WPT8 WRITE TRACE RAM DATA IN BUF (59-48) WPT9 LOAD EVENT COUNTER 0 WPT10 LOAD EVENT COUNTER 1 WPT11 LOAD EVENT COUNTER 3 NOT USED NOT USED WPT15 RPT15 R/W 'OR' ADDRESS

AREAS	MACY11 30(1046) 16-SEP			
	0-327-01 17.42			
				THAT ARE USED
002340 002340 002340 002342 002344 002346	000000 000000 000000 000000	ERRNBR:: ERRMSG::	.WORD 0 .WORD 0 .WORD 0 .WORD 0	
		GLOBAL DATA FOR	STATE ANALYZER	
002350 002352 602354 002356	163010 163012 163014 163016		163010 163012 163014 163016	CONTROL REGISTER 0 CONTROL REGISTER 2 CONTROL REGISTER 4 CONTROL REGISTER 6
002360 002362	000000	UNITAB::.WORD	0	STATE ANALYZER DEVICE # (11-8)
002364	000000	EXTPRB::.WORD	0	:STATE ANALYZER DEVICE TYPE (15-8) :EXTERNAL PROBE INDICATOR (0 = NO PROBE)
002370 002372 002374	000000 000000 000000	ROGOOD::.WORD	0	:WORD LOADED INTO REGISTER 0 :EXPECTED REG 0 :ACTUAL REG 0 READ
002376 002400	000000	R2LOAD::.WORD R2READ::.WORD	8	:WORD LOADED INTO REGISTER 2 :ACTUAL REG 2 READ
002402 002404 002406 002410 002412	000000 000000 000000 000000	R4LOAD::.WORD R4GOOD::.WORD R4MASK::.WORD R4READ::.WORD R4BAD::.WORD		; WORD LOADED INTO REGISTER 4 ; EXPECTED DATA FROM REGISTER 4 ; BITS TO BE IGNORED ON COMPARE ; WORD READ OUT OF REGISTER 4 ; DATA READ MASKED WITH R4MASK
002414 002416 002420 002422	000000 000000 000000 000000	R6LOAD::.WORD R6MASK::.WORD R6READ::.WORD R6BAD::.WORD	0	:WORD LOADED INTO REGISTER 6 :REGSITER 6 MASK WORD :ACTUAL REGISTER 6 READ :REG 6 READ MINUS MASK WORD
	002340 002340 002340 002340 002342 002344 002346 002356 002356 002364 002366 002366 002370 002370 002374 002376 002374 002400 002402 002404 002410 002412 002416 002416 002420	002340 002340 002340 002342 000000 002342 000000 002344 000000 002352 163012 002354 163014 002356 163016 002361 002362 000000 002362 000000 002364 000000 002364 000000 002370 000000 002372 000000 002372 000000 002374 000000 002374 000000 002376 000000 002376 000000 002376 000000 002376 000000 002404 000000 002404 000000 002404 000000 002404 000000 002404 000000 002404 000000 002404 000000 002406 000000 002412 000000 002414 000000 002416 000000 002416 000000 002416 000000 002416 000000 002416 000000 002420 000000	10-SEP-81 15:42 GLOBAL DATA SECT	AREAS MACY11 30(1046) 16-SEP-81 15:15 PAGE 38 GLOBAL DATA SECTION SBTTL GLOBAL DATA SECTION THE GLOBAL DATA SECTION CONTAINS DATA IN MORE THAN ONE TEST. ERRTBL SERTBL: WORD 0 002340 000000 ERRYPP:: WORD 0 002342 000000 ERRNSR:: WORD 0 002344 000000 ERRNSR:: WORD 0 002346 000000 ERRNSR:: WORD 0 002346 000000 ERRS:: WORD 0 002346 000000 ERRS:: WORD 0 GROBAL DATA FOR STATE ANALYZER GLOBAL DATA FOR STATE ANALYZER TREGO:: WORD 163010 002350 163010 REGO:: WORD 163010 002351 163014 REGO:: WORD 163014 002356 163016 REGO:: WORD 163014 002356 163016 REGO:: WORD 163014 002356 000000 IDDEV:: WORD 0 002366 000000 UNITNB:: WORD 0 002366 000000 ROLOAD:: WORD 0 002370 000000 RALOAD:: WORD 0 002370 000000 RALOAD:: WORD 0 002400 000000 RALOAD:: WORD 0 002410 000000 RALOAD:: WORD 0 002411 0000000 RALOAD:: WORD 0 002412 000000 RALOAD:: WORD 0 002414 000000 RALOAD:: WORD 0 002414 000000 RALOAD:: WORD 0 002416 000000 RALOAD:: WORD 0 002417 000000 RALOAD:: WORD 0 002418 000000 RALOAD:: WORD 0 002410 000000 RALOAD:: WORD 0 002411 000000 RALOAD:: WORD 0 002412 000000 RALOAD:: WORD 0 002414 000000 RALOAD:: WORD 0 002416 000000 RALOAD:: WORD 0 002417 000000 RALOAD:: WORD 0 002418 000000 RALOAD:: WORD 0

```
N 3
                  MACY11 30(1046) 16-SEP-81 15:15 PAGE 39
10-SEP-81 15:42 GLOBAL TEXT SECTION
GLOBAL AREAS
                                                     GLOBAL TEXT SECTION
CVCDBA.P11
  1928
1929
197)
                                                     .SBTTL GLOBAL TEAT SECTION
  1931
                                                       THE GLOBAL TEXT SECTION CONTAINS FORMAT STATEMENTS,
                                                     : MESSAGES, AND ASCII INFORMATION THAT ARE USED IN : MORE THAN ONE TEST.
  1932
  1933
  1934
  1935
  1936
1937
                                                     ; NAMES OF DEVICES SUPPORTED BY PROGRAM
  1938
  1939
1940
1941
1942
          002424
002424
002424
002432
                                                                DEVTYP (CDS-11)
                                                     L$DVTYP::
                     042103
                               026523 030461
                                                                .ASCIZ /CDS-11/
                         000
  1943
                     002434
                                                                .EVEN
  1944
  1945
  1946
                                                     : TEST DESCRIPTION
  1947
  1948
          002434
                                                                DESCRIPT
                                                                                     <STATE ANALYZER DIAG.>
  1949
          002434
                                                     L$DESC::
                     052123
  1950
          002434
                                052101
                                           020105
                                                                .ASCIZ /STATE ANALYZER DIAG./
  1951
1952
                                046101
          002442
                                          055131
          002450
                     051105
                                          040511
  1953
          002456
                     027107
                                    000
  1954
                     002462
                                                                .EVEN
  1955
  1956
  1957
  1958
                                                      :ASCII MESSAGES USED BY ERROR CALLS - CONTROL REGISTER 6
   1959
  1960
  1961
1962
1963
          002462
002470
002476
                                046501
042522
043505
                     051124
                                           040440
                                                     TRADER::. ASCIZ /TRAM ADDRESS REG - TRAD 10:0/
                     042104
051040
052040
030061
                                           051523
                                           026440
   1964
          002504
                                040522
                                           020104
          002512
  1965
                                               000
  1966
1967
1968
                                040522
                                           020115
                                                     TRD115::.ASCIZ /TRAM DATA IN BUF - TRD1 15:0/
                                          044440
          002524
002532
                     040504
                     020116
020055
030440
051124
                                052502
                                           020106
  1969
1970
          002540
                                           044504
                                           000060
042040
047111
          002546
002554
                                035065
                                046501
020101
  1971
                                                     TRD131::. ASCIZ /TRAM DATA IN BUF - TRD1 31:16/
          002562
   1972
                     052101
                                043125
042122
030472
046501
020101
043125
042122
031472
                     041040
052040
030463
                                           026440 020111
  1973
          002576
002604
  1974
  1975
                                           000066
042040
047111
          002612
002620
002626
002634
   1976
                                                     TRD147::. ASC17 /TRAM DATA IN BUF - TRD1 47:32/
   1977
                     052101
                     041040
052040
033464
051124
  1978
1979
                                           026440
                                           000062
042040
047111
          002642
   1980
                                046501
  1981
                                                     TRD159::. ASCIZ /TRAM DATA IN BUF - TRD1 59:48/
           002656
                     052101
          002664
                                043125
                     041040
                                           026440
```

-						B 4	
-	GLOBAL AREAS CVCDBA.P11	MACY11 30(1046) 10-SEP-81 15:42	16-SEP	-81 15:15 PAGE GLOBAL TEXT SECT	TION		
The second secon	1984 002672 1985 002700 1986 002706 1987 002714 1988 002722 1989 002730	052040 042122 034465 032072 051124 046501 052101 020101 041040 043125 052040 042122	020111 000070 042040 047111 026440 020111	TRDIER::.ASCIZ	/TRAM DATA	IN BUF - TRDI	59:0/
	1990 002736 1991 002743 1992 002750 1993 002756 1994 002764	051124 046501 052101 020101 041040 043125 052040 042122 034465 030072 124 040522 042504 040524 020116 052502 042523 042514 047511 000116 051124 046501 052101 020101 047522 020122 051124 044504	000 020115 044440 020106 052103	TRDISE::.ASCIZ	/TRAM DATA	IN BUF SELECT	ION/
	1995 002772 1996 002776 1997 003004 1998 003012 1999 003020 2000 003026	020116 052502 042523 042514 047511 000116 051124 046501 052101 020101 047522 020122 051124 044504 035065 000060	042040 051105 020055 030440	TRAM15::.ASCIZ			
Company of the Compan	2001 003032 2002 003040 2003 003046 2004 003054 2005 003062	051124 046501 052101 020101 047522 020122 051124 044504	042040 051105 020055 031440 000	TRAM31::.ASCIZ			i and
	2006 003067 2007 003074 2008 003102 2009 003110 2010 003116	124 040522 040504 040524 051122 051117 052040 042122	020115 042440 026440 020111 000062	TRAM47::.ASCIZ			
	2011 003124 2012 003132 2013 003140 2014 003146 2015 003154	051124 046501 052101 020101 047522 020122 051124 044504 035065 034064	042340 051105 020055 032440 000	TRAM55::.ASCIZ			
	2016 003161 2017 003166 2018 003174	042522 020107	042101 020123 020055 031440	ORADER::.ASCIZ			
	2018 003174 2019 003202 2020 003210 2021 003213 2022 003220 2023 003226 2024 003234 2025 003242 2026 003250 2027 003254 2028 003262 2029 003276 2030 003276 2031 003304 2032 003312 2033 003326 2034 003321 2035 003326 2036 003334 2037 003342	030072 000 105 042526 041440 052517 051105 020123 043040 052517 035063 020060	052116 052116 051117 020124 051105	EVNTCT::.ASCIZ	/EVENT COU	INTERS OR FOUT	3:U EKKUK/
	2026 003250 2027 003254 2028 003262 2029 003270 2030 003276	043040 052517 035063 020060 047522 000122 042120 046101 040506 046111 052040 020117 040505 020122 047105 020124 047125 042524	020067 042105 046103 053105 047503 051522	EVNTCL::.ASCIZ	/PDAL7 FAI	LED TO CLEAR E	VENT COUNTERS/
	2032 003312 2033 003320	047125 042524 000 103 040504		EVNTRL::.ASCIZ	. CONTO ENT	LED TO LOAD EV	ENT COUNTERS!
	2034 003321 2035 003326 2036 003334 2037 003342 2038 003350 2039 003356	047105 020124	042514 046040 053105 047503	EVNIKL::.ASCIZ	TUALU FAI		ENT COUNTERS)

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 41
GLOBAL AREAS
                  10-SEP-81 15:42
                                                    GLOBAL TEXT SECTION
CVCDBA.P11
          003364
003365
003372
003400
003406
                                                    FUSL30::.ASCIZ /FUSL 3:0 FLIP-FLOP ERROR/
                         106
                                         020114
                               051525
   2041
                                         046106 047514
   2042
                               020060 043055
                     035063
                     050111
020120
                               051105
                                          047522
   2044
                    000122
041123
032472
   2045
          003414
  2046
2047
2048
2049
2050
2051
2052
                               020114
020066
043055
051105
                                                    SBLERR::. ASCIZ /SBL 59:56 FLIP-FLOP ERROR/
          003416
                                          034465
          003424
                                          046106 047514
                     050111
                                          047522
                     020120
          003440
          003446
                     000122
                                                    EXTPER::. ASCIZ /EXTP 7:0 FLIP-FLOP OR LOGIC ERROR/
          003450
                                          033440 044514
                               050124 043040
                     054105
                     030072
                     026520
                               046106
                                          050117
          003464
   2053
                               020122
020103
                                          047514
   2054
          003472
                     047440
  2055
2056
2057
2058
2059
2060
          003500
                                          051105
                     044507
                     047522
                               000122
          003506
                                                     :ASCII MESSAGES USED BY ERROR CALLS - CONTROL REGISTER 4
   2061
2062
                                          051122
                                                     ORDATA::. ASCIZ /OR ARRAY DATA ERROR - ORO 7:0/
                               040440
          003512
                     051117
                                          052101
047522
                     054501
   2063
          003520
   2064
2065
2066
2067
                                051105
          003526
                     020101
                     020122
          003534
                                020055
                                          051117
                                035067
           003542
                                          000060
                                                     ANDERR::. ASCIZ /AND ARRAY RAM DATA ERROR/
                                020104
           003550
                     047101
                                          051101
   2068
2069
2070
2071
           003556
                     040522
                                020131
                                          040522
                     020115
                                040504
                                          040524
           003564
           003572
                     042440
                                051122
                                          051117
           003600
                         000
                                                     FUSL7:: .ASCIZ /FUSL7 FLIP-FLOP - OR ARRAY DATA ERROR/
   2072
2073
2074
                                051525
044514
                                          033514
           003601
                         106
                                          026520
026440
           003606
                     043040
                     046106
                                050117
           003614
                                020122
          003622
003630
                                          051101
   2075
                     047440
   2076
2077
2078
2079
                     040522
                                           040504
                                          051122
           003636
                     040524
                                042440
           003644
                     051117
                                    000
           003647
003654
                                                                        /AND - OR ARRAY DATA ERROR/
                                042116
                                           026440
                                                     ANDOR::.ASCIZ
                         101
                                020122
   2080
2081
                     047440
                                           051101
                     040522
040524
                                           040504
           003662
                                          051122
   2082
2083
2084
2085
2086
2087
2088
2089
           003670
                                042440
           003676
                     051117
                                    000
                                                               .EVEN
                     003702
                                                     : FORMAT STATEMENTS USED IN PRINT CALLS
    2090
    2091
                                047503
020114
020060
                                          052116
042522
051105
                     040445
047522
020107
                                                     EMSGRO :: . ASCIZ / XACONTROL REG O ERRORXN/
    2092
           003702
   2093
           003710
           003716
           003724
```

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 42
GLOBAL AREAS
CVCDBA.P11
                  10-SEP-81 15:42
                                                      GLOBAL TEXT SECTION
                                                                                                                                                                      SEQ 0042
          003732
                     040445
                                           052116 042522
  2096
                                047503
                                                      EMSGR2::.ASCIZ /%ACONTROL REG 2 ERROR%N/
                                020114
  2098
2099
2100
2101
2102
                     020107
047522
040445
                                020062
022522
047503
          003746
003754
                                           051105
                                           000116
052116
                                                      EMSGR4::. ASCIZ /%ACONTROL REG 4 ERROR%N/
          003762
                     047522
          003770
                                           042522
                                020114
                                020064
022522
047503
                     020107
                                           051105
          003776
                     047522
040445
047522
020107
047522
040445
   2103
          004004
                                           000116
  2104
2105
2106
2107
2108
2109
2110
                                           052116 042522
          004012
                                                      EMSGR6::.ASCIZ /%ACONTROL REG 6 ERROR%N/
          004020
                                020114
                                020066
022522
042522
          004026
                                           051105
          004034
                                           000116
          004042
                                                     REGOEQ::.ASCIZ /%AREGO = /
                                000040
          004050
                     036440
                                042522
                     040445
          004054
                                           031107
                                                     REG2EO::.ASCIZ /%AREG2 = /
                                000040
  036440
          004062
          004066
                     040445
                                           032107
                                                     REG4EQ::.ASCIZ /%AREG4 = /
                                000040
042522
                     036440
          004074
                     040445
          004100
                                           033107
                                                     REG6EQ::.ASCIZ /%AREG6 = /
          004106
                     036440
                                000040
                                           046501
042522
043505
033117
          004112
                     040445
                                051124
                                                      MSGTRM::.ASCIZ /%ATRAM ADDRESS REG = %06%N/
                                042104
          004120
                     040440
                     051523
          004126 004134
                     036440
                                022440
          004142
004145
004152
                     047045
                                    000
                                046101
022440
022461
035104
                                           040517
033117
                         045
                                                      FRMTOR::.ASCIZ /%ALOAD: %06%S1%AREAD: %06%S1%AGOOD: %06%N/
                     035104
                                           051101
          004160
                     051445
          004166
                     040505
                                           022440
                                           022461 035104
          004174
                     033117
                                051445
          004202
004210
004216
004217
004224
004232
                     043501
                                047517
                                033117
                     022440
                                           047045
                         000
                                046101
022440
022461
035104
                         045
                                           040517
                                                     FRMTRO::. ASCIZ / XALOAD: X06%S1%AREAD: X06%N/
                                           033117
                     035104
                                           051101
                     051445
          004240
                     040505
                                           022440
                     033117
                                047045
                                               000
          004253
004260
004266
004274
                                046101
022440
022461
035104
                                           040517 033117
                         045
                                                     FRMTR4::.ASCIZ /%ALOAD: %06%S1%AREAD: %06%S1%AMASK: %06%S1%AGOOD: %06%S1%ABAD: %06%N/
                     035104
                                           051101
022440
022461
035113
                     051445
040505
033117
          004302
                                051445
           204310
                     046501
                                051501
  2141
2142
2143
2144
2145
2146
                     022440
022461
035104
          004316
                                033117
                                           051445
          004324
                                043501
                                           047517
                                022440
022461
020072
000116
                                           033117
          004340
                                           041101
                     051445
          004346
004354
                     042101 022466
                                           047445
   2147
          004360
                     040445
                                053105
                                           052116
                                                      FRMTEC::.ASCIZ /%AEVNT CNT LOADED: %06%S1%AEVNT CNT BEFORE CNT DOWN: %06%N/
                                052116
042504
033117
          004366
                     041440
                                           046040
   2149
                     040517
                                           035104
                                           051445
  2150 2151
           004402
                     022440
                                042501
                                           047126
```

GLOBAL CVCDBA.	AREAS P11	MACY11 10-SEP-81	30(1046) 15:42	16-SEP	-81 15:15 GLOBAL TEXT	PAGE T SECT	43 110N	E	4			
2152 2153 2154 2155 2156 2157 2158 2159 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175	004416 004424 004432 004446 004453 004466 004474 004502 004510 004527 004527 004534 004527 004550 004564 004572 004600	042502 041440 053517 033117 045 020105 051105 042101 044523 047117 051040 047045 020105 051105 042101 044523 047117 051040	047103 047506 052116 035116 047045 052101 052517 047522 051104 043516 051124 043505 000 052101 052517 047522 051104 043516 051124 043505	020124 042522 042040 022440 0000 046511 020124 020122 051505 041440 046117 030040 046511 020124 020122 051505 041440 046117 031040						ADDRESSING		
2173 2174 2175 2176 2177 2178		004604			.E	VEN						

```
16-SEP-81 15:15 PAGE 44
GLOBAL AREAS
                 MACY11 30(1046)
                                            GLOBAL ERROR REPORT SECTION
CVCDBA.P11
               10-SEP-81 15:42
                                             .SBTTL GLOBAL ERROR REPORT SECTION
  2180
2181
  2182
2183
                                             : THE GLOBAL ERROR REPORT SECTION CONTAINS MESSAGE PRINTING AREAS
                                             : USED BY MORE THAN TEST TO OUTPUT ADDITIONAL ERROR INFORMATION. PRINTB
                                              (BASIC) AND PRINTX (EXTENDED) CALLS ARE USED TO CALL PRINT SERVICES.
  2185
  2187
2188
                                                     BGNMSG
                                                               ROEROR
        004604
  2188
2189
2190
2191
2192
2193
                                             ROEROR::
        004604
        004604
                 004537
                          005130
                                                      JSR
                                                               R5.PRNTBS
                                                                                          : GO PRINT CONTROL REG THAT FAILED
                 003702
                                                               EMSGRO
         004610
                                                      . WORD
                                                               PC.PRNTRO
                 004737
        004612
                          005210
                                                      JSR
                                                                                          GO PRINT CONTROL REGISTER O INFO
  2194
 2195
2196
2197
2198
2199
                                                      ENDMSG
        004616
                                            L10002:
        004616
  004616
                 104423
                                                      TRAP
                                                               C$MSG
        004620
                                                     BGNMSG
                                                               ERORRO
        004620
                                            ERORRO::
         004620
                 004537
                          005130
                                                      JSR
                                                               R5.PRNTBS
                                                                                          GO PRINT CONTROL REG THAT FAILED
         004624
                                                      . WORD
                                                               EMSGRO
         004626
                                                      PRINTX
                                                               #REGOEQ
        004626
                 012746
                           004042
                                                      MOV
                                                               WREGOEQ . - (SP)
                 012746
                           000001
                                                               #1.-(SP)
                                                      MOV
                                                               SP.RO
         004636
                 010600
                                                      MOV
        004640
                  104415
                                                               C$PNTX
                                                      TRAP
                 062706
         004642
                          000004
                                                      ADD
                                                               #4.SP
         004646
                                                      PRINTX
                                                               #FRMTOR, ROLOAD, ROREAD, ROGOOD
                 013746
         004646
                                                      MOV
                                                               ROGOOD, -(SP)
                           002374
         004652
                                                      MOV
                                                               ROREAD, -(SP)
                 013746
                           002370
                                                               ROLDAD, - (SP)
         004656
                                                      MOV
                 012746
         004662
                           004145
                                                               MIRMTOR . - (SP)
                                                      MOV
                 012746
         004666
                           000004
                                                               #4,-(SP)
                                                      MOV
                                                               SP.RO
CSPNTX
         004672
                  010600
                                                      MOV
                  104415
         004674
                                                      TRAP
                 062706
                           000012
         004676
                                                               #12,SP
                                                      ADD
         004702
                                                      ENDMSG
         004702
                                             L10003:
         004702
                  104423
                                                      TRAP
                                                               C$MSG
         004704
                                                     BGNMSG
                                                               RZEROR
                                             R2EROR::
         004704
                  004537
                          005130
                                                      JSR
                                                               R5, PRNTBS
                                                                                          GO PRINT CONTROL REG THAT FAILED
        004710
004712
004716
                  003732
                                                      . WORD
                                                               EMSGR2
                           005262
                                                      JSR
                                                               PC.PRNTR2
                                                                                          GO PRINT CONTROL REGISTER 2 INFO
                                                      ENDMSG
         004716
                                             L10004:
         004716
                  104423
                                                      TRAP
                                                               CSMSG
         004720
                                                      BGNMSG
                                                               REROR
```

GLOBAL AREAS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42	16-SEP-81 15:15 PAGE 45 GLOBAL ERROR REPORT SECTION	
2235 004720 2236 004720 004537 005130 2237 004724 003762 2238 004726 004737 005150 2239 004732 2240 004732 2241 004732 104423	R4EROR:: JSR .WORD EMSGR4 PC.PRNTAL ENDMSG L10005: TRAP C\$MSG	GO PRINT CONTROL REG THAT FAILED GO PRINT ALL REGISTERS
2242 2243 004734 2244 004734 2245 004734 004537 005130 2246 004740 004012 2247 004742 004737 005172 2248 004746 2249 004746	BGNMSG ROZGER ROZGER:: JSR R5.PRNTBS .WORD EMSGRG JSR PC.PROZGR ENDMSG	GO PRINT CONTROL REG THAT FAILED
2235 004720 004537 005130 2237 004724 003762 2238 004726 004737 005150 2239 004732 2240 004732 2241 004732 104423 2242 2243 004734 2245 004734 2246 004734 2247 004742 2247 004742 2248 004746 2250 004746 2250 004746 2250 004746 2253 004750 2253 004750 2254 004750 2255 004750 2257 004762 2258 004762 2258 004762 2258 004762 2259 004762 2259 004764 2262 004764 2263 004764 2263 004764 2263 004764 2263 004764 2263 004764 2263 004764 2265 004776 2265 004776 2265 004776 2265 004776 2265 004776 2265 004776 2266 004777 2266 00477 2266 004777 2266 00477 2266 0047	BGNMSG ALLREG ALLREG:: JSR R5.PRNTBS .WORD EMSGR6 JSR PC.PRNTAL ENDMSG	GO PRINT CONTROL REG THAT FAILED
2259 004762 104423 2260 2261 004764 2262 004764 2263 004764 004537 005130 2264 004770 004012 2265 004772 2266 004772 013746 006374	BGNMSG TRAMER TRAMER:: JSR R5.PRNTBS .WORD EMSGR6 PRINTB #MSGTRM, TRADRS MGV TRADRS (SP)	GO PRINT CONTROL REG THAT FAILED
2267 004776 012746 004112 2268 005002 012746 000002 2269 005006 010600 2270 005010 1044 2271 005012 062706 000006 2272 005016 004737 005172 2273 005022 2274 005022 2275 005022 104423	MOV #MSGTRM, -(SP) MOV #2,-(SP) MOV SP,RO TRAP C\$PNTB ADD #6,SP JSR PC,PRO26R ENDMSG L10010: TRAP C\$MSG	
2267 004776 012746 004112 2268 005002 012746 000002 2269 005006 010600 2270 005010 1044 2271 005012 062706 000006 2272 005016 004737 005172 2273 005022 2274 005022 2275 005024 2278 005024 2279 005024 2279 005024 2279 005030 004012 2280 005030 004012 2281 005032 2282 005032 010246 2283 005032 010246 2284 005036 012746 004360 2285 005042 012746 004360 2287 005050 104415 2288 005052 062706 000010 2289 005062	BGNMSG EVNTER EVNTER:: JSR R5.PRNTBS .WORD EMSGR6 PRINTX WFRM:EC.R1.R2 MOV R2(SP) MOV R1(SP) MOV WFRMTEC(SP) MOV WFRMTEC(SP) MOV W3(SP) MOV SP.RO TRAP (SPNTX	GO PRINT CONTROL REG THAT FAILED
2288 005052 062706 000010 2289 005056 004737 005150 2290 005062	ADD W10.SP JSR PC.PRNTAL ENDMSG	

```
16-SEP-81 15:15 PAGE 46
                  MACY11 30(1046)
GLOBAL AREAS
                                              GLOBAL ERROR REPORT SECTION
                10-SEP-81 15:42
CVCDBA.P11
                                              L10011:
 005062
                                                        TRAP
                                                                 C$MSG
                  104423
         005062
                                                        BGNMSG
                                                                 ROTM
         005064
                                               ROTM::
         005064
                                                                 #MSGTMO
                                                        PRINTB
         005064
                                                                 #MSGTMO, - (SP)
                  012746
                                                        MOV
                            004453
         005064
                                                                 #1,-(SP)
SP,R0
                            000001
                                                        MOV
         005070
                                                        MOV
         005074
                  010600
                                                                 C$PNTB
                                                        TRAP
         005076
                  104414
                                                                 #4.SP
         005100
                  062706
                            000004
                                                        ADD
                                                        ENDMSG
         005104
                                              L10012:
         005104
                                                                 C$MSG
                                                        TRAP
                   104423
         005104
                                                        BGNMSG
                                                                 R2TM
         005106
                                               R2TM::
         005106
                                                        PRINTB
                                                                 #MSGTM0
         005106
                                                                 #MSGTMO, - (SP)
         005106
                  012746
                            004453
                                                        MOV
                                                        MOV
                                                                 #1,-(SP)
                            000001
                                                                  SP.RO
                                                        MOV
                  010600
         005116
                                                                  C$PNTB
                                                        TRAP
         005120
                  104414
                                                                 #4.SP
                  062706
                            000004
                                                        ADD
         005126
                                                        ENDMSG
                                               L10013:
         005126
                                                                  C$MSG
                                                        TRAP
         005126
                  104423
                                               ROUTINE TO PRINT WHAT CONTROL REGISTER DETECTED THE ERROR.
                                               PRNTBS::PRINTB
                                                                  (R5) +
         005130
                                                                  (R5)+,-(SP)
                   012546 012746
                                                        MOV
         005130
                                                                 #1.-(SP)
SP.RO
  2321
2322
2323
2324
2325
2326
2327
2328
2329
         005132
                            000001
                                                        MOV
                                                        MOV
         005136
                   010600
                                                                  CSPNTB
                                                        TRAP
         005140
                   104414
                                                        ADD
                                                                  #4.5P
                   062706
                            000004
         005142
                                                                  R5
                                                        RIS
                   000205
         005146
                                               ROUTINE TO PRINT ALL CONTROL REGISTER ERROR INFORMATION
                                                                                              GO PRINT CONTROL REGISTER 2
                            005210
005262
005334
                                                                  PC . PRNTRO
                                               PRNTAL:: JSR
         005150
                   004737
                                                                  PC, PRNTR2
   2331
2332
2333
2333
2334
2335
2336
2337
2338
2339
2341
2343
2344
2345
2346
                   004737
                                                        JSR
          005154
                                                                                              GO PRINT CONTROL REGISTER 4 INFO
                   004737
004737
                                                                  PC, PRNTR4
         005160
                                                         JSR
                                                                                              GO PRINT CONTROL REGISTER 6 INFO
                            005422
                                                         JSR
                                                                  PC, PRNTR6
          005164
                                                        RIS
         005170
                   000207
                                               ROUTINE TO PRINT CONTROL REGISTER 0, 2 AND 6 EPROR INFORMATION
                                                                  PC.PRNTRO
PC.PRNTR2
                                                                                              GO PRINT CONTROL REGISTER
                   004737
                            005210
          005172
                                               PRO26R::JSR
                                                                                              GO PRINT CONTROL REGISTER
                                                         JSR
                                                                                              GO PRINT CONTROL REGISTER 6 INFO
                                                                  PC.PRNTR6
         005202
                   004737
                            005422
                                                         JSR
                   000207
                                                         RTS
          005206
                                               PRINT CONTROL REGISTER O ERROR INFORMATION
          005210
                                               PRNTRO::PRINTX
                                                                  MREGOEQ
                                                         MOV
                                                                  WREGOEQ, - (SP)
                   012746
                            004042
          005210
```

```
SEQ 0047
```

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 47
GLOBAL AREAS
CVCDBA.P11
                                                    GLOBAL ERROR REPORT SECTION
                  10-SEP-81 15:42
  2347
2348
2349
2350
2351
                    012746 010600
                                                               MOV
                                                                         #1,-(SP)
                               000001
          005214
                                                                         SP.RO
          005220
                                                               MOV
                                                                         CSPNTX
          005222
                     104415
                                                               TRAP
         005224
005230
                    062706
                               000004
                                                               ADD
                                                                         #4.SP
                                                              PRINTX
                                                                         #FRMTRO, ROLOAD, ROREAD
                                                                         ROREAD, -(SP)
ROLOAD, -(SP)
#FRMTRO, -(SP)
  2352
          005230
                               002374
                                                               MOV
                    013746
                    013746
                                                               MOV
  2354
                    012746
                               004217
         005240
                                                              MOV
                                                                         #3,-(SP)
                                                               MOV
  2356
2357
2358
2359
         005250
005252
005254
                                                                         SP.RO
                    010600
                                                               MOV
                    104415
062706
000207
                                                                         C$PNTX
                                                               TRAP
                                                                         #10.SP
                               000010
                                                               ADD
                                                                         PC
                                                               RIS
          005260
  2360
   2361
                                                    :PRINT CONTROL REGISTER 2 ERROR INFORMATION
  2362
2363
2364
                                                    PRNTR2::PRINTX
          005262
                                                                        #REG2EQ
          005262
                    012746
                               004054
                                                              MOV
                                                                         #REGZEQ, - (SP)
         005266
005272
005274
  2365
2366
                    012746
                                                                         #1,-(SP)
                               000001
                                                               MOV
                                                                         SP.RO
                    010600
                                                               MOV
  2367
                    104415 062706
                                                                         CSPNTX
                                                               TRAP
   2368
          005276
                               000004
                                                              ADD
                                                                         #4.SP
                                                                         #FRMTRO, RZLOAD, RZREAD
   2369
          005302
                                                               PRINTX
  2370
2371
         005302
                    013746
                                                                         R2READ, - (SP)
                                                               MOV
                               002400
          005306
                               002376
004217
                                                                         R2LOAD, -(SP)
#FRMTRO, -(SP)
                    013746
                                                               MOV
                    012746
   2372
2373
          005312
                                                               MOV
          005316
                               000003
                                                                         #3,-(SP)
                                                               MOV
  2374
2375
2376
2377
         005322
005324
005326
                                                                         SP.RO
                    010600
                                                               MCV
                                                                         CSPNTX
                     104415
                                                               TRAP
                     062706
                               000010
                                                               ADD
                                                                         #10.SP
          005332
                     000207
                                                                         PC
                                                               RIS
  2378
2379
2380
2381
                                                    PRINT CONTROL REGISTER 4 ERROR INFORMATION
                                                    PRNTR4::PRINTX
          005334
                                                                         #REG4EQ
   2382
2383
2384
2385
          005334
                    012746
                                                                         #REG4EQ, -(SP)
                               004066
                                                               MOV
          005340
                                                                         #1,-(SP)
                               000001
                                                               MOV
          005344
                     010600
                                                                         SP,RO
                                                               MOV
          005346
                     104415
                                                               THAP
                                                                         CSPNTX
  2386
2387
2388
2389
2390
          005350
                     062706
                               000004
                                                               ADD
                                                                         #4.SP
                                                                         WFRMTR4, R4LOAD, R4READ, R4MASK, R4GOOD, R4BAD
          005354
                                                               PRINTX
          005354
                     013746
                                                                         R4BAD, -(SP)
                               002412
                                                               MOV
                               002404
002406
002410
002402
                     013746
          005360
                                                               MOV
                                                                         R4GOOD . - (SP)
          005364
005370
005374
                                                                         R4MASK, - (SP)
                     013746
                                                               MOV
   2391
2392
2393
2394
                     013746
013746
                                                                         R4READ, - (SP)
                                                               MOV
                                                                         R4LOAD, -(SP)
#FRMTR4, -(SP)
                                                               MOV
                    012746
                               004253
          005400
                                                               MOV
          005404
                               000006
                                                               MOV
                                                                         #6,-(SP)
   2395
          005410
                                                                         SP.RO
                     010600
                                                               MOV
   2396
2397
                                                                         CSPNTX
          005412
                     104415
                                                               TRAP
                     062706
                               000016
                                                               ADD
                                                                         #16.SP
   2398
          005420
                                                               RTS
```

```
SEQ 0048
```

```
1 4
GLOBAL AREAS MACY11 30(1046) 16-SEP-81 15:15 PAGE 48
CVCDBA.P11 10-SEP-81 15:42 GLOBAL ERROR REPORT
                                                                            GLOBAL ERROR REPORT SECTION
   2400
2401
2402
2403
2403
2404
005422
2405
005426
2406
005432
2407
005434
2408
005436
2409
005442
2410
005442
                                                                            ; PRINT CONTROL REGISTER 6 ERROR INFORMATION
                                                                            PRNTR6::PRINTX #REG6EQ
                              012746 004100
012746 000001
010600
                                                                                                          #REGGEQ,-(SP)
#1,-(SP)
SP,R0
C$PNIX
                                                                                           MOV
                                                                                           MOV
                                                                                           MOV
                              104415 062706
                                                                                           TRAP
                                                                                                          #4, SP
                                             000004
                                                                                           ADD
              005442
005442
005446
005452
005456
                                                                                           PRINTX
                                                                                                         #FRMTRO, R6LOAD, R6READ
                             013746
013746
012746
012746
                                             002420
002414
004217
                                                                                                          RGREAD, - (SP)
                                                                                           MOV
   2410 005442
2411 005446
2412 005452
2413 005456
2414 005462
2415 005464
2416 005466
2417 005472
2418
                                                                                                          R6LOAD, -(SP)
#FRMTRO, -(SP)
                                                                                           MOV
                                                                                           MOV
                                                                                                          #3.-(SP)
SP.RO
                                             000003
                                                                                           MOV
                             010600
                                                                                           MOV
                            104415
062706
000207
                                                                                                          CSPNTX
                                                                                           TRAP
                                                                                           ADD
                                             000010
                                                                                                          #10.SP
                                                                                           RTS
                                                                                                          PC
```

```
K 4
                 MACY11 30(1046) 16-SEP-81 15:15 PAGE 49
GLOBAL AREAS
                                                                                                                                             SEQ 0049
CVCDBA.P11
               10-SEP-81 15:42
                                             GLOBAL SUBROUTINES SECTION
                                             .SBITL GLOBAL SUBROUTINES SECTION
                                             : THE GLOBAL SUBROUTINES SECTION CONTAINS THE SUBROUTINES
                                             ; THAT ARE USED IN MORE THAN ONE TEST.
                                             : FUNCTIONAL DESCRIPTION:
                                                   SUBROUTINE TO.... SELECT AND INITIALIZE STATE ANALYZER
                                             : INPUTS:
                                                  LOCATION IDDEV CONTAINS USER DEFINED DEVICE NUMBER IN BITS 11-8
                                             : IMPLICIT INPUTS:
                                               OUTPUTS:
                                                   ROLOAD CONTAINS USER DEFINED UNIT NUMBER IN BITS 11-8
                                                   ROMASK CONTAINS CONTROL REGISTER O MASK WORD (000200)
                                                   R2LOAD CONTAINS ALL ZEROES TO INDICATE CONTROL REGISTER 2 WAS CLEARED
                                             : IMPLICIT OUTPUTS:
                                               SUBORDINATE ROUTINES USED:
                                                   LDRDRO ROUTINE TO LOAD, READ AND COMPARE REGISTER O (USED FOR DEVICE TYPE)
                                                   LDRDR2 ROUTINE TO LOAD, READ AND COMPARE CONTROL REGISTER 2
                                               FUNCTIONAL SIDE EFFECTS:
                                                   STATE ANALYZER SELECTED
                                                   CONTROL REGISTER O LOW BYTE EQUALS O CONTROL REGISTER 2 EQUALS O
                                             ; CALLING SEQUENCE:
                                                   JSR PC, INITED
  2464
2465
2466
2467
2468
2469
2470
2471
2472
         005474
                                              INITED: : BGNSEG
                                                                                           ROUTINE TO INIT ED MODULE
                                                               C$BSEG
#4,#1$,#PRIO7
#PRIO7,-(SP)
#1$,-(SP)
         005474
                  104404
                                                       TRAP
         005476
                                                      SETVEC
                                                                                           : SETUP VECTOR
                  012746
012746
012746
012746
104437
         005476
                           000340
                                                      MOV
         005502
                           005600
                                                      MOV
                                                               #4,-(SP)
         005506
005512
                           000004
                                                      MOV
                           000003
                                                      MOV
                                                                #3,-(SP)
         005516
                                                      TRAP
                                                                C$SVEC
```

```
16-SEP-81 15:15 PAGE 50
GLOBAL AREAS
                    MACY11 30(1046)
CVCDBA.P11
                  10-SEP-81 15:42
                                                   GLOBAL SUBROUTINES SECTION
  2475
2476
2477
2478
2479
2480
2481
          005520 062705 000010
                                                                       #10.SP
                                                             ADD
                                                             :LOAD DEVICE NUMBER INTO REGISTER O AND CHECK IT
                              002360
002370
002370
174576
                                        002370
002372
174602
002374
          005524
                    013737
                                                             MOV
                                                                        IDDEV, ROLOAD
                                                                                                      GET USER DEFINED DEVICE NUMBER
                    013737
013777
013777
017737
023737
         005532
                                                             MOV
                                                                        ROLOAD, ROGOOD
                                                                                                      :PUT DATA LOADED INTO EXPECTED
                                                                        ROLOAD, GREGO
                                                                                                      :WRITE WORD TO REGISTER O
          005540
                                                             MOV
  2482
2483
2484
2485
         005546
                                                                        aREGO, ROREAD
                                                                                                      READ REGISTER CONTENTS BACK
                                                             MOV
                              002372
                                         002374
                                                             CMP
                                                                        ROGOOD, ROREAD
                                                                                                      : COMPARE EXPECTED WITH THAT READ
          005562
005564
                    001414
                                                             BEQ
                                                                                                      : IF COMPARE WAS GOOD THEN CONT
                                                                          .ROEROR
                                                                                                      :REG O NOT EQUAL EXPECTED
                                                             ERRDF
  2486
2487
2488
2489
2490
          005564
                    104455
                                                             TRAP
                                                                        CSERDF
          005566
                    000001
                                                              . WORD
          005570
                    000000
                                                              . WORD
          005572
                                                                        ROEROR
                    004604
                                                              . WORD
          005574
                                                             CKLOOP
  2490
2491
2492
2493
2494
2495
2496
2497
2498
          005574
                                                             TRAP
                                                                        C$CLP1
                    104406
         005576
                    000406
005726
                                                             BR
                                                                                                      :BRANCH AROUND TIME OUT ERROR
                                                                        (SP)+
          005600
                                                             TST
                                                   15:
                                                                                                      : CLEAN UP STACK
          005602
                    005726
                                                             TST
                                                                        (SP)+
                                                                                                      CLEAN UP STACK
          005604
                                                             ERRDF
                                                                        1. . ROTM
                                                                                                      :TIME OUT ERROR REG O
          005604
                                                             TRAP
                                                                        CSERDF
                    104455
                    000001
                                                              . WORD
          005606
          005610
                    000000
                                                              . WORD
  2599
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2511
2512
2513
2514
2515
2516
2517
2518
2521
2521
2521
2521
2521
2522
2523
2524
2525
2526
2526
2527
2528
          005612
                    005064
                                                              WORD
                                                                        ROTM
         005614
                                                   2$:
                                                             CLRVEC
                                                                                                      :CLEAR VECTOR
                                                                       #4
          005614
                    012700
                               000004
                                                             MOV
                                                                        #4.RO
          005620
                    104436
                                                             TRAP
                                                                        CSCVEC
         005622
005622
005622
                                                             ENDSEG
                                                   100005:
                    104405
                                                             TRAP
                                                                       CSESEG.
                                                             : READ DEVICE TYPE IN REGISTER O
          005624
                                                             BGNSEG
                    104404
052737
013 37
          005624
                                                             TRAP
                                                                        C$BSEG
         005626
005634
005642
                                         002370
                                                                        #CDAL 15, ROLUAD
                                                                                                      SETUP TO READ DEVICE TYPE
                               100000
                                                             BIS
                                                                        IDTYPE, ROGOOD
                              002364
                                                             MOV
                                                                                                       :SETUP EXPECTED DATA
                    004737
                               006110
                                                             JSR
                                                                        PC.LDRDOR
                                                                                                      :LOAD, READ AND COMPARE REG O
          005646
                    001404
                                                                        3$
                                                                                                       : IF EQUAL THEN DEVICE TYPE COMPARED
                                                             BEQ
          005650
                                                             ERRDF
                                                                                                      DEVICE TYPE NOT EQUAL EXPECTED
                                                                           , ERORRO
          005650
                                                                        CSERDF.
                     104455
                                                             TRAP
                    000001
          005652
                                                              . WORD
                    000000
                                                             . WORD
          005654
          005656
                                                                        ERORRO
                    004620
                                                              . WORD
         005660
                                                             ENDSEG
                                                   100015:
          005660
                    104405
                                                             TRAP
                                                                        CSESEG.
                                                             RESET THE SIGNAL CDAL15 TO 0 TO READ DEVICE NUMBER AGAIN AND SET AND
                                                             CLEAR THE SIGNAL CDALO TO CLEAR THE TRACE RAM ADDRESS REGISTER, TO
                                                             CLEAR THE TRACING FLIP-FLOP, TO RELOAD THE EVENT COUNTERS AND TO CLEAR
                                                             :SBL FLIP FLOPS 59:56.
          005662
                                                             BGNSEG
          005662
                    104404
                                                             TRAP
                                                                       C$BSEG
```

GLOBAL	AREAS	MACY11	30(1046)	16-SEP	-81 15:	15 PAGE	M 4		SEQ 0051
2531 2532 2533 2534 2535 2536 2537 2538 2539	005664 005672 005700 005704 005706 005710 005712 005714 005716 005716 005720 005720 005732 005734	0-SEP-81 013737 052737 004737 001405 104455 000001 000000 004604	002360 000001 006102	002370 002370	GLUBAL	MOV BIS JSR BEQ ERRDF TRAP .WORD .WORD	NES SECTION IDDEV, ROLOAD #CDALO, ROLOAD PC, LDRDRO 4\$ 1, ROEROR C\$ERDF 1 OROEROR	GET USER DEFINED DEVICE NUMBER SETUP TO SET THE CLEAR SIGNAL GO LOAD, READ AND CHECK REG 0 IF OK THEN CONTINUE REG 0 NOT EQUAL DEVICE #	324 0051
2533 2533 2533 2533 2533 2533 2533 2533	005716 005720 005726 005732 005734 005734 005736 005740 005742	104406 042737 004737 001404 104455 000001 000000 002370	000001 006102	002370	4\$: 5\$: 10002\$:	CKLOOP TRAP BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$CLP1 #CDALO,ROLOAD PC,LDRDRO 5\$ 1,,ROLOAD C\$ERDF 1 0 ROLOAD	SETUP TO CLEAR THE SIGNAL CDALO GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REG O NOT EQUAL DEVICE NUMBER	
2552 2553	005744	104405				TRAP	C\$ESEG		
2554 2555							AND CHECK CONTROL RE	GISTER 2	
2555 2556 2557 2558 2559 2560 2561 2562 2563	005746 005750 005750 005750 005754 005760 005764	104404 012746 012746 012746 012746 104437	000340 006050 000004 000003			BGNSEG TRAP SETVEC MOV MOV MOV MOV TRAP	C\$BSEG M4.M6\$.MPRIO7 MPRIO7SP) M6\$(SP) M4(SP) M3(SP) C\$SVEC	;SETUP VECTOR	
2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575	005772 005776 006002 006010 006016 006024 006032 006034	062706 005037 013777 017737 042737 023737 001414	000010 002376 002376 174336 177400 002376	174342 00240 002400 002400		ADD CLR MOV MOV BIC CMP BEQ ERRDF TRAP	#10,SP R2LOAD R2LOAD, @REG2 @REG2, R2READ #177400,R2READ R2LOAD, R2READ 7\$ 2,R2EROR C\$ERDF	; SETUP TO CLEAR ALL BITS ; WRITE BITS INTO REG 2 ; READ REG 2 BACK ; CLEAR UNWANTED BITS IN REG 2 ; CHECK IF EXP EQUALS ACTUAL ; IF LOADED OK THEN CONTINUE ; REGISTER 2 NOT EQUAL EXPECTED	
2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586	006036 006040 006042 006044 006046 006050 006052 006054 006054	000002 000000 004704 104406 000406 005726 005726 104455 000002			6\$:	.WORD .WORD CKLOOP TRAP BR TST TST ERRDF TRAP .WORD	2 0 R2EROR C\$CLP1 7\$ (SP)+ (SP)+ 2, R2TM C\$ERDF	BRANCH AROUND TIME OUT ERROR CLEAN UP STACK CLEAN UP STACK TIME OUT ERROR REG 2	
2584 2585 2586	006060 006062 006064	000000			75:	.WORD .WORD CLRVEC	RZTM M4	CLEAR VECTOR	

GLOBAL CVCDBA.		MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: GLOBAL		52 NES SECTION	
2587 2588 2589 2590	006064 006070 006072 006076	012700 104436 005037	000004 002416		100076	MOV TRAP CLR ENDSEG	#4 PO CSCVEC R6MASK	SETUP TO CHECK ALL CONTROL REG 6 BITS
2591 2592 2593	006076	104405			10003\$:	TRAP	C\$ESEG	
2594 2595	006100	000207				RTS	PC	RETURN BACK TO TEST
2596 2597 2598								CONTENTS OF REGISTER O RESULT OF THE "CMP" INSTRUCTION.
2599 2600 2601 2602 2603	006102 006110 006116 006124 006132	013737 013777 017737 023737 000207	002370 002370 174226 002372	002372 174232 002374 002374	LDRDRO: LDRDOR: READRO:	:MOV	ROLOAD, ROGOOD ROLOAD, AREGO AREGO, ROREAD ROGOOD, ROREAD PC	PUT DATA LOADED INTO EXPECTED WRITE WORD TO REGISTER O READ REGISTER CONTENTS BACK COMPARE EXPECTED WITH THAT READ EXIT WITH CONDITION CODES SET
2604 2605 2606 2607								CONTENTS OF REGISTER 2. RESULT OF 'CMP' INSTRUCTION
2608 2609 2610 2611 2612 2613	006134 006142 006150 006156 006164	013777 017737 042737 023737 000207	002376 174204 177400 002376	174210 002400 002400 0024	LDRDR2: READR2:		R2LOAD, aREG2 aREG2, R2READ #177400, R2READ R2LOAD, R2READ PC	:WRITE BITS INTO REGISTER 2 :READ REGISTER 2 BACK :CLEAR UNWANTED BITS IN REG 2 :CHECK IF EXP EQUALS ACTUAL :EXIT WITH CONDITION CODES SET
2614 2615 2616								ONTENTS OF REGISTER 4. RESULT OF "CMP" INSTRUCTION.
2617 2618 2619	006166 006174 006200	013737 000337 000403	002402	002404	LDRDAR:	:MOV SWAB BR	R4LOAD,R4GOOD R4GOOD LDRD4R	COPY DATA TO BE LOADED LOW TO HIGH BYTE TO SIMULATE READBACK GO LOAD, READ + CHECK AND ARRAY
2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631	006202 006210 006216 006224 006232 006240 006246	013737 013777 017737 017737 013737 043737 023737 000207	002402 002402 174132 002410 002406 002404	002404 174136 002410 002412 002412 002412	LDRDR4: LDRD4R: READR4:	:MOV	R4LOAD, R4GOOD R4LOAD, AREG4 AREG4, R4READ R4READ, R4BAD R4MASK, R4BAD R4GOOD, R4BAD PC	SETUP EXPECTED DATA WRITE WORD INTO REGISTER 4 READ WORD BACK FROM REGISTER 4 COPY DATA READ CLEAR UNWANTED BITS COMPARE WORD EXPECTED WITH READ RETURN WITH CONDITION CODES SET
2629 2630 2631					:ROUTIN	TO LOA	D. READ AND COMPARE C S ARE SET ON EXIT AS	ONTENTS OF CONTROL REGISTER 6 RESULT OF "CMP" INSTRUCTION.
2632 2633 2634 2635 2636 2637 2638	006250 006256 006264 006272 006300 006306	013777 017737 013737 043737 023737 000207	002414 174074 002420 002416 002414	174100 002420 002422 002420 002420	LDRDR6: READR6:		R6L DAD, ƏREG6 ƏREG6, R6READ R6READ, R6BAD R6MASK, R6READ R6L DAD, R6READ PC	:WRITE WORD INTO REGISTER 5 :READ THE WORD BACK :COPY DATA READ :MASK OUT UNWANTED BITS :COMPARE DATA LOADED WITH DATA READ :EXIT WITH CONDITION CODES SET

GLOBAL CVCDBA.		MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: GLOBAL	15 PAGE SUBROUTI	53 NES SECTION	
2639 2640 2641					THIS	ROUTINE THE CONT	WILL WRITE AND READ ENTS OF LOCATION "TR	THE TRACE RAM ADDRESS REGISTER BITS TRAD 9:0
2642 2643 2644 2645 2646 2647 2648					: BITS : ISTER : PTERO	PDAL7 TO . WHEN L ASSER L WILL W	A WRITE COMMAND IS INTED, A PULSE WILL BE	GISTER THE PROGRAM WILL CLEAR CONTROL REG 2 SERT THE SIGNAL PIERO L IN THE POINTER REG- SSUED TO CONTROL REIGSTER 6 WITH THE SIGNAL ISSUED ON THE SIGNAL WPTO L. THE SIGNAL WRITE COMMAND INTO THE TRACE RAM ADDRESS
2649 2650 2651 2652					: ASSER	TED IN T	HE POINTER REGISTER.	CONTROL REGISTER 6 WITH THE SICHAL PTERO L A PULSE WILL BE ISSUED ON THE SIGNAL RPTO H ATA FROM THE TRACE RAM ADDRESS REGISTER.
2653 2654 2655 2656 2657						INPUT: CALL: EXIT:		UST CONTAIN ADDRESS TO LOAD L EQUAL 176000
2658 2659 2660	006310 006310	104404			TRADLD:	:BGNSEG TRAP	C\$BSEG	
2661 2662 2663 2664						:CLEAR :TO PDA :REGIST	LO BEING CLEARED WILL	REGISTER 2. CONTROL REGISTER 2 BITS PDAL3 L ASSERT THE SIGNAL PTERO L IN THE POINTER
2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675	006312 006316 006322 006324 006326 006330 006332 006334 006334	005037 004737 001405 104455 000002 000000 004704 104406	002376 006134			CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R2LOAD PC.LDRDR2 1\$ 2R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP TO CLEAR ALL BITS IN REG 2 GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
2676 2677 2678 2679 2680 2681 2682						ON A W :ASSERT :REGIST :PTERO	RITE COMMAND TO CONT ED, THE SIGNAL WPTO ER. ON A READ COMMA	S WITH THE ADDRESS IN LOCATION "TRADRS". ROL REGISTER 6 WITH THE SIGNAL PTERO L L WILL PULSE TO LOAD THE TRACE RAM ADDRESS ND TO CONTROL REGISTER 6 WITH THE SIGNAL AL RPTO H WILL PULSE TO READ THE TRACE RAM 9:0.
2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694	006336 006344 006352 006356 006360 006362 006364 006366 006370 006370	013737 012737 004737 001404 104455 000004 002462 004734	006374 174000 006250	002414	1\$: ; 2\$: 10004\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	TRADRS, R6LOAD #174000, R6MASK PC, LDRDR6 2\$ 4, TRADER, R026ER C\$ERDF 4 TRADER R026ER	GET THE ADDRESS TO BE LOADED SETUP TO IGNORE UNUSED BITS GO LOAD, READ + CHECK TRAD BITS 9:0 IF ADDRESS OK THEN CONTINUE TRAM ADDRESS REG NOT EQUAL "TRADRS"

SEQ 005	14
---------	----

						C 5	
GLOBAL CVCDBA		MACY11 10-SEP-81	30(1046)	16-SEP-81 15: GLOBAL	15 PAGE SUBROUTI	NES SECTION	
2695 2696	006370 006372				TRAP	CSESEG PC	
2697 2698 2699	006374	000000		TRADES:	:.WORD	0	CONTAINS TRACE RAM ADDRESS
2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710				: LOADE	D TO CON	WILL USE THE CONTENTS TROL REGISTER 2. THE R REGISTER.	OF R5 AS A POINTER TO A WORD TO BE WORD WILL ASSERT A PARTICULAR SIGNAL
2706	006376	012537	002376	ASSERT:	:MOV BGNSEG	(R5)+,R2LOAD	SETUP BITS TO BE LOADED
2708 2709 2710	006402 006404 006410 006412	004737	006134		TRAP JSR BEQ ERRDF	C\$BSEG PC.LDRDR2 1\$ 2.,R2EROR	GO LOAD, READ AND CHECK REGISTER 2 FIF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
2711 2712 2713 2714 2715 2716	006412 006414 006416 006420 006422	104455 000002 000000		15:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 2 0 R2EROR	ACOISTER & NOT ENOUGH EAFECTED
2717 2718 2719	006422 006422 006424	104405 000205		. 10005\$:	TRAP	CSESEG R5	EXIT BACK TO MAIN LINE CODE

MACY11 30(1046) 16-SEP-81 15:15 PAGE 55 GLOBAL AREAS CVCDBA.P11 10-SEP-81 15:42 GLOBAL SUBROUTINES SECTION

SEQ 0055

THIS TEST WILL WRITE AND READ THE TRACE RAM DATA IN BUFFERS FROM THE LSI-11 BUS WITH THE CONTENTS OF LOCATION 'ROLOAD'. THE TRACE PAM DATA IN BUFFERS TESTED BY THIS ROUTINE ARE TRDI BITS 15:0, TRDI BITS 31:16, TRDI BITS 47:32, OR TRDI BITS 59:48. FOR EACH CALL TO THIS ROUTINE, ONLY ONE SET OF TRACE RAM DATA IN BUFFERS WILL BE TESTED.

PREVIOUS TO THIS ROUTINE, IN ROUTINE "INITED", CONTROL REGISTER O BITS CDAL? TO CDALO WERE CLEARED. (DAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED. THE SIGNAL TRSLO L ASSERTED WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS.

TO WRITE THE TRACE RAM DATA IN BUFFERS, THE PROGRAM WILL LOAD CONTROL REG 2 WITH THE BITS TO SELECT PTERS L, PTER6 L, PTER7 L OR PTER8 L IN THE POINTER REGISTER. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH ONE OF THE ABOVE SIGNALS SET IN THE POINTER REGISTER, A PULL WILL BE ISSUED ON THE SIGNAL WPTS H, WPT6 H, WPT7 H, OR WPT8 H RESPECTIVELY. THESE LAST SIGNALS MENTIONED WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE TRACE RAM DATA IN BUFFER BITS TRDI 15:0, TRDI 31:16, TRDI 47:32, OR TRDI 59:48 RESPECTIVELY.

TO READ THE TRACE RAM DATA IN BUFFERS, THE PROGRAM WILL LOAD CONTROL REGISTER 2 WITH THE BITS TO SELECT PTER1 L. PTER2 L. PTER3 L OR PTER4 L IN THE POINTER REGISTER. I EN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH ONE OF THE ABOVE SIGNALS SET IN THE POINTER REGISTER, A PULSE WILL BE ISSUED ON THE SIGNAL RTP1 H, RF12 H, RPT3 H OR RPT4 H RESPECTIVELY. THESE LAST SIGNALS ON A READ COMMAND WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BITS TRDI 15:0, TRDI 31:16, TRDI 47:32 OR TRDI 59:48 RESPECTIVELY.

INPUT: LOCATION 'R6LOAD' CONTAINS DATA TO BE LOADED

JSR R5. TRDIBE CALL: . WORD PTER5

GO LOAD, READ + CHECK TRAM DATA IN BUF. CONTROL REGISTER 2 WRITE POINTER SEL. : READ POINTER WILL BE DONE BY DOING -4.

GET THE PDAL BITS TO BE LOADED

GO LOAD, READ AND CHECK REG

REGISTER 2 NOT EQUAL EXPECTED

: IF LOADED OK THE CONTINUE

TRDIBF : : BGNSEG TRAP C\$BSEG

> SET PDAL BITS 3-0 IN CONTROL REGISTER 2 TO ASSERT THE SIGNAL PTERS L. PTER6 L. PTER7 L OR PTER8 L. THE PARAMTER FOLLOWING THE CALL CONTAINS THE BITS TO BE LOADED INTO CONTROL REGISTER 2.

MOV (R5), R2LOAD JSR PC, LDRDR2 BEQ 15 2. . RZEROR ERRDF TRAP CSERDF . WORD . WORD R2EROR WORD CKLOOP TRAP CSCLP1

: LOAD DATA PATTERN INTO TRACE RAM DATA IN BUFFER. WHEN A WRITE COMMAND :15 ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTERS L. PTER6 L.

011537 006430 002376 006434 006134 001405 006440 006442 006442 104455

104404

006426

006426

2775

; PTER7 L OR PTER8 L ASSERTED, A PULSE WILL BE ISSUED ON WPT5 ; WFT7 H OR WPT8 H RESPECTIVELY WHICH WILL LOAD THE DATA INTO ; RAM DATA IN BUFFER. 2780 006454 013777 002414 173674 1\$: MOV R6LOAD, areg6 ; WRITE DATA INTO TRAM DATA IN 2781 ; SUBTRACT 4 FROM THE PDAL BITS LOADED PREVIOUSLY INTO CONTROL 2783 ; 2 TO ASSERT THE SIGNALS PTER1 L, PTER2 L, PTER3 L OR PTER4 L	N BUF
2780 006454 013777 002414 173674 1\$: MOV R6LOAD, @REG6 ;WRITE DATA INTO TRAM DATA INTO 2781 ;SUBTRACT 4 FROM THE PDAL BITS LOADED PREVIOUSLY INTO CONTROL 2783 ;2 TO ASSERT THE SIGNALS PTER1 L, PTER2 L, PTER3 L OR PTER4 L	L REGISTER
SUBTRACT 4 FROM THE PDAL BITS LOADED PREVIOUSLY INTO CONTROL TO ASSERT THE SIGNALS PTER1 L, PTER2 L, PTER3 L OR PTER4 L	REGISTER IN THE
2784 2785	
2786 006462 162737 000004 002376 SUB #4,R2LOAD ;BACK UP POINTER REGISTER BY 2787 006470 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG	
2788 006474 001405 BEQ 2\$ 2789 006476 2790 006476 104455 BEQ 2\$ ERRDF 2, R2EROR ; REGISTER 2NOT EQULA EXPECTED TRAP C\$ERDF)
2791 006500 000002 -WORD 2	
2792 006502 000000 .WORD 0 2793 006504 004704 .WORD RZEROR 2794 006506 CKLOOP	
2794 006506 2795 006506 104406 CKLOOP TRAP (\$CLP1	
2797 2798 ;READ AND CHECK DATA PATTERN FROM THE TRACE RAM DATA IN BUFFE 2798 ;A READ COMMAND IS ISUED TO CONTROL REGISTER 6 WITH THE SIGNA 2799 ;PTER2 L, PTER3 L OR PTER4 L ASSERTED, A PULSE WILL BE ISSUED 2800 ;SIGNAL RPT1 H, RPT2 H, RPT3 H OR RPT4 H RESPECTIVELY WHICH WAS A POSSESSION OF THE TRACE RAM DATA IN BUFFER SELECTED.	D ON THE
2802 2803 006510 017737 173642 002420 2\$: MOV @REGG.RGREAD :READ THE DATA AND SAVE IT 2804 006516 022715 000010 CMP #PTER8,(R5) :CHECK IF TESTING TRDI 59:48 2805 006522 001003 BNE 3\$:IF NOT GO CHECK ALL BITS	
2806 006524 042737 170000 002420 BIC #170000 R6READ :CLEAR UNUSED BITS 2807 006532 023737 002414 002420 3\$: CMP R6LOAD, R6READ ;CHECK DATA LOADED AGAINST DA	ATA READ
2808 006540 001434 BEQ 7\$:IF DATA OK THEN EXIT	
2810 006546 001005 BNE 4\$:IF NOT CHECK NEXT SET	EXPECTED
2812 006550 104455 2813 006552 000004 TRAP (\$ERDF	
2814 006554 002517 .WORD TRDITS 2815 006556 004734 WORD R026FR	
2816 006560 000424 2817 006562 022715 000006 2818 006560 001005 BR 7\$ CMP #PTER6,(R5) CHECK IF TRDI BITS 31:16 SRE 5\$ IF NOT THEN CHECK NEXT SET	ROR
2816 006560 000424 2817 006562 022715 000006 2818 006560 001005 2819 006570 2820 006570 104455 2820 006570 104455 2820 006570 104455	EXPECTED
2821 006572 000004 .WORD 4 2822 006574 002554 .WORD TRDI31 2823 006576 004734 .WORD R026ER	
2823 006576 004734 .WORD R026ER 2824 006600 000414 BR 7\$:CONTINUE IF PROCEED FROM ERF	ROR
2824 006600 000414 2825 006602 022715 000007 5\$: CMP MPTER7.(R5) :CHECK IF TRDI NITS 47:32 2826 006606 001005 BNE 6\$:IF NOT MUST BE TRDI BITS 59:	:48
2827 006610 2828 006610 :04455 ERRDF 4, TRD147, ROZGER :TRD1 47 TO TRD1 32 NOT EQUAL	EXPECTED
2824 006600 000414 2825 006602 022715 000007 5\$: CMP WPTER7, (R5) :CHECK IF TRDI NITS 47:32 2826 006606 001005 BNE 6\$:IF NOT MUST BE TRDI BITS 59: 2827 006610 104455 ERRDF 4, TRD147, R026ER ;TRD1 47 TO TRD1 32 NOT EQUAL 2828 006612 000004 .WORD 4 2830 006614 002612 .WORD TRD147 2831 006616 004734 .WORD R026ER	

```
F 5
                  MACY11 30(1046) 16-SEP-81 15:15 PAGE 57
GLOBAL AREAS
                                              GLOBAL SUBROUTINES SECTION
                10-SEP-81 15:42
CVCDBA.P11
                                                                                             : CONTINUE IF PROCEED FROM ERROR
  2832
2833
2834
2835
2836
2836
2837
2838
2841
2843
2844
2845
2846
2846
2849
2850
                  000404
         006620
                                                                 4. TRD159, ROZGER
         006622
                                                        ERRDF
                                                                                             :TRDI 59 TO TRDI 48 NOT EQUAL EXPECTED
                                                        TRAP
                                                                 CSERDF
         006622
                  10445
                  000004
                                                        . WORD
         006624
         006626
                  002650
                                                        . WORD
                                                                 TRD159
                                                                 RO26ER
         006630
                                                        WORD
                  004734
         006632
                                                       ENDSEG
         006632
                                              10006$:
         006632
                                                        TRAP
                                                                 C$ESEG
                  104405
                  005725
                                                                 (R5) +
                                                                                             :UPDATE POINTER FOR RETURN
         006634
                                                        TST
                                                                 R5
         006636
                  000205
                                                       RTS
                                                                                             EXIT BACK TO MAIN LINE CODE
                                              THE FOLLOWING ROUTINE WILL SET AND CLEAR CDALG IN CONTROL REGISTER O. SETTING
                                              AND CLEARING CDALE WILL CAUSE A PULSE ON THE SIGNAL TRANST H. THE SIGNAL
                                              TRANST H WILL CAUSE A PULSE ON THE SIGNAL ANST L, WHICH WILL CAUSE A PULSE ON
                                              : THE SIGNAL ORST L.
         006640
                                              TRANST: : BGNSEG
                                                        TRAP
                                                                 CSBSEG
         006640
                  104404
  2851
2852
2853
2854
2855
2856
2857
                  052737
         006642
                            000100
                                    002370
                                                       BIS
                                                                 #CDAL6.ROLOAD
                                                                                             SET BIT CDALG IN CONTROL REGISTER O
                  004737
                                                                                             GO LOAD, READ AND CHECK REGISTER O
         006650
                            006102
                                                        JSR
                                                                 PC.LDRDRO
                                                                 15
                                                                                             : IF LOADED OK THEN CONTINUE
         006654
                  001405
                                                       BEQ
         006656
                                                                 1..ROEROR
                                                                                             REGISTER O NOT EQUAL EXPECTED
                                                        ERRDF
                                                                 CSERDE
         006656
                                                        TRAP
                  104455
                  000001
         006660
                                                        . WORD
                  000000
         006662
                                                        . WORD
  2858
                  004604
         006664
                                                        . WORD
                                                                 ROEROR
  2859
         006666
                                                        CKLOOP
  2860
         006666
                                                        TRAP
                                                                 CSCLP1
                  104406
                  042737
  2861
                            000100
         006670
                                     002370 18:
                                                                 #CDAL6, ROLOAD
                                                                                             : SETUP TO CLEAR CDAL6
                                                       BIC
  2862
2863
2864
2865
         006676
                           006102
                                                        JSR
                                                                 PC.LDRDRO
                                                                                             GO LOAD, READ AND CHECK REGISTER O
         006702
                  001404
                                                        BEQ
                                                                                             : IF LOADED OK THEN CONTINUE
         006704
                                                                   ROEROR
                                                                                             REGISTER O NOT EQUAL EXPECTED
                                                        ERRDF
         006704
                  104.55
                                                        TRAP
                                                                 CSERDF
  2866
         006706
                  000001
                                                        . WORD
  2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
         006710
                  000000
                                                        . WORD
         006712
                                                                 ROEROR
                  004604
                                                        . WORD
                                              2$:
10007$:
         006714
                                                       ENDSEG
         006714
         006714
                  104405
                                                        TRAP
                                                                 CSESEG.
         006716
                  000207
                                                       RTS
                                                                 PC
                                                                                            RETURN BACK TO ILST BEING EXECUTED
         006720
                                                       ENDMOD
                                              .TITLE MISCELLANEOUS SECTIONS
                                              .SBITL REPORT CODING SECTION
         006720
                                                       BGNMOD
  2880
2881
2882
                                                THE REPORT CODING SECTION CONTAINS THE
   2883
                                                "PRINTS" CALLS THAT GENERATE STATISTICAL REPORTS.
         006720
                                                       BGNRPT
                                              LSRPT::
         006720
```

```
G 5
MISCELLANEOUS SECTIONS MACY11 30(1046) 16-SEP-81 15:15 PAGE 58 CVCDBA.P11 10-SEP-81 15:42 REPORT CODING SECTION
    2888
2889
2890 006720
2891 006722
2893
2894
2895
2896
2897 006724
2898 006724
2899 006724
2900
2901
2902
2903
2904
2905
2906
2907
2908 006726
2909 006726
2910 006726
2910 006730
2911 006732
2914 2915 006734
                006720
006720 000167
006722 000000
                                                                                                         EXIT
                                                                                                                           RPT
                                                                                                         . WORD
                                                                                                                           JSJMP
                                                                                                          . WORD
                                                                                                                           L10014-2-.
                                                                                                         .EVEN
                006724
006724
006724 104425
                                                                                                         ENDRPT
                                                                                       L10014:
                                                                                                          TRAP
                                                                                                                           CSRPT
                                                                                        .SBITL PROTECTION TABLE
                                                                                       : THIS TABLE IS USED BY THE RUNTIME SERVICES : TO PROTECT THE LOAD MEDIA.
                                                                                                         BGNPROT
                                                                                        LSPROT::
                 006726
006730
006732
                                                                                                                                            :OFFSET INTO P-TABLE FOR CSR ADDRESS
:OFFSET INTO P-TABLE FOR MASSBUS ADDRESS
:OFFSET INTO P-TABLE FOR DRIVE NUMBER
                                  177777
177777
                                  177777
                                                                                                         ENDPROT
```

AISCELLANEOUS VCDBA.P11	SECTIONS 10-SEP-81	MACY11 30(1 15:42	046) 16-SE PROTEC	P-81 15:15 PAGE 59 H 5	
2917 2918 2919			.SBTTL	INITIALIZE SECTION	
2920 2921 2922 2923 2924 2925 006734 2926 006734 2927 006734 2928 006734 2929 006744 2930 006744 2931 006744 2932 006744 2933 006744 2934 006754 2935 006754 2936 006754 2937 006754 2938 006754 2939 006764			THE AT T	INITIALIZE SECTION CONTAINS HE BEGINNING OF EACH PASS.	S THE CODING THAT IS PERFORMED
2925 006734				BGNINIT	
2926 006734 2927 006734 2928 006734	012700	000040	L\$INIT	READEF WEF.START MOV WEF.START, RO	SEE IF A START COMMAND
2929 006740 2930 006742 2931 006742				TRAP CSREFG BCOMPLETE 18 BCS 18	BRANCH IF START COMMAND
2932 006744 2933 006744		000037		READEF #EF.RESTART RO	:SEE IF A RESTART COMMAND
2934 006750 2935 006752	104447			TRAP CSREFG BCOMPLETE 15	BRANCH IF RESTART
2936 006752 2937 006754 2938 006754		000034		BCS 1\$ READEF #EF.PWR MOV #EF.PWR,RO	; SEE IF RECOVERING FROM A POWER FAIL
2939 006760 2940 006762	104447	000034		TRAP C\$REFG BNCOMPLETE 2\$: IF NOT CHECK IN CONTINUE
2941 006762 2942 006764	103001		15:	BCC 2\$ BRESET	: ISSUE A BUS RESET TO CLEAR THE SYSTE
2943 006764 2944 006766 2945 006766		000035	2\$:	TRAP CSRESET READEF #EF.NEW MOV #EF.NEW,RO	SEE IF A NEW PASS
2946 006772 2947 006774	104447	000033		TRAP CSREFG BNCOMPLETE 38	: IF NOT GO CHECK IF CONTINUE
2948 006774 2949 006776	103003	177777 002	362	BCC 3\$ MOV #-1,UNITNB	SETUP TO INIT UNIT NUMBER
2950 007004 2951 007004 2952 007010	012700	000036	3\$:	MOV WEF. CONTINUE, RO TRAP C\$REFG	CHECK IF CONTINUE
2953 007012	103434			BCOMPLETE 6\$: IF YES THEN EXIT
2955 007014	005237	002362	45:	GPHARD UNITHB	:INC TO NEW UNIT NUMBER :GET DEVICE INFORMATION
2956 007020 2957 007020 2958 007020 2959 007020 2960 007030	104442	002362		MOV UNITNB, RO TRAP (SGPHRD	
2960 007030 2961 007030)			MOV RO,R5 BNCOMPLETE 48 BCC 48	GO TRY ANOTHER UNIT
2962 007036 2963 007036 2964 007046 2965 007046	012701	002350	5\$:	MOV #REGO,R1 CLR R2 MOV (R5),(R1) ADD R2,(R1)+ INC R2	:ADDRESS OF ED DEVICE ADDRESS TABLE :CLEAR OFFSET TO ADD TO TABLE ADDRESS :GET ADDRESS AND SAVE :ADD OFFSET TO ADDRESS :UPDATE OFFSET BY 2
2967 007046 2968 007056 2969 007056 2970 007056	0013/1	000010		INC R2 CMP #10.R2 BNE 5\$ TST (R5)+	CHECK IF DONE LOADING TABLE GO UPDATE NEXT ADDRESS UPDATE THE POINTER

```
MISCELLANEOUS SECTIONS MACY11 30(1046) 16-SEP-81 15:15 PAGE 60
CVCDBA.P11
                 10-SEP-81 15:42
                                                   INITIALIZE SECTION
                    111537
012737
005725
          007064
                               002361
                                                                        (R5), IDDEV+1
   2972
2973
                                                              MOVB
                                                                                                       GET THE ED DEVICE NUMBER
                                         002364
                                                                        #CDAL 15! CDAL 9, IDTYPE
                                                                                                       :SETUP ED DEVICE TYPE
                                                              MOV
   2974
          007076
                                                              TST
                                                                        (R5) +
                                                                                                       :UPDATE THE POINTER
                                                                        (R5) EXTPRB
  2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
          007100
                    011537
                               002366
                                                                                                       GET EXTERNAL PROBE INDICATOR
                                                              MOV
                                                              SETPRI
                                                                                                       : RAISE PROCESSOR PRIORITY
          007104
                                                   65:
                                                                        #PRI07,R0
          007104
                    012700
                              000340
                                                              MOV
          007110
                    104441
                                                              TRAP
                                                                        C$SPRI
          007112
                                                              EXIT
                                                                        INIT
          007112
                                                              TRAP
                                                                        C$EXIT
                    104432
                    000002
          007114
                                                              . WORD
                                                                        L10016-.
  2986
2987
2988
2989
2990
2991
2992
2993
                                                              .EVEN
                                                              ENDINIT
         007116
         007116
                                                   L10016:
         007116 104411
                                                              TRAP
                                                                        C$INIT
                                                    .SBITL AUTODROP SECTION
   794
  2995
2996
                                                    : THIS CODE IS EXECUTED IMMEDIATELY AFTER THE INITIALIZE CODE IF : THE "ADR" FLAG WAS SET. THE UNIT(S) UNDER TEST ARE CHECKED TO
   2997
                                                     SEE IF THEY WILL RESPOND. THOSE THAT DON'T ARE IMMEDIATELY
   2998
                                                     DROPPED FROM TESTING.
   2999
  3000
3001
3002
3003
3004
3005
          007120
                                                              BGNAUTO
          007120
                                                   L$AUTO::
         007120
007120
007120
                                                              ENDAUTO
  3006
3007
3008
3009
                                                   L10017:
                    104461
                                                              TRAP
                                                                        CSAUTO
                                                    .SBITL CLEANUP CODING SECTION
  3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
                                                    : THE CLEANUP CODING SECTION CONTAINS THE CODING THAT IS PERFORMED
                                                    : AFTER THE HARDWARE TESTS HAVE BEEN PERFORMED.
          007122
                                                              BGNCLN
                                                   LSCLEAN::
                    013777 002360
                                        173220
                                                                                                       :CLEAR CONTROL REGISTER O EXCEPT
                                                              MOV
                                                                        IDDEV, aREGO
                                                                                                       FOR DEVICE NUMBER
          007130 012777 000000 173214
                                                              MOV
                                                                        #0. aREG2
                                                                                                       : CLEAR REGISTER 2
          007136
                                                                        CLN
                                                              TRAP
                                                                        CSEXIT
                    104432
          007140
                    000002
                                                              . WORD
                                                                        L10020-.
```

```
MISCELLANEOUS SECTIONS MACY11 30(1046) 16-SEP-81 15:15 PAGE 61 CVCDBA.P11 10-SEP-81 15:42 CLEANUP CODING SECTION
   3028
3029
3030
3031
3032
3033
3034
                                                                      .EVEN
           007142
007142
007142 104412
                                                                      ENDCLN
                                                          L10020:
                                                                      TRAP
                                                                                  CSCLEAN
                                                          .SBITL DROP UNIT SECTION
   3036
3037
3038
3039
                                                          THE DROP-UNIT SECTION CONTAINS THE CODING THAT CAUSES A DEVICE
                                                          : TO NO LONGER BE TESTED.
  3039
3040
3041 007144
3042 007144
3043
3044
3045 007144
3046 007144
3047 007146
3048
3049
3050
3051
                                                                      BGNDU
                                                          L$DU::
                                                                                 DU
J$JMP
                                                                      EXIT
                       000167
                                                                      . WORD
           007146
                      000000
                                                                      . WORD
                                                                                  L10021-2-.
                                                                      .EVEN
   3051
   3052
3053
3054
           007150
                                                                      ENDDU
                                                          L10021:
           007150
           007150 104453
                                                                      TRAP
                                                                                  C$DU
   3055
   3056
3057
3058
                                                          .SBITL ADD UNIT SECTION
                                                          ; THE ADD-UNIT SECTION CONTAINS ANY (ODE THE PROGRAMMER WISHES
   3059
                                                          : TO BE EXECUTED IN CONJUNCTION WITH THE ADDING OF A UNIT BACK
   3060
3061
3062
3063
3064
3065
3066
3067
3068
3070
3071
3072
3073
3074
3075
3076
3077
3078
                                                          : TO THE TEST CYCLE.
           007152
                                                                      BGNAU
          007152
                                                          L$AU::
          007152
007152
007154
                                                                      EXIT
                                                                                 AU
J$JMP
                       000167
                                                                      . WORD
                       000000
                                                                                 L10022-2-.
                                                                      . WORD
                                                                      .EVEN
           007156
                                                                      ENDAU
           007156
                                                          L10022:
           007156
                       104452
                                                                      TRAP
                                                                                  CSAU
           007160
                                                                      ENDMOD
```

-		
~		u
М.		

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 62 CVCDBA.P11 10-SEP-81 15:42 ADD UNIT SECTION

CVCDBA.		0-SEP-81	15:42	ADD UNI	SECTIO	IN .		
3081				.TITLE	HARDWARE	TESTS		
3082 3083				.SBTTL	TEST 1:	SELECT AND INI	TIALIZE STATE ANALYZER	
3085	007160				BGNMOD			
3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100			: A KNOW : TO PUT : CONTRO : THE LO : THEN LO : THE TE : THE DE	: TEST TO CHECK THAT THE STATE ANALYZER CAN BE SELECTED AND INITIALIZED TO : A KNOWN STATE. THIS TEST WILL BE EXECUTED AT THE BEGINNING OF EVERY TEST : TO PUT THE MODULE IN A KNOWN STATE. THE TEST WILL LOAD THE DEVICE NUMBER INTO : CONTROL REGISTER O AND CHECK THAT THE DEVICE NUMBER CAN BE READ CORRECTLY. : THE LOW BYTE OF CONTROL REGISTER O WILL BE CHECKED TO BE ZERO. THE TEST WILL : THEN LOAD THE DEVICE NUMBER AND THE SIGNAL CDAL15 INTO CONTROL REGISTER O, : AND CHECK THAT THE DEVICE TYPE AND THE LOW BYTE CAN BE READ BACK CORRECTLY. : THE TEST WILL THEN CLEAR THE SIGNAL CDAL15 IN CONTROL REGISTER O AND CHECK : THE DEVICE NUMBER AND THE LOW BYTE TO BE CORRECT. THE TEST WILL THEN LOAD : READ AND CHECK CONTROL REGISTER 2 WITH ZEORES.				
3101 3102 3103 3104 3105 3106	007160 007160 007160	004737	005474	71::	BGNTST JSR	PC, INITED	INITIALIZE THE STATE ANALYZER	
3107 3108 3109 3110 3111 3112	007164 007164 007164	104401		L10023:	ENDIST TRAP	CSETST		

CSETST

TRAP

3160

007250

104401

```
M 5
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 64
                10-SEP-81 15:42
                                                TEST 3: CONTROL REG 0 TEST (1'S + 0'S, 0'S + 1'S)
CVCDBA.P11
                                                .SBITL TEST 3: CONTROL REG 0 TEST (1'S + 0'S, 0'S + 1'S)
  3161
3162
3163
                                                 THIS TEST WILL CHECK CONTROL REGISTER O READ/WRITE BITS CDALT TO CDALO
  3164
                                                 WITH AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING
  3165
  3166
                                                : ZEROES AND ONES PATTERN (125).
  3167
  3168
3169
3170
3171
3172
3173
        007252
007252
007252
                                                         BGNTST
                                               13::
                   004737
                                                         JSR
                                                                                               :SELECT AND INITIALIZE STATE ANALYZER
                            005474
                                                                   PC.INITED
                                                         BGNSEG
         007256
  3174
3175
         007256
                 104404
                                                         TRAP
                                                                   C$BSEG
                                                         :SET CDAL7, CDAL5, CDAL3, AND CDAL1 EQUAL TO ONES
  3176
                                                         :SET CDALG, CDAL4, CDAL2, AND CDALO EQUAL TO ZEROES
  3177
  3178
3179
                  112737 004737
                                                                                                SET ONES AND ZEROES PATTERN
                                                                   #252, ROLOAD
                                      002370
                                                         MOVB
         007260
                            000252
                                                                                                GO LOAD, READ AND CHECK REG O THEN CONTINUE
         007266
                                                                   PC, LDRDRO
  3180
                            006102
                                                          JSR
  3181
         007272
                   001404
                                                         BEQ
                                                                   15
  3182
3183
         007274
007274
                                                                   1. . ROEKOR
                                                                                                CDAL7 TO CDALO NOT EQL 252
                                                         ERRDF
                                                         TRAP
                                                                   C$ERDF
                   104455
                                                          . WORD
  3184
         007276
                   000001
  3185
         007300
                   000000
                                                          . WORD
        007302
007304
007304
  3186
3187
3188
                   004604
                                                          . WORD
                                                                   ROEROR
                                                         ENDSEG
                                                100005:
  3189
         007304
                   104405
                                                         TRAP
                                                                   CSESEG
  3190
  3191
         007306
007306
                                                         BGNSEG
  3192
                  104404
                                                                   C$BSEG
                                                         TRAP
  3193
  3194
                                                         :SET CDAL7, CDAL5, CDAL3 AND CDAL1 TO ZEROES ;SET CDAL6, CDAL4, CDAL2 AND CDAL0 TO ONES
  3195
  3196
  3197
         007310
                   112737
                                      002370
                                                                   #125, ROLOAD
                                                                                                SET ZEROES AND ONES PATTERN
                            000125
                                                         MOVB
                                                                                                GO LOAD, READ AND CHECK REG O
                                                                   PC.LDRDRO
         007316
                   004737
                            006102
  3198
                                                          JSR
         007322
007324
007324
  3199
                                                                                                : IF LOADED OK THEN CONTINUE
                   001404
                                                         BEQ
  3200
3201
3202
3203
3204
3205
                                                                      ROEROR
                                                         ERRDF
                                                                                                CDAL7 TO CDALO NOT EQL 125
                                                         TRAP
                                                                   CSERDF
                   104455
         007326
                   000001
                                                          . WORD
         007330
007332
007334
                   000000
                                                          . WORD
                                                                   ROEROR
                                                          WORD
                   004604
                                                         ENDSEG
                                                2$:
10001$:
  3206
3207
3208
3209
         007334
         007334
                   104405
                                                          TRAP
                                                                   CSESEG.
         007336
                                                         ENDIST
         007336
                                               L10025:
         007336
                   104401
                                                         TRAP
                                                                   CSETST
```

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 66
                                             TEST 5: CONTROL REG 2 TEST (1'S, AND 0'S)
              10-SEP-81 15:42
CVCDBA.P11
                                             .SBTTL TEST 5: CONTROL REG 2 TEST (1'S, AND 0'S)
  ; THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7, PDAL6, PDAL5,
                                              PDAL4, PDAL3, PDAL2, PDAL1 AND PDALO, TO BE SET TO ALL ONES AND THEN ALL
                                             : ZEROES.
                                                     BGNTST
        007402
                                            T5::
         007402
                                                                                       SELECT AND INITIALIZE STATE ANALYZER
                                                              PC. INITED
                                                      JSR
         007402
                 004737 005474
                                                      BGNSEG
         007406
                                                               C$BSEG
         007406 104404
                                                      TRAP
                                                      SET CONTROL REGISTER 2 BITS PDAL7 TO PDALO TO ALL ONES
                                                                                          SETUP BITS TO BE LOADED
                                                               #377, R2LOAD
                                                      MOV
         007410
                  012737
                           000377
                                    002376
                                                                                         GO LOAD, READ AND CHECK REG 2
IF ALL ONES THEN CONTINUE
REG 2 NOT EQUAL 377
                 004737
         007416
                                                      JSR
                                                               PC.LDRDR2
                           006134
        007422
007424
007424
007426
                                                      BEQ
                                                               15
                                                               2. . RZEROR
                                                      ERRDF
                                                               CSERDF
                                                      TRAP
                  104455
                  000002
                                                      . WORD
                                                      . WORD
         007430
                                                              R2EROR
                                                      . WORD
                  004704
         007432
                                                      ENDSEG
         007434
                                             100005:
         007434
                                                      TRAP
                                                               CSESEG.
         007434
                 104405
                                                      BGNSEG
         007436
                                                               C$BSEG
         007436 104404
                                                      TRAP
                                                      :SET CONTROL REGISTER 2 BITS PDAL7 TO PDALO TO ALL ZEROES
                                                                                          SETUP TO CLEAR ALL BITS
                                                               R2LOAD
                                                      CLR
         007440
                  005037
                           002376
                                                                                          :GO LOAD, READ AND CHECK REG 2 :IF ALL ZEROES THEN CONTINUE
                                                               PC, LDRDR2
                  004737
                                                      JSR
         007444
                           006134
         007450
                  001404
                                                      BEQ
                                                                                          REGISTER 2 NOT EQUAL TO 0
                                                                .. RZEROR
                                                      FRRDF
         007452
                                                      TRAP
                                                               CSERDF
         007452
                  104455
                                                      . WORD
                  000002
         007454
                                                      . WORD
         007456
                  000000
                                                       . WORD
                                                               R2EROR
                  004704
         007460
                                             2$:
10001$:
                                                      ENDSEG
         007462
         007462
                                                      TRAP
                                                               CSESEG.
         007462
                  104405
                                                      ENDIST
         007464
   3290
3291
         007464
                                             L10027:
                                                      TRAP
                                                               CSETST
         007464
                  104401
```

3292

```
C 6
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 67
                                                TEST 6: CONTROL REG 2 TEST (1'S . 0'S, 0'S + 1'S)
CVCDBA.P11
                10-SEP-81 15:42
                                                .SBITL TEST 6: CONTROL REG 2 TEST (1'S + 0'S, 0'S + 1'S)
  3293
3294
3295
3296
3297
3298
3299
3300
3301
3305
3306
3306
3307
3308
3309
3310
3311
                                                 THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDALO WITH
                                                  AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING ZEROES
                                                : AND ONES PATTERN (125).
         007466
                                                         BGNTST
         007466
                                                T6::
                                                                                             SELECT AND INITIALIZE STATE ANALYZER
         007466
                  004737 005474
                                                          JSR
                                                                   PC.INITED
         007472
                                                          BGNSEG
         007472 104404
                                                                   C$BSEG
                                                          TRAP
                                                         :SET PDAL7, PDAL5, PDAL3, AND PDAL1 TO ONES :SET PDAL6, PDAL4, PDAL2, AND PDAL0 TO ZEROES
         007474
                   012737
                             000252
                                      002376
                                                          MOV
                                                                   #252,R2LOAD
                                                                                                SETUP BITS TO BE LOADED
  3312
         007502
                   004737
                             006134
                                                          JSR
                                                                                                : GO LOAD, READ AND CHECK REG 2
                                                                   PC.LDRDR2
         007506
                   001404
                                                          BEQ
                                                                   15
                                                                                                : IF LOADED OK THEN CONTINUE
                                                                   2. RZEROR
  3314
         007510
                                                                                                :REGISTER 2 NOT EQUAL 252
                                                          ERRDF
         007510
  3315
                   104455
                                                          TRAP
                                                                   CSERDF
  3316
3317
3318
3319
         007512
                   000002
                                                          . WURD
         007514
                   000000
                                                          . WCIRD
         007516
                   004704
                                                          . WCRD
                                                                   R2EROR
         007520
                                                15:
                                                          ENDSEG
  3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
         007520
                                                10000$:
         007520
                  104405
                                                          TRAP
                                                                   C$ESEG
         007522
007522 104404
                                                          BGNSEG
                                                          TRAP
                                                                   C$BSEG
                                                          :SET PDALT, PDALS, PDAL3 AND PDAL1 TO ZEROES
                                                          :SET PDALG, PDAL4, PDAL2 AND PDALO TO ONES
         007524
007532
007536
                   012737
                             000125
                                      002376
                                                          MOV
                                                                   #125, R2LOAD
                                                                                                : SETUP BITS TO BE LOADED
                   004737
                             006134
                                                          JSR
                                                                                                GO LOAD, READ AND CHECK REG 2
                                                                   PC.LDRDR2
                                                                  2$
2. RZEROR
   3371
                   001404
                                                                                                : IF LOADED OK THEN CONTINUE
                                                          BEQ
  3332
3333
334
3355
                                                                                                REGISTER 2 NOT EQUAL 125
         007540
                                                          ERRDF
         007540
                   104455
                                                          TRAP
         007542
                   000002
                                                          . WORD
         007544
                   000000
                                                          . WORD
  3336
3337
3338
         007546
                   004704
                                                                   R2EROR
                                                          . WORD
         007550
                                                          ENDSEG
                                                100015:
         007550
   3339
         007550
                   104405
                                                          TRAP
                                                                   CSESEG.
  3340
3341
         007552
                                                         ENDIST
                                                L10030:
         007552
                  104401
                                                          TRAP
                                                                   C$ETST
```

D 6 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 68 TEST 7: CONTROL REG 2 TEST USING A BINARY COUNT CVCDBA.P11 10-SEP-81 15:42 .SBITL TEST 7: CONTROL REG 2 TEST USING A BINARY COUNT 3343 3344 3345 3346 3347 3348 3350 3351 3355 3355 3356 : THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDALO : USING A BINARY COUNT PATTERN. THE TEST WILL START WITH DATA PA" FERN OF : ZERO AND INCREMENT THE PATTERN UNTIL THE PATTERN 377 HAS BEEN LOADED AND : TESTED 007554 BGNTST 17:: 007554 007554 PC, INITED R2LOAD JSR SELECT AND INITIALIZE STATE ANALYZER 004737 005474 007560 005037 002376 CLR :SET TEST PATTERN TO ZERO 3357 3358 3359 007564 15: BGNSEG 007564 104404 TRAP C\$BSEG 004737 PC, LDRDR2 007566 006134 JSR :GO LOAD, READ AND CHECK REG 2 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 007572 001404 : IF LOADED OK THEN CONTINUE BEQ 2. RZEROR CSERDF 007574 ERRDF :REG 2 NOT EQUAL EXPECTED 007574 104455 TRAP 000002 007576 . WORD . WORD 007600 007602 004704 . WORD R2EROR 007604 ENDSEG 007604 10000\$: 007604 104405 TRAP C\$ESEG 007606 ; INCREMENT THE TEST PATTERN BY 1 105237 002376 R2LOAD INCB 007612 001364 : IF NOT O THEN LOAD NEXT PATTERN BNE 15 3372 007614 ENDIST 3373 007614 L10031: 3374 3375 007614 104401 TRAP CSETST.

```
F 6
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 69
CVCDBA.P11
             10-SEP-81 15:42
                                       TEST 8: TRAM ADDRESS REG TEST (1'S, AND 0'S)
```

3376 3377 3378 3379 3380 3381 3382 3383 3384 3386 3388 3388 3388 3388 .SBITL TEST 8: TRAM ADDRESS REG TEST (1'S, AND 0'S) THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY LOADING A PATTERN OF ALL ONES (3777) INTO THE ADDRESS REGISTER AND THEN READING AND CHECKING THE REGISTER FOR ALL ONES. THE TEST WILL THEN LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA PATTERN OF ALL ZEROES. TO WRITE AND READ THE TRACE RAM ADDRESS REGISTER, THE PROGRAM WILL CLEAR CONTROL REGISTER O BITS CDAL7 TO CDALO, CLEAR CONTROL REGISTER 2 BITS PDAL7 TO PDALO, LOAD THE DATA PATTERN INTO THE TRACE RAM ADDRESS REGISTER VIA A WRITE COMMAND TO CONTROL REGISTER 6, AND THEN READ THE TRACE RAM ADDRESS REGISTER VIA A READ COMMAND TO CONTROL REGISTER 6. WHEN PLAL BITS 3.2.1, AND 0 ARE SET TO A 0, THE POINTER REGISTER SIGNAL PTERO L WILL BE ASSERTED LOW. THIS SIGNAL BEING SET LOW ALONG WITH A WRITE OR READ COMMAND TO CONTROL REGISTER 6 WILL ASSERT THE SIGNAL WPTO L OR RPTO H RESPECTIVELY. THE SIGNAL WPTO L WILL 3390 3391 3392 LOAD THE ADDRESS INTO THE TRACE RAM ADDRESS REGISTER AND THE SIGNAL RPTO H : WILL READ THE ADURESS FROM THE TRACE RAM ADDRESS REGISTER. 3393 3394 3395 007616 BGNTST 007616 18:: 007616 004737 005474 PC. INITED JSR SELECT AND INITIALIZE STATE ANALYZER

3396 3397 3398 3399 007622 BGNSEG 3400 3401 3402 3403 3404 104404 C\$BSEG TRAP CLEAR ALL BITS IN CONTROL REGISTER 2. CONTROL REGISTER 2 BITS PDAL3 TO :PDALO BEING CLEARED WILL ASSERT THE SIGNAL PTERO L IN THE POINTER REG. 3405 007624 005037 002376 CLR RZLOAD 3406 3407 3408 007630 004737 006134 JSR PC.LDRDR2 007634 001405 15 BEQ 007636 ERRDF 2. . RZEROR 007636 TRAP CSERDF 104455 000002 007640 - WORD 007642 . WORD 007644 004704

007646

007646

007650

007656

007664 007670 007672

104406

:SETUP TO CLEAR CONTROL REGISTER 2 GO LOAD, READ AND CHECK REG 2 : IF LOADED OK THEN CONTINUE :REG 2 NOT EQUAL TO 0

: SETUP BITS TO BE LOADED

SETUP TO IGNORE UNUSED BITS GO LOAD, READ AND CHECK REG 6

: TRAM ADDRESS REG NOT EQL 1777

. WORD R2EROR CKLOOP TRAP CSCLP1

:WRITE ALL ONES INTO THE TRACE RAM ADDRESS REGISTER AND CHECK THAT ALL ONES WERE WRITTEN. ON A WRITE COMMAND TO CUNTROL REGISTER 6, THE SIGNAL WPTO L WILL BE ASSERTED TO LOAD THE TRACE RAM ADDRESS REGISTER. ON A READ COMMAND TO CONTROL REGISTER 6, THE SIGNAL RPTO H WILL BE :ASSERTED TO READ THE TRACE RAM ADDRESS REGISTER

012737 012737 004737 001405	003777 174000 00-250	002414	18:	MOV MOV JSR BEQ	#3777,R6LOAD #174000,R6MASK PC,LDRDR6 2\$
104455 000004 002462 004734				ERRDF TRAP .WORD .WORD .WORD	4, TRADER, RO26ER C\$ERDF 4 TRADER RO26ER

CKLOOP

1				.SBTTL	TEST 9	TRAM ADDRESS REG TES	T (1'S + 0'S, 0'S + 1'S)
3 6 7 8 9				: LOAD!	SS REGIS	TERNATING ONES AND ZE STER AND THEN READING TEST WILL THEN LOAD, R	ADDRESS REGISTER BITS (TRAD10-TRAD0) BY ROES PATTERN (2525) INTO THE TRACE RAM AND CHECKING THE REGISTER FOR THE PATTERN (EAD AND CHECK THE TRACE RAM ADDRESS REGISTS DATA PATTERN (1252).
007732				19::	BGNTST		
007732 007732 007732	004737	005474		17	JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZE
007736 007736	104404				BGNSEG TRAP	C\$BSEG	
7 8 9 0					:CLEAR :PDALO	ALL BITS IN CONTROL REING CLEARED WILL AS	EGISTER 2. CONTROL REGISTER 2 BITS PDAL3 SERT THE SIGNAL PTERO L IN THE POINTER R
0 1 007740 2 007744 3 007750 4 007752 5 007752 6 007754 7 007756 8 007760 9 007762 0 007762	005037 004737 001405 104455 000002 000000 004704 104406	002376 006134			CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R2LOAD PC,LDRDR2 1\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP TO CLEAR CONTROL REGISTER 2 GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CONTINUE REG 2 NOT EQUAL TO 0
2346678					:TRACE :ON A V :ASSERT :CONTRO	RAM AND CHECK THAT TH WRITE COMMAND TO CONTR TED TO LOAD THE TRACE	IND ZEROES DATA PATTERN (2525) INTO THE IE DATA PATTERN CAN BE READ BACK CORECTLY OL REGISTER 6, THE SIGNAL WOTO L WILL BE RAM ADDRESS REGISTER. ON A DEAD COMMAND HALL RPTO H WILL BE ASSERTED TO READ THE
9 007764 0 007772 1 010000 2 010004 3 010006 4 010006 5 010010 6 010012 7 010014 8 010016 9 010016	012737 012737 004737 001405 104455 000004 002462 004734	002525 174000 006250	002414 002416	1\$:	MOV MOV JSR JEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#2525,R6LOAD #174000,R6MASK PC,LDRDR6 2\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	SETUP BITS TO BE LOADED SETUP TO IGNORE UNUSED BITS GO LOAD, READ AND CHECK REG 6 IF LOADED OK THEN CONTINUE TRAM ADDRESS REG NOT EQL 2525

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 72
CVCDBA.P11 10-SEP-81 15:42 TEST 9: TRAM ADDRESS REG TEST (1'S + 0'S, 0'S + 1'S)

3501 3502 3503 3504						:WRITE.	READ, AND CHECK TRACE AND ONES DATA PATTERN	RAM ADDRESS REGISTER WITH AN ALTERNATING	;
3505 3506 3507 3508 3509 3510 3511 3512 3513 3514	010020 010026 010032 010034 010034 010036 010040 010042 010044 010044	012737 004737 001404 104455 000004 002462 004734	001252 006250	002414	2\$: 3\$: 10000\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG	#1252,R6LOAD PC,LDRDR6 3\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	; SETUP BITS TO BE LOADED ; GO LOAD, READ AND CHECK REG 6 ; IF LOADED OK THEN CONTINUE ; TRAM ADDRESS REG NOT EQL 1252	
3516 3517 3518 3519	010046 010046 010046	104401			L10033:	TRAP	CSETST		

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 73
CVCDBA.P11 10-SEP-81 15:42 TEST 10: TRAM ADDRESS REG TEST USING BINARY COUNT

SBITL TEST 10. TRAM ADDRESS REG TEST USING BINARY COUNT 3520 3521 3522 3523 3524 3526 3526 3527 3535 3531 3533 3533 3533 3533 THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) USING A BINARY COUNT PATTERN. THE DATA PATTERN WILL START WITH ZERO AND : INCREMENT BY ONE UNTIL THE DATA PATTERN 3777 HAS BEEN LOADED AND CHECKED. BGNTST 010050 010050 T10:: 010050 004737 005474 JSR PC. INITED :SELECT AND INITIALIZE STATE ANALYZER 005037 010054 002414 CLR R6LOAD SET DATA PATTERN INITIALLY TO ZERO 010060 012737 174000 002416 #174000 , R6MASK SETUP MASK TO IGNORE UNUSED BITS MOV 010066 BGNSEG 010066 C\$BSEG 104404 TRAP :CLEAR ALL BITS IN CONTROL REGISTER 2. CONTROL REGISTER 2 BITS PDAL3 3538 : TO PDALO BEING CLEARED WILL ASSERT THE SIGNAL PTERO L IN THE POINTER REG. 3539 3540 3541 3542 3543 3544 3545 010070 005037 002376 :SETUP TO CLEAR CONTROL REG 2 CLR R2LOAD 010074 00473? 006134 JSR PC.LDRDR2 :GO LOAD, READ AND CHECK REG 2 : IF LOADED OK THEN CONTINUE 010100 001404 BEQ 15 2. . RZEROR REGISTER 2 NOT EQUAL TO 0 010102 FRRDF 010102 TRAP CSERDF 104455 010104 000002 . WORD 3546 3547 3548 3549 010106 . WORD 000000 010110 004704 . WORD R2EROR 010112 ENDSEG 010112 100005: 3550 3551 3552 010112 TRAP 104405 C\$ESEG 010114 BGNSEG 25: 3553 010114 104404 TRAP C\$BSEG 3554 3555 :WRITE, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA 3556 : PATTERN FROM 0 TO 3777 3557 3558 010116 004737 006250 :GO LOAD, READ AND CHECK REG 6 JSR PC, LDRDR6 3559 010122 001404 3\$: IF LOADED OK THEN CONTINUE BEQ 3560 3561 010124 ERRDF 4. TRADER, ROZGER :DATA ERROR LOADING TRAM ADDRESS REG 010124 104455 TRAP C\$ERDF 3562 3563 3564 3565 3566 3567 3568 3569 010126 000004 . WORD 010130 010132 002462 . WORD TRADER . WORD RO26ER ENDSEG 010134 010134 100015: 010134 104405 TRAP CSESEG. 005237 032737 010136 002414 : UPDATE DATA PATTERN BY 1 INC R6LOAD 3570 010142 004000 002414 #BIT11, R6LOAD CHECK IF LAST PATTERN WAS 3777 BIT 3571 3572 010150 001761 BEQ : IF NOT LOAD NEXT NUMBER AND CHECK IT 010152 ENDIST 010152 3573 L10034: 3574 104401 TRAP CSETST

SET CDALO H IN CONTROL REG O TO CLEAR THE TRACE RAM ADDRESS REGISTER.

3630

```
HARDWARE TESTS MACY11 30(1046) 16-55P-81 15:15 PAGE 75
CVCDBA.P11 10-SEP-81 15:42 TEST 11: ZERO TRAM ADDRESS REG WITH CDAL 0 H.
```

CVCUBA.P	11	0-357-01	13.46		1631 11	. 2240 11	ANT ADDRESS REG WITH	COAL O H.	
3638 3638 3639 3640	010262 010270 010274 010276 010276 010300 010302 010304 010306 010306	112737 004737 001405 104455 000001 000000 004604 104406	000001 006102	002370	3 \$:	MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDALO, ROLOAD PC, LDRDRO 4\$ 1 , ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK RECISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
3643 3644						:READ T	RACE RAM ADDRESS REGI D THE TRACE RAM ADDRE	STER TO CHECK THAT CDALO H ON A ONE SS REGISTER.	
3647 3648 3649 3650 3651 3652 3653 3654	010310 010314 010320 010322 010322 010324 010326 010330 010332 010332	005037 004737 001405 104455 000004 002462 004734 104406	002414 006256		4\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD PC.READR6 5\$ 4.TRADER.RO26ER C\$ERDF 4 TRADER R026ER C\$CLP1	;SIMULATE A CLEAR ;GO READ AND CHECK REG 6 ;IF EQUAL TO 0 THEN CONTINUE ;CDALO H FAILED TO 0 TRAM ADDRESS REG	
3657 3658						;CLEAR	SIGNAL CDAL O H IN CO	NTROL REGISTER 0	
3659 3660 3661 3662 3663 3664 3665	010334 010340 010344 010346 010350 010352 010354 010356 010356	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102		5\$:	CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD. PC,LDRDRO 6\$ 1,ROEROR CSERDF 1 0 ROEROR C\$CLP1	SETUP TO CLEAR CDALO H BIT GO LCAD, READ AND CHECK REG 0 IF LOADED OK THEN CONTINUE REG 0 LOW BYTE NOT EQUAL TO 0	
3670 3671						:READ T	RACE RAM ADDRESS REGI AFTER CLEARING THE S	STER AGAIN CHECKING THAT IT DID NOT IGNAL CDAL O H.	
3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684	010360 010364 010366 010366 010370 010372 010374 010376	004737 001404 104455 000004 002462 004734	006256		6\$: 7\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	PC,READR6 7\$ 4,TRADER,RO26ER C\$ERDF 4 TRADER RO26ER	GO READ AND CHECK REGISTER 6 IF TRAM ADDRESS REG STILL 0 THEN CONT TRAM ADDRESS REG BITS SET AFTER CDALO H CLEARED	
3682 3683	010376 010376 010400	104405			10000\$:	TRAP ENDIST	C\$ESEG		
3684 3685	010400	104401			L10035:	TRAP	C\$ETST		

C\$ESUB

TRAP

010424

3734

104403

			******			77 M 6	
CVCDBA.F		MACY11		S-SEP-81 15:1 TEST 12:	TRAM D	ATA IN BUF - TRDI 15:0 (1'S, AND 0'S)
3735 3736 3737 3738	010426 010426 010426	104402		112.2:	BGNSUB TRAP	C\$BSUB	
3737 3738 3739 3740 3741 3742					:LOAD.		DATA IN BUFFER REGISTER BITS TRDI 15:0
3743 3744 3745 3746 3747 3748	010430 010434 010440 010442	005037 004537 000005	002414 006426	. 100/0	CLR JSR .WORD ENDSUB	R6LOAD R5,TRDIBF PTER5	:SETUP DATA TO BE LOADED :LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 15:0
3748 3749	010442	104403		L10040:	TRAP	C\$ESUB	
3750	010444			L10036:	ENDIST		
3752 3753	010444	104401		2100501	TRAP	C\$ETST	

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	S-SEP-81 15:15 PAGE 78 TEST 13. TRAM DATA IN BUF - TRDI 15:0 (1'S + 0'S,0'S + 1'S)							
3754 3755					.SBTTL	TEST 13	: TRAM DATA IN BU	F - TRDI 15:0 (1'S + 0'S,0'S + 1'S)				
3756 3757 3758 3759 3760 3761 3762					: TRDIO	H FROM	THE LSI-11 BUS. BUFFER WITH AN ALT	RAM DATA IN BUFFER REGISTER BITS TRD115 H TO THE TEST WILL WRITE, READ AND CHECK THE TRACE ERNATING ONES AND ZEROES DATA PATTERN (125252) AND ONES DATA PATTERN (052525).				
3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772					O BIT TRSLO BUFFE THE P CAUSE COMMA PULSE	S CDAL7 L TO BE R TO BE ROGRAM W THE SIG ND IS IS WILL BE	TO CDALO. CDAL3 A ASSERTED WHICH WE READ DURING THE R VILL THEN SET PDAL ANAL PTERS L TO BE SUED TO CONTROL R ISSUED ON THE SI	BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH. 2 AND PDALO IN CONTROL REGISTER 2 WHICH WILL ASSERTED IN THE POINTER REGISTER. WHEN A WRITE REGISTER 6 AND THE SIGNAL PIERS L IS ASSERTED, A GNAL WPTS H. THE SIGNAL WPTS H WILL CLOCK THE N BUFFER (TRDI 15:0).				
3772 3773 3774 3775 3776 3777 3778 3779					: CONTR : POINT : THE S : THE S	OL REGIS ER REGIS IGNAL PI	TER 2 WHICH WILL STER. WHEN A READ ER1 L IS ASSERTED PT1 H WILL READ TH	BUFFER, THE PROGRAM WILL SET ONLY PDALO IN CAUSE THE SIGNAL PTERT L TO BE ASSERTED IN THE COMMAND IS ISSUED TO CONTROL REGISTER 6 AND A PULSE WILL BE ISSUED ON THE SIGNAL RPTT H. HE DATA FROM THE TRACE RAM DATA IN BUFFER BACK				
3780 3781	010446				T13::	BGNTST						
3782 3783	010446	004737	005474			JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER				
3784 3785 3786	010452 010452 010452	104402			113.1:	BGNSUB	C\$BSUB					
3787 3788 3789 3790 3791 3792 3793 3794 3795	010432	104402				:CONTRO :CODE F :THE SI	L REGISTER O BITS	CDAL7 TO CDALO ARE CLEARED COMING INTO THIS 'INITED''. CDAL3 AND CDAL2 ON A ZERO WILL CAUSE BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE RS TO BE READ.				
3793 3794						:LOAD.	READ AND CHECK THE	ACE RAM DATA IN BUFFER REGISTER BITS TRDI 15:0				
3796 3797 3798	010454 010462 010466 010470	012737 004537 000005	125252 006426	002414		MOV JSR .WORD ENDSUB	#125252,R6LOAD R5,TRDIBF PTER5	SETUP DATA TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BUF SELECT TRDI BITS 15:0				
3799 3800 3801 3802	010470	104403			L10042:	TRAP	C\$ESUB					

HARDWAR CVCDBA.		MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 13		8 7 PATA IN BUF - TRDI 1	5:0 (1'S + 0'S,0'S + 1'S)
3803 3804 3805	010472				T13.2:	BGNSUB		
3806	010472	104402				TRAP	C\$BSUB	
3808 3809						:LOAD,	READ AND CHECK TRACI	TO 052525.
3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821	010474 010502 010506 010510	012737 004537 000005	052525 006426	002414		MOV JSR .WORD ENDSUB	#052525,R6LOAD R5,TRDIBF PTER5	:SETUP DATA TO BE LOADED :LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 15:0
3815 3816	010510	104403			L10043:	TRAP	C\$ESUB	
3818	010512				. 100/1-	ENDTST		
3820 3821	010512	104401			L10041:	TRAP	CSETST	

.SBITL TEST 14: TRAM DATA IN BUF - TRDI 31:16 (1'S, AND O'S) THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO TRDITO H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN PUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000). TO WRITE THE TRACE RAM DATA IN BUFFFR, THE PROGRAM WILL CLEAR CONTROL REGISTER O BITS CDAL7 TO CDALO. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH. THE PROGRAM WILL THEN SET PDALZ AND PDALT IN CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER6 L TO SE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE COMMAND IS ISSUED TO CONTR. REGISTER 6 AND THE SIGNAL PTER6 L IS ASSERTED. A PULSE WILL BE ISSUED ON THE SIGNAL WPT6 H. THE SIGNAL WPT6 H WILL CLOCK THE DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 31:16). TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL1 IN CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER2 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTERS L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPTS H. THE SIGNAL RPTS H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK TO THE LSI-11 BUS. 3846 3847 3848 3849 010514 BGNTST 010514 T14:: 3850 3851 3852 3853 010514 004737 005474 JSR PC, INITED :SELECT AND INITIALIZE STATE ANALYZER 010520 **BGNSUB** 010520 T14.1: 3854 010520 104402 TRAP C\$BSUB 3855 3856 3857 CONTROL REGISTER O BITS CDAL7 TO CDALO ARE CLEARED COMING INTO THIS CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE 3858 3859 3860 :TRACE RAM DATA IN BUFFERS TO BE READ. 3861 :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31:16 3862 : WITH A DATA PATTERN EQUAL TO 177777. 3863 010522 012737 3864 177777 002414 MOV #177777, R6LOAD SETUP DATA TO BE LOADED 004537 3865 010530 006426 JSR R5.TRDIBF :LOAD, READ AND CHECK TRAM DATA IN BUF 3866 010534 000006 ; SELECT TRDI BITS 31:16 WORD PTER6 3867 3868 010536 010536 ENDSUB L10045: 3869 010536 104403 TRAP CSESUB 3870

HARDWARE CVCDBA.F		MACY11 0-SEP-81		EP-81 15: TEST 14	15 PAGE : TRAM D	81 ATA IN BUF - TRDI 31:16	(1'S, AND 0'S)
3871 3872 3873 3874	010540 010540 010540	104402		114.2:	BGNSUB TRAP	C\$8SUB	
3873 3874 3875 3876 3877 3678						READ AND CHECK TRACE RAM DATA PATTERN EQUAL TO 0	DATA IN BUFFER REGISTER BITS TRDI 31:16
3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3888	010542 010546 010552 010554	005037 004537 000006	002414 006426	1100/4	CLR JSR .WORD ENDSUB	R6LOAD R5.TRDIBF PTER6	SETUP DATA TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BUF SELECT TRDI BITS 31:16
3884	010554 010554	104403		L10046:	TRAP	C\$ESUB	
3886	010556 010556			L10044:	ENDIST		
3888 3889	010556	104401		110044:	TRAP	C\$ETST	

HARDWARE TESTS MACY11 30(1046) 16-SEP-&1 15:15 PAGE 82 TEST 14: TRAM DATA IN BUF - TRDI 31:16 (1'S, AND 0'S) CVCDBA.P11 10-SEP-81 15:42

SEQ 0082

3890 3891 3892 3893 3894 3896 3896 3896 3899 3901 3902 3903 3904 3905 3906 3907 3908 SBITL TEST 15: TRAM DATA IN BUF - TRDI 31:16 (1'S + 0'S.0'S + 1'S) THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525). TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER O BITS CDAL7 TO CDALO. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH. THE PROGRAM WILL THEN SET PDAL2 AND PDAL1 IN CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER6 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE COMMAN" IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER6 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT6 H. THE SIGNAL WPT6 H WILL CLOCK THE DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 31:16). 3909 3910 3911 3912 3913 TO READ THE TRACE RAM DATA IN BUFFER. THE PROGRAM WILL SET ONLY PDAL! IN CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER2 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTERS L IS ASSERTED. A PULSE WILL BE ISSUED ON THE SIGNAL RPTS H. THE SIGNAL RPTS H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK 3914 TO THE LSI-11 BUS. 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 010560 BGNTST 010560 115:: 010560 004737 005474 JSR PC. INITED :SELECT AND INITIALIZE STATE ANALYZER 010564 BGNSUB 010564 115.1: 010564 104402 TRAP C\$BSUB CONTROL REGISTER O BITS CDAL7 TO CDALO ARE CLEARED COMING INTO THIS 3926 3927 3928 3929 CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE :TRACE RAM DATA IN BUFFERS TO BE READ. :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31:16 3931 3732 : WITH A DATA PATTERN EQUAL TO 125252. 3933 010566 125252 002414 012737 MOV #125252, R6LOAD : SETUP DATA TO BE LOADED 004537 3934 006426 210574 JSR R5. TRDIBE :LOAD, READ AND CHECK TRAM DATA IN BUF 3935 010600 000006

. WORD

END SUB

TRAP

L10050:

3936 3937

3938

3939

010602

010602

104403

PTER6

C\$ESUB

:SELECT TRDI BITS 31:16

F 7 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 83 TEST 15: TRAM DATA IN BUF - TRDI 31:16 (1'S + 0'S.0'S + 1'S) 3940 3941 3942 3943 3944 3945 3946 3946 3949 3950 3951 3953 3954 3955 010604 BGNSUB 115.2: 010604 010604 104402 TRAP C\$BSUB :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31:16 010606 012737 052525 002414 010614 004537 006426 010620 000006 #052525, R6LOAD SETUP DATA TO BE LOADED MOV 010614 ; LOAD, READ AND CHECK TRAM DATA IN BUF JSR R5, TRDIBE PTER6 :SELECT TRDI BITS 31:16 .WORD 010622 010622 010622 FNDSUB L10051 . 104403 TRAP CSESUB 010624 ENDIST 3956 010624 3957 010624 104401 3958 L10047: TRAP CSETSI

				.SBTT'.	TEST 1	6: TRAM DATA IN BUF	- TRDI 47:32 (1'S, AND 0'S)
				: TRD13	2 H FROM	M THE LSI-11 BUS. BUFFER WITH A DATA	RAM DATA IN BUFFER REGISTER BITS TRD147 H TO THE TEST WILL WRITE, READ AND CHECK THE TRA PATTERN OF ALL ONES (177777) AND THEN ALL
				O BIT TRSLO BUFFE THE P CAUSE COMMA PULSE	S CDAL7 L TO BE R TO BE ROGRAM I THE SIC ND IS IS WILL BE	TO CDALO. CDAL3 AN E ASSERTED WHICH WILL READ DURING THE REWILL THEN SET PDAL2 GNAL PTER7 L TO BE SSUED TO CONTROL REFERENCE ISSUED ON THE SIGN	BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTS
				: CONTR : POINT : THE S : THE S	OL REGIS ER REGIS IGNAL PI	STER 2 WHICH WILL CO STER. WHEN A READ TER3 L IS ASSERTED, PT3 H WILL READ THE	UFFER, THE PROGRAM WILL SET PDAL1 AND PDALO AUSE THE SIGNAL PTER3 L TO BE ASSERTED IN TO COMMAND IS ISSUED TO CONTROL REGISTER 6 AND A PULSE WILL BE ISSUED ON THE SIGNAL RPT3 OF DATA FROM THE TRACE RAM DATA IN BUFFER BACK
010626	00/777	005/7/		116::	BGNTST	00 101110	
010626	004737	003474			J S R BGN S U B	PC, INITED	SELECT AND INITIALIZE STATE ANALYZE
010632	104402			116.1:	TRAP	C\$BSUB	
					: CODE F	FROM THE ROUTINE "II	CDAL7 TO CDALO ARE CLEARED COMING INTO THIS NITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF S TO BE READ.
						READ AND CHECK TRA	CE RAM DATA IN BUFFER REGISTER BITS TRDI 47
010634 010642	012737 004537 000007	177777 006426	002414		MOV JSR .WORD	#177777,R6LOAD R5,TRDIBF PIER7	SETUP DATA TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BU SELECT TRDI BITS 47:32
010646 010650 010650				L10053:	ENDSUB		

4008 4009 4010 4011 4012	010652 010652 010652	104402		116.2:	BGNSUB TRAP	(\$8SUB	
4012 4013 4014 4015					:LOAD .	READ AND CHECK TRACE	RAM DATA IN BUFFER REGISTER BITS TRD1 47:32 TO 000000.
4016	010654 010660 010664 010666	005037 004537 000007	002414 006426		JSR JSR .WORD ENDSUB	R6LOAD R5.TRDIBF PIER?	SETUP DATA TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BUF SELECT TRDI BITS 47:32
4020	010666	104403		L10054:	TRAP	C\$ESUB	
4023	010670 010670			L10052:	ENDIST		
4019 4020 4021 4022 4023 4024 4025 4026	010670	104401			TRAP	C\$ETST	

								1				
CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 17	15 PAGE : TRAM D	ATA IN BUF -	TRD1 47:32	(1's + 0's,0	'S + 1'S)		
4027 4028					.SBTTL	TEST 17	: TRAM DATA I	N BUF - TRD	1 47:32 (1'S	+ 0'5,0'5	1'5)	
4029 4030 4031 4032 4033					: TRD13	2 H FROM	L CHECK THE T THE LSI-11 B UFFER WITH AN ALTERNATING Z	US. THE TE	ST WILL WRIT G ONES AND Z	E, READ AND EROES DATA F	CHECK THE	TRACE
4034 4035 4036 4037 4038 4039 4040 4041 4042 4043					; O BIT ; TRSLO ; BUFFE ; THE P ; CAUSE ; COMMA ; PULSE	S CDAL7 L TO BE R TO BE ROGRAM W THE SIG ND IS IS WILL BE	TRACE RAM DATA TO CDALO. CDA ASSERTED WHI READ DURING TO ILL THEN SET INAL PTER7 L TO SUED TO CONTR ISSUED ON TH TRACE RAM DA	L3 AND CDAL CH WILL ENAM HE READ OPEN PDAL2,PDAL1 O BE ASSERT OL REGISTER E SIGNAL WP	2 BEING CLEA BLE THE OUTP RATION DESCR AND PDALO I ED IN THE PO 6 AND THE S 17 H. THE SI	RED WILL CAL UTS OF THE 1 IBED IN THE N CONTROL RE INTER REGIST IGNAL PTER7 GNAL WPT7 H	ISE THE SIGNACE RAM INEXT PARAGESTER 2 GESTER 2 GER. WHEN L IS ASSE	GNAL DATA IN GRAPH. WHICH WIL A WRITE RTED, A
4044 4045 4046 4047 4048 4049 4050 4051					: CONTR : POINT : THE S : THE S	OL REGIS	RACE RAM DATA TER 2 WHICH W TER. WHEN A ER3 L IS ASSE T3 H WILL REA BUS.	ILL CAUSE TO READ COMMANI RTED, A PUL	HE SIGNAL PT D IS ISSUED SE WILL BE I	ER3 L TO BE TO CONTROL F SSUED ON THE	ASSERTED REGISTER 6 SIGNAL RI	IN THE AND PT3 H.
4052 4053 4054	010672				117::	BGNTST						
4055	010672	004737	005474		1177	JSR	PC, INITED		SELECT AND	INITIALIZE	STATE ANA	LYZER
4057 4058 4059	010676 010676 010676	104402			117.1:	BGNSUB TRAP	(\$BSUB					
4060 4061 4062 4063 4064						CODE F	REGISTER O ROM THE ROUTI GNAL TRSLO L RAM DATA IN B	NE "INITED" TO BE ASSER	. CDAL3 AND TED WHICH WI	CDAL 2 ON A 7	FRO WILL	CAUSE
4065 4066 4067							READ AND CHEC			FER REGISTER	BITS TRD	1 47:32
4068 4069 4070 4071 4072 4073	010700 010706 010712 010714	012737 004537 000007	125252 006426	002414	. 10057	MOV JSR .WORD ENDSUB	#125252,R6LO R5,TRDIBF PTER7	AD	:LOAD, READ	TO BE LOADE AND CHECK I I BITS 47:32	RAM DATA	IN BUF
4073 4074 4075	010714	104403			L10056:	TRAP	C\$ESUB					

ARDWAR VCDBA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	7-81 15: TEST 18	15 PAGE	88 DATA IN BUF - TRDI	59:48 (1'S,	AND O'S)		
4095					.SBTTL	TEST 18	B: TRAM DATA IN BU	F - TRDI 59:4	8 (1'S, AND 0'	s)	
4097 4098 4099 4100 4101 4102					: TRD14 : RAM D	8 H FROM	L CHECK THE TRACE THE LSI-11 BUS. BUFFER WITH A DATA 00).	THE TEST WIL	L WRITE, READ	AND CHECK THE T	RACE
4103 4104 4105 4106 4107 4108 4109 4110 4111 4112					O BIT TRSLO BUFFE THE P CAUSE COMMA PULSE	S CDAL7 L TO BE R TO BE ROGRAM W THE SIG ND IS IS WILL BE	TRACE RAM DATA IN TO CDALO. CDAL3 A E ASSERTED WHICH W READ DURING THE R VILL THEN SET PDAL ENAL PIER8 L TO BE ESUED TO CONTROL R E ISSUED ON THE SI E TRACE RAM DATA IN	ND CDAL2 BEING THE PROPERTION TO SERVED IN CONTROL ASSERTED IN FIGURE 6 AND GNAL WPT8 H.	G CLEARED WILL E OUTPUTS OF T DESCRIBED IN REGISTER 2 WHI THE POINTER RE THE SIGNAL PT THE SIGNAL WPT	CAUSE THE SIGN HE TRACE RAM DA THE NEXT PARAGR CH WILL GISTER. WHEN A ER8 L IS ASSERT	APH. WRITE
4113 4114 4115 4116 4117 4118 4119 4120					: CONTR : POINT : THE S : THE S	OL REGIS ER REGIS IGNAL PI	TRACE RAM DATA IN STER 2 WHICH WILL STER. WHEN A READ TER4 L IS ASSERTED PT4 H WILL READ THE BUS.	COMMAND IS I	NAL PTER4 L TO SSUED TO CONTR L BE ISSUED ON	BE ASSERTED IN OL REGISTER 6 A THE SIGNAL RPT	ND 4 H.
4121 4122 4123	010740 010740 010740	004737	005474		T18::	BGNTST JSR	PC, INITED	:SELE	CT AND INITIAL	IZE STATE ANALY	ZER
4124	010744					BGNSUB					
4126	010744	104402			118.1:	TRAP	C\$BSUB				
4128 4129 4130 4131 4132						CODE F	REGISTER O BITS FROM THE ROUTINE " IGNAL TRSLO L TO BI RAM DATA IN BUFFE	INITED". CDAL. E ASSERTED WH	3 AND CDAL2 ON ICH WILL ENABL	A ZERO WILL CA	USE
4133 4134 4135							READ AND CHECK TRA		IN BUFFER REGI	STER BITS TRDI	59:48
4136 4137 4138 4139 4140	010746 010754 010760 010762	012737 004537 000010	007777 006426	002414	. 100/1	MOV JSR .WORD ENDSUB	#007777,R6LOAD R5,TRDIBF PTER8	;LOAD	P DATA TO BE L READ AND CHE CT TRDI BITS 5	CK TRAM DATA IN	BUF
4141 4142 4143	010762 010762	104403			L10061:	TRAP	C\$ESUB				

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42		15 PAGE : TRAM D	L 7 89 ATA IN BUF - TRDI 59:	48 (1'S, AND 0'S)
4144 4145 4146 4147	010764 010764 010764	104402		T18.2:	BGNSUB TRAP	C\$BSUB	
4147 4148 4149 4150 4151					:LOAD.	READ AND CHECK TRACE DATA PATTERN EQUAL T	RAM DATA IN BUFFER REGISTER BITS TRDI 59:48
4152 4153 4154 4155	010766 010772 010776 011000	005037 004537 000010	002414 006426	. 10042.	CLR JSR .WORD ENDSUB	R6LOAD R5, TRDIBF PTER8	SETUP DATA TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BUF SELECT TRDI BITS 59:48
4156 4157 4158	011000	104403		L10062:	TRAP	C\$ESUB	
4159 4160 4161 4162	011002 011002 011002	104401		L10060:	ENDIST	CSETST	

.

M 7

HARDWAR CVCDBA.		MACY11 0-SEP-81	30 (1046) 15:42	16-SEP	-81 15: TEST 19	15 PAGE TRAM D	N 7 91 ATA IN BUF - TRDI 59:48	(1'S + 0'S, 0'S + 1'S)
4212 4213	011030 011030				119.2:	BGNSUB		
4215	011030	104402			117.2.	TRAP	C\$ESUB	
4217 4218						:LOAD.	READ AND CHECK TRACE RAM DATA PATTERN EQUAL TO 0	DATA IN BUFFER REGISTER BITS TRDI 59:48 02525.
4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230	011032 011040 011044 011046	012737 004537 000010	002525 002414 006426	L10065:	MOV JSR .WORD ENDSUB	#002525,R6LOAD R5,TRDIBF PTER8	:SETUP DATA TO BE LOADED :LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 59:48	
4225	011046	104403			L10063:	TRAP	C\$ESUB	
4227	011050 011050				L10063:	ENDIST		
4229	011050	104401				TRAP	CSETST	

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 92 CVCDBA.P11 10-SEP-81 15:42 TEST 20: TRAM DATA IN BUF SELECTION TEST

4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243				THIS BE SE CHECK A DAT 3, AN	TEST WILL LLCTED CO C TRDI BI TA PATTER ND TRDI E EACH SET	CORRECTLY BY THE PITS 15:0 WITH A DA	RAM DATA IN BUFFER FROM THE LSI-11 BUS TO COINTER REGISTER. THE TEST WILL WRITE AND TA PATTERN EQUAL TO 1, TRDI BITS 31:16 WITH I BITS 47:32 WITH A DATA PATTERN EQUAL TO DATA PATTERN EQUAL TO CKING THE DATA PATTERN TO BE THAT WHICH WAS
4242 4243 4244 4245	011052 011052			120::	BGNTST		SELECT AND INITIALIZE STATE ANALYZED
4246	011052 01105 01106 011066 011072	004737 012701 012702 012703 005037	005474 000005 000001 000001 002416		MOV MOV MOV CLR	PC, INITED #PTER5,R1 #PTER1,R2 #1,R3 R6MASK	SELECT AND INITIALIZE STATE ANALYZER SETUP WORKING WRITE POINTER SETUP WORKING READ POINTER SETUP INITIAL DATA PATTERN CLEAR MASK WORD TO READ ALL BITS
4251 4252 4253	211076	104404		1\$:	BGNSEG TRAP	C\$BSEG	
4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260					·WILL	CAUSE THE SIGNAL	CDAL7 TO CDALO ARE CLEARED COMING INTO TINE "INITED". CDAL3 AND CDAL2 BEING CLEARED TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE MAN DATA IN BUFFERS TO BE READ.
4261					:L-OAD :PTER7	PDAL BITS 3-0 TO S	SELECT POINTER REGISTER SIGNALS PTERS, PTER6.
4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273	011100 011104 011110 011112 011112 011114 011116 011120 011122 011122	010137 004737 001405 104455 000002 000000 004704 104406	002376 006134		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R1.R2LOAD PC.LDRDR2 2\$ 2.R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP TO LOAD POINTER REGISTER GO LOAD, READ AND CHEKC REG 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
4274 4275 4276 4277					:LOAD	DATA PATTERN OF 1 DATA PATTERN OF 2 DATA PATTERN OF 3 DATA PATTERN OF 4	INTO TRDI BITS 15:0 INTO TRDI BITS 31:16 INTO TRDI BITS 47:32 INTO TRDI BITS 59:48
4278 4279 4280 4281	011124	010337 010377	002414 171222	2\$:	MOV MOV	R3,R6LOAD R3, aREG6	SETUP DATA TO BE LOADED ; WRITE DATA INTO TRAM DATA IN BUF
4282					:LOAD :OR PT		SELECT POINTER REGISTER PTER1 PTER2, PTER3,
4284 4285 4286	011134	010237 004737	002376 006134		MOV JSR	R2.R2LOAD PC.LDRDR2	SETUP BITS TO BE LOADED ; GO LOAD, READ AND CHECK REG 2

HANDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 93 CVCDBA.P11 10-SEP-81 15:42 TEST 20: TRAM DATA IN BUF SELECTION TEST 4287 011144 3\$ 2,,R2EROR : IF LOADED OK THEN CONTINUE BEQ 4287 011144 4288 011146 4289 011146 4290 011150 4291 011152 4292 011154 4293 011156 4294 011156 4295 4296 4297 4298 4299 4300 4301 011160 001405 FRRDF :REGISTER 2 NOT EQUAL EXPECTED TRAF CSERDF 104455 000002 . WORD . WURD 000000 004764 . WORD R2EROR CKLOOP C\$CLP1 104406 TRAP :READ DATA PATTERN OF 1 FROM TRDI 15:0 READ DATA PATTERN OF 2 FROM TRDI 31:16 READ DATA PATTERN OF 3 FROM TRDI 47:32 :READ DATA PATTERN OF 4 FROM TRDI 59:48 4301 4302 4303 4304 4305 4306 4307 4308 4309 4311 4312 4313 017737 011160 171172 002420 3\$: MOV aREGG, RGREAD : READ DATA PATTERN FROM TRDI BITS 043737 002416 002420 011166 R6MASK . R6READ :CLEAR UNUSED BITS IF ANY BIC CHECK DATA LOADED WITH DATA READ CMP R6LOAD, R6READ ; IF DATA OK THEN CONTINUE 011202 001404 BE? 45 011204 4. TRDIER, ROZGER :TRAM DATA IN BUF DATA ERROR ERRDF 011204 TRAP CSERDF 104455 011206 011210 011212 . WORD 000004 002706 . WORD TRDIER 004734 . WORD RO26ER 011214 ENDSEG 011214 10000\$: 104405 TRAP C\$ESEG 4314 011216 : UPDATE WORKING WRITE POINTER 005201 INC 011220 011222 005202 R2 R3 4315 INC :UPDATE WORKING READ POINTER 4316 005203 INC : UPDATE DATA PATTERN 011224 022703 4317 000004 CMP #4,R3 CHECK IF TRDI BITS 59:48 4318 011230 001004 BNE 5\$: IF NOT CHECK IF DONE 4319 4320 4321 4322 4323 4324 4325 011232 #170000, R6MASK SETUP TO IGNORE TOP 4 BITS 012737 170000 002416 MOV 000716 011240 GO DO LAST REGISTER BR 15 011242 011246 : CHECK IF DONE 022703 #5,R3 000005 5\$: CMP 001313 BNE 1\$: IF NOT GO LOAD NEXT PATTERN 011250 011254 012702 012703 000001 MOV MPTER1,R2 RESET WORKING READ POINTER 000001 #1.R3 : RESET DATA PATTERN TO 1 MOV 4326 011260 005037 002416 CLR R6MASK : CLEAR REGISTER 6 MASK WORD 327 328 329 4330 4331 4332 4333 011264 65: BGNSEG 011264 104404 TRAP C\$BSEG :LOAD PDAL BITS 2-0 TO SELECT PTER1, PTER2, PTER3, OR PTER4. 011266 010237 002376 MOV R2.R2LOAD : SETUP BITS TO BE LOADED 011272 011276 011300 GO LOAD, READ AND CHECK REGISTER 2 4334 006134 JSR PC.LDRDR2 4335 4336 4337 001405 BEQ 2. RZEROR CSERDF REGISTER 2 NOT EQUAL EXPECTED ERRDF 011300 104455 TRAP 4338 011302 200000 . WORD 4339 000000 011304 . WORD 4340 011306 004704 . WORD R2EROR 4341 011310 CKLOOP 011310 4342 104406 TRAP C\$CLP1

C 8

D 8 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 94 TEST 20: TRAM DATA IN BUF SELECTION TEST CVCDBA.P11 10-SEP-81 15:42 4343 4344 4345 4346 4347 4348 4349 4350 :READ DATA PATTERN OF 1 FROM TRDI BITS 15:0 READ DATA PATTERN OF 2 FROM TRDI BITS 31:16 :READ DATA PATTERN OF 4 FROM TRDI BITS 59:48 011312 002414 75: MOV R3, R6LOAD : SETUP DATA PREVIOUSLY LOADED 010337 002420 011316 017737 171034 MOV aREGG. REREAD : READ DATA FROM TRDI BITS 011324 043737 002416 : CLEAR UNUSED BITS IF ANY BIC R6MASK, R6READ 4352 CHECK DATA LOADED WITH DATA READ R6LOAD, R6READ 002414 002420 CMP 011340 011342 011342 001404 REQ 8\$: IF DATA OK THEN CONTINUE 4354 ERRDF 4. TRDISE, ROZGER TRAM DATA IN BUF SELECTION ERROR TRAP CSERDF 104455 . WORD 011344 000004 4356 4357 011346 002743 . WORD TRDISE 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 . WORD 011350 004734 ROZGER ENDSEG 011352 011352 100015: TRAP C\$ESEG 104405 005202 005203 022703 011354 011356 R2 R3 :UPDATE WORKING READ POINTER INC :UPDATE DATA PATTERN INC 011360 000004 CMP #4.R3 CHECK IF LAST REGISTER 011364 001004 BNE 95 : IF NOT CHECK IF DONE 011366 012737 #170000, R6MASK SETUP MASK WORD TO IGNORE UNUSED BITS 170000 002416 MOV : GO DO LAST REGISTER 011374 000733 BR 6\$ #5,R3 4369 011376 022703 98: CMP : CHECK IF DONE 000005 4370 001330 : IF NOT THEN LOAD NEXT REGISTER 011402 6\$ BNE 011404 ENDIST 4371 4372 L10066: 011404 4373 011404 TRAP CSETST 104401 4374

HARDWARI CVCDBA.		MACY11 0-SEP-81	30(1046)	16-SEP-81 15:			15:0 (125252 - 052525)	
4375				.SBTTL	TEST 21	: TRAM DATA TEST	- TRDI 15:0 (125252-052525)	
4377 4378 4379 4380				; AND 0:	52525. E	ACH LOCATION OF	MM BITS TRDI 15:0 WITH A DATA PATTERN OF 125252 THE 1K TRACE RAM WILL BE CHECKED FOR THIS DATA ENTIAL LOCATION IS CHECKED.	
4375 4376 4377 4378 4389 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392				1. 3. 4. 5. 6. 7. 8. 9.	CLEAR SET PT WRITE SET PT WRITE VIA WP SET PT READ D WRITE SET SI	LOW BYTE OF CONTERO L IN POINTER AND READ TRAM AD TERS L IN POINTER DATA PATTERN (12 PTS H AND WRITE TERT L IN PUINTER PATA PATTERN FROM TRACE RAM VIA WPIGNAL TRSLT L BY		
4393 4394 4395 4396 4397 4398				10. 11. 12. 13.	RESET	MENT DATA PATTER DATA PATTERN TO	TO HE AND READ TO CONTROL REGISTER 6 RN - REPEAT STEPS 1-10 WITH THIS PATTERN 125252 - INCREMENT ADDRESS BY 1 IL ALL OF THE 1K ADDRESS HAVE BEEN CHECKED.	
4399	011406			121::	BGNTST			
4401 4402 4403 4404	011406 011412 011416	004737 005037 012701	005474 006374 125252		JSR CLR MOV	PC, INITED TRADRS #125252,R1	SELECT AND INITIALIZE STATE ANALYZER SET TRACE RAM ADDRESS TO ZERO SETUP STARTING DATA PATTERN	
4405	011422 011422	104404		1\$:	BGNSEG TRAP	C\$BSEG		
4407 4408 4409 4410					:WILL S	LOWER BYTE OF CO SET THE SIGNAL TR RAM DATA IN BUFF	ONTROL REGISTER O. CDAL3 AND CDAL2 BEING ZERO RSLO L WHICH WILL ENABLE THE OUTPUTS OF THE EERS	
4411 4412 4413 4414 4415 4416 4417 4418 4419 4420	011424 011430 011434 011436 011436 011440 011442 011444	105037 004737 001405 104455 000001 000000 004604	002370 006102		CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR	SETUP TO CLEAR LOW BYTE OF REG O GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O LOW BYTE NOT O	
4422	011446	10-406			TRAP	C\$CLP1	REGISTER WITH CONTENTS OF LOCATION "TRADES"	
4424	011450	004737	006310	25:	JSR JSR	PC, TRADLD	GO LOAD, READ AND CHECK TRAM ADDRESS REG	
4420 4421 4422 4423 4424 4425 4426 4427 4428	311170		300310				TRACE RAM DATA IN BUFFERS TRDI 15:0 WITH A DATA	
4429	011454	010137	002414		MOV	R1,R6LOAD	SETUP DATA PATTERN TO BE LOADED	

HARDWAR!		MACY11 0-SEP-81		16-SEP	-81 15: TEST 21		96 ATA TEST - TRDI 15:0 (12	25252-052525)	SEQ 0096
4431 4432	011460 011464	004537	006426			JSR .WORD	RS, TRDIBF PTERS	:LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 15:0	
4433 4434 4435						:WRITE :WITH T	THE TRACE RAM LOCATION A	ADDRESSED BY TRACE RAM ADDRESS REGISTER IN THE TRACE RAM DATA IN BUFFER BITS TRDI 1	5:0.
4436 4437 4438	011466	012777	000000	170662		MOV	#0,aREG6	WRITE THE RAM FROM DATA IN BUFFERS	
4439 4440 4441 4442						:SIGNAL	AL2 TO A ONE AND CDAL3 TO TRSL1 L. THE SIGNAL TRS RDI 15:0 TO BE READ ON A GNAL RPT1 H.	TO A O IN CONTROL REGISTER O TO SET THE SL1 L WILL ALLOW DATA FROM THE TRACE RAM A READ COMMAND TO CONTROL REGISTER 6 VIA	
4443 4444 4445 4446 4447	011474 011502 011506 011510	052737 004737 001405	000004 006102	002370		BIS JSR BEQ ERRDF	#CDAL2,ROLOAD PC,LDRDRO 3\$ 1,,ROEROR	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REG 0 :IF LOADED OK THEN CONTINUE :REGISTER O NOT EQUAL EXPECTED	
4448 4449 4450 4451 4452 4453	011510 011512 011514 011516 011520 011520	104455 200001 000000 004604 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSCLP1	REGISTER O NOT ENOUE EXPECTED	
4454 4455 4456						;READ D	ATA FROM TRACE RAM BITS	TRDI 15:0	
4457 4458 4459	011522 011530	017737 023737	170630 002414	002420 002420	3\$:	MOV	aREG6, R6READ R6LOAD, R6READ	READ DATA FROM THE RAM COMPARE DATA LOADED INTO TRACE RAM DATA IN BUFFERS TRDI 15:0 WITH DATA	
4460 4461 4462 4463 4464 4465 4466 4467	011536 011540 011540 011542 011544 011550 011550	000004 002776 004764			4\$: 10000\$:		4\$ 4.TRAM15.TRAMER C\$ERDF 4 TRAM15 TRAMER	:READ FROM THE TRACE RAM :IF DATA THE SAME THEN CONTINUE :TRAM DATA ERROR TRDI 15:0	
4469	011550	104405				TRAP	C\$ESEG	CHECK DATA DATTEDN TO CEE IT DONE	
4471 4472 4473 4474 4475 4476 4477 4478 4479	011552 011554 011556 011560 011562 011564 011570 011576 011600	005701 100002 005101 000720 005101 005237 032737 001711	006374	006374	5\$:	TST BPL COM BR COM INC BIT BEQ ENDIST	R1 5\$ R1 1\$ R1 TRADRS #BIT10, TRADRS 1\$	CHECK DATA PATTERN TO SEE IF DONE IF DONE THEN UPDATE TO NEXT ADDRESS MAKE PATTERN 052525 GO DO THIS PATTERN MAKE DATA PATTERN 125252 UPDATE TO NEXT SEQUENTIAL ADDRESS CHECK IF ALL 1K ADDRESSES DONE IF NOT THEN DO NEXT ADDRESS	
4480 4481	011600	104401			L10067:	TRAP	CSETST		

			.SBTTL	TEST 2	2: TRAM DATA TEST	- TRDI 31:16 (125252-052525)
			; AND (52525.	EACH LOCATION OF TH	BITS TRDI 31:16 WITH A DATA PATTERN OF 125252 HE 1K TRACE RAM WILL BE CHECKED FOR THIS DATA TIAL LOCATION IS CHECKED.
			THIS 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CLEAR SET R WRITE VIA W SET R READ WRITE SET S READ COMPL RESE	PTERO L IN POINTER IN AND READ TRAM ADDITION OF TERE L IN POINTER IN POINTER IN POINTER IN POINTER IN TRACE RAM VIA WPT. TRACE RAM VIA RPT. EMENT DATA PATTERN TO 1.	FOLLOWING MANNER: OL REGISTER 0 TO SET SIGNAL TRSLO L REGISTER VIA CONTROL REGISTER 2 RESS REG VIA SIGNALS WPTO L AND RPTO H REGISTER VIA CONTROL REGISTER 2 252-052525) INTO TRAM DATA IN BUF BITS TRDI 31:16 CONTROL REGISTER 6. REGISTER VIA CONTROL REGISTER 2 TRAM DATA IN BUFFER VIA RPT2 H AND READ TO REG 6 ETTING CDAL2 = 1 IN REGISTER 0 H AND READ TO CONTROL REGISTER 6 - REPEAT STEPS 1-10 WITH THIS PATTERN 25252 - INCREMENT ADDRESS HAVE BEEN CHECKED.
011602 011602 011602 011606 011612	004737 005037 012701	005474 006374 125252	122::	JSR CLR MOV	PC, INITED TRADES #125252,R1	; SET TRACE RAM ADDRESS TO ZERO
011616	104404	123232	15:	BGNSE (, SETOP STANTING DATA PATTERN
				:WILL	SET THE SIGNAL TRSE RAM DATA IN BUFFER	TROL REGISTER O. CDAL3 AND CDAL2 BEING ZERO LO L WHICH WILL ENABLE THE OUTPUTS OF THE RS
011620 011624 011630 011632 011632 011634 011636 011640 011642 011642	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102		CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOF TRAP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP TO CLEAR LOW BYTE OF REG O GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O LOW BYTE NOT O
				:LOAD	TRACE RAM ADDRESS	REGISTER WITH CONTENTS OF LOCATION "TRADES"
011644	004737	006310	25:	JSR	PC, TRADLD	GO LOAD, READ AND CHECK TRAM ADDRESS REG
				:LOAD	READ AND CHECK TRA	ACE RAM DATA IN BUFFERS TRDI 31:16 WITH A DATA
011650	010137	002414		MOV	R1,R6LOAD	SETUP DATA PATTERN TO BE LOADED

31:16.

	ETESTS	MACY11	30(1046)	16-SEP	-81 15:	15 PAGE	98 98	125252 0525253
CVCDBA.					1521 22		ATA TEST - TRDI 31:16 (
4538	011654	004537	006426			JSR .WORD	RS, TRD IBF PTER6	:SELECT TRDI BITS 31:16
4540 4541 4542						:WRITE :WITH T	THE TRACE RAM LOCATION HE DATA PATTERN STORED	ADDRESSED BY TRACE RAM ADDRESS REGISTER IN THE TRACE RAM DATA IN BUFFER BITS TRDI
4543	011662	012777	000000	170466		MOV	#0, aREG6	WRITE THE RAM FROM DATA IN BUFFERS
4545 4546 4547 4548 4549						:SIGNAL	TRSL1 L. THE SIGNAL TR	TO A O IN CONTROL REGISTER O TO SET THE RS_1 L WILL ALLOW DATA FROM THE TRACE RAM I A READ COMMAND TO CONTROL REGISTER 6 VIA
4550 4551 4552 4553 4554 4555		052737 004737 001405	000004 006102	002370		BIS JSR BEQ ERRDF TRAP	#CDAL2,ROLOAD PC,LDRDRO 3\$ 1,,ROEROR C\$ERDF	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
4556 4557 4558 4559	011706 011710 011712 011714	000000 004604				.WORD .WORD .WORD CKLOOP	1 0 ROEROR	
4560 4561	011714	104406				TRAP	(\$CLP1	TDD1 71.14
4562 4563							ATA FROM TRACE RAM BITS	
4564 4565 4566 4567	011716	017737	170434	002420	3\$:	MOV (MP	aREG6, R6READ R6LOAD, R6READ	READ DATA FROM THE RAM COMPARE DATA LOADED INTO TRACE RAM DATA IN BUFFERS TRDI 31:16 WITH DATA READ FROM THE TRACE RAM
4568 4569	011732	001404				BEQ ERRDF	4\$ 4.TRAM31.TRAMER	: IF DATA THE SAME THEN CONTINUE : TRAM DATA ERROR TRDI 31:16
4570	011734 011736	104455				TRAP .WORD	C\$ERDF	, THAN DATA ERROR TRUIT ST. TO
4572 4573 4574	011740 011742 011744	003032			4\$:	.WORD .WORD ENDSEG	TRAM31 TRAMER	
4576	011744	104405			10000\$:	TRAP	C\$ESEG	
4577 4578 4579 4580 4581	011746 011750 011752 011754	005701 100002 005101 000720				TST BPL COM BR	R1 5\$ R1 1\$	CHECK DATA PATTERN TO SEE IF DONE IF DONE THEN UPDATE TO NEXT ADDRESS MAKE PATTERN 052525 GO DO THIS PATTERN MAKE DATA PATTERN 125252
4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588	011756 011760 011764 011772 011774	005101 005237 032737 001711	006374 002000	006374	5\$:	COM INC BIT BEQ ENDIST	R1 TRADRS #BIT10, TRADRS 1\$:MAKE DATA PATTERN 125252 :UPDATE TO NEXT SEQUENTIAL ADDRESS :CHECK IF ALL 1K ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS
4587 4588	011774	104401			L10070:		CSETST	

		-
		×
- 1		O

HARDWARE TES	TS MACY11 10-SEP-81	30(1046) 15:42	16-SEP-81 15: TEST 23	15 PAGE	E 99 DATA TEST - TRDI	47:32 (125252-052525)
4589 4590			.SBTTL	TEST 2	3: TRAM DATA TEST	- TRDI 47:32 (125252-052525)
4591 4592 4593 4594			THIS	TEST WILL 52525. I	LL CHECK TRACE RAP EACH LOCATION OF RE THE NEXT SEQUE	M BITS TRDI 47:32 WITH A DATA PATTERN OF 125252 THE 1K TRACE RAM WILL BE CHECKED FOR THIS DATA NTIAL LOCATION IS CHECKED.
4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4107 .08 4609 4610 4611			THIS 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CLEAR SET P WRITE VIA WI SET P READ I WRITE SET S READ COMPLI RESET	LOW BYTE OF CONTRIENT LIN POINTER AND READ TRAM ADDITER DATA PATTERN (12: PT7 H AND WRITE TO TERS LIN POINTER DATA PATTERN FROM TRACE RAM VIA WEITE TO TERS LIN POINTER DATA PATTERN TRACE RAM VIA RPT. EMENT DATA PATTERN TO TENTE DATA PATTERN TO TENTE TO TE	FOLLOWING MANNER: ROL REGISTER 0 TO SET SIGNAL TRSLO L REGISTER VIA CONTROL REGISTER 2 DRESS REG VIA SIGNALS WPTO L AND RPTO H REGISTER VIA CONTROL REGISTER 2 5252-052525) INTO TRAM DATA IN BUF BITS TRDI 47:32 O CONTROL REGISTER 6. REGISTER VIA CONTROL REGISTER 2 TRAM DATA IN BUFFER VIA RPT3 H AND READ TO REG 6 T3 H AND WRITE TO CONTROL REGISTER 6 SETTING CDAL2 = 1 IN REGISTER 0 3 H AND READ TO CONTROL REGISTER 6 N - REPEAT STEPS 1-10 WITH THIS PATTERN 1252 2 - INCREMENT ADDRESS BY 1 L ALL OF THE 1K ADDRESS HAVE BEEN CHECKED.
4612 4613 0117				BGNTST		
4614 0117 4615 0117 4616 0120 4617 0120	76 004737 02 005037	005474 006374 125252	123::	JSR CLR MOV	PC, INITED TRADRS #125252,R1	SELECT AND INITIALIZE STATE ANALYZER SET TRACE RAM ADDRESS TO ZERO SETUP STARTING DATA PATTERN
4618 4619 0120 4620 0120			15:	BGNSEG TRAP	C\$BSEG	
4621 4622 4623 4624				: WILL !		NTROL REGISTER O. CDAL3 AND CDAL2 BEING ZERO SLO L WHICH WILL ENABLE THE OUTPUTS OF THE ERS
4622 4623 4624 4625 4626 0120 4627 0120 4628 0120 4630 0120 4631 0120 4632 0120 4633 0120 4634 0127 4635 0120 4637 4638 4639 0120	20 004737 24 001405 26 104455 30 000001 32 000000 34 004604	002370 006102		CLRB JSR BEQ ERRDF TRAP .WORD .WORD CKI.OOP TRAP	ROLOAD PC,LDRDRO 2\$ 1,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP TO CLEAR LOW BYTE OF REG O GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O LOW BYTE NOT O
4636 4637 4638				:LOAD	TRACE RAM ADDRESS	RECISTER WELF CONTENTS OF LOCATION "TRADES"
4640	40 004737	006310	2\$:	JSR	PC,TRADLD	GO LOAD, READ AND CHECK TRAM ADDRESS REG
4641 4642				:LOAD .	READ AND CHECK THE	RACE RAM DATA IN BUFFERS TRDI 47:32 WITH A DATA 52525.
4643 4644 0120	44 010137	002414		MOV	R1,R6LOAD	SETUP DATA PATTERN TO BE LOADED

H	ARDWARE	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:	15 PAGE	J 8 100 ATA TEST - TRDI 47:32	(125252=052525)	SEQ 0
t	4645		004537 000007			1631 23	JSR .WORD		:LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 47:32	324 0
	4647 4648 4649 4650						WRITE ; WITH T	THE TRACE RAM LOCATION HE DATA PATTERN STORED	ADDRESSED BY TRACE RAM ADDRESS REGISTER IN THE TRACE RAM DATA IN BUFFER BITS TRDI	47:32.
	4651	012056	012777	000000	170272		MOV	#0,aREG6	WRITE THE RAM FROM DATA IN BUFFERS	
	4653 4654 4555 4656						;SIGNAL ;BITS T	TRSL1 L. THE SIGNAL TR	TO A O IN CONTROL REGISTER O TO SET THE RSL1 L WILL ALLOW DATA FROM THE TRACE RAM N A READ COMMAND TO CONTROL REGISTER 6 VIA	
	4657 4658 4659 4660	012064 012072 012076 012100	052737 004737 001405	000004 006102	002370		BIS JSR BEQ ERRDF	#CDAL2.ROLOAD PC.LDRDRO 3\$ 1ROEROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED	
	4661 4662 4663 4664 4665 4666 4667	012100 012102 012104 012106 012110 012110	104455 000001 000000 004604 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$ERDF 1 0 ROEROR C\$CLP1	, REGISTER O NOT EWOAL EXPECTED	
	4668	012110	101100					ATA FROM TRACE RAM BITS	S TRDI 47:32	
	4670 4671 4672 4673		017737 02373?	170240 002414	002420 002420	3\$:	MOV CMP	aREG6, R6READ R6LOAD, R6READ	READ DATA FROM THE RAM COMPARE DATA LOADED INTO TRACE RAM DATA IN BUFFERS TRDI 47:32 WITH DATA	
	4676	012126 012130 012130 012132 012134 012136 012140				4\$:	BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	4\$ 4,TRAM47,TRAMER C\$ERDF 4 TRAM47 TRAMER	READ FROM THE TRACE RAM IF DATA THE SAME THEN CONTINUE TRAM DATA ERROR TRDI 47:32	
	4682	012140 012140	104405			10000\$:	TRAP	CSESEG	ž.	
	4684 4685 4686 4687 4688 4690 4691 4692 4693	012142 012144 012146 012150 012152 012154 012160 012166 012170	005701 100002 005101 000720 005101 005237 032737 001711	006374 002000	006374	5\$:	TST BPL COM BR COM INC BIT BEQ ENDTST	R1 5\$ R1 1\$ R1 TRADRS #BIT10,TRADRS 1\$	CHECK DATA PATTERN TO SEE IF DONE IF DONE THEN UPDATE TO NEXT ADDRESS MAKE PATTERN 052525 GO DO THIS PATTERN MAKE DATA PATTERN 125252 UPDATE TO NEXT SEQUENTIAL ADDRESS CHECK IF ALL 1K ADDRESSES DONE IF NOT THEN DO NEXT ADDRESS	
	4694 4695	012170	104401			L10071:	TRAP	CSETST		

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 102 TEST 24: TRAM DATA TEST - TRDI 55:48 (252-525) CVCDBA.P11 10-SEP-81 15:42 4752 4753 4754 4755 4756 4757 4758 4759 : PATTERN OF 5252 OR 2525. 012240 012244 012250 010137 002414 MOV R1, R6LOAD SETUP DATA PATTERN TO BE LOADED 004537 R5, TRDIBF : LOAD, READ AND CHECK TRAM DATA IN BUF 006426 JSR PTER8 :SELECT TRDI BITS 59:48 000010 . WORD :WRITE THE TRACE RAM LOCATION ADDRESSED BY TRACE RAM ADDRESS REGISTER :WITH THE DATA PATTERN STORED IN THE TRACE RAM DATA IN BUFFER BITS TRDI 55:48. 4760 4761 012252 012777 000000 170076 MOV #0. aREG6 : WRITE THE RAM FROM DATA IN BUFFERS 4762 4763 :SET CDAL2 TO A ONE AND CDAL3 TO A O IN CONTROL REGISTER O TO SET THE SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM BITS TRDI 55:48 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA 4764 4766 : THE SIGNAL RPT4 H. 4767 4768 012260 012266 052737 000004 002370 #CDAL2.ROLOAD : SETUP BITS TO BE LOADED BIS 004737 4769 GO LOAD, READ AND CHECK REG O 006102 JSR PC, LDRDRO 3\$ 012272 001405 BEQ : IF LOADED OK THEN CONTINUE 012274 012274 012276 012300 1. . ROEROR 4771 ERRDF REGISTER O NOT EQUAL EXPECTED 4772 4773 TRAP CSERDF 104455 000001 . WORD 4774 000000 . WORD 4775 012302 004604 . WORD ROEROR 4776 4777 012304 CKLOOP 012304 104406 TRAP C\$CLP1 4778 4779 : READ DATA FROM TRACE RAM BITS TRDI 55:48 4780 4781 aREGG, REREAD #177400, REREAD 012306 170044 002420 READ DATA FROM THE RAM 017737 MOV 012314 042737 002420 4782 177400 BIC CLEAR BITS NOT IN TRACE RAM 4783 177400 #177400 . R6LOAD :CLEAR BITS NOT LOADED INTO TRACE RAM BIC 4784 4785 012330 023737 002414 002420 CMP R6LOAD R6READ COMPARE DATA LOADED INTO TRACE RAM :DATA IN BUFFERS TRDI 55:48 WITH DATA 4786 : READ FROM THE TRACE RAM 012336 012340 012340 012342 4787 001404 : IF DATA THE SAME THEN CONTINUE BEQ 4788 4789 4. TRAM55. TRAMER :TRAM DATA ERROR TRDI 55:48 ERRDF 104455 TRAP CSERDF 4790 000004 . WORD 4791 012344 003124 . WORD TRAM55 4792 012346 004764 WORD TRAMER 4793 012350 ENDSEG 4794 012350 10000\$: 4795 012350 C\$ESEG #2525,R1 104405 TRAP 022701 001403 012701 4796 012352 CMP 002525 CHECK TO SEE IF DATA PATTERNS DONE 4797 012356 : IF YES THEN UPDATE THE ADDRESS BEQ 5\$ 4798 012360 002525 #2525,R1 COMPLEMENT THE DATA PATTERN LOADED MOV 4799 012364 000710 GO LOAD THIS DATA PATTERN INTO RAM BR 15 005252 006374 012366 4800 012701 #5252,R1 5\$: RESET THE DATA PATTERN MOV 012372 012376 005237 032737 4801 INC TRADES :UPDATE TO NEXT SEQUENTIAL ADDRESS 4802 002000 006374 #BIT10, TRADES CHECK IF ALL ADDRESSES DONE BIT 012404 012406 012406 4803 001700 : IF NOT THEN DO NEXT SET OF ADDRESSES BEQ 4804 ENDIST 4805 L10072: 4806 012406 104401 TRAP C\$ETST

L 8

HARDWAR CVCDBA.		MACY11 0-SEP-81	30(1046) 15:42	16-SEP-81 15 TEST 2	:15 PAGE 5: TRAM A	103 DDRESS/SHORT		15:0		
4807				.SBTTL	TEST 25	: TRAM ADDRESS	S/SHORT TEST	- TRDI 15:0		
4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4821 4823 4824 4825 4825				THIS TEST WILL CHECK TRACE RAM TRDI 15:0 TO BE ADDRESSED CORRECTLY NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIP'S. THE LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WIS THE POINTER TO THE BEGINNING ADDRESS AND CHECK THE ADDRESS TO CONTOUR ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL THE THE THE TRACE RAM. WHEN ALL THE POINTER TO THE BEGINNING ADDRESS AND CHECK ALL OF THE RAM TO COMPLEMENT OF THE ADDRESS BEING TESTED.						IILL ICE SET S ILL SSES RESET
4823	012410			125::	BGNIST					
	012410	004737	005474		JSR	PC, INITED			ALIZE STATE ANALY	
4827 4828 4829 4830 4831 4832 4833	012414 012414			125.1:	:WITH A	DATA PATTERN ST WILL READ	EQUAL TO IT	S ADDRESS. AS EA	OF TRACE RAM TRDI ACH LOCATION IS WE THE DATA EQUALS IT	HITTIN.
4834 4835 4836 4837 4838	012414 012416 012422 012422	104402 005037 104404	006374	1\$:	TRAP CLR BGNSEG TRAP	C\$BSUB TRADRS C\$BSEG		SET ADDRESS TO E	BE LOADED TO 0	
4839 4840 4841 4842					:WILL SI		TRSLO L WHI		ND CDAL2 BEING A Z HE OUTPUTS OF THE	
4843 4844 4845 4846 4847 4848 4849	012424 012430 012434 012436 012440 012442 012444 012446 012446	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102		CLRB JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	ROLOAD PC,LDRDRO 2\$ 1, ROEROR C\$ERDF 1 0 ROEROR C\$CLP1		;SETUP TO CLEAR L ;GO LOAD, READ AN ;IF LOADED OK THE ;REGISTER O NOT E	ID CHECK REG 0	
4851 4852 4853 4854 4855 4856 4857					:TION "		POINTER REGI	STER ON EXIT FROM	THE CONTENTS OF LA ROUTINE TRADED	
4858 4859	012450	004737	006310	2\$:	JSR	PC, TRADLD		GO LOAD, READ AND	CHECK TRAM ADDRE	SS REG
4860 4861 4862					; BUFFER	BITS TRDI 15	:0. ON EXIT	O THE TRACE RAM D FROM ROUTINE "TRD TER1 L ASSERTED.	OATA IN BUFFERS IN	

; THE FOLLOWING SUB TEST WILL RESET THE POINTER TO THE BEGINNING ; ADDRESS OF THE TRACE RAM, CIECK THE LOCATION TO EQUAL ITS ADDRESS, ; WRITE, READ, AND CHECK THE LOCATION WITH THE ONES COMPLEMENT OF ITS ; ADDRESS. THIS SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE TRACE; RAM FOR TRACE RAM TRDI 15:0. THIS TEST WILL CHECK THAT THE TRACE RAM; CAN BE ADDRESSED CORRECTLY AND THAT WRITING A LOCATION DOES NOT WRITE; A HIGHER LOCATION.

SEQ 0104

BGNSUB

125.2:

4912 4913 4914

4915

4916

012572

HARDWARE CVCDBA.F	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-	81 15:1 TEST 25:	5 PAGE TRAM A	105 DDRESS/SHORT TEST - TRDI	15:0
4919 4920 4921	012572 012574	104402 005037	006374			TRAP	C\$85'/B TRADRS	RESET TRAM ADDRESS TO ADDRESS O
4922	012600	104404			18:	BGNSEG TRAP	C\$8SEG	
4924 4925 4926 4927						· STGNAL	TRSI 1 L. THIS SIGNAL WI	A O IN CONTROL REGISTER O TO SET THE LL ALLOW THE TRACE RAM TO BE READ ON A ER 6 VIA THE SIGNAL RPT1 H.
4928 4929 4930 4931	012602 012610 012614	112737 004737 001405	000004 006102	002370		MOVB JSR BEQ ERRDF	#CDAL2,ROLOAD PC,LDRDRO 2\$ 1,,ROEROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
4931 4932 4933 4934 4935 4936 4937 4938	012616 012616 012620 012622 012624 012626 012623	104455 000001 000000 004604 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 1 0 ROEROR CSCLP1	
4940 4941 4942 4943						:THE CO	NIENTS OF LOCATION TRAD	INTO TRACE RAM ADDRESS REGISTER USING PRS" AS THE ADDRESS TO BE LOADED. ON POINTER REGISTER WILL HAVE THE SIGNAL
4944	012630	004737	006310		2\$:	JSR	PC,TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG
4946						SET TH	E SIGNAL PIERT L IN THE	POINTER REGISTER VIA CONTROL REGISTER 2
4948 4949 4950 4951 4952	012634 012642 012646 012650	012737 004737 001405	000001 006134	002376		MOV JSR BEQ ERRDF	#PTER1,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR	SETUP REGISTER 2 BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
4953 4954 4955 4956	012650 012652 012654 012656	104455 000002 000000 004704				TRAP .WORD .WORD .WORD	C\$ERDF 2 0 R2EROR	
4957 4958 4959	012660	104406				CKLOOP TRAP	C\$CLP1	
4960 4961						READ T	THE DATA THAT WAS PREVIOUS THAT THE DATA IS EQUAL	USLY WRITTEN IN THE FIRST SUB TEST AND TO THE ADDRESS BEING TESTED.
4962 4963 4964 4965 4966 4967 4968 4969 4970 4971	012662 012670 012676 012704 012706 012710 012712 012714	013737 017737 023737 001404 -104455 000004 002776 004764	006374 167462 002414	002414 002420 002420	3\$:	MOV MOV CMP REQ ERRDF TRAP .WORD .WORD	TRADRS, R6LOAD aREG6, R6READ R6LOAD, R6READ 4\$ 4, TRAM15, TRAMER C\$ERDF 4 IRAM15 TRAMER	SETUP DATA PREVIOUSLY WRITTEN READ THE DATA FROM THE TRACE RAM CHECK IF DATA IS EQUAL TO ITS ADDRESS IF DATA OK THEN CONTINUE TRAM DATA ERROR - TRDI 15:0 OR ADDRESS
4972 4973 4974	012716 012716				4\$: 10000\$:	ENDSEG		;FAILURE OR ADDRESS SHORT

4975	012716	104405				TRAP	C\$ESEG	
4976 4977 4978						THE FO	LLOWING SECTION OF CO	DE WILL WRITE THE TRACE RAM DATA IN BUFFERS ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
4979 4980 4981 4982	012720 012720	104404				BGNSEG TRAP	C\$BSEG	
4983		•				:CLEAR :SJGNAL	LOW BYTE OF CONTROL R	EGISTER O TO ASSERT THE SIGNAL TRSLO L. THE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
4985 4986 4987 4988 4989 4990	012722 012726 012732 012734	105037 004737 001405	002370 006102			CLRB JSR BEQ ERRDF	ROLOAD PC.LDRDRO 5\$ 1ROEROR	:SETUP TO CLEAR LOWER BYTE :GO LOAD, READ AND CHECK REGISTER O :IF LOADED OK THEN CONTINUE :REGISTER O NOT EQUAL EXPECTED
4992	012734 012736 012740 012742 012744	104455 000001 000000 004604				TRAP .WORD .WORD .WORD CKLOOP	CSERDF 1 0 ROEROR	
4994 4995 4996	012744	104406				TRAP	C\$CLP1	
4997 4998 4999						· FOLIAL	TO THE ONES COMPLEMEN	RAM DATA IN BUFFERS TRDI 15:0 WITH DATA IT OF THE ADDRESS. ON EXIT FROM ROUTINE STER WILL HAVE THE SIGNAL PTERT L ASSERTED.
5000 5001 5002 5003 5004	012746 012754 012760 012764	013737 005137 004537 000005	006374 002414 006426	002414	5\$:	MOV COM JSR .WORD	TRADRS,R6LOAD R6LOAD R5,TRDIBF PTER5	GET THE ADDRESS UNDER TEST . COMPLEMENT THE ADDRESS LOAD, READ + CHECK TRAM DATA IN BUF SELECT TRDI BITS 15:0
5005 5006 5007 5008						OF ITS	ADDRESS. THE DATA	TH DATA PATTERN EQUAL TO THE COMPLEMENT TO BE WRITTEN INTO THE TRACE RAM IS TA IN BUFFERS TRDI 15:0.
5009	012766	012777	000000	167362		MOV	#0,aREG6	WRITE RAM WITH TRAM DATA IN BUF
5011 5012 5013 5014 5015				•		:BITS 1	DAL2 TO A 1 AND CDAL 3 TRSL1 L. THE SIGNAL TRDI 15:0 TO BE READ O IGNAL RPT1 H.	TO A O IN CONTROL REGISTER O TO SET THE TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM ON A READ COMMAND TO CONTROL REGISTER 6 VIA
5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029	012774 013002 013006 013010 013010 013012 013014 013016 013020 013020	052737 004737 001405 104455 000001 000000 004604 104406	000004 006102	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL2.ROLOAD PC.LDRDRO 6\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADEDOK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
5027 5028 5029 5030						:READ I	DATA FROM THE TRACE RACE COMPLEMENT OF THE ADDI	AM TRDI 15:0 CHECKING THE DATA TO BE THE RESS UNDER TEST

013022 013030 013036	017737 023737	167330 002414	002420 002420	6\$:	MOV CMP	REGG, REREAD	READ DATA FROM THE TRACE RAM CHECK DATA LOADED WITH DATA READ ID DATA EQUAL THEN CONTINUE
013040 013040 013042	104455 000004				BEQ ERRDF TRAP .WORD .WORD	7\$ 4,TRAM15,TRAMER C\$ERDF 4 TRAM15	TRAM DATA ERROR - TRDI 15:0
013044 013046 013050	002776 004764			7\$: 10001\$:	.WORD ENDSEG	TRAMER	
013050 013050 013052 013056 013064 013066	104405 005237 032737 001645	006374 002000	006374		TRAP INC BIT BEQ ENDSUB	CSESEG TRADRS #BIT10, TRADRS 1\$:UPDATE THE ADDRESS BY 1 :CHECK IF ALL 1K ADDRESSES CLEN TESTED :IF NOT THEN CHECK NEXT ADDRESS
013066	104403			L10075:	TRAP	C\$ESUB	
013066					:ADDRES	S OF THE TRACE RAM AND N THE ONES COMPLEMENT (MAY BE AN ADDRESS SHORT	RESET THE ADDRESS POINTER TO THE BEGINNING CHECK EACH LOCATION OF THE TRACE RAM TO OF ITS ADDRESS. IN A FAILURE OCCURS, THE IN WHICH WRITING A LOCATION IN THE CATION LOWER THEN THE ADDRESS BEING TESTED.
013070 013070				125.3:	BGNSUB		
013070	104402 005037	006374			TRAP	C\$BSUB TRADRS	CLEAR THE ADDRESS TO ADDRESS O
9 0 013076 1 013076	104404			15:	BGNSEG TRAP	C\$BSEG	
23456					:THE SI	"GNAL TRSLIL THE SIGN	TO A O IN CONTROL REGISTER O TO ASSERT NAL TRSL1 L WILL ALLOW THE DATA FROM THE BE READ ON A READ COMMAND TO CONTROL TO H.
013100 013106 0 013112 1 013114 2 013114 2 013116 013120 313122 3124 7 3124	112737 004737	000004 006102	002370		MOVB JSR	#CDAL2,ROLOAD PC,LDRDRO	SETUP BITS TO BE LOADED GO LOAD READ AND CHECK REGISTER O
0 013112					BEQ ERRDF TRAP	2\$ 1.,ROEROR C\$ERDF	: IF LOADED OK THEN CONTINUE : REGISTER O NOT EQUAL EXPECTED
2 013114 9 013116 013120	104455 000001 000000				. WORD	1	
013120 013122 013122					.WORD CKLOOP TRAP	ROEROR C\$CLP1	
7 113124 8 9 0 1 1 2	104406				:LOAD.	DEAD AND CHECK TRACE RAI	M ADDRESS REGISTER WITH THE CONTENTS OF FROM ROUTINE "TRADED" THE POINTER REGISTER ASSERTED.
5 015126	004737	006310		28:	JSR	PC.TRADLD	GO LOAD READ + CHECK TRAM ADDRESS REG
6			•		SET S	IGNAL PTER1 L IN THE PO	INTER REGISTER VIA CONTROL REGISTER 2

HARDWARE CVCDBA.P1	TESTS	MACY11 D-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 25	15 PAGE : TRAM A	E 9 108 DDRESS/SHORT TEST -	TRDI 15:0
5088 0 5089 0 5090 0 5091 0 5092 0 5093 0 5094 0 5095 0	013132 013140 013144 013146 013146 013150 013152 013154 013156	012737 004737 001405 104455 000002 000000 004704	000001 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	MPTER1,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF DATA OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
5097 5098 5099						READ D		EN IN THE LAST SUB TEST CHECKING THE DATA E ADDRESS.
5102 0 5103 0 5104 0 5105 0 5106 0	013160 013166 013172 013200 013206 013210 013210 013212 013214 013216 013220 013220 013220	013737 -005137 017737 023737 001404 104455 000004 002776 004764	006374 002414 167160 002414	002414 002420 002420	3\$: 4\$:	MOV COM MOV CMP BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	TRADRS, R6LOAD R6LOAD REG6, R6READ R6LOAD, R6READ 4\$ 4, TRAM15, TRAMER C\$ERDF 4 TRAM15 TRAMER	GET THE ADDRESS BEING TESTED MAKE IT THE OMES COMPLEMENT READ DATA FROM TRACE RAM CHECK DATA LOADED WITH DATA READ IF DATA OK THEN CONTINUE TRAM DATA ERROR - TRDI 15:0
5114 (5115 (5116 (013226	104405 005237 032737 001720	006374 002000	006374	10000\$:	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10,TRADRS 1\$:UPDATE THE ADDRESS BY ONE :CHECK IF ALL ADDRESSES CHECKED :IF NOT THEN CHECK NEXT ADDRESS
5118 (5119 (5120 (5121 (013236 013236 013236 013240 013240	104403			L10076:	TRAP	C\$ESUB	
5122	013240	104401				TRAP	CSETST	

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:15 PAGE 109		
CVCDBA.P11 10-SEP-81 15:42	TEST 26: TRAM ADDRESS/SHORT	TEST - TRDI 3	1:16

SBITL TEST 26: TRAM ADDRESS/SHORT TEST - TRDI 31:16 5124 5125 5126 5127 5128 5129 5130 5131 5132 THIS TEST WILL CHECK TRACE RAM TRDI 31:16 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIP'S. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE POINTER TO THE BEGINNING ADDRESS AND CHECK THE ADDRESS TO CONTAIN ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO 5133 5134 5135 THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES IN THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS. THE TEST WILL RESET 5136 5137 5138 THE POINTER TO THE BEGINNING ADDRESS AND CHECK ALL OF THE RAM TO CONTAIN THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED. 5139 013242 013242 013242 5140 BGNIST 5141 T26:: 5142 5143 004737 005474 JSR PC.INITED : SELECT AND INITIALIZE STATE ANALYZER 5144 THE FOLLOWING SUB TEST WILL WRITE EACH LOCATION OF TRACE RAM TRDI 31:16 WITH A DATA PATTERN EQUAL TO ITS ADDRESS. AS EACH LOCATION IS WRITTEN, 5145 5146 THE TEST WILL READ THE LOCATION AND CHECK THAT THE DATA EQUALS ITS 5147 : ADDRESS. 5148 013246 5149 **BGNSUB** 5150 5151 T26.1: 013246 TRAP 104402 C\$BSUB 013250 013254 013254 5152 005037 006374 CLR TRADRS SET ADDRESS TO BE LOADED TO O 5153 BGNSEG 15: 5154 5155 104404 TRAP C\$BSEG 5156 :CLEAR LOWER BYTE OF CONTROL REGISTER O. CDAL3 AND CDAL2 BEING A ZERO 5157 : WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE TRACE 5158 ; RAM DATA IN BUFFERS. 5159 5160 013256 105037 002370 CLRB ROLOAD SETUP TO CLEAR LOWER BYTE 013262 013266 013270 004737 GO LOAD, READ AND CHECK REG O 006102 5161 JSR PC, LDRDRO 5162 001405 BEQ : IF LOADED OK THEN CONTINUE 5163 ERRDF ROEROR REGISTER O NOT EQUAL EXPECTED 013270 5164 TRAP CSERDF 104455 5165 013272 000001 . WORD 5166 013274 000000 . WORD 013276 013300 5167 004604 . WORD ROEROR 5168 CKLOOP 5169 5170 013300 104406 TRAP C\$CLP1 5171 WRITE AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF LOCA-5172 5173 :TION "TRADES". THE POINTER REGISTER ON EXIT FROM ROUTINE TRADED WILL : HAVE THE SIGNAL PIERO L ASSERTED. 5174 5175 013302 004737 006310 25: JSR PC, TRADLD GO LOAD, READ AND CHECK TRAM ADDRESS REG 5176 WRITE THE TRACE RAM ADDRESS INTO THE TRACE RAM DATA IN BUFFERS IN BUFFER BITS TRDI 31:16. ON EXIT FROM ROUTINE "TRDIBF" THE POINTER 5177 5178 5179

REGISTER WILL HAVE THE SIGNAL PTER2 L ASSERTED.

HARDWARE TE	STS MACY11 30(1046)	16-SEP-81 15:15 PAGE 110	
	10-SEP-81 15:42	TEST 26: TRAM ADDRESS/SHORT	TEST - TRD1 31:16

0 1 013306 2 013314 3 013320	013737 004537 000006	006374 006426	002414		MOV JSR .WORD	TRADRS,R6LOAD R5,TRDIBF PTER6	SETUP DATA TO EQUAL TRAM ADDRESS REG SLOAD, READ + CHECK TRAM DATA IN BUF SELECT TRDI BITS 31:16
6						THE ADDRESS IN THE TRACE	E RAM DATA IN BUFFERS INTO TRACE RAM
	012777	000000	167026		MOV	#0,aREG6	WRTIE RAM WITH DATA IN BUFFERS
9 0 1 2	-				:TRSL1	L. THE SIGNAL TRSL1 L W.	IN CONTROL REGISTER O TO SET THE SIGNAL ILL ALLOW THE DATA IN THE TRACE RAM TO CONTROL REGISTER 6 VIA THE SIGNAL RPT2 H.
3 4 013330 5 013336 6 013342	052737 004737 001405	000004 006102	002370		BIS JSR BEQ	#CDAL2,ROLOAD PC,LDRDRO 3\$;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE
7 013344 8 013344	104455				ERRDF	1. ROEROR CSERDF	REGISTER O NOT EQUAL EXPECTED
9 013346 0 013350	000001				.WORD	1	
013352	004604				.WORD	ROEROR	
013354	104406				TRAP	CSCLP1	TRDI 31:16. THE DATA SHOULD EQUAL THE
						S BEING TESTED.	TRUI ST. TO. THE DATA SHOULD EQUAL THE
013356 013364 013372 013374	017737 023737 001404	166774 002414	002420 002420	3\$:	MOV CMP BEQ ERRDF	aREG6, R6READ R6LOAD, R6READ 4\$ 4, TRAM31, TRAMER	READ DATA FROM TRACE RAM TRDI 31:16 CHECK DATA LOADED TO EQUAL DATA READ IF DATA THE SAME THEN CONTINUE TRAM DATA ERROR - TRDI 31:16
013374 013376	104455				TRAP .WORD	C\$ERDF	, , , , , , , , , , , , , , , , , , , ,
013400 013402 013404 013404	003032			4\$: 10000\$:	.WORD .WORD ENDSEG	TRAM31 TRAMER	
013404 013406 013412 013420 013422	104405 005237 032737 001715	006374 002000	006374	100003.	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10, TRADRS 1\$:UPDATE TRACE RAM ADDRESS BY 1 :CHECK IF 1K YET :IF NOT THEN DO NEXT ADDRESS
013422	104403			L10100:	TRAP	C\$ESUB	
013420 013422 013422 013422 013422					:ADDRES :WRITE, :ADDRES :RAM FO :CAN BE	S OF THE TRACE RAM, CHECK READ, AND CHECK THE LOCAL S. THIS SEQUENCE WILL BE R TRACE RAM TRDI 31:16.	ESET THE POINTER TO THE BEGINNING CK THE LOCATION TO EQUAL ITS ADDRESS, ATION WITH THE ONES COMPLEMENT OF ITS E REPEATED FOR EACH ADDRESS OF THE TRACE THIS TEST WILL CHECK THAT THE TRACE RAM D THAT WRITING A LOCATION DOES NOT WRITE
013424 5 013424				126.2:	BGNSUB		

520 0111

HARDWARI CVCDBA.	TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 26	15 PAGE : TRAM A	H 9 111 DDRESS/SHORT TEST - TRDI	31:16		
5236 5237	013424 013426	104402 005037	006374			TRAP	C\$BSUB TRADRS	RESET TRAM ADDRESS TO ADDRESS O		
5237 5238 5239 5240	013432 013432	104404			1\$:	BGNSEG TRAP	C\$BSEG			
5240 5241 5242 5243 5244 5245						:SIGNAL	TRSL1 L. THIS SIGNAL WI	A O IN CONTROL REGISTER O TO SET THE ILL ALLOW THE TRACE RAM TO BE READ ON A TER 6 VIA THE SIGNAL RPT2 H.		
2240	013434 013442 013446	112737 004737 001405	000004 006102	002370		MOVB JSR BEQ	#CDAL2,ROLOAD PC,LDRDRO 2\$	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED		
5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260	013450 013450 013452 013454 013460 013460	104455 000001 000000 004604 104406				ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	1 , ROEROR C\$ÉRDF 1 0 ROEROR C\$CLP1	REGISTER O NOT EGOAL EXPECTED		
5256 5257 5258 5259 5260						:THE CO	NTENTS OF LOCATION "TRAD	INTO TRACE RAM ADDRESS REGISTER USING DRS" AS THE ADDRESS TO BE LOADED. ON POINTER REGISTER WILL HAVE THE SIGNAL		
5261 5262 5263	013462	004737	006310		2\$:	JSR	PC.TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG		
5264 5265						SET TH	E SIGNAL PTER2 L IN THE	POINTER REGISTER VIA CONTROL REGISTER 2		
5266 5267 5268 5269 5270	013466 013474 013500 013502 013502 013504 013510 013512 013512	012737 004737 001405 104455 000002 000000 004704 104406	000002 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PTER2,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP REGISTER 2 BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED		
5276 5277 5278						READ THE DATA THAT WAS PREVIOUSLY WRITTEN IN THE FIRST SUB TEST AND CHECK THAT THE DATA IS EQUAL TO THE ADDRESS BEING TESTED.				
5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288	013514 013522 013530 013536 013540 013540 013542	013737 017737 023737 001404 104455 000004	006374 166630 002414	002414 002420 002420	35:	MOV MOV (MP E -NDF TRAP . WORD	TRADRS, R6LOAD DREG6, R6READ R6LOAD, R6READ 4\$ 4, TRAM31, TRAMER C\$ERDF	:SETUP DATA PREVIOUSLY WRITTEN :READ THE DATA FROM THE TRACE RAM :CHECK IF DATA IS EQUAL TO ITS ADDRESS :IF DATA OK THEN CONTINUE :TRAM DATA ERROR - TRDI 31:16 OR ADDRESS		
5287 5288	013544	003032				.WORD	TRAM31 TRAMER	FAILURE OR ADDRESS SHORT		
5290 5291	013550 013550				45: 100005:	ENDSEG		TATEONE ON ADDRESS SHOW!		

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:15 PAGE 112
CVCDBA.P11 10-SEP-81 15:42	TEST 26: TRAM ADDRESS/SHORT TEST - TRDI 31:16
CVCDBA.P11 10-5EP-61 15:42	1E31 20: 1RAM ADDRESS/SHORT TEST - TRUI 51:10

5292	013550	104405	15:42		TEST 26	TRAP	ADDRESS/SHORT TEST - TI CSESEG	RDI 31:16
5293 5294 5295	013330	104403				:THE FO	DLLOWING SECTION OF COL	DE WILL WRITE THE TRACE RAM DATA IN BUFFERS ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
5296 5297 5298 5299	013552 013552	104404				BGNSEG TRAP	C\$8SEG	
5300 5301								EGISTER O TO ASSERT THE SIGNAL TRSLO L. THE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
5302 5303 5304 5305 5306	013554 013560 013564 013566	105037 004737 001405	002370 006102			CLRB JSR BEQ ERRDF	ROLOAD PC.LDRDRO 5\$;SETUP TO CLEAR LOWER BYTE ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
5307 308 5309 5310	013566 013570 013572 013574	104455 000001 000000 004604				TRAP .WORD .WORD .WORD	1, ROEROR C\$ERDF 1 0 ROEROR	, REGISTER O NOT EQUAL EXPECTED
5311	013576 013576	104406				TRAP	C\$CLP1	
5312 5313 5314 5315 5316 5317						: EQUAL	TO THE ONES COMPLEMEN	RAM DATA IN BUFFERS TRDI 31:16 WITH DATA TOF THE ADDRESS. ON EXIT FROM ROUTINE TER WILL HAVE THE SIGNAL PTER2 L ASSERTED.
5318 5319 5320 5321 5322	013600 013606 013612 013616	013737 005137 004537 000006	006374 002414 006426	002414	5\$:	MOV COM JSR .WORD	TRADRS,R6LOAD R6LOAD R5,TRDIBF PIER6	GET THE ADDRESS UNDER TEST COMPLEMENT THE ADDRESS LOAD, READ + CHECK TRAM DATA IN BUF SELECT TRDI BITS 31:16
53.5						OF ITS	S ADDRESS. THE DATA TO	TH DATA PATTERN EQUAL TO THE COMPLEMENT O BE WRITTEN INTO THE TRACE RAM IS A IN BUFFERS TRDI 31:16.
5326 5327 5328	013620	012777	000000	166530		MOV	#0,aREG6	WRITE RAM WITH TRAM DATA IN BUF
5329 5330 5331 5332						;BITS	DAL2 TO A 1 AND CDAL 3 TRSL1 L. THE SIGNAL TRDI 31:16 TO BE READ (IGNAL RPT2 H.	TO A O IN CONTROL REGISTER O TO SET THE TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM ON A READ COMMAND TO CONTROL REGISTER 6 VIA
5334 5335 5336	013626 013634 013640	052737 004737 001405	000004 006102	002370		BIS JSR BEQ	#CDAL2,ROLOAD PC,LDRDRO 6\$	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADEDOK THEN CONTINUE
5328 5329 5330 5331 5333 5333 5334 5335 5337 5338 5339 5340 5344 5345	013642 013642 013644 013646 013650	104455 0C0001 000000 004604				ERRDF TRAP .WORD .WORD .WORD	1, ROEROR C\$ERDF 1 0 ROEROR	REGISTER O NOT EQUAL EXPECTED
5342	013652 013652	104406				TRAP	C\$CLP1	
5345 5346 5347							DATA FROM THE TRACE RAI	M TRDI 31:16 CHECKING THE DATA TO BE THE ESS UNDER TEST

HARDWAR CVCDBA.		MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 26		J 9 DDRESS/SHORT TEST - TRDI	31:16	
5348 5349 5350 5351 5352 5353 5354 5356 5357 5358 5359 5360 5361	013654 013662 013670 013672 013672 013674 013676 013700 013702	017737 023737 001404 104455 000004 003032 004764	166476 002414	002420 002420	6\$: 7\$: 10001\$:	MOV CMP BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	aREG6, R6READ R6LOAD, R6READ 7\$ 4, TRAM31, TRAMER C\$ERDF 4 TRAM31 TRAMER	READ DATA FROM THE TRACE RAM CHECK DATA LOADED WITH DATA READ ID DATA EQUAL THEN CONTINUE TRAM DATA ERROR - TRDI 31:16	
5358 5359 5360 5361 5362	013702 013702 013704 013710 013716 013720 013720	104405 005237 032737 001645	006374 002000	006374	L10101:	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10,TRADRS 1\$:UPDATE THE ADDRESS BY 1 :CHECK IF ALL 1K ADDRESSES BEEN TESTED :IF NOT THEN CHECK NEXT ADDRESS	
:364	013720	104403			210101.	TRAP	C\$ESUB		
5365 5366 5367 5368 5369 5370 5371 5372						:ADDRES :CONTAI :ERROR	S OF THE TRACE RAM AND C N THE ONES COMPLEMENT OF MAY BE AN ADDRESS SHORT	SET THE ADDRESS POINTER TO THE BEGINNING HECK EACH LOCATION OF THE TRACE RAM TO ITS ADDRESS. IN A FAILURE OCCURS, THE IN WHICH WRITING A LOCATION IN THE TION LOWER THEN THE ADDRESS BEING TESTED.	
5372	013722				126.3:	BGNSUB			
5373 5374 5375 5376	013722 013722 013724	104402 005037	006374		120.3:	TRAP	C\$BSUB TRADRS	CLEAR THE ADDRESS TO ADDRESS O	
5376 5377 5378 5379	013730 013730	104404			1\$:	BGNSEG TRAP	C\$BSEG		
5380						:THE SI	GNAL IRSL! L. THE SIGNA	O A O IN CONTROL REGISTER O TO ASSERT L TRSL1 L WILL ALLOW THE DATA FROM THE E READ ON A READ COMMAND TO CONTROL H.	
5385 5386 5387	013732 013740 013744	112737 004737 001405	000004 006102	002370		MOVB JSR BEQ	#CDAL2,ROLOAD PC,LDRDRO 2\$:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REGISTER O :IF LOADED OK THEN CONTINUE	
5381 5382 5383 5384 5385 5386 5387 5388 5390 5391 5392 5393 5394 5396 5397 5398 5399 5400	013746 013746 013750 013752 013754	104455 000001 000000 004604				ERRDF TRAP .WORD .WORD	C\$ERDF D 1 D 0		
5394	013756	104406				CKLOOP TRAP	C\$CLP1		
5396 5397 5398						:LOCATI	EAD AND CHECK TRACE RAM ON 'TRADRS''. ON EXIT FR AVE THE SIGNAL PIERO L A	ADDRESS REGISTER WITH THE CONTENTS OF OM ROUTINE "TRADED" THE POINTER REGISTER SSERTED.	
5400	013760	004737	006310		25:	JSR	PC,TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG	
5401 5402 5403						;SET SI	GNAL PTER2 L IN THE POIN	TER REGISTER VIA CONTROL REGISTER 2	

			30/10//	14 655	01 15		11/ K 9	
CVCDBA.	E TESTS	0-SEP-81	15:42	10-2EP	-81 15: TEST 26	TRAM A	DDRESS/SHORT TEST - TRD	I 31:16
5404 5405 5406 5407 5408 5409 5410 5411 5412 5413	013764 013772 013776 014000 014000 014002 014004 014006 014010 014010	012737 004737 001405 104455 000002 000000 004704 104406	000002 006134	002376		MOV JSR BEG ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PTER2,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF DATA OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
5414 5415 5416						READ DE	ATA PREVIOUSLY WRITTEN THE COMPLEMENT OF THE A	IN THE LAST SUB TEST CHECKING THE DATA DDRESS.
5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433	014012 014020 014024 014032 014040 014042 014042 014044 014046 014050 014052	013737 005137 017737 023737 001404 104455 000004 003032 004764	006374 002414 166326 002414	002414 002420 002420	3\$:	MOV COM MOV CMP BEQ ERRDF TRAP .WORD .WORD .WORD	TRADRS, R6LOAD R6LOAD aREG6, R6READ R6LOAD, R6READ 4\$ -, TRAM31, TRAMER C\$ERDF 4 TRAM31 TRAMER	GET THE ADDRESS BEING TESTED MAKE IT THE ONES COMPLEMENT READ DATA FROM TRACE RAM CHECK DATA LOADED WITH DATA READ IF DATA OK THEN CONTINUE TRAM DATA ERROR - TRDI 31:16
5429 5430 5431 5432 5433 5434 5435	014052 014052 014054 014060 014066 014070 014070	104405 005237 032737 001720	006374 002000	006374	10000\$:	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10, TRADRS 1\$:UPDATE THE ADDRESS BY ONE :CHECK IF ALL ADDRESSES CHECKED :IF NOT THEN CHECK NEXT ADDRESS
5436 5437 5438	014070 014072 014072	104403			L10077:	TRAP ENDIST	C\$ESUB	
5439	014072	104401			2,00,,,	TRAP	C\$ETST	

HARDWARE TESTS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42	16-SEP-81 15:15 PAGE 115 TEST 27: TRAM ADDRESS/SHORT	TEST - TRD1 47:32
CVC00A.FTT 10 3EF 01 17.42	TEST ET. THAT APPRESS/SHORT	1631 INDI 41.36

5440				.SBTTL	TEST 27	: TRAM ADDRESS/SHO	RT TEST - TRD1 47:32	
5442 5443 5444 5445 5446 5447 5448 5450 5451 5452 5453				NO AD LOAD ALL C THE P ADDRE THE L REPEA HAVE	DRESSES AND CHECO OF THE 1K POINTER TESS. THE LOCATION AT THIS S BEEN WRI POINTER T	ARE SHORTED TOGETH CK EACH TRACE RAM A C ADDRESSES HAVE BE TO THE BEGINNING AD TEST WILL THEN WRI AND CHECK THAT THE SEQUENCE FOR ALL AD TITEN WITH THE ONES	TRDI 47 32 TO BE ADDRESS ER INTERNAL TO THE RAM CONTROL TO THE RAM CONTROL TEN WRITTEN AND CHECKED, DRESS AND CHECK THE ADDRESS AND CHECK THE ADDRESSES IN THE TRACE RAM COMPLEMENT OF ITS ADDREDRESS AND CHECK ALL OF THE BEING TESTED.	HIP'S. THE TEST WILL O ITS ADDRESS. ONCE THE TEST WILL RESET ESS TO CONTAIN ITS ITS ADDRESS INTO TEN. THE TEST WILL . WHEN ALL ADDRESSES SS. THE TEST WILL RESET
5455 5456 5457	014074			127::	BGNIST			
5458 5459	014074	004737	005474	121	JSR	PC, INITED	SELECT AND INITI	ALIZE STATE ANALYZER
5460 5461 5462 5463 5464					; THE FO ; WITH A ; THE TE ; ADDRES	ST WILL READ THE L	ILL WRITE EACH LOCATION L TO ITS ADDRESS. AS EA OCATION AND CHECK THAT T	OF TRACE RAM TRDI 47:32 CH LOCATION IS WRITTEN, HE DATA EQUALS ITS
5465 5466	014100			T27.1:	BGNSUB			
5467 5468	014100	104402 005037	05037 006374		TRAP	C\$BSUB TRADRS	SET ADDRESS TO B	E LOADED TO 0
5469 5470	014106 014106	104404			BGNSEG TRAP	C\$BSEG		
5471 5472 5473 5474 5475	014100 10440				:WILL S	LOWER BYTE OF CONT SET THE SIGNAL TRSL STA IN BUFFERS.	ROL REGISTER O. CDAL3 AN O L WHICH WILL ENABLE TH	D CDAL2 BEING A ZERO E OUTPUTS OF THE TRACE
5476 5477	014110	105037	002370 006102		CLRB	ROLOAD PC,LDRDRO	SETUP TO CLEAR L	OWER BYTE
5478 5479	014120	001405			BEQ ERRDF	2\$ 1, ROEROR	: IF LOADED OK THE : REGISTER O NOT E	N CONTINUE
5480 5481	014122	104455			TRAP .WORD	C\$ERDF		
5482 5483	014126	000000			.WORD	0 ROEROR		
5485 5485	014132 014132	104406			CKLOOP TRAP	C\$CLP1		
5486 5487 5488 5489 5490					:TION	AND CHECK TRACE RA 'TRADRS''. THE POINT 'HE SIGNAL PTERO L	M ADDRESS REGISTER WITH ER REGISTER ON EXIT FROM ASSERTED.	THE CONTENTS OF LOCA- ROUTINE TRADED WILL
5491 5492	014134	004737	006310	25:	JSR	PC.TRADLD	GO LOAD, READ AND	CHECK TRAM ADDRESS REG
5493 5494 5495					BUFFER	BITS TRDI 47:32.	ESS INTO THE TRACE RAM DO ON EXIT FROM ROUTINE "TRI IGNAL PTER3 L ASSERTED.	ATA IN BUFFERS IN DIBF" THE POINTER

HARDWARE TESTS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42	16-SEP-81 15:15 PAGE 116 TEST 27: TRAM ADDRESS/SHORT	TEST - TRDI	47:32
--	---	-------------	-------

5496 5497 5498 5499	014140 014146 014152	013737 004537 000007	006374 006426	002414		MOV JSR .WORD	TRADRS,R6LOAD R5,TRDIBF PTER7	SETUP DATA TO EQUAL TRAM ADDRESS REG LOAD, READ + CHECK TRAM DATA IN BUF SELECT TROI BITS 47:32
5500 5501 5502 5503							THE ADDRESS IN THE TRACE RDI 47:32	RAM DATA IN BUFFERS INTO TRACE RAM
5503 5504 5505	014154	012777	000000	166174		MOV	#0,aREG6	WRTIE RAM WITH DATA IN BUFFERS
5506 5507 5508						:TRSL1	L. THE SIGNAL TRSL1 L WI	IN CONTROL REGISTER O TO SET THE SIGNAL ILL ALLOW THE DATA IN THE TRACE RAM TO CONTROL REGISTER 6 VIA THE SIGNAL RPT3 H.
5509 5510 5511 5512 5513	014162 014170 014174 014176	052737 004737 001405	000004 006102	002370		BIS JSR BEQ ERRDF	#CDAL2,ROLOAD PC,LDRDRO 3\$ 1,,ROEROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG 0 IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
5514 5515 5516 5517 5518	014176 014200 014202 014204 014206	104455 000001 000000 004604				TRAP .WORD .WORD .WORD CKLOOP	CSERDF 1 0 ROEROR	
5519 5520	014206	104406				TRAP	C\$CLP1	
5519 5520 5521 5522 5523							ND CHECK TRACE RAM DATA	TRDI 47:32. THE DATA SHOULD EQUAL THE
5524 5525 5526 5527 5528 5529 5530	014210 014216 014224 014226	017737 023737 001404	166142 002414	002420 002420	3\$:	MOV CMP BEQ ERRDF	aREG6, R6READ R6LOAD, R6READ 4\$ 4, TRAM47, TRAMER	:READ DATA FROM TRACE RAM TRDI 47:32 :CHECK DATA LOADED TO EQUAL DATA READ :IF DATA THE SAME THEN CONTINUE :TRAM DATA ERROR - TRDI 47:32
5528 5529	014226 014230 0.4232	104455 000004 003067				TRAP .WORD .WORD	CSERDF 4 TRAM47	
2221	014234 014236	004764			45:	.WORD ENDSEG	TRAMER	
5532 5533 5534 5535 5536 5537 5538 5539 5541 5542 5543	014236 014236 014240 014244 014252 014254	104405 005237 032737 001715	006374 002000	006374	10000\$:	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10,TRADRS 1\$:UPDATE TRACE RAM ADDRESS BY 1 :CHECK IF 1K YET :IF NOT THEN DO NEXT ADDRESS
5559 5540 5541	014254	104403			L10104.	TRAP	C\$ESUB	
5542 5543 5544 5545 5546 5547 5548						: ADDRES : WRITE : ADDRES : RAM FO : CAN BE	S OF THE TRACE RAM, CHECK READ, AND CHECK THE LOCA S. THIS SEQUENCE WILL BE OR TRACE RAM TRDI 47:32.	SET THE POINTER TO THE BEGINNING K THE LOCATION TO EQUAL ITS ADDRESS. ATION WITH THE ONES COMPLEMENT OF ITS E REPEATED FOR EACH ADDRESS OF THE TRACE THIS TEST WILL CHECK THAT THE TRACE RAM O THAT WRITING A LOCATION DOES NOT WRITE
5550 5551	014256				127.2:	BGNSUB		

HARDWAR	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15 TEST 2	:15 PAGE 7: TRAM A	N 9	
5552 5553	014256 014260	104402 005037	006374			TRAP	C\$BSUB TRADRS	RESET TRAM ADDRESS TO ADDRESS O
5555 5556	014264 014264	104404			1\$:	BGNSEG TRAP	C\$BSEG	
5554 5555 5556 5557 5558 5559 5560 5561						:SIGNAL	TRSL1 L. THIS S	DAL3 TO A O IN CONTROL REGISTER O TO SET THE SIGNAL WILL ALLOW THE TRACE RAM TO BE READ ON A DL REGISTER 6 VIA THE SIGNAL RPT3 H.
5562 5563 5564	014274 014300	112737 004737 001405	000004 006102	002370		MOVB JSR BEQ	#CDAL2,ROLOAD PC,LDRDRO 2\$	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE
5566 5567 5568	014302 014302 014304 014306 014310	104455 000001 000000 004604				ERRDF TRAP .WORD .WORD .WORD	1, ROEROR C\$ERDF 1 0 ROEROR	REGISTER O NOT EQUAL EXPECTED
5570 5571	014312	104406				CKLOOP TRAP	C\$CLP1	
5562 5563 5564 5565 5566 5567 5569 5570 5571 5572 5573 5576						; THE CO	INTENTS OF LOCATI	CHECKED INTO TRACE RAM ADDRESS REGISTER USING ON 'TRADRS' AS THE ADDRESS TO BE LOADED. ON OLD! THE POINTER REGISTER WILL HAVE THE SIGNAL
5577 5578	014314	004737	006310		2\$:	JSR	PC,TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG
5579 5580 5581						:SET TH	E SIGNAL PTER3 L	IN THE POINTER REGISTER VIA CONTROL REGISTER 2
5582 5583 5584 5585	014320 014326 014332 014334	012737 004737 001405	000003 006134	002376		MOV JSR BEQ ERRDF	#PTER3,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR	:SETUP REGISTER 2 BITS TO BE LOADED :GO LOAD, READ AND CHECK REGISTER 2 :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED
5586 5587 5588 5589 5590	014334 014336 014340 014342	104455 000002 000000 004704				TRAP .WORD .WORD	C\$ERDF 2 0 R2EROR	
5590 5591	014344	104406				TRAP	C\$CLP1	
5591 5592 5593 5594						READ T	THE DATA THAT WAS	PREVIOUSLY WRITTEN IN THE FIRST SUB TEST AND EQUAL TO THE ADDRESS BEING TESTED.
5595 5596 5597 5598 5599 5600 5601 5602 5603 5604	014346 014354 014362 014370 014372 014372	013737 017737 023737 001404 104455	006374 165776 002414	002414 002420 002420	3\$:	MOV MOV CMP BEQ ERRDF TRAP	TRADRS, R6LOAD aREG6, R6READ R6LOAD, R6READ 4\$ 4, TRAM47, TRAMER C\$ERDF	CHECK IF DATA IS EQUAL TO ITS ADDRESS
5602 5603 5604 5605	014374 014376 014400	000004 003067 004764				. WORD . WORD . WORD	TRAM47 TRAMER	:FAILURE OR ADDRESS SHORT

45: ENDSEG 100005: FAILURE OR ADDRESS SHORT

HARDWAR CVCDBA	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 27	15 PAGE	B 10 118 ADDRESS/SHORT TEST - TRD	1 47:32
5608	014402	104405				TRAP	,C\$ESEG	
5609 5610 5611						THE FO	LLOWING SECTION OF CODE	WILL WRITE THE TRACE RAM DATA IN BUFFERS ES COMPLEMENT OF THE ADDRESS BEING TESTED.
5612 5613 5614	014404	104404				BGNSEG TRAP	C\$8SEG	
5615 5616 5617						:CLEAR ;SIGNAL	LOW BYTE OF CONTROL REG TRSLO L WILL ENABLE TH	ISTER O TO ASSERT THE SIGNAL TRSLO L. THE E OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
5618 5619 5620 5621	014406 014412 014416	105037 004737 001405	002370 006102			CLRB JSR BEQ	ROLOAD PC,LDRDRO	SETUP TO CLEAR LOWER BYTE GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE
5622 5623 5624 5625 5626 5627	014420 014420 014422 014424 014426 014430	104455 000001 000000 004604				ERRDF TRAP .WORD .WORD .WORD CKLOOP	1 ROEROR CSERDF 1 0 ROEROR	REGISTER O NOT EQUAL EXPECTED
5628 5629 5630	014430	104406				TRAP	CSCLP1 READ AND CHECK TRACE RA	M DATA IN BUFFERS TRDI 47:32 WITH DATA
5631 5632 5633						· FOLIAL	TO THE ONES COMPLEMENT	OF THE ADDRESS. ON EXIT FROM ROUTINE R WILL HAVE THE SIGNAL PTERS L ASSERTED.
5634 5635 5636 5637	014432 014440 014444 014450	013737 005137 004537 000007	006374 002414 006426	002414	5\$:	MOV COM JSR .WORD	TRADRS,R6LOAD R6LOAD R5,TRDIBF PIER7	GE THE ADDRESS UNDER TEST COMPLEMENT THE ADDRESS LOAD, READ + CHECK TRAM DATA IN BUF SELECT TRDI BITS 47:32
5638 5639 5640 5641						OF IT	TRACE RAM LOCATION WITH S ADDRESS. THE DATA TO D IN THE TRACE RAM DATA	DATA PATTERN EQUAL TO THE COMPLEMENT BE WRITTEN INTO THE TRACE RAM IS IN BUFFERS TRDI 47:32.
5642 5643	014452	012777	000000	165676		MOV	#0,aREG6	WRITE RAM WITH TRAM DATA IN BUF
5644 5645 5646 5647 5648						:SIGNA	I TRSL1 I THE SIGNAL TR	O A O IN CONTROL REGISTER O TO SET THE RSL1 L WILL ALLOW DATA FROM THE TRACE RAM A READ COMMAND TO CONTROL REGISTER 6 VIA
5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659	014460 014466 014472 014474 014474 014500 014500 014504 014504	004737 001405 104455 000001	000004 006102	002370	:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#CDAL 2. POLOAD PC.LDRDRO 6\$ 1. ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADEDOK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
5660 5661 5662 5663						READ ONES	DATA FROM THE TRACE RAM COMPLEMENT OF THE ADDRESS	TRDI 47:32 CHECKING THE DATA TO BE THE

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 27	15 PAGE : TRAM A	119 DDRESS/SHORT TEST - TRDI	47:32
5664 5665 5666 5667 5668 5669 5670 5671 5672 5673	014506 014514 014522 014524 014524 014526 014530 014532 014534	017737 023737 001404 104455 000004 003067 004764	165644 002414	002420 002420	7\$:	MOV CMP BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	aREG6, R6READ R6LOAD, R6READ 7\$ 4, TRAM47, TRAMER C\$ERDF 4 TRAM47 TRAMER	READ DATA FROM THE TRACE RAM CHECK DATA LOADED WITH DATA READ ID DATA EQUAL THEN CONTINUE TRAM DATA ERROR - TRDI 47:32
5674 5675 5676 5677 5678	014534 014536 014536 014542 014550 014552 014552	104405 005237 032737 001645	006374 002000	006374	10001 \$:	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10,TRADRS 1\$:UPDATE THE ADDRESS BY 1 :CHECK IF ALL 1K ADDRESSES BEEN TESTED :IF NOT THEN CHECK NEXT ADDRESS
5679 5680		104403			210105.	TRAP	C\$ESUB	
5681 5682 5683 5684 5685 5686						; ADDRES ; CONTAI : FRROR	N THE ONES COMPLEMENT OF MAY BE AN ADDRESS SHORT	SET THE ADDRESS POINTER TO THE BEGINNING HECK EACH LOCATION OF THE TRACE RAM TO ITS ADDRESS. IN A FAILURE OCCURS, THE IN WHICH WRITING A LOCATION IN THE TION LOWER THEN THE ADDRESS BEING TESTED.
5687 5688	014554				*27.7	BGNSUB		
5689 5690 5691 5692	014554 014554 014556	104402 005037	006374		127.3:	TRAP	C\$BSUB TRADRS	CLEAR THE ADDRESS TO ADDRESS 0
5693 5694 5695	014562 014562	104404			15:	BGNSEG TRAP	C\$BSEG	
5696 5697 5698 5699						THE SI	GNAL TRSL1 L. THE SIGNA	O A O IN CONTROL REGISTER O TO ASSERT IL TRSL1 L WILL ALLOW THE DATA FROM THE E READ ON A READ COMMAND TO CONTROL H.
5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710	014564 014576 014576 014600 014602 014604 014606 014610 014610	112737 004737 001405 104455 000001 000000 004604 104406	000004 006102	002370		MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL2,ROLOAD PC,LDRDRO 2\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
5711 5712 5713 5714						:LOAD, F :LOCATI ;WILL F	READ AND CHECK TRACE RAM ION 'TRADRS''. ON EXIT FR HAVE THE SIGNAL PTERO L	ADDRESS REGISTER WITH THE CONTENTS OF COM ROUTINE "TRADED" THE POINTER REGISTER ASSERTED.
5715 5716	014612	004737	006310		25:	JSR	PC,TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG
5717 5718 5719						;SET SI	IGNAL PTER3 L IN THE POIN	ITER REGISTER VIA CONTROL REGISTER 2

	P11 1							25710 0175 70 05 104050
5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735	014616 014624 014630 014632 014632 014634 014636 014640 014642 014642	012737 004737 001405 104455 000002 000000 004704	000003 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER3,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF DATA OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
730 731 5732						:READ D :TO BE	ATA PREVIOUSLY WRITTE THE COMPLEMENT OF THE	N IN THE LAST SUB TEST CHECKING THE DAT
5737 5738 5739 5740 5741 5742 5743	014644 014652 014656 014664 014674 014674 014676 014700 014702 014704	013737 005137 017737 023737 001404 104455 000004 003067 004764	006374 002414 165474 002414	002414 002420 002420	4\$: 10000\$:	MOV COM MOV CMP BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	TRADRS,R6LOAD R6LOAD R6LOAD R6LOAD,R6READ R6LOAD,R6READ 4\$ 4,TRAM47,TRAMER C\$ERDF 4 TRAM47 TRAMER	GET THE ADDRESS BEING TESTED MAKE IT THE ONES COMPLEMENT READ DATA FROM TRACE RAM CHECK DATA LOADED WITH DATA READ IF DATA OK THEN CONTINUE TRAM DATA ERROR - TRDI 47:32
745 746 747 748 749 750 751	014704 014704 014706 014712 014720 014722	104405 005237 032737 001720	006374 002000	006374		TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10,TRADRS 1\$:UPDATE THE ADDRESS BY ONE :CHECK IF ALL ADDRESSES CHECKED :IF NOT THEN CHECK NEXT ADDRESS
752	014722 014722 014724	104403			L10106:	TRAP ENDIST	C\$ESUB	
5754	014724	104401			L10103:	TRAP	C\$ETST	

						10		
ARE TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP-81 15:	: TRAM A	DDRESS/SHORT	TEST - TRDI	55:48	
5			.SBTTL	TEST 28	: TRAM ADDRES	S/SHORT TES	T - TRDI 55:48	
			; NO AI ; LOAD ; ALL (; THE I ; ADDRE ; THE I ; REPE ; HAVE ; THE I	DRESSES AND CHECOF THE 18 POINTER 18 ESS. THE LOCATION AT THIS S BEEN WRI	ARE SHORTED TO K EACH TRACE I C ADDRESSES HAY TO THE BEGINNIN TEST WILL THE AND CHECK THA SEQUENCE FOR A	OGETHER INT RAM ADDRESS VE BEEN WRI NG ADDRESS N WRITE THE T THE 1'S C LL ADDRESSE ONES COMPL NG ADDRESS	5:48 TO BE ADDRESSED CORP ERNAL TO THE RAM CHIP'S. WITH DATA EQUAL TO ITS A TIEN AND CHECKED, THE TES AND CHECK THE ADDRESS TO 1'S COMPLEMENT OF ITS AL OMPLEMENT WAS WRITTEN. S IN THE TRACE RAM. WHEN EMENT OF ITS ADDRESS, THE AND CHECK ALL OF THE RAM TESTED.	ADDRESS. ONCE ST WILL RESET CONTAL ITS DDRESS 1000 THE TEST WILL N ALL ADDRESSES E TEST WILL RESET
014726			128::	BGNIST				
014726	004737	005474	120	JSR	PC.INITED		SELECT AND INITIALIZE	STATE ANALYZER
				· WITH	ST WILL READ	FQUAL TO I	TTE EACH LOCATION OF TRA	ALLUN IS WELLIEN,
014732				BGNSUB				
014732 014732 014734	104402 005037	006374	128.1:	TRAP CLR BGNSEG	C\$ESUB TRADRS		SET ADDRESS TO BE LOAD	ED TO 0
014740	104404			TRAP	C\$BSEG			
				:WILL :	LOWER BYTE OF SET THE SIGNAL ATA IN BUFFERS	TRSLO L WH	GISTER O. CDAL3 AND CDAL	2 BEING A ZERO UTS OF THE TRACE
014742	105037 004737	002370		CLRB	ROLOAD PC.LDRDRO		SETUP TO CLEAR LOWER B	K REG 0
014752 014754	001405			BEQ ERRDF	2\$ 1, ROERUR		REGISTER O NOT EQUAL E	XPECTED
014754 014756	104455			TRAP .WORD	CSERDF			
014760	000000			. WORD	ROEROR			
014764	104406		1 157	TRAP	C\$CLP1			
				:TION	AND CHECK TRA "TRADRS". THE THE SIGNAL PIE	POINTER REG	RESS REGISTER WITH THE CO GISTER ON EXIT FROM ROUTI TED.	NTENTS OF LOCA- NE TRADED WILL
014766	004737	006310	25:	JSR	PC,TRADLD		GO LOAD READ AND CHECK	TRAM ADDRESS REG
				:WRITE :BUFFE :REGIS	THE TRACE RAM R BITS TRDI 59 TER WILL HAVE	ADDRESS IN 1:48. ON EXI THE SIGNAL	NTO THE TRACE RAM DATA IN IT FROM ROUTINE "TRDIBF" PTER4 L ASSERTED.	BUFFERS IN THE POINTER

	014772 015000 015004	013737 004537 000010	006374 006426	002414		MOV JSR .WORD		:SETUP DATA TO EQUAL TRAM ADDRESS R :LOAD, READ + CHECK TRAM DATA IN BUF :SELECT TRDI BITS 55:48
3						:WRITE	THE ADDRESS IN THE TRACE	RAM DATA IN BUFFERS INTO TRACE RAM
	015006	012777	000000	165342		MOV	#0, aRECo	WRTIE RAM WITH DATA IN BUFFERS
						SET CD TRSL1 BE REA	AL2 TO 1 AND CDAL3 TO 0 L. THE SIGNAL TRSL1 L WI D ON A READ COMMAND TO C	IN CONTROL REGISTER O TO SET THE SIGNAL ALLOW THE DATA IN THE TRACE RAM TO CONTROL REGISTER 6 VIA THE SIGNAL RPT
	015014 015022	052737 004737	000004 006102	002370		BIS JSR	#CDAL2, ROLOAD PC, LDRDRO	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O
	015026	001405				BEQ ERROF TRAP	1, ROEROR	: IF LOADED OK THEN CONTINUE : REGISTER O NOT EQUAL EXPECTED
	015030 015032 015034	104455 000001 000000				.WORD	C\$ERDF	
	015036	004604				.WORD -	ROEROR	
	015040	104406				TRAP	C\$CLP1	
							ND CHECK TRACE RAM DATA	TRDI 55:48. THE DATA SHOULD EQUAL T
	015042 015050	017737 042737	165310 177400	002420	3\$:	MOV BIC	aREG6, R6READ #177400, R6READ	:READ DATA FROM TRACE RAM TRDI 55:4 :CLEAR BITS NOT AVAILABLE IN TRACE
	015056	042737 023737	177400 002414	002414		BIC	#177400.R6LOAD R6LOAD.R6READ	CHECK DATA LOADED TO EQUAL DATA RE
	015072	001404				BEQ ERRDF	4\$ 4,TRAM55,TRAMER	: IF DATA THE SAME THEN CONTINUE :TRAM DATA ERROR - TRDI 55:48
	015074	104455				WORD	C\$ERDF	
	015100 015102 015104	003124			45:	.WORD .WORD ENDSEG	TRAM55 TRAMER	
	015104	104405			10000\$:	TRAP	C\$ESEG	
	015106	005237	006374	006374		BIT	TRADES #BIT10, TRADES	CHECK IF 1K YET
	015120 015122 015122	001707			L10110:	ENDSUB	1\$; IF NOT THEN DO NEXT ADDRESS
	015122	104403			Lioito.	TRAP	C\$ESUB	
0						:ADDRES :WRITE. :ADDRES :RAM FO	READ, AND CHECK THE LOCALS. THIS SEQUENCE WILL BE OR TRACE RAM TRDI 55:48.	SET THE POINTER TO THE BEGINNING K THE LOCATION TO EQUAL ITS ADDRESS. ATION WITH THE ONES COMPLEMENT OF ITS E REPEATED FOR EACH ADDRESS OF THE TR THIS TEST WILL CHECK THAT THE TRACE O THAT WRITING A LOCATION DOES NOT WR

HARDWAR CVCDBA.	E TESTS	MACY11	30(1046)	16-SEP	-81 15: TEST 28	15 PAGE : TRAM A	123 DDRESS/SHORT TEST -	- TRDI 55:48
5868 5869 5870 5871 5872	015124 015124 015124 015126	104402	006374		128.2:	BGNSUB TRAP CLR	C\$BSUB TRADRS	RESET TRAM ADDRESS TO ADDRESS O
5873 5874	015132 015132	104404			15:	BGNSEG TRAP	C\$8SEG	
5875 5876 5877 5878						· STGNAL	TRSI 1 I THIS SIGN	3 TO A O IN CONTROL REGISTER O TO SET THE NAL WILL ALLOW THE TO SE RAM TO BE READ ON A REGISTER 6 VIA THE SIGNAL RPT4 H.
5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889	015134 015142 015146 015150 015150 015152 015154 015156 015160 015160	112737 004757 001405 104455 000001 000000 004604 104406	000004 006102	62370		MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL2,ROLOAD PC,LDRDRO 2\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
5890 5891 5892 5893 5894 5895						:THE CO	NITENTS OF LOCATION	"TRADES" AS THE ADDRESS TO BE LOADED. ON "THE POINTER REGISTER WILL HAVE THE SIGNAL
5896 5897	015162	004737	006310		2\$:	JSR	PC,TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG
5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910	015166 015174 015200 015202 015202 015204 015210 015212 015212	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER4,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP REGISTER VIA CONTROL REGISTER 2 SETUP REGISTER 2 BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
5910 5911 5912						:READ T	HE DATA THAT WAS P	REVIOUSLY WRITTEN IN THE FIRST SUB TEST AND QUAL TO THE ADDRESS BEING TESTED.
5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923	015214 015222 015230 015236 015244 015252 015254 015256 015260	013737 017737 042737 042737 023737 001404 104455 000004 003124	006374 165130 177400 177400 002414	002414 002420 002414 002420 002420	3\$:	MOV MOV BIC BIC CMP 3EQ ERRDF IRAP .WORD	TRADRS, R6LOAD aREG6, R6READ #177400, R6LOAD #177400, R6READ R6LOAD, R6READ 4\$ 4, TRAM55, TRAMER C\$ERDF 4 TRAM55	SETUP DATA PREVIOUSLY WRITTEN READ THE DATA FROM THE TRACE RAM ONLY 8 BITS OF ADDRESS WAS LOADED CLEAR BITS THAT ARE NOT VALID CHECK IF DATA IS EQUAL TO ITS ADDRESS IF DATA OK THEN CONTINUE TRAM DATA ERROR - TRDI 55:48 OR ADDRESS

5	015262	004764				.WORD	TRAMER	FAILURE OR ADDRESS SHORT
678	015264 015264 015264	104405			100008:	TRAP	C\$ESEG	
78901						THE FO	LLOWING SECTION OF CODI	WILL WRITE THE TRACE RAM DATA IN BUFFERS WES COMPLEMENT OF THE ADDRESS BEING TESTED
234	015266 015266	104404				BGNSEG TRAP	C\$BSEG	
5						:CLEAR :SIGNAL	LOW BYTE OF CONTROL RETTRIBLE TO	GISTER O TO ASSERT THE SIGNAL TRSLO L. THE HE OUTPUTS OF THE TRACE RAM DATA IN BUFFER
8	015270 015274 015300 015302	105037 004737 001405	002370 006102			CLRB JSR BEQ ERRDF	ROLOAD PC.LDRDRO 5\$ 1ROEROR	SETUP TO CLEAR LOWER BYTE GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
345	015302 015304 015306	104455 000001 000000				TRAP .WORD .WORD	C\$ERDF	
678	015310 015312 015312	104406				.WORD CKLOOP TRAP	ROEROR C\$CLP1	
9 0 1 2						· FOLIAL	TO THE ONES COMPLEMENT	AM DATA IN BUFFERS TRDI 59:48 WITH DATA OF THE ADDRESS. ON EXIT FROM ROUTINE ER WILL HAVE THE SIGNAL PTER4 L ASSERTED.
345678	015314 015322 015326 015334 015340	013737 005137 042737 004537 000010	006374 002414 170000 006426	002414 002414	5\$:	MOV COM BIC JSR .WORD	TRADRS,R6LOAD R6LOAD #170000,R6LOAD R5,TRDIBF PIER8	GET THE ADDRESS UNDER TEST COMPLEMENT THE ADDRESS CLEAR TOP 4 BITS WHICH NOT AVAILABLE LOAD, READ + CHECK TRAM DATA IN BUF SELECT TRDI BITS 55:48
9						OF ITS	S ADDRESS. THE DATA TO	H DATA PATTERN EQUAL TO THE COMPLEMENT BE WRITTEN INTO THE TRACE RAM IS IN BUFFERS TRDI 55:48.
3	015342	012777	000000	165006		MOV	#0,aREG6	WRITE RAM WITH TRAM DATA IN BUF
55						:SIGNAL	TRSL1 L. THE SIGNAL T	TO A O IN CONTROL REGISTER O TO SET THE RSL1 L WILL ALLOW DATA FROM THE TRACE RAM N A READ COMMAND TO CONTROL REGISTER 6 VIA
012345678	015350 015356 015362 015364 015366 015370 015372	052/37 004737 001405 104455 000001 000000 004604	000004 006102	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD	#CDAL2,ROLOAD PC,LDRDRO 6\$ 1, ROEROR C\$ERDF 1 0 ROEROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADEDOK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED

30	015374	104406				TRAP	C\$CLP1		
12						:READ DE	ATA FROM THE	RACE RAM TR	DI 55:48 CHECKING THE DATA TO BE 1 UNDER TEST
34 35 36 37 38 39 39 30 30 30 30 30 30 30 30 30 30 30 30 30	015376 015404 015412 015420 015426 015430 015430 015432 015434 015436	017737 042737 042737 023737 001404 104455 000004 003124 004764	164754 177400 177400 002414	002420 002420 002414 002420	6\$:	MOV BIC BIC CMP BEQ ERRDF TRAP .WORD .WORD	aREG6, R6READ #177400, R6REA #177400, R6LOA R6LOAD, R6REA 7\$ 4, TRAM55, TRAA C\$ERDF 4 TRAM55 TRAMER	AD AD	READ DATA FROM THE TRACE RAM CLEAR BITS NOT AVIALABLE CLEAR BITS THAT WERE NOT LOADED CHECK DATA LOADED WITH DATA READ ID DATA EQUAL THEN CONTINUE TRAM DATA ERROR - TRDI 55:48
95 96 97 98 99 90 91	015440 015440 015440 015442 015446 015454	104405 005237 032737 001626	006374 002000	006374	7\$: 10001\$:	TRAP INC BIT BEQ ENDSUB	CSESEG TRADRS #BIT10,TRADR 1\$	s	:UPDATE THE ADDRESS BY 1 :CHECK IF ALL 1K ADDRESSES BEEN TO :IF NOT THEN CHECK NEXT ADDRESS
)2	015456 015456	104403			L10111:	TRAP	C\$ESUB		
04 05 06 07 08						: ADDRES : CONTAI	N THE ONES CO	E RAM AND CH MPLEMENT OF RESS SHORT 1	ET THE ADDRESS POINTER TO THE BEG HECK EACH LOCATION OF THE TRACE RAI ITS ADDRESS. IN A FAILURE OCCURS, IN WHICH WRITING A LOCATION IN THE ION LOWER THEN THE ADDRESS BEING
10	015460				720 7.	BGNSUB			
3	015460 015460 015462	104402 005037	006374		128.3:	TRAP	C\$BSUB TRADRS		CLEAR THE ADDRESS TO ADDRESS O
15	015466 015466	104404			1\$:	BGNSEG TRAP	C\$BSEG		
18 19 20 21 22 23						: THE SI	AL2 TO A ONE GNAL TRSL1 L. RAM BITS TRDI ER 6 VIA THE	55:48 TO BE	A 0 IN CONTROL REGISTER 0 TO ASSI TRSL1 L WILL ALLOW THE DATA FROM READ ON A READ COMMAND TO CONTROL H.
25 26	015470 015476 015502	112737 004737 001405	000004 006102	002370		MOVB JSR BEQ	#CDAL2,ROLOA PC,LDRDRO 2\$	D	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER IF LOADED OK THEN CONTINUE
27 28 29 30 31	015504 015504 015506 015510 015512	104455 000001 000000 004604				ERRDF TRAP .WORD .WORD .WORD	1, ROEROR C\$ERDF 1 0 ROEROR		REGISTER O NOT EQUAL EXPECTED
32 33	015514	104406				CKLOOP TRAP	CSCLP1		

HARDWARE CVCDBA.	TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 28:	: TRAM A	DDRESS/SHORT TEST - TR	
6036 6037						:LOCATI	ON "TRADES". ON EXIT AVE THE SIGNAL PIERO L	FROM ROUTINE "TRADLD" THE POINTER REGISTER ASSERTED.
6038	015516	004737	006310		2\$:	JSR	PC, TRADLD	GO LOAD, READ + CHECK TRAM ADDRESS REG
6040						:SET SI	GNAL PTER4 L IN THE PO	INTER REGISTER VIA CONTROL REGISTER 2
6042	015522 015530	012737	000004	002376		MOV JSR	#PTER4,R2LOAD PC,LDRDR2	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2
6044 6045 6046	015534 015536	001405	000134			BEQ	3\$ 2,,R2EROR	: IF DATA OK THEN CONTINUE : REGISTER 2 NOT EQUAL EXPECTED
6047	015536	104455				TRAP .WORD	C\$ERDF	
6049	015542	000000				.WORD	0 R2EROR	
6051	015546	104406				CKL OOP TRAP	C\$CLP1	
6053 6054 6055						:READ D :TO BE	ATA PREVIOUSLY WRITTEN THE COMPLEMENT OF THE	IN THE LAST SUB TEST CHECKING THE DATA ADDRESS.
6056 6057 6058 6059 6060 6061 6062 6063	015550 015556 015562 015570 015576 015604 015612 015614	013737 005137 042737 017737 042737 023737 001404	006374 002414 177400 164562 177400 002414	002414 002414 002420 002420 002420	3\$:	MCV COM BIC MOV BIC CMP BEQ ERRDF	TRADRS,R6LOAD R6LOAD #177400,R6LOAD @REG6,R6READ #177400,R6READ R6LOAD,R6READ 4\$ 4,TRAM55,TRAMER	GET THE ADDRESS BEING TESTED MAKE IT THE ONES COMPLEMENT CLEAR BITS THAT WERE NOT LOADED READ DATA FROM TRACE RAM CLEAR BITS THAT ARE NOT AVAILABLE CHECK DATA LOADED WITH DATA READ IF DATA OK THEN CONTINUE TRAM DATA ERROR - TRDI 55:48
6065 6066 6067 6068 6069	015614 015616 015620 015622 015624	104455 000004 003124 004764			4\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 4 TRAM55 TRAMER	
6070 6071 6072 6073 6074 6075 6076 6078 6079 6080	015624 015624 015626 015632 015640 015642	104405 005237 032737 001712	006374 002000	006374	10000\$:	TRAP INC BIT BEQ ENDSUB	C\$ESEG TRADRS #BIT10,TRADRS 1\$:UPDATE THE ADDRESS BY ONE :CHECK IF ALL ADDRESSES CHECKED :IF NOT THEN CHECK NEXT ADDRESS
6076 6077 6078	015642 015642 015644	104403			L10112:	TRAP	C\$ESUB	
6080	015644	104401			2,101071	TRAP	CSETST	

RE TESTS	MACY11 0-SEP-81		16-SEP	-81 15: TEST 29	15 PAGE TRAM A	127 DDRESS REG COUNT UP TES	T - TRAD 10:0
				.SBTTL	TEST 29	: TRAM ADDRESS REG COUN	T UP TEST - TRAD 10:0
				ONE WOOD COUNTY ORDER CDAL6 TO PL THE S STATE	HEN THE ED UP BY TO PULS IN CONT ULSE. TH IGNAL OR BY THE	SIGNAL CTR L IS PULSED. ONE FROM THE ADDRESS O E THE SIGNAL CTR L. THE ROL REGISTER O WHICH WI IS WILL THEN CAUSE THE ST L TO PULSE. WITH TH	RAM ADDRESS REGISTER CAN COUNT UP BY THE TRACE RAM ADDRESS REGISTER WILL BE TO ADDRESS 3777 AND THEN BACK TO O. IF PROGRAM WILL SET AND CLEAR THE SIGNAL LL CAUSE THE SIGNALS TRANST H AND TRST I SIGNAL ANST L TO PULSE WHICH WILL CAUSE E TRACING FLIP-FLOP HELD IN THE PRESET E AND THE SIGNALS TRANST H AND TRST L THE SIGNAL CIR L.
015646 015646				129::	BGNTST		
015646	004737	005474			JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER
015652 015652	104404				BGNSEG TRAP	C\$BSEG	
					; IN THE ; READ C ; THE SI ; REGIST	POINTER REGISTER. WHE OMMAND IS ISSUED TO CON GNAL RPTO H. THE SIGNAL ER TO BE READ. PDAL6 B	HAT THE SIGNAL PTERO L WILL BE ASSERTED NO THE SIGNAL PTERO L IS ASSERTED AND A TROL REGISTER 6, A PULSE WILL OCCUR ON RPTO H WILL CAUSE THE TRACE RAM ADDRES EING A ONE IN CONTROL REGISTER 2 WILL ING FLIP-FLOP TO A HIGH CONDITION.
015654 015662 015666 015670 015670 015672 015674 015676 015700 015700	012737 004737 001405 104455 000002 000000 004704 104406	000100 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL6!PTERO,R2LOAD PC.LDRDR2 1\$ 2,R2EROR C\$ERDF 0 R2EROR C\$CLP1	;SETUP BITS TO LOAD IN CONTROL REG 2 ;GO LOAD, READ AND CHECH REG 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL TO 0
					; CLEAR	THE TRACE RAM ADDRESS R	O IN CONTROL REGISTER O. THIS IS DONE TO EGISTER TO ADDRESS O.
						E SIGNAL CDALO TO A ONE	
015702 015710 015714 015716 015716 015720 015722 015724 015726	112737 004737 001405 104455 000001 000000 004604	000001 006102	002370	1\$:	MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#CDALO,ROLOAD PC,LDRDRU 2\$ 1,ROEROR C\$ERDF 1 0 ROEROR	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED

HARDWARE CVCDBA.	TESTS	MACY11 0-SEP-81		16-SEP	-81 15: TEST 29	15 PAGE : TRAM A	128 DDRESS REG COUNT UP TEST	- TRAD 10:0	SEQ 0128
6138						:CLEAR	THE SIGNAL CDALO IN CONT	ROL REGISTER 0	
6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150	015730 015734 015740 015742 015742 015744 015746 015750 015752 015752	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102		2\$:	CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC,LDRDRO 3\$ 1,ROERUR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP TO CLEAR CDALO ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED	
6151							RACE RAM ADDRESS REGISTE TS IN THE TRACE RAM ADDR	R CHECKING THAT THE SIGNAL CDALO CLEARED ESS REGISTER.	
6153 6154 6155 6156 6157 6158 6159 6160 6161 6163 6164 6165 6166	015754 015760 015766 015772 015774 015774 015776 016000 016002 016004 016004	005037 012737 004737 001405 104455 000004 002462 004734 104406	007414 174000 006256	002416	3\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD #174000,R6MASK PC,READR6 4\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER C\$CLP1	SETUP TO IGNORE UNUSED BITS GO READ AND CHECK TRACE RAM ADDRESS REG IF TRAM ADDRESS REG EQUALS O THEN CONT CODALO FAILED TO O TRAM ADDRESS REGISTER WILL BE EXECUTED FOR EACH ADDRESS OF THE	
6167 6168 6169 6170						: TRACE	RAM ADDRESS REGISTER. T	HE ADDRESS REGISTER WILL BE INCREMENTED EACH TIME THE SIGNAL CDALE IS SET AND	
6171 6172 6173 6174 6175 6176 6177 6178						CLEARI TO PUL CAUSE THE PR TRANST	NG THE SIGNAL CDAL6 WILL SE. THIS WILL THEN CAUS THE SIGNAL ORST L TO PUL EESET STATE BY THE SIGNAL H AND TRST L BEING PULS	IN CONTROL REGISTER O. SETTING AND CAUSE THE SIGNALS TRANST H AND TRST LE THE SIGNAL ANST LE TO PULSE WHICH WILL SE. WITH THE TRACING FLIP-FLOP HELD IN PDAL6 BEING A ONE AND THE SIGNALS ED, A PULSE WILL OCCUR ON THE SIGNAL CAUSE THE TRACE RAM ADDRESS REGISTER TO	
6179	016006	004737	006640		4\$:	JSR	PC,TRANST	; SET AND CLEAR CDAL6 IN CONTROL REG 0	
6181 6182 6183 6184						: CHECK		CREMENTED THE TRACE RAM ADDRESS REGISTER	
6185 6186 6187 6188 6189 5190 6191 6192 6193	016012 016016 016024 016030 016032 016032 016034 016036 016040	005237 042737 004737 001405 104455 000004 002462 004734	002414 174000 006256	002414	6\$:	INC BIC JSR BEQ ERRDF TRAP .WORD .WORD	R6LOAL #174000,R6LOAD PC,READR6 7\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	:UPDATE THE EXPECTED ADDRESS BY ONE :ALLOW WRAP AROUND TO ZERO :READ AND CHECK TRACE RAM ADDRESS REG :IF ADDRESS INCREMENTED THEN CONTINUE :CTR L FAILED TO INCREMENT TRAM ADDRESS RE	G

	E TESTS	MACY11	30(1046)	16-SEP-81 15:	15 PAGE	129 M 10						
CVCDBA.P11 10-SEP-81 15:42				TEST 29: TRAM ADDRESS REG COUNT UP TEST - TRAD 10:0								
6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204	016042 016042 016044 016050 016052 016052 016054	104406 005737 001356 104405	002414	7\$: 10000\$:	CKLOOP TRAP TST BNE ENDSEG TRAP ENDTST	C\$CLP1 R6LOAD 4\$		IF BACK TO ADDRESS O THEN INCREMENT ADDRESS AGAIN				
6202 6203 6204	016054	104401		L10113:	TRAP	C\$ETST						

```
.SBITL TEST 30: SET/CLEAR TRACING F/F TEST VIA PDAL6 + CDALO
                                                                     THIS TEST WILL CHECK THAT THE TRACING F .. P-FLOP CAN BE SET BY PDALE IN
                                                                      CONTROL REGISTER 2 AND CLEARED BY CDALO IN CONTROL REGISTER O.
                                                                      TO CHECK THAT THE RACING FLIP-FLOP CAN BE SET, THE PROGRAM WILL SET PDALE
                                                                      TO A ONE IN CONTR .. REGISTER 2 WHICH WILL CAUSE THE OUTPUT OF THE TRACING
                                                                     FLIP-FLOP TO BE SET HIGH. THE TEST WILL THEN CLEAR PDALE IN CONTROL REGISTER 2. THE TRACE RAM ADDRESS REGISTER WILL THEN BE LOADED AND CHECKED WITH THE ADDRESS 1775. THE TEST WILL THEN SET AND CLEAR THE SIGNAL CDALE IN CONTROL
                                                                     REGISTER O. SETTING AND CLEARING CDALG IN CONTROL REGISTER O WILL CAUSE THE
                                                                     SIGNALS TRANST H AND TRST L TO PULSE. THIS WILL THEN CAUSE THE SIGNAL
                                                                      ANST L TO PULSE WHICH WILL THEN CAUSE THE SIGNAL ORST L TO PULSE. WITH THE
                                                                      TRACING FLIP-FLOP PRESET HIGH AND THE SIGNALS TRANST H AND TRST L BEING PULSED
                                                                     A PULSE WILL OCCUR ON THE SIGNAL CTR L. THE SIGNAL CTR L WILL CAUSE THE TRACE RAM ADDRESS REGISTER TO INCREMENT BY ONE. THE TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER TO BE INCREMENTED BY ONE TO ADDRESS 1776. THE TEST WILL THEN SET AND CLEAR THE SIGNAL CDALO IN CONTROL REGISTER O. THE SIGNAL CDALO
                                                                     WILL CLEAR THE TRACE RAM ADDRESS REGISTER AND THE TRACING FLIP-FLOP. TO CHECK THAT THE TRACE RAM ADDRESS REGISTER WAS CLEARED, THE TEST WILL READ THE TRACE RAM ADDRESS REGISTER CHECKING IT TO BE O. TO CHECK THAT THE TRACING FLIP-FLOP CLEARED, THE TEST WILL AGAIN SET AND CLEAR THE SIGNAL CDALG IN CONTROL REGISTER O. WHEN THE TRACING FLIP-FLOP IS CLEARED AND THE SIGNALS TRANST H AND TRST L ARE PULSED. A PULSE SHOULD NOT OCCUR ON THE SIGNAL CTR L, THUS, THE TRACE RAM ADDRESS REGISTER SHOULD NOT BE INCREMENTED. THE
                                                                      TEST WILL READ THE TRACE RAM ADDRESS REGISTER CHECKING IT TO BE ZERO. THE
                                                                     TEST WILL SET AND CLEAR THE SIGNAL CDALE AGAIN TO CHECK THAT THE DATA LEAD TO THE TRACING FLIP-FLOP WAS NOT CLOCKED INTO THE TRACING FLIP-FLOP AS A ONE
                                                                     OR HIGH STATE. THE TEST WILL READ THE TRACE RAM ADDRESS AGAIN VALIDATING THE ADDRESS TO BE ZERO. THE TEST WILL NOW SET THE SIGNAL PDALE IN CONTROL REGISTER 2 TO PRESET THE TRACING FLIP-FLOP TO A HIGH STATE. THE SIGNAL CDALE IN CONTROL REGISTER O WILL THEN BE SET AND CLEARED. WITH THE SIGNALS TRANST HE AND ST L BEING PULSED AND THE TRACING FLIP-FLOP IN THE PRESET STATE, A
                                                                     PULSE WILL OCCUR ON THE SIGNAL CTR L WHICH WILL CAUSE THE TRACE RAM ADDRESS REGISTER TO BE INCREMENTED BY ONE. THE TEST WILL READ THE TRACE RAM ADDRESS
                                                                     REGISTER CHECKING THE ADDRESS TO EQUAL 1.
          016056
                                                                                BGNIST
          016056
                                                                  130::
                        004737 005474
          016056
                                                                                JSR.
                                                                                              PC, INITED
                                                                                                                                     SELECT AND INITIALIZE STATE ANALYZER
          016062
                                                                                BGNSEG
                        104404
                                                                                TRAP
                                                                                              C$8SEG
                                                                                CLEAR LOW BYTE OF CONTROL REGISTER O TO CLEAR ANY BITS THAT MAY BE
                                                                                :SET WHEN LOOPING ON AN ERROR.
                        105037
004737
001405
          016064
                                      002370
                                                                                CLRB
                                                                                              ROLDAD
                                                                                                                                        :SETUP TO CLEAR ALL LOW BITS
          016070
                                                                                              PC.LDRDRO
                                                                                JSR
                                                                                                                                        GO LOAD, READ AND CHECK REG O
          016074
                                                                                BEQ
                                                                                                                                        ; IF LOADED OK THEN CONTINUE
                                                                                              1.. ROEROR
          016076
                                                                                ERRDF
                                                                                                                                        REGISTER O NOT EQUAL EXPECTED
          016076
                         104455
                                                                                TRAP
                                                                                              CSERDF
                        000001
          016100
                                                                                 . WORD
          016102
                        000000
```

. WORD

HARDWAR	E TESTS	MACY11	30(1046)	16-SEP	-81 15: TEST 30	15 PAGE	B 11 EAR TRACING F/F TEST VIA	PDAL6 + CDALO
6261 6262 6263	016104 016106 016106	0-SEP-81 004604 104406	13:42		1631 30	.WORD CKLOOP TRAP	ROEROR C\$CLP1	
6262 6263 6264 6265 6266 6267 6268 6269 6270						PRESET THE TR	THE TRACING FLIP-FLOP E RACING FLIP-FLOP SHOULD E THE SIGNAL PTERO L WILL ON A ZERO WILL HOLD THE	SY SETTING PDALE TO A 1. THE OUTPUT OF SE SET HIGH. WITH PDAL BITS 3-0 SET TO BE ASSERTED IN THE POINTER REGISTER. FUNCTION SELECT F/F'S TO A 0 STATE (LOW).
6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283	016110 016116 016122 016124 016124 016126 016130 016132 016134 016134	012737 004737 001405 104455 000002 000000 004704 104406	000100 006134	002376	15:	MOY JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL6!PTERO,R2LOAD PC.LDRDR2 2\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CUNTINUE REGISTER 2 NOT EQUAL EXPECTED
6280						;RELEAS	SE THE PRESET SIDE OF THE	TRACING FLIP-FLOP BY SETTING PDALE TO 0
6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293	016136 016144 016150 016152 016152 016154 016156 016160 016162 016162	042737 004737 001405 104455 000002 000000 004704 104406	000100 006134	002376	2\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL6,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
6294 6295						:LOAD	ADDRESS 1775 INTO TRACE	
6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307	016164 016172 016200 016204 016206 016210 016212 016214 016216	012737 012737 004737 001405 104455 000004 002462 004734 104406	001775 174000 006250	002414 002416	3 s :	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#1775,R6LOAD #174000,R6MASK PC,LDRDR6 4\$ =4,TRADER,R026ER C\$ERDF 4 -TRADER R026ER	SETUP ADDRESS TO BE LOADED SETUP MASK TO IGNORE UNUSED BITS GO LOAD, READ AND CHECK TRAM ADDR REG IF LOADED OK THEN CONTINUE TRAM ADDRESS REG NOT EQUAL 1775
6308 6309 6310 6311 6312 6313 6314						CDAL6	WILL CAUSE THE SIGNALS CAUSE THE SIGNAL ANST L L IO PULSE. WITH THE TR T H AND TRST L BEING PUL WHICH WILL CAUSE THE TR	TROL REGISTER O. SETTING AND CLEARING TRANST H AND TRST L TO PULSE. THIS WILL TO PULSE WHICH WILL CAUSE THE SIGNAL ACING FLIP-FLOP PRESET AND THE SIGNALS SED. A PULSE WILL UCCUR ON THE SIGNAL ACF RAM ADDRESS REGISTER TO BE COUNTED
6315	016220	004737	006640		45:	JSR	PC, TRANST	SET AND CLEAR CDALE IN CONTROL REG 0

							L" UPDATED THE TRACE RAM ADDRESS REGISTER
016234 016234 016236 016236 016240	005237 004737 001405 104455 000004	002414		6\$:	INC JSR BEQ ERRDF TRAP .WORD	R6LOAD PC,READR6 7\$ 4,TRADER,R026ER C\$ERDF	:UPDATE THE EXPECTED ADDRESS TO 1776 :GO READ AND CHECK TRAM ADDRESS REG :IF UPDATED BY ONE THEN CONTINUE :CTR L FAILED TO UPDAT DDRESS BY ONE
016242	002462				.WORD	TRADER ROZGER	
016246	104406				TRAP	C\$CLP1	
					:SET AN	THE TRACE RAM ADDRESS	TROL REGISTER O TO CHECK THAT CDALO WILL S REGISTER AND THE TRACING FLIP-FLOP.
016250 016256 016262 016264	052737 004737 001405	f 000001 006102	002370	7\$:	BIS JSR BEQ ERRDF	#CDALO,ROLOAD PC,LDRDRO 8\$ 1,,ROEROR	SETUP BIT TO BE SET GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
016264	104455				TRAP .WORD	C SERDF	
016270 016272 016274	000000				.WORD .WORD CKLOOP	ROEROR	
016274	104406				TRAP	C\$CLP1 THE SIGNAL CDALO IN	CONTROL REGISTER 0
016276 016304 016310	042737 004737 001405	000001 006102	002370	8\$:	BIC JSR BEQ	#CDALO,ROLOAD PC,LDRDRO 9\$	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE
016312	104455				ERRDF	1 ROEROR CSERDF	REGISTER O NOT EQULA EXPECTED
016314 016316 016320	000001 000000 004604				. WORD . WORD . WORD	0 ROEROR	
016322 016322	104406				CKLOOP TRAP	C\$CLP1	
					READ :	RACE RAM ADDRESS REG ED THE TRACE RAM ADDR	ISTER CHECKING THAT THE SIGNAL CDALO ESS REGISTER.
016324 016330 016334 016336 016336	005037 004737 001405	002414 006256		9\$:	CLR JSR BEQ ERRDF TRAP	R6LOAD PC,READR6 10\$ 4,TRADER,R026ER C\$ERDF	SET EXPECTED ADDRESS TO BE O GO READ AND CHECK TRAM ADDRESS REG IF ADDRESS EQUALS O THEN CONTINUE CDALO FAILED TO CLEAR TRAM ADDR REG
016340 016342 016344	000004 002462 004734				.WORD .WORD	TRADER ROZGER	
016346	104406				TRAP	CSCLP1	

CVCDBA.	E TESTS P11 1	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 30	SIGNAL ON THE	CDALO CLEARED THE T SIGNAL CTR L. THERE	RACING FLIP-FLOP. NO PULSE SHOULD OCCUR FORE, THE TRACE RAM ADDRESS REGISTER THE SIGNALS TRANST H AND TRST L ARE PULSED.
6374 6375 6376 6377	016350	004737	006640		10\$:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
6378 6379 6380 6381						:REGIST	ER DID NOT INCREMENT	SISTER AGAIN CHECKING THAT THE TRACE ADDRESS WHEN THE TRACING FLIP-FLOP WAS IN A O OP WAS CLEARED PREVIOUSLY VIA THE SIGNAL CDALO
6382 6383 6384 6385 6386 6387 6388 6389 6390 6391	016354 016360 016362 016362 016364 016366 016370 016372 016372	004737 001405 104455 000004 002462 004734 104406	006256		12\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR6 13\$ 4.TRADER.RO26ER C\$ERDF 4 TRADER RO26ER C\$CLP1	GO READ AND CHECK TRAM ADDRS REGISTER IF ADDRESS STILL 0 THEN CONTINUE TRACING F/F FIALED TO 0 VIA CDALO
6392	0.00.0							OR PULSE ISSUED ON SIGNAL CTR L
6394								THAT THE DATA INPUT LEAD TO THE TRACING THAT THE TRACING FLIP-FLOP DID NOT GET SET.
6396 6397 6398	016374	004737	006640		135:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
6399 6400 6401 6402						:REGIST	TATE. IF THE ADDRES	REGISTER AGAIN CHECKING THAT THE ADDRESS WHEN THE TRACING FLIP-FLOP WAS IN THE SS DID CHANGE, CHECK THE DATA INPUT LEAD IT SHOULD BE AT A LOW LEVEL.
6406 6407 6408 6409 6410 6411 6412	016400 016404 016406 016406 016410 016414 016416 016416		006256		15\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR6 16\$ 4.TRADER.RO26ER C\$ERDF 4 TRADER RO26ER C\$CLP1	:GO READ AND CHECK TRAM ADDRESS REG :IF ADDRESS STILL O THEN CONTINUE :TRACING FLIP-FLOP GOT SET
6413 6414 6415 6416 6417						:TO A C	NE. WHEN THE TRACING	OL REGISTER 2 TO PRESET THE TRACING FLIP-FLOP 5 FLIP-FLOP IS PRESET AND THE SIGNAL CDAL6 IS UR ON THE SIGNAL CTR L WHICH SHOULD INCREMENT ISTER.
6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428	016420 016426 016432 016434 016434 016440 016442 016444 016444	052737 004737 001405 104455 000002 000000 004704 104406	000100 006134	002376	16\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL6,R2LOAD PC_LDRDR2 17\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP TO CLEAR PDAL6 GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED

HARDWARE TESTS	MACY11 30(1046)	16-SEP-81 15:15 PAGE 134	CDALO
CVCDBA.P11 1	0-SEP-81 15:42	TEST 30: SET/CLEAR TRACING F/F TEST VIA PDAL6 +	CDALU

6429 6430 6431 6432					CLOCK	SIGNAL CDALE TO CAUS	SE A PULSE TO OCCUR ON THE SIGNAL CTR L WHEN
6433	016446	004737	006640	17\$:	JSR	PC, FRANST	SET AND CLEAR CDALE IN CONTROL REG 0
6434 6435 6436 6437 6438 6439					: WHEN T	THE TRACING FLIP-FLOP ULSED. THE ABOVE SIG	ADDRESS REGISTER WAS INCREMENTED BY ONE P IS SET AND THE SIGNALS TRANST H AND TRST L GNALS WILL CAUSE A PULSE ON CTR L WHICH ADDRESS REGISTER TO INCREMENT.
6440 6441 6442 6443	016452 016456 016462 016464	005237 004737 001404	002414 006256	19\$:	INC JSR BEQ ERRDF	R6LOAD PC, READR6 20\$ 4, TRADER, R026ER	:UPDATE EXPECTED TRAM ADDRESS REG :GO READ AND CHECK TRAM ADDRESS REGISTER :IF INCREMENTED BY 1 THEN CONTINUE :TRACING F/F PROBABLY NOT PRESET
6444 6445 6446 6447	016464 016466 016470 016472	104455 000004 002462 004734			TRAP .WORD .WORD .WORD	C\$ERDF 4 TRADER R026ER	, TRACING F/F FRODABLE NOT FRESET
6448	016474			20\$:	ENDSEG		
6449 6450 6451	016474 016474 016476	104405		10000\$:	TRAP ENDIST	C\$ESEG	
6452 6453 6454	016476	104401		L10114:	TRAP	CSETST	

55 56 57 58 59 60 61 62 63 64 65 66 67 68	0-SEP-81	15:42		SBITL	CHECK TEST 31 EST WILL VIA TH EGISTER ERO AND NG OF CORESS R ACING F RAM ADD ST L AR THE T ENTED B	CDALS H AND TRADIO H CHECK CDALS H AND THE TRACE SIGNAL "CTR L" WHEN BIT 5 IS SET TO A ON THE SIGNALS TRANST HOALG IN CONTROL REGISTER WILL NOT GET LIP-FLOP IS SET TO A RESS REGISTER BIT TO E PULSED VIA THE SETTEST WILL THEN CHECK TO YOME VIA THE SIGNAL	RAD10 H TO INHIBIT PULSES ON CTR L E RAM ADDRESS REGISTER CAN BE INCREMENTED I THE TRACING FLIP-FLOP IS SET TO A ONE, IE, TRACE RAM ADDRESS REGISTER BIT 10 IS SE I AND TRST L ARE PULSED VIA THE SETTING AND ITER O. THE TEST WILL CHECK THAT THE TRACE INCREMENTED BY ONE VIA THE SIGNAL CTR L WH ONE, CDAL REGISTER BIT 5 IS SET TO A ONE, IS SET TO A ONE, AND THE SIGNALS TRANST H ING AND CLEARING OF CDAL6 IN CONTROL REGIS THAT THE TRACE RAM ADDRESS REGISTER CAN BE CTR L WHEN THE TRACING FLIP-FLOP IS SET TO	EN
69 70 71 72 73 74 016500 75 016500 76				SETTING	SET TO	A ONE, AND THE SIGNAL LEARING OF CDALE IN (TO A ZEROR, TRACE RAM ADDRESS REGISTER BIT S TRANST H AND TRST L ARE PULSED VIA THE ONTROL REGISTER 0.	
77 016500 78 79 016504	004737	005474			JSR BGNSEG	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER	
80 016504 81 82 83 84	104404				TRAP SET CD BITS I	N THE LOW BYTE. WHEN	TROL REGISTER O AND CLEAR ALL OTHER R/W CDAL5 H IS SET TO A ONE, TRACING WILL BE DRESS REGISTER BIT 10 IS SET TO A ONE.	
88 016520 89 016522 90 016522 91 016524 92 016526 93 016530 94 016532 95 016532	112737 004737 001405 104455 000001 000000 004604 104406	000040 006102	002370		MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#CDAL5,ROLOAD PC,LDRDRO 1\$ 1,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE LOADED LOAD, READ AND CHECK CONTROL REG 0 IF LOADED OK THEN CONTINUE CONTROL REGISTER 0 NOT EQUAL EXPECTED	
96 97 98 99 00 01		•			PDAL6 SET TO CAUSE WILL B	H TO A ONE WILL CAUSE THE HIGH STATE. PDA THE SIGNAL PTERO L TO	P BY SETTING PDALE H TO A ONE. SETTING THE OUTPUT OF THE TRACING FLIP-FLOP TO BE L BITS 3:0 WILL BE SET TO A ZERO WHICH WILD BE ASSERTED IN THE POINTER REGISTER. PDA WILL CAUSE THE FUNCTION SELECT FLIP-FLOPS (LOW).	L L5 H
03 04 016534 05 016542 06 016546 07 016550 08 016550 09 016552 10 016554	012737 004737 001405 104455 000002 000000	000100 006134	002376		MOV JSR BEQ ERRDF TRAP . WORD	#PDAL6!PTERO,R2LOAD PC,LDRDR2 2\$ 2,,R2ERUR C\$ERDF 0	:SETUP BITS TO BE LOADED :LOAD, READ AND CHECK PDAL REGISTER :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED	

016560	004704 104406				.WORD CKLOOP TRAP	R2EROR C\$CLP1	
		and the second			RELEAS	E THE PRESET SIDE OF THE	TRACING FLIP-FLOP BY SETTING PDAL6 H
016562* 016570 016574 016576 016576 016600 016602 016604 016606	042737 004737 001405 104455 000002 000000 004704 104406	000100 006134	002376	2\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL6,R2LOAD PC.LDRDR2 3\$ 2,,R2ERCR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BIT TO BE CLEARED LOAD, READ AND CHECK PDAL REGISTER IF LOADED OK THEN CONTINUE PDAL REGISTER NOT EQUAL EXPECTED
016606 016606					:LOAD	READ AND CHECK THE TRACE	RAM ADDRESS REGISTER WITH A DATA PATTERN
016610 016616 016624 016630 016632 016634 016636 016640 016642 016642	012737 012737 004737 001405 104455 000004 002462 004734 104406	001777 174000 006250	002414 002416	3\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#1777,R6LOAD #174000,R6MASK PC,LDRDR6 4\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	SETUP DATA PATTERN TO BE LOADED SETUP TO IGNORE UNUSED E TS GO'LOAD, READ AND CHECK RAM ADDR REG IF LOADED OK THEN CONTINUE TRAM ADDRESS REG ERROR - NOT = 1777
					; CDAL6 ; WILL ; ORST L ; OF THE ; TRACE ; TRANS ; CAUSE	WILL CAUSE THE SIGNALS THEN CAUSE THE SIGNAL AND TO PULSE. A PULSE SHOUL TRACING FLIP-FLOP BEING RAM ADDRESS REGISTER BITT HE AND TRST LEBEING PULSE.	ONTROL REGISTER O. SETTING AND CLEARING TRANST H AND TRST L TO BE PULSED. THIS ST L TO PULSE WHICH WILL CAUSE THE SIGNAL LD OCCUR ON THE SIGNAL CTR L AS A RESULT G SET, CDAL REGISTER BIT 5 BEING A ONE, T 10 BEING SET TO A ZERO AND THE SIGNALS SED. A PULSE ON THE SIGNAL CTR L WILL EGISTER TO BE INCREMENTED FROM 1777 TO A ONE.
016644	004737	006640		48:	JSR	PC,TRANST	SET AND CLEAR CDALE H TO PULSE TRANST H
					; CHECK ; FROM	THAT THE SIGNAL "CTR L"	ADDRESS REGISTER BIT 10 IS NOW SET TO A 1
016650 016654 016660 016662 016662 016664	005237 004737 001405 104455 000004	002414 006256			INC JSR BEQ ERRDF TRAP .WORD	R6LOAD PC,READR6 5\$ 4,TRADER,RO26ER C\$ERDF	:UPDATE EXPECTED ADDRESS TO 2000 :GO READ AND CHECK TRAM ADDRESS REGISTER :IF OK THEN CONTINUE :CTR L FAILED TO INCREMENT TRAM ADDR REG

			70/10//	1/ 655	01 15	15 0455	177 Н 1	1				
CDBA.	P11 1	0-SEP-81	15:42	10-2EP	TEST 31	15 PAGE	DALS H AND TRA	D10 H TO IN	HIBIT PULSE	S ON CTR L		
6567	016672 016672	104406				CKLOOP TRAP	C\$CLP1					
6568 6569 6570 6571 6572 6573 6574 6575 6576						:TRANST :ANST L :PULSED. :BIT 5 I :A ONE E :TRANST	THE SIGNAL CDAL H AND TRST L T TO BE PULSED W NO PULSE SHO IS SET TO A ONE EVEN THOUGH THE H AND TRST L W UNCHANGED AFTE	O BE PULSED HICH WILL T HULD OCCUR O AND TRACE TRACING FL HERE PULSED.	THIS WIL THEN CAUSE TO THE SIGNA RAM ADDRESS IP-FLOP IS THE TRACE	L THEN CAU HE SIGNAL L CTR L WH REGISTER SET TO A O	SE THE SIGNAL ORST L TO BE SEN CDAL REGIST BIT 10 IS SET INE AND THE SIG	TO
6578	016674	004737	006640		5\$:	JSR	PC,TRANST		SET AND CLE	AR CDALE H	TO PULSE TRAN	IST
6580 6581 6582 6583						GET INC	ND CHECK THE TREMENTED BY A NE AND TRACE RA	PULSE ON "C	TR L" WHEN	CDAL REGIS	TER BIT 5 WAS	NOT SET
6584 6585 6586 6587 6588	016700 016704 016706 016706	004737 001405 104455	006256			JSR BEQ ERRDF TRAP	PC.READR6 6\$ 4.TRADER.RO26E C\$ERDF		IF NO CHANG	E THEN CON	RAM ADDRESS RE	G
6589 6590 6591 6592	016710 016712 016714 016716	000004 002462 004734				CKLOOP	TRADER RO26ER					
6593 6594 6596	016716	104406				SET THE	SIGNAL CDALS	H TO A ZERO	TO ALLOW A	PULSE TO	BE GENERATED O	IN
6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608	016720 016726 016732 016734 016736 016740 016742 016744 016744	042737 004737 001405 104455 000001 000000 004604 104406	000040 006102	002370	6\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL5,ROLOAD PC.LDRDRO 7\$ 1,.ROEROR C\$ERDF 1 0 ROEROR C\$CLP1		SETUP BIT T LOAD, READ IF LOADED C CONTROL REG	AND CHECK	REGISTER 0	
6609 6610 6611 6612 6613 6614 6615 6616 6617						;TRANST ;ANST L ;PULSED ;TRACING ;TO A ZE ;THE SIG	THE SIGNAL CDA H AND TRST L T TO BE PULSED W A PULSE SHOU FILP-FLOP BEI FRO, TRACE RAM GNALS TRANST H WILL CAUSE THE D 2001.	O BE PULSED HICH WILL T HICH OCCUR ON NG SET TO A ADDRESS REG AND TRST L	THIS WIL THEN CAUSE T N THE SIGNAL N ONE, CDAL GISTER BIT 1 BEING ASSER	HE SIGNAL CIR L AS REGISTER B O BEING SE	ORST L TO BE A RESULT OF TH IT 5 BEING SET T TO A ONE AND USE ON THE SIG)
6619	016746	004737	006640		75:	JSR	PC,TRANST		SET AND CLE	AR CDAL6 H	TO PULSE TRAN	ST
6621 6622						READ AM	ND CHECK THE TRENTED BY ONE VI	ACE RAM ADE	RESS REGIST ON THE SIGNA	ER TO CHEC	K THAT IT WAS WHEN COALS H I	S

							I 11						
CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15:1 TEST 31:	PAGE CHECK	CDALS H AND	TRAD10	H TO IM	NHIBIT	PULSES	ON CT	R L	
6623					:SET TO	A ZERO AND	TRACE R	AM ADDR	RESS RE	EGISTER	BIT 1	O IS SET	TO A ONE.
6624 6625 6626 6627	016752 016756 016762 016764	005237 004737 001404	002414 006256		INC JSR BEQ ERRDF	R6LOAD PC,READR6 8\$ 4,TRADER,RO	126FR		READ /	AND CHE	CK TRA	E	2001 ADDRESS REG
6626 6627 6628 6629 6630 6631 6633 6633 6635 6636 6637 6638 6639 6640	016764 016766 016770 016772 016774	104455 000004 002462 004734		8\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF TRADER ROZGER	ZOLA			TAILLE		TRAFT AL	DAESS REG
6635	016774	104405		10000\$:	TRAP	CSESEG							
6637	016/76			L10115:	ENDIST								
6639	016776	104401		LIOTIS:	TRAP	CSETST							

6641			15:42		CDTTI		RACE RAMS VIA SIGNALS	
5642					.38111	1531 32	: LUAD TRACE RAMS VIA	SIGNALS CTR H AND CTR L
644 644							L CHECK THAT THE TRAC	E RAMS CAN BE LOADED FROM THE TRACE RAM
646							LOAD AND CHECK THE T	RACE RAM DATA IN BUFFERS WITH THE FOLLOWING
6648					: PATTE	RNS: DI 15:0	- DATA PATTERN OF 15	1515
650					: TR	DI 31:16	- DATA PATTERN OF 11	3131 4747
6652					: TR	DI 59:48	- DATA PATTERN OF 00	5555
6653 6654 6655					: REGIS : IN BU	TER O. FFERS.	THE SIGNAL TRSLO L WI THE TEST WILL LOAD AD	SLO L BY CLEARING THE LOW BYTE OF CONTROL LL ENABLE THE OUTPUTS OF THE TRACE RAM DATA DRESS O INTO THE TRACE RAM ADDRESS REGISTER
6656 6657					; TRACI	NG FLIP-	FLOP BY SETTING PDAL6	CE RAMS. THE TEST WILL THEN PRESET THE IN CONTROL REGISTER 2. THE TEST WILL NOW
6658 6659								CONTROL REGISTER O. SETTING AND CLEARING N THE PRESET STATE, WILL CAUSE THE SIGNALS
6660 6661					; CTR L	AND CTR	H TO PULSE. THE SIG	NAL CTR L WILL CAUSE THE TRACE RAM ADDRESS THE SIGNALS CTR L AND CTR H WILL LOAD THE
5662					: TRACE	RAMS WI	TH THE DATA STORED IN	THE TRACE RAM DATA IN BUFFER BITS TRDI 55:
6663 6664					: ADDRE	SS REGIS	TER INCREMENTED TO AD	THE PROGRAM WILL CHECK THAT THE TRACE RAM DRESS ONE. THE TEST WILL THEN RESET THE
6665 6666					: TRACE	L BY SE	RESS REGISTER TO ADDR	ESS O. THE TEST WILL THEN ASSERT THE SIGNA 2 TO A ONE IN CONTROL REIGSTER O. THE SIGN
5667 5668 5669					: TRSL1 : ZERO : TRACE	L WILL	ENABLE THE TRACE RAMS	TO BE READ. THE TEST WILL NOW READ ADDRESS DATA TO BE THAT WHICH WAS WRITTEN INTO THE
6670					•			
672 0 673 0	17000				T32::	BGNTST		
6674 0 6675	17000	004737	005474			JSR	PC.INITED	SELECT AND INITIALIZE STATE ANALYZER
676 0	17004				772 1.	BGNSUB		
477 A	17004	104402			132.1:	TRAP	C\$8SUB	
677 0 678 0	17004						DEAD AND CHECK TRACE	RAM DATA IN BUFFER 15:0 WITH A DATA PATTERN
6677 0 6678 0 6679 6680	17004					:LOAD .: 0F 151		NATI DATA IN BOTTER 13:0 WITH A DATA FATTERN
0680			151515	002414		:OF 151	515.	
0680	017006 017014	012737 004537	151515 006426	002414		OF 151	#151515,R6LOAD R5,TRDIBF	SETUP DATA TO BE LOADED SLOAD, READ AND CHECK TRAM DATA IN BUF
0680	017006 017014 017020 017022	012737		002414		: OF 151	#151515,R6LOAD	SETUP DATA TO BE LOADED
0680	017006 017014 017020	012737 004537		002414	L10117:	OF 151 MOV JSR .WORD	#151515,R6LOAD R5,TRDIBF	SETUP DATA TO BE LOADED SLOAD, READ AND CHECK TRAM DATA IN BUF
0680	017006 017014 017020 017022 017022 017022	012737 004537 000005		002414		MOV JSR .WORD ENDSUB	#151515,R6LOAD R5,TRDIBF PTER5	SETUP DATA TO BE LOADED SLOAD, READ AND CHECK TRAM DATA IN BUF
0680	017006 017014 017020 017022 017022 017022	012737 004537 000005		002414	L10117:	MOV JSR .WORD ENDSUB	#151515,R6LOAD R5,TRDIBF PTER5 C\$ESUB	SETUP DATA TO BE LOADED SLOAD, READ AND CHECK TRAM DATA IN BUF
5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691	017006 017014 017020 017022 017022 017022	012737 004537 000005 104403		002414		MOV JSR WORD ENDSUB TRAP BGNSUB	#151515,R6LOAD R5,TRDIBF PTER5 C\$ESUB	SETUP DATA TO BE LOADED ;LOAD, READ AND CHECK TRAM DATA IN BUF

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP		15 PAGE : LOAD T	140 RACE RAMS VIA SIGNALS CT	R H AND CTR L		
6697 6698 6699 6700	017026 017034 017040 017042	012737 004537 000006	113131 006426	002414		MOV JSR .WORD ENDSUB	#113131,R6LOAD R5,TRDIBF PTER6	SETUP DATA PATTERN TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BUF SELECT TRDI BITS 31:16		
6701 6702 6703	017042 017042	104403			L10120:	TRAP	C\$ESUB			
6704	017044				*** 7	BGNSUB				
6705 6706	017044	104402			132.3:	TRAP	C\$BSUB			
6707 6708 6709 6710						:LOAD R :OF 074	EAD AND CHECK TRACE RAM	DATA IN BUFFER 47:32 WITH DATA PATTERN		
6711 6712 6713 6714	017046 017054 017060 017062	012737 004537 000007	074747 006426	002414		MOV JSR .WORD ENDSUB	#074747,R6LOAD R5,TRDIBF PTER7	; SETUP DATA PATTERN TO BE LOADED ; LOAD, READ AND CHECK TRAM DATA IN BUF ; SELECT TRDI BITS 47:32		
6715 6716	017062 017062	104403			L10121:	TRAP	C\$ESUB			
6717 6718	017064				770 /	BGNSUB				
6719 6720	017064 017064	104402			132.4:	TRAP	C\$BSUB			
6720 6721 6722 6723 6724						:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER 59:48 WITH DATA PATTERN :OF 005555				
6726 6727 6728	017066 017074 017100 017102	012737 004537 000010	005555 006426	002414	. 10122	MOV JSR .WORD ENDSUB	#005555,R6LOAD R5,TRDIBF PTER8	SETUP DATA PATTERN TO BE LOADED LOAD, READ AND CHECK TRAM DATA IN BUF SELECT TRDI BITS 59:48		
6729 6730	017102 017102	104403			L10122:	TRAP	C\$ESUB			
6731 6732	017104 017104	7104		132.5:	BGNSUB					
6734	017104	104402			132.5.	TRAP	C\$BSUB			
6732 6733 6734 6735 6736 6737 6738 6739						:WILL A	LOW BYTE OF CONTROL REGI SSERT THE SIGNAL TRSLO L RAM DATA IN BUFFERS	STER O. CDAL3 AND CDAL2 BEING CLEARED WHICH WILL ENABLE THE OUTPUTS OF THE		
6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751	017106 017112 017116 017120 017120 017122 017124 017126 017130 017130	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 1\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1 READ AND CHECK TRACE RAM	;SETUP TO CLEAR LOW BYTE ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED ADDRESS REGISTER WITH ADDRESS O		
6752										

HARDWARE TESTS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42			16-SEP	-81 15: TEST 32	15 PAGE : LOAD T	141 RACE RAMS VIA SIGN	IALS CTR H AND	CTR L		
6753 6754	017132 017136	005037 004737	006374 006310		15:	CLR	TRADRS PC,TRADLD	SET A	DDRESS TO BE LO AD AND CHECK TR	ADED TO O ACE RAM ADDRESS REG
6755 6756 6757 6758							AL6 IN CONTROL REG GH STATE.	ISTER 2 TO PR	ESET THE TRACIN	G FLIP-FLOP TO
6759 6760 6761 6762 6763 6764 6765 6766	017142 017150 017154 017156 017156 017160 017162 017164 017166	052737 004737 001405 104455 000002 000000 004704	000100 006134	002376		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#PDAL6,R2LOAD PC,LDRDR2 2\$ 2,R2EROR C\$ERDF 0 R2EROR	: GO LO:	BIT TO BE LOAD AD, READ AND CH ADED OK THEN CO TER 2 NOT EQUAL	ECK REGISTER 2
6768 6769	017166	104406				TRAP	C\$CLP1			
6770 6771 6772 6773 6774 6775 6776 6777 6778 6779						:WILL C :CAUSE :TO PUL :SIGNAL :THE SI :ADDRES :WILL L	AUSE THE SIGNALS T THE SIGNAL ANST L SE. WHEN THE TRAC S TRANST H AND TRS GNALS CTR L AND CT	RANST H AND TO PULSE WHICH ING FLIP-FLOP T L ARE BEING R H. THE SIGN NCREMENTED BY THE TRACE RAM	RST L TO PULSE. H WILL CAUSE TH IS IN THE PRES PULSED, A PULS NAL CTR L WILL ONE. THE SIGN	E SIGNAL ORST L ET STATE AND THE E WILL OCCUR ON CAUSE THE TRACE RAM ALS CTR L AND CTR H
.6780	017170	004737	006640		2\$:	JSR	PC,TRANST	;SET A	ND CLEAR CDAL6	IN CONTROL REG 0
6782 6783 6784							RACE RAM ADDRESS R			
5785 6786 6787 6788	017174 017202 017206 017210	012737 004737 001405	000001 005256	002414	4\$:	MOV JSR BEQ ERRDF	#1,R6LOAD PC,READR6 5\$ 4,TRADER,R026ER	:GO RE	DRESS ONE THEN	AM ADDRESS REGISTER
6789 6790 6791 6792 6793 6794 6795	017210 017212 017214 017216 017220 017220	104455 000004 002462 004734 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$ERDF TRADER R026ER	, CIR L	FAILED TO INCK	EMENT ADDRESS REG
6796 6797 6798							THE TRACE RAM ADDR T FROM ROUTINE 'TR			HE POINTER REGISTER TERO L ASSERTED.
6799 6800	017222	004737	006310		5\$:	JSR	PC, TRADLD	;RESET	TRAM ADDRESS R	EGISTER TO 0
6801 6802 6803						; SIGNAL	AL2 TO A ONE AND C TRSL1 L TO BE ASS RAMS SELECTED TO B	ERTED. THE S.	N CONTROL REGIS IGNAL TRSL1 L W	TER 0 TO CAUSE THE
6804 6805 6806 6807 6808	017226 017234 017240 017242	052737 004737 001405	000004 006102	002370		BIS JSR BEQ ERRDF	#CDAL2,ROLOAD PC,LDRDRO 6\$ 1,,ROEROR	: GO LO	BIT TO BE SET AD, READ AND CH ADED OK THEN CO TER O NOT EQUAL	NTINUE

			70/10//	1/ ***	01 15	15 DACE	M 11				
CVCDBA.	P11 1	0-SEP-81	30(1046)	10-2EP	TEST 32	15 PAGE : LOAD T	RACE RAMS VIA SIGNALS	TR H AND CTR L			
6809 6810 6811 6812 6813 6814 6815 6816 6817	017242 017244 017246 017250 017252	104455 000001 000000 004604				TRAP .WORD .WORD .WORD CKLOOP	CSERDF 1 0 ROEROR				
6814	017252	104406				TRAP	C\$CLP1				
6816						:ASSERT	THE SIGNAL PTERT L IN	THE POINTER REGISTER VIA CONTROL REG 2.			
6818 6819	017254 017260	004537 000001	006376		6\$:	JSR .WORD	R5.ASSERT PTER1	;GO ASSERT PTER1			
6821						READ T	RACE RAM DATA BITS TRD	15:0 FOR A DATA PATTERN OF 151515			
6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6830 6831 6833 6834 6835 6837	017262 017270 017274 017300 017302 017302 017304 017306 017310 017312	012737 005037 004737 001405 104455 000004 002776 004764	151515 002416 006256	002414	7\$:	MOV CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#151515,R6LOAD R6MASK PC,READR6 8\$ 4,TRAM15,TRAMER C\$ERDF 4 TRAM15 TRAMER	;SETUP DATA PREVIOUSLY LOADED ;SETUP TO READ ALL 16 BITS ;CHECK TRACE RAM DATA BITS TRDI 15:0 ;IF DATA OK THEN CONTINUE ;CTR L+H FAILED TO LOAD DATA			
6833 6834	01/312	104406				TRAP	C\$CLP1				
6835						:ASSERT	THE SIGNAL PTER2 L IN	THE POINTER REGISTER VIA CONTROL REG 2			
6837 6838 6839	017314 017320	004537	006376		8\$:	JSR .WORD	R5.ASSERT PTER2	GO ASSERT PTER2			
6840 6841						READ T	RACE RAM DATA BITS TRD	31:16 FOR A DATA PATTERN OF 113131.			
6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853	017322 017330 017334 017336 017336 017340 017342 017346 017346	012737 004737 001405 104455 000004 003032 004764 104406	113131 006256	002414	9\$:	MOV JSR BEQ ERRDF TRAP .WGRD .WORD CKLOOP TRAP	#113131,R6LOAD PC.READR6 10\$ 4,TRAM31,TRAMER C\$ERDF 4 TRAM31 TRAMER C\$CLP1	SETUP DATA PREVIOUSLY LOADED CHECK TRACE RAM DATA BITS 31:16 IF DATA OK THEN CONTINUE CTR L+H FAILED TO LOAD DATA			
6852 6853						:ASSERT	ASSERT THE SIGNAL PTERS L IN THE POINTER REGISTER VIA CUNTROL REG 2				
6854 6855 6856	017350 017354	004537 000003	006376		10\$:	JSR .WORD	RE ASSERT PTER3	GO ASSERT PTER3			
6857 6858						:READ T	RACE RAM DATA BITS TRD	47:32 FOR A DATA PATTERN OF 074747			
6859 6860 6861 6862 6863 6864	017356 017364 017370 017372 017372	012737 004737 001405 104455	074747 006256	002414	11\$:	MOV JSR BEQ ERRDF TRAP	#074747,R6LOAD PC,READR6 12\$ 4,TRAM47,TRAMER C\$ERDF	:SETUP DATA PATTERN PREVIOUSLY LOADED :CHECK TRACE RAM DATA BITS 47:32 :IF LOADED OK THEN CONTINUE :CTR L+H FAILED TO LOAD DATA			

HADDUAD	E TESTS	MACV11	30(1046)	14-550	-01 15.	15 DACE	1/3 6 11	
CVCDBA.		0-SEP-81	15:42	10-327	-81 15: TEST 32	: LOAD TI	RACE RAMS VIA SIGNALS CT	R H AND CTR L
6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876	017374 017376 017400 017402 017402	000004 003067 004764 104406				.WORD .WO.D .JORD CKLOOP TRAP	TRAM47 TRAMER C\$CLP1	
6870 6871 6872	011.402	101100						HE POINTER REGISTER VIA CONTROL REG 2
6873 6874 6875	017404 017410	004537 000004	006376		12\$:	JSR .WORD	R5, ASSERT PTER4	GO ASSERT PTER4
6876						:READ T	RACE RAM DATA BITS TRDI	55:48 FOR A DATA PATTERN OF 155
6878 6879 6880 6881 6882 6883	017412 017420 017426 017432 017434 017434	012737 012737 004737 001404 104455	000155 177400 006256	002414 002416	35:	MOV MOV JSR BEQ ERRDF TRAP	#155,R6LOAD #177400,R6MASK PC,READR6 14\$ 4,TRAM55,TRAMER C\$ERDF	;SETUP DATA PREVIOUSLY WRITTEN -4 BITS ;SETUP TO IGNORE UNUSED BITS ;CHECK TRACE RAM DATA BITS 55:48 ;IF DATA OK THEN CONTINUE ;CTR L+H FAILED TO LOAD DATA
6884 6885 6886 6887 6888	017436 017440 017442 017444 017444	000004 003124 004 34			14\$:	.WORD .WORD .WORD ENDSUB	TRAM55 TRAMER	
6889 6890	017444	104403			L10123:	TRAP ENDIST	C\$ESUB	
6891 6892 6893	017446	104401			L10116:	TRAP	CSETST	

```
.SBITL TEST 33: OR ADDRESS REG TEST (1'S + O'S, O'S + 1'S)
6894
6895
6896
6897
                                            THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS (ORAD 3:0) BY LOADING AN
6898
                                             ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND THEN AN ALTERNATING ZEROES
                                             AND ONES DATA PATTERN (05). TO WRITE AND READ THE OR ADDRESS REGISTER, THE PROGRAM WILL CLEAR CONTROL REGISTER 0 BITS (CDAL 7:0). CDAL7 BEING A ZERO
6899
6900
                                             WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER. THE PROGRAM WILL SET
6901
                                            PDAL3 TO PDALO TO ALL ONES WHICH WILL CAUSE THE SIGNAL PTER15 L TO BE ASSERTED IN THE POINTER REGISTER. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H. THE
6903
6904
6905
6906
                                             SIGNAL WPT15 H WILL LOAD THE DATA ON THE WRITE COMMAND INTO OR ADDRESS REGIS-
                                            TER BITS ORAD3 TO ORADO. ON A READ COMMAND TO CONTROL REGISTER 6 WITH THE
6907
                                           ; SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT15 H. THE
6908
                                           : SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER.
6909
6910
6911
      017450
                                                   BGNTST
6912
      017450
                                          133::
6913
      017450
               004737 005474
                                                    JSR
                                                             PC.INITED
                                                                                   SELECT AND INITIALIZE STATE ANALYZER
6914
6915 017454
                                                    BGNSEG
6916 017454
              104404
                                                    TRAP
                                                             C$BSEG
6917
                                                    CONTROL REGISTER O BITS COAL 7:0 ARE CLEARED IN THE ROUTINE "INITED".
6918
                                                    CDAL BEING A O WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER.
6919
6920
                                                    SET THE SIGNAL PTERTS L IN THE SE FER REGISTER BY LOADING ALL ONES
6921
6922
                                                    :INTO PDAL BITS 3:0 IN CONTROL REG STER 2.
6923
                                                                                      GO ASSERT PTER15
6924 017456 004537 006376
                                                    JSR
                                                             R5, ASSERT
6925 017462 000017
6926
                                                    . WORD
                                                            PTER15
                                                    ; WRITE, READ AND CHECK OR ADDRESS REGISTER WITH AN ALTERNATING ONES
6927
                                                    ; AND ZEROES DATA PATTERN (12). THE SIGNAL WPT15 H WILL PULSE ON A
6928
6929
                                                    WRITE COMMAND TO CONTROL REGISTER 6. THE SIGNAL RPT15 H WILL PULSE
6930
                                                    ON A READ COMMAND TO CONTROL REGISTER 6.
6931
      017464
                         000012
                                                           #12,R6LOAD
. #177760,R6MASK
6932
                                 002414 15:
                                                                                        SETUP ONES AND ZEROES DATA PATTERN
               012737
                                                    MOV
                012737
                                                                                        SETUP TO IGNORE UNUSED BITS
6933
      017472
                                 002416
                                                    MOV
               004737
                                                                                        ; LOAD, RAD AND CHECK OR ADDRESS REG
6934
      017500
                         006250
                                                    JSR
                                                             PC, LDRDR6
6935
      017504
               001405
                                                                                        : IF LOADED OK THEN CONTINUE
                                                    BEQ
      017506
6936
                                                    ERRDF
                                                             4, ORADER, ROZGER
                                                                                        OR ATTRESS REG NOT EQUAL 12
6937
      017506
                                                    TRAP
                                                             CSERDF
                104455
6938
      017510
                000004
                                                    . WORD
6939 017512
                                                    . WORD
                003161
                                                             ORADER
6940 017514
                004734
                                                    . WORD
                                                             ROZGER
6941
      017516
                                                    CKLOOP
6942
      017516 104406
                                                    TRAP
                                                             CSCLP1
6943
```

6944 6945 6946 6947 6948 6949						WRITE, READ AND CHECK OR ADDRESS REGISTER WITH AN ALTERNATING ZE JES AND ONES DATA PATTERN (05). THE SIGNAL WPT15 H WILL PULSE ON A WRITE COMMAND TO CONTROL REGISTER 6. THE SIGNAL RPT15 H WILL PULSE ON A READ COMMAND TO CONTROL REGISTER 6.				
6949 6950 6951 6952 6953	017520 017526 017532 017534	012737 004737 001404	000005 006250	002414	2\$:	MOV JSR BEQ ERRDF	#5,R6LOAD PC,LDRDR6 3\$ 4,ORADER,R026ER	SETUP ZEROES AND ONES DATA PATTERN LOAD, READ AND CHECK OR ADDRESS REG IF LOADED OK THEN CONTINUE OR ADDRESS REG NOT EQUAL TO 5		
6954 6955 6956 6957 6958	017534 017536 017540 017542 017544	104455 000004 003161 004734			3\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 4 ORADER ROZGER			
6959	017544	104405			10000\$:	TRAP	C\$ESEG			
6961 6962 6963	017546				L10124:	ENDIST				
6964	017546	104401			2101291	TRAP	CSETST			

5					.SBTTL	TEST 34	: OR ADDRESS REG TEST	USING BINARY COUNT PATTERN
6789012					: COUNT	PATTERN	L CHECK THE OR ADDRESS I. THE DATA PATTERN WI ERN 17 HAS BEEN LOADED	REGISTER BITS ORAD 3:0 USING A BINARY LL START AS ZERO AND BE INCREMENTED UNTIL AND CHECKED.
5	017550				*7/	BGNTST		
45678	017550 017550 017554 017562	004737 012737 005037	005474 177760 002414	002416	T34::	JSR MOV CLR	PC, INITED #177760, R6MASK R6LOAD	SELECT AND INITIALIZE STATE ANALYZER SETUP TO IGNORE UNUSED BITS SETUP INITIAL PATTERN TO 0
0						:"INITE	DE REGISTER O BITS CDAL D''. THE SIGNAL CDAL? E OR ADDRESS REGISTER.	7:0 ARE CLEARED ON EXIT FROM ROUTINE SEING CLEARED WILL ENABLE THE OUTPUTS
23	017566 017566	104404			1\$:	BGNSEG TRAP	C\$BSEG	
5						SET TH	E SIGNAL PTER15 L IN T ONES IN CONTROL REGIS	HE POINTER REGISTER BY SETTING PDAL 3:0
9	017570 017574	004537 000017	006376			JSR .WORD	R5.ASSERT PTER15	GO ASSERT PTER15 L
234567						; IN LOC ; WHEN A ; BE ISS ; CONTRO	CATION 'R6LOAD'. A PUL WRITE COMMAND IS ISSU SUED ON THE SIGNAL RPT1 DL REGISTER 6. THE SIG	ADDRESS REGISTER WITH THE DATA PATTERN SE WILL BE ISSUED ON THE SIGNAL WPT15 HOLD TO CONTROL REGISTER 6. A PULSE WILL 5 HOWHEN A READ COMMAND IS ISSUED TO SNAL WPT15 HOW WILL WRITE THE OR ADDRESS REGISTER.
800	017576 017-02 017604	004737 001404	006250		2\$:	JSR BEQ ERRDF	PC,LDRDR6 3\$ 4,ORADER,RO26ER	GO LOAD, READ AND CHECK OR ADDRESS REC IF LOADED OK THEN CONTINUE OR ADDRESS REGISTER NOT EQUAL EXPECTED
	017604 017604 017606 017610 017612 017614	104455 000004 003161 004734			3\$:	TRAP .WORD .WORD .WORD ENDSEG	C\$ERDF 4 ORADER R026ER	, ON ADDRESS REGISTER NOT ENORE EXPECTED
7 8 9	017614	104405			10000\$:	TRAP	CSESEG	
0 1 2 3	017616 017622 017630 017632	005237 032737 001756	002414	002414		INC BIT BEQ ENDIST	R6LUAD MBIT4,R6LOAD 1\$; INCREMENT THE DATA PATTERN BY 1 ; CHECK IF DONE ; IF NOT LOAD AND CHECK NEXT PATTERN
456	017632	104401			L10125:	TRAP	CSETST	

```
7017
                                                 SBITL TEST 35: OR ARRAY DATA TEST - ORO 7:0 (1'S + 0'S, 0'S + 1'S)
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
                                                   THIS TEST WILL CHECK EACH LOCATION OF THE OR ARRAY RAM (ORO 7:0) WITH AN
                                                   ALTERNATING ONES AND ZEROES DATA PATTERN (252) AND AN ALTERNATING ZEROES AND
                                                   ONES DATA PATTERN (125).
                                                   THE FOLLOWING SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE OR ARRAY RAM:
                                                   THE TEST WILL CLEAR ALL THE LOW BITS IN CONTROL REGISTER O TO INITIALIZE CONTROL REGISTER O. CDAL7 ON A ZERO WILL ENABLE THE OUTPUTS OF THE OR
                                                   ADDRESS REGISTER. CDAL4 ON A ZERO WILL ALLOW ONLY ONE AND/OR ARRAY RAMS TO
                                                   BE SELECTED VIA THE POINTER REGISTER. THE OR ARRAY RAMS WILL BE SELECTED IN
                                                   THIS TEST BY SETTING PTER15 L IN THE POINTER REGISTER WHICH WILL CAUSE THE
                                                   SIGNAL PLSL15 L TO BE ASSERTED. THE SIGNAL PLSL15 L WILL ENABLE THE OR ARRAY
                                                   RAMS TO BE WRITTEN OR READ. THE TEST WILL LOAD THE ADDRESS TO BE TESTED INTO
                                                   THE OR ADDRESS REGISTER. TO LOAD THE ADDRESS, THE PROGRAM WILL ISSUE A WRITE COMMAND TO CONTROL REGISTER 6. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL
7033
7034
7035
7036
                                                   WPT15 H WHICH WILL LOAD THE OR ADDRESS REGISTER. TO READ THE OR ADDRESS REGIS-
7037
7038
7039
                                                   TER. THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 6 WHICH WILL CAUSE
                                                   A PULSE ON THE SIGNAL RPT15 H. THE SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER. THE TEST WILL NOW WRITE AND READ THE OR ARRAY RAM LOCA-
                                                   TION WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252). TO WRITE THE
7040
                                                   OR ARRAY RAM LOCATION, THE TEST WILL ISSUE A WRITE COMMAND TO CONTROL REGISTER 4. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL PTER 15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPLA 15 L. THE SIGNAL WPLA 15 L WILL WRITE THE DATA INTO THE OR ARRAY RAM LOCATION. TO READ THE OR
7041
7042
7043
7044
7045
                                                   ARRAY RAM LOCATION, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 4.
7046
                                                   THE TEST WILL NOW LOAD, READ AND CHECK THE RAM LOCATION WITH AN ALTERNATING
7047
                                                   ZEROS AND ONES DATA PATTERN (125). THE TEST WILL THEN SEQUENCE TO THE NEXT
7048
                                                   ADDRESS TO BE TESTED UNTIL ALL OR ARRAY RAM LOCATIONS HAVE BEEN CHECKED.
7049
7050
7051
       017634
                                                           BGNTST
7052
       017634
                                                135::
7053
                                                                                               SELECT AND INITIALIZE STATE ANALYZER
       017634
                  004737
                            005474
                                                           JSR
                                                                     PC.INITED
                                                                     R6LOAD
7054
7055
                 005037
       017640
                            002414
                                                                                                SETUP STARTING ADDRESS TO BE O
                                                           CLR
                 012737
                                                                      #177760 R6MASK
       017644
                            177760 002416
                                                           MOV
7056
       017652
017652 104404
7057
                                                 15:
                                                           BGNSEG
7058
7059
                                                                     C$BSEG
                                                           TRAP
                                                          CLEAR THE LOW BYTE OF CONTROL REGISTER O. CDAL7 BEING A O WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER. CDAL4 BEING A ZERO WILL CAUSE
7060
7061
7062
                                                           ONLY ONE AND/OR ARRAY RAM TO BE SELECTED VIA THE POINTER REGISTER. IN
7063
                                                           THIS TEST PTER15 L WILL SELECT THE OR ARRAY RAMS.
7064
7065
       017654
                 105037
                            002370
                                                           CLRB
                                                                     ROLOAD
                                                                                                     SETUP TO CLEAR LOW BYTE
                                                                                                    GO LOAD, READ AND CEHCK REGISTER O
7066
                 004737
       017660
                                                                     PC.LDRDRO
                            006102
                                                           JSR
                 001405
7067
       017664
                                                                                                     : IF LOADED OK THEN CONTINUE
                                                           BLO
7068
       017666
                                                           ERRDF
                                                                        ROEROR
                                                                                                     REGISTER O NOT EQUAL EXPECTED
7069
       017666
                104455
                                                           TRAP
                                                                      CSERDF
       017670
7070
                 000001
                                                           . WORD
7071
       017672
                  000000
                                                           . WORD
       017674
                  004604
                                                                     ROEROR
                                                           . WORD
```

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15 TEST 3	:15 PAGE 5: OR ARR	148 AY DATA TEST - ORO 7	:0 (1's + 0's, 0's + 1's)
7073 7074	017676 017676	104406				CKLOOP	CSCLP1	
7075 7076 7077 7078						SET TH	E SIGNAL PTERTS L IN	THE POINTER REGISTER BY SETTING PDAL 3:0
7079	017700 017704	004537 000017	006376		2\$:	JSR .WORD	RS ASSERT PTER15	GO ASSERT PIER15
7081 7082 7083 7084 7085 7086 7087 7088						PTER15 WILL L TO CON BE ISS	D''. ON A WRITE COMM L ASSERTED, A PULSE OAD THE ADDRESS INTO TROL REGISTER 6 WITH	ORESS REGISTER WITH THE CONTENTS OF LOCATION AND TO CONTROL REGISTER 6 WITH THE SIGNAL WILL BE ISSUED ON THE SIGNAL WPT15 H WHICH THE OR ADDRESS REGISTER. ON A READ COMMAND THE SIGNAL PTER15 L ASSERTED, A PULSE WILL T15 H WHICH WILL READ THE DATA FROM THE OR
7089 7090 7091 7092 7093 7094 7095 7096 7097 7098	017706 017712 017714 017714 017716 017720 017722 017724 017724	004737 001405 104455 000004 003161 004734 104406	006250		3\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD *CKLOOP TRAP	PC.LUMOR6 4\$ 4. ORADER, ROZGER C\$ERDF 4 ORADER ROZGER C\$CLP1	GO SAD AND CHECK OR ADDRESS REG
7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109						REGIST WRITTE PLSL15 IN THE O. WH PTER15 SIGNAL ARRAY	ER. AN ALTERNATING IN INTO THE LOCATION. L. THE SIGNAL PLSLIP POINTER REGISTER AND INTER A WRITE COMMAND IN LASSERTED, A PULSE WPLATE LEVEL WRITE	S L IS GENERATED BY PTER15 L BEING ASSERTED COMMAND TO CONTROL REGISTER 4 WITH THE SIGNAL WILL BE ISSUED ON THE SIGNAL WPLA15 L. THE COMMAND TO CONTROL REGISTER 4 DATA WILL
7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120	017726 017734 017742 017746 017750 017750 017752 017754 017756 017760	012737 012737 004737 001405 104455 000003 003512 004720	000252 177400 006202	002402	45:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD	#252,R4LOAD #177400,R4MASK PC.LDRDR4 5\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR	SETUP ONES AND ZEROES PATTERN SETUP TO IGNORE UNUSED BITS GO LOAD, READ AND CHECK OR ARRAY RAM IF LOADED OK THEN CONTINUE OR ARRAY RAM DATA ERROR - ORO 7:0
7121 7122	017760	104406				TRAP	(\$CLP1	

7123 7124 7125 7126						:LOAD .	READ AND CHECK OR ARRAY ER WITH AN ALTERNATING Z	RAM LOCATION ADDRESSED BY THE OR ADDRESS EROES AND ONES DATA PATTERN (125).
7128 7128 7129	017762 017770 017774	012737 004737 001404	000125	002402	5\$:	MOV JSR BEQ	#125,R4LOAD PC,LDRDR4 6\$	SETUP ZEROES AND ONES DATA PATTERN GO LOAD, READ AND CHECK OR ARRAY RAM IF DATA OK THEN CONTINUE
7130 7131 7132 7133 7134 7135 7136	017776 017776 020000 020002 020004 020006 020006	104455 000003 003512 004720			6\$: 10000\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	3, ORDATA, R4EROR C\$ERDF 3 ORDATA R4EROR	; OR ARRAY RAM DATA ERROR - ORO 7:0
7137 7138	020006	104405			100003.	TRAP	C\$ESEG	
7139 7140 7141 7142	020010 020014 020022	005237 032737 001713	002414 000020	002414		INC BIT BEQ	R6LOAD #BIT4,R6LOAD 1\$:UPDATE THE OR ADDRESS BY ONE :CHECK IF DONE ALL ADDRESSES :IF NOT THEN LOAD NEXT ADDRESS
7143 7144 7145 7146	020024 020024 020024	104401			L10126:	ENDTST TRAP	CSETST	

R5, ASSERT

PTER15

GO ASSERT PTER15

:LOAD, READ AND CHECK OR ADDRESS REGISTER WITH THE CONTENTS OF LOCATION

JSR

. WORD

25:

7199

7200 7201 7202 020102

020106

004537

000017

006376

7203						;"R6L0A	D''.			
7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214	020110 020114 020116 020116 020120 020122 020124 020126 020126	004737 001405 104455 000004 003161 004734 104406	006250		38:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,LDRDR6 4\$ 4,ORADER,R026ER C\$ERDF 4 ORADER R026ER C\$CLP1	GO LOAD READ AND CHECK OR ADDRESS REG IF LOADED OK THEN CONTINUE OR ADDRESS REGISTER NOT EQUAL EXPECTED		
7215 7216 7217						LOAD, READ AND CHECK OR ARRAY RAM LOCATION WITH DATA EQUAL TO THE ADDRESS BEING TESTED. THE DATA FOR THE TOP 4 BITS WILL BE EQUAL TO THE DATA PATTERN OF THE LOW 4 BITS.				
7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235	020130 020134 020136 020140 020142 020144 020150 020154 020160 020162	013701 006301 006301 006301 006301 063701 010137 004737 001404	002414 002414 002402 006202		45:	MOV ASL ASL ASL ADD MOV JSR BEG ERRDF	R6LOAD,R1 R1 R1 R1 R6LOAD,R1 R1,R4LOAD PC,LDRDR4 5\$ 3,ORDATA,R4EROR	GET THE ADDRESS BEING TESTED MOVE ADDRESS TO TOP 4 BITS ADD ADDRESS BACK INTO LOW 4 BITS SAVE THE DATA PATTERN GO LOAD READ AND CHECK OR ARRAY RAM IF DATA LOADED OK THEN CONINUE OR ARRAY RAM DATA ERROR (ORO 7:0)		
7229 7230 7231 7232 7233 7234 7235	020162 020164 020166 020170 020172 020172	104455 000003 003512 004720			5\$: 10000\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 3 ORDATA R4EROR CSESEG			
7236 7237 7238 7239 7240 7241 7242	020174 020200 020206 020210 020210 020210	005237 032737 001722	002414	002414	L10130:	INC BIT BEQ ENDSUB	R6LOAD #BIT4,R6LOAD 15	:UPDATE THE OR ADDRESS TO NEXT ONE :CHECK IF ALL LOCATIONS HAVE BEEN TESTED :IF NOT THEN DO NEXT LOCATION		
7243 7244 7245	020210	104403				:THE FO	LLOWING SECTION OF	CODE WILL READ EACH LOCATION OF THE OR ARRAY		
7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257	020212 020212 020212	104402			136.2:	BGNSUB TRAP	C\$85UB			
7251 7252 7253						ON ENTRANCE TO THIS SUB TEST, CDAL4 WILL BE CLEARED IN CONTROL REGISTER O, AND THE SIGNAL PTER15 L WILL BE ASSERTED IN THE POINTER REGISTER VIA CONTROL REGISTER 2.				
7255	020214	005037	002414			CLR	R6L0AD	SETUP OR ADDRESS TO START AT 0		
7257 7258	020220	104404			1\$:	BGNSEG TRAP	C\$8SEG			

7259 7260						;LOAD,R	EAD AND CHECK OR ADDRE	SS REGISTER WITH THE CONTENTS OF "R6LOAD"
7261 7262 7263 7264 7265 7266	020222 020226 020230 020230 020232	004737 001405 104455 000004	006250			JSR BEQ ERRDF TRAP .WORD	PC.LDRDR6 2\$ 4.ORADER.RO26ER C\$ERDF	GO LOAD, READ AND CHECK OR ADDRESS REG FIF LOADED OK THEN CONTINUE FOR ADDRESS REG NOT EQUAL EXPECTED
7267 7268	020232 020234 020236 020240	003161				.WORD .WORD CKLOOP	ORADER RO26ER	
7269	020240	104406				TRAP	C\$CLP1	
7270 7271 7272 7273 7274						READ A	TA FOR THE TOP 4 BITS	LOCATION TO CONTAIN AS DATA ITS OWN ADDRESS. WILL BE THE SAME AS THE DATA FOR THE LOW
7275 7276 7277 7278 7279	020242 020246 020250 020252	013701 006301 006301 006301	002414		2\$:	MOV ASL ASL ASL	R6LOAD,R1 R1 R1	GET THE ADDRESS BEING TESTED :PUT THE ADDRESS IN TOP 4 BITS :
7280 7281 7282 7283 7284 7285 7286	020254 020256 020262 020266 020272 020276 020300	006301 063701 010137 010137 004737 001404	002414 002402 002404 006216			ASL ADD MOV MOV JSR BEQ ERRDF	R1 R6LOAD,R1 R1,R4LOAD R1,R4GOOD PC,READR4 3\$ 3,ORDATA,R4EROR	ADD ADDRESS BACK INTO LOW 4 BITS SAVE DATA PATTERN PREVIOUSLY LOADED SETUP EXPECTED DATA GO READ AND CHECK OR ARRAY DATA IF DATA OK THEN CONTINUE OR ARRAY DATA NOT EQUAL TO ADDRESS
7287 7288 7289 7290 7291 7292	020300 620302 020304 020306 020310 020310	104455 000003 003512 004720			3\$: 10000\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 3 ORDATA R4EROR	, on anal bala to abble 55
7293 7294	020310	104405				TRAP	C\$ESEG	
7295 7296 7297 7298	020312 020316 020324 020326	005237 032737 001735	002414	002414		INC BIT BEQ ENDSUB	R6LOAD #BIT4,R6LOAD 1\$	CHECK IF ALL ADDRESSES CHECKED IF NOT THEN DO NEXT ADDRESS
7298 7299 7300	020326	104403			L10131:	TRAP	C\$ESUB	
7301 7302 7303 7304 7305						:THE FO :RAM CH :ING TH	LLOWING SECTION OF COD ECKING THE DATA TO EQU ELOCATION WITH DATA E	E WILL READ EACH LOCATION OF THE OR ARRAY AL ITS ADDRESS AND THEN WRITING AND CHECK- QUAL TO THE ONES COMPLEMENT OF ITS ADDRESS.
7306 7307	020330				136.3:	BGNSUB		
7308	020330	104402			150.5.	TRAP	C\$BSUB	
7310 7311 7312 7313						; THE SI	RANCE TO THIS SUB TEST GNAL, PTER15 L, WILL B L REGISTER 2.	E ASSERTED IN THE POINTER REGISTER VIA
7314	020332	005037	002414			CLR	R6LOAD	SETUP OR ADDRESS REG TO BE ADDRESS O

7315 7316 7317 7318	020336 020336	104404			1\$:	BGNSEG TRAP	C\$BSEG	
7319						: 'R6LOA	READ AND CHECK OR ADDRE	SS REGISTER WITH THE CONTENTS OF LOCATION
7319 7320 7321 7322 7323 7324 7325 7326 7327 7328 7329 7330 7331	020340 020346 020346 020350 020352 020354 020356 020356	004737 001405 104455 000004 003161 004734 104406	006250			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.LDRDR6 2\$ 4,ORADER,RO26ER C\$ERDF 4 ORADER RO26ER C\$CLP1	GO LOAD, READ AND CHECK OR ADDRESS REG IF LOADED OK THEN CONTINUE OR ADDRESS REGISTER NOT EQUAL EXPECTED
7332 7333 7334 7335						READ A ADDRES 4 BITS	S. THE DATA IN THE TOP	OCATION TO CONTAIN AS ITS DATA ITS OWN 4 BITS WILL BE THE SAME AS IN THE LOW
7335 7336 7337 7338 7339 7340 7341 7342 7344 7345 7346 7347 7348 7349 7350 7351 7352 7353	020360 020364 020366 020370 020372 020374 020400 020404 020410 020416 020416 020420 020422 020424 020426	013701 006301 006301 006301 006301 0063701 010137 010137 004737 001405 104455 000003 003512 004720	002414 002402 002404 006216		2\$:	MOV ASL ASL ASL ASL ADD MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R6LOAD,R1 R1 R1 R1 R1 R6LOAD,R1 R1,R4LOAD R1,R4GOOD PC,READR4 3\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR C\$CLP1	GET THE OR ADDRESS REG ADDRESS MOVE IT TO TOP 4 BITS ADD ADDRESS INTO LOW 4 BITS SAVE THE DATA PREVIOUSLY LOADED SETUP EXPECTED DATA GO READ AND CHECK OR ARRAY DATA IF DATA OK THEN CONTINUE OR ARRAY RAM DATA NOT EQUAL ADDRESS RAM LOCATION WITH THE DNES COMPLEMENT
7355 7356						OF ITS	ADDRESS. THE TOP 4 BIT	S WILL EQUAL THE LOW 4 BITS.
7357 7358 7359 7360 7361 7362 7363 7314 7365 7366 7367 7368 7369	020430 020434 020442 020446 020450 020450 020452 020454 020460	005137 042737 004737 001404 104455 000003 003512 004720	002402 177400 006202	002402	3\$: 4\$:	COM BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	R4LOAD #177400,R4LOAD PC.LDRDR4 4\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR	CLEAR THE HIGH BYTE OF DATA GO LOAD, READ AND CHECK OR ARRAY DATA IF DATA OK THEM CONTINUE OR ARRAY RAM DATA ERROR 1'S COMP OF ADDRESS
7368	020460 020460	104405			10000\$:	TRAP	C\$ESEG	
7370	020462	005237	002414			INC	R6L0AD	; UPDATE OR ADDRESS REGISTER ADDRESS

HARDWAR CVCDBA.		MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 36		154 AY RAM ADDRESS/SHORT TI	EST (ORO 7:0)	SEQ 0154
7371 7372 7373	020466 020474 020476	032737 001720	000020	002414	. 10172-	BIT BEQ ENDSUB	#BIT4,R6LOAD	CHECK IF ALL LOCATIONS TESTED : IF NOT THEN DO NEXT ADDRESS	
7374 7375 7376	020476	104403			L10132:	TRAP	C\$ESUB		
7377 7378 7379 7380						:THE FO :RAMS C :TESTED	HECKING THE DATA TO BE	THE ONES COMPLEMENT OF THE ADDRESS BEING	
7381 7382 7383	020500				174 /.	BGNSUB			
7384 7385	020500	104402			136.4:	TRAP	C\$BSUB		
7386 7387 7388						: AND TH	RANCE TO THIS SUB TEST E SIGNAL PTER15 L WILL L REGISTER 2.	BE ASSERTED IN THE POINTER REGISTER VIA)
7389 7390 7391	020502	005037	002414			CLR	R6LOAD	; SET OR ADDRESS TO START AT O	
7392 7393 7394	020506 020506	104404			1\$:	BGNSEG TRAP	C\$BSEG		
7395 7396						:LOAD.R	EAD AND CHECK OR ADDRE	SS REGISTER WITH CONTENTS OF "R6LOAD"	
7397 7398 7399 7400 7401 7402 7403	020510 020514 020516 020516 020520 020522 020524	004737 001405 104455 000004 003161 004734	006250			JSR BEQ ERRDF TRAP .WORD .WORD	PC.LDRDR6 2\$ 4.ORADER,RO26ER C\$ERDF 4 ORADER RO26ER	GO LOAD, READ AND CHECK OR ADDRESS REG FIF LOADED OK THEN CONTINUE FOR ADDRESS REGISTER NOT EQUAL EXPECTED	
7404	020526	104406				CKLOOP TRAP	C\$CLP1		
7406 7407 7408 7409						; COMPLE	ND CHECK OR ARRAY RAM I MENT OF ITS ADDRESS. THE S THE DATA IN THE LOW	LOCATION TO CONTAIN AS ITS DATA THE ONES HE DATA IN THE TOP 4 BITS WILL BE THE 4 BITS	
7410 7411 7412 7413 7414 7415 7416 7417 7418 7419 7420 7421 7422 7423 7424 7425 7426	020530 020534 020536 020540 020542 020544 020550 020552 020556 020566 020572 020574 020574 020576	013701 006301 006301 006301 006301 006301 005101 005101 042701 010137 010137 004737 001404	002414 002414 177400 002402 002404 006216		2\$:	MOV ASL ASL ASL ADD COM BIC MOV MOV JSR BEQ ERRDF TRAP . WORD	R6LOAD,R1 R1 R1 R1 R6LOAD,R1 R1 #177400,R1 R1,R4LOAD R1,R4GOOD PC,READR4 3\$ 3,ORDATA,R4EROR C\$ERDF 3	GET THE ADDRESS BEING TESTED MOVE IT TO THE TOP 4 BITS ADD THE ADDRESS BACK INTO LOW 4 BITS MAKE THE ONES COMPLEMENT CLEAR UNUSED BITS SAVE THE DATA PREVIOUSLY LOADED SETUP EXPECTED DATA GO READ AND CHECK OR ARRAY DATA IF DATA OK THEN CONTINUE OR ARRAY DATA NOT EQUAL 1'S COMP OF ADDRE	:SS

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-1EP	-81 15: TEST 36		155 AY RAM ADDRESS/SHORT TES	ST (ORO 7:0)	
7427 7428 7429	020602 020604 020604	004720			3\$: 10000\$:	.WORD ENDSEG	R4EROR		
7430	020604	104405			100003.	TRAP	C\$ESEG		
7432 7433 7434 7435 7436	020606 020612 020620 020622 020622	005237 032737 001732	2737 000020	0 002414		L10133:	INC BIT BEQ ENCSUB	R6LOAD #BIT4,R6LOAD 1\$:UPDATE THE OR ADDRESS REGISTER ADDRESS :CHECK IF DONE :IF NOT THEN CHECK NEXT ADDRESS
7437 7438 7439	020622 020624	104403				TRAP ENDIST	C\$ESUB		
7440 7441	7440 020624				L10127:	TRAP	CSETST		

				.SBTTL	TEST 37	7: AND ARRAY RAM TES	T - PLSLO L (1'S + 0'S, 0'S + 1'S)
				: ONES	AND ZERO	JES DATA PATTERN (12 THE AND ARRAY RAM	ON OF THE AND ARRAY RAM WITH AN ALTERNATING) AND AN ALTERNATING ZEROES AND ONES DATA BEING TESTED IS THE ONE SELECTED BY THE TRACE RAM DATA IN BUFFER BITS TRDI 3:0.
020626 020626 020626 020632 020636	004737 005037 012737	005474 002414 170377	002406	137::	BGNTST JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	SELECT AND INITIALIZE STATE ANALYZER START TRAM DATA IN BUF DATA = 0 SETUP TO IGNORE UNUSED BITS ON AND READ
020644	104404			15:	BGNSEG TRAP	C\$BSEG	
					: ALLOW : REGIST : THE SI	ONLY ONE AND/OR ARR	TROL REGISTER O. CDAL4 ON A ZERO WILL AY TO BE ENABLED AT A TIME VIA THE POINTER 2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. NABLE THE OUTPUTS OF THE TRACE RAM DATA IN
020646 020652 020656 020660 020660 020662 020664 020666 020670 020670	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED GK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
					: THE DA	ATA STORED IN LOCATI	E RAM DATA IN BUFFER BITS TRDI 15:0 WITH ON 'ROLOAD'. THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.
020672 020676	004537 000005	006426		25:	JSR .WORD	R5, TRDIBF PTER5	; LOAD, READ, CHECK TRAM DATA IN BUF 15:0 ; SELECT TRDI BITS 15:0
					: A ZERO : ASSERT	O AND THE SIGNAL PTE	GISTER O. WHEN THE SIGNAL CDAL4 IS SET TO RO L IS ASSERTED, THE SIGNAL PLSLO L WILL BE T THE AND ARRAY RAM ADDRESSED BY TRDI BITS 3:0 AMS ARE DESELECTED, THUS, THE OUTPUTS WILL
020700 020704	004537	006376			JSR .WORD	R5, ASSERT PTERO	GO ASSERT PTERO
					; WHEN A ; PTERO ; SIGNAL	A WRITE COMMAND IS I L ASSERTED, A PULSE L WPLAO L WILL WRITE	ARRAY RAM SELECTED BY THE SIGNAL PLSLO L. SSUED TO CONTROL REGISTER 4 WITH THE SIGNAL WILL OCCUR ON THE SIGNAL WPLAO L. THE THE DATA ON THE WRITE COMMAND INTO THE AND MAND TO CONTROL REGISTER 4. THE DATA WILL BE

CVCDBA.	P11 1	0-SEP-81	15:42	10-327	-81 15: TEST 37	: ANU AK	RAT RAM TEST - PESED E C	
7498 7499							ACK FROM THE AND ARRAY R	
7500 7501						; LOAD , ; AN ALT	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSLO L WITH DATA PATTERN (12).
7502 7503 7504 7505 7506 7507 7508 7509 7510 7511 7512	020706 020714 020720 020722 020722 020724 020726 020730 020732 020732	012737 004737 001405 104455 000003 003550 004720 104406	000012		38:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP .TRAP	PC, LDRDAR	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
7513 7514 7515						WRITE .	READ AND CHECK AND ARRA ERNATING ZEROES AND ONES	Y SELECTED BY THE SIGNAL PLSLO L WITH DATA PATTERN (05).
7516 7517 7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528 7529 7530 7531 7532 7533	020734 020742 020746 020750 020750 020752 020754 020756 020760 020760	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	4\$: 5\$: 10000\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	CSERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
7528	020760	104405				TRAP	CSESEG	
7529 7530 7531 7532	020762 020766 020774 020776	005237 032737 001723	002414	002414		INC BIT BEQ ENDIST	WBIT4, RELOAD	:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL 16 ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS
7533 7534 7535	020776 020776	104401			L10134:	TRAP	CSETST	

				.SBTTL	TEST 38	B: AND ARRAY RAM TE	ST - PLSL1 L (1'S + 0'S, 0'S + 1'S)
				: ONES	AND ZERO	DES DATA PATTERN (1)	ION OF THE AND ARRAY RAM WITH AN ALTERNATING 2) AND AN ALTERNATING ZEROES AND ONES DATA M BEING TESTED IS THE ONE SELECTED BY THE TRACE RAM DATA IN BUFFER BITS TRDI 7:4.
021000 021000 021000 021004	004737 005037	005474 002414		T38::	BGNTST JSR CLR	PC, INITED R6LOAD	SELECT AND INITIALIZE STATE ANALYZER START TRAM DATA IN BUF DATA = 0
021010 021016 021016	012737	170377	002406	1\$:	MOV BGNSEG TRAP	#170377,R4MASK	SETUP TO IGNORE UNUSED BITS ON AND READ
					CLEAR ALLOW REGIST	THE LOW BYTE OF COLONLY ONE AND/OR ARITER. CDAL3 AND CDAL	NTROL REGISTER O. CDAL4 ON A ZERO WILL RAY TO BE ENABLED AT A TIME VIA THE POINTER L2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
021020 021024 021030 021032 021032 021034 021036 021040 021042 021042	105037 004737 001405 104455 000001 000000 004604 104406	902370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC,LDRDRO 2\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG 0 IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
					: THE DA	ATA STORED IN LOCAT	CE RAM DATA IN BUFFER BITS TRDI 15:0 WITH ION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.
021044 021050	004537 000005	006426		2\$:	JSR . WORD	R5, TRDIBF PTERS	:LOAD READ CHECK TRAM DATA IN BUF 15:0 :SELECT TROI BITS 15:0
					A ZERO	O AND THE SIGNAL PT TED WHICH WILL SELE	EGISTER O. WHEN THE SIGNAL CDAL4 IS SET TO ERT L IS ASSERTED, THE SIGNAL PLSLT L WILL BE CT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 7:4 RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
021052 021056	004537 000001	006376			JSR .WORD	R5, ASSERT PTER1	GO ASSERT PTER1
					: WHEN / : PTER1 : SIGNAL	A WRITE COMMAND IS L ASSERTED, A PULS L WPLA1 L WILL WRIT	ARRAY RAM SELECTED BY THE SIGNAL PLSL1 L. ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL E WILL OCCUR ON THE SIGNAL WPLA1 L. THE E THE DATA ON THE WRITE COMMAND INTO THE AND MMAND TO CONTROL REGISTER 4, THE DATA WILL BE

7592						;READ B	ACK FROM THE AND ARRAY RA	AM SELECTED.
7593 7594 7595						:LOAD .: AN ALT	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL1 L WITH DATA PATTERN (12).
7596 7597 7598 7599 7600 7601 7602 7603 7604 7605	021060 021066 021072 021074 021074 021076 021100 021102 021104 021104	012737 004737 001405 104455 000003 003550 004720	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
7606 7607 7608 7609	021104	104406				:WRITE.		Y SELECTED BY THE SIGNAL PLSL1 L WITH DATA PATTERN (05).
7610 7611 7612 7613 7614 7615 7616 7617 7618 7619 7620	021106 021114 021120 021122 021122 021124 021126 021130 021132 021132	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	4\$: 5\$: 10000\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5,R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
7621 7622 7623 7624 7625 7626 7627 7628 7629	021132 021134 021142 021150 021152 021152 021152	104405 062737 032737 001722 104401	000020	002414 002414	L10135:	ADD BIT BEQ ENDIST	C\$ESEG #BIT4,R6LOAD #BIT8,R6LOAD 1\$ C\$ETST	:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL 16 ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS
. 02 /								

					.SBTTL	TEST 39	: AND ARRAY RAM TEST	- PLSL2 L (1'S + 0'S, 0'S + 1'S)
					: ONES	AND ZERO	DES DATA PATTERN (12) THE AND ARRAY RAM	ON OF THE AND ARRAY RAM WITH AN ALTERNATING AND AN ALTERNATING ZEROES AND ONES DATA BEING TESTED IS THE ONE SELECTED BY THE RACE RAM DATA IN BUFFER BITS TRDI 11:8.
021	154				139::	BGNTST		
021	154	004737 005037 012737	005474 002414 170377	002406	137	JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	; SELECT AND INITIALIZE STATE ANALYZER :START TRAM DATA IN BUF DATA = 0 ; SETUP TO IGNORE UNUSED BITS ON AND REA
021 021		104404			15:	BGNSEG TRAP	C\$BSEG	
						: ALLOW : REGIST : THE SI	ONLY ONE AND/OR ARRA	ROL REGISTER O. CDAL4 ON A ZERO WILL BY TO BE ENABLED AT A TIME VIA THE POINTER ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. HABLE THE OUTPUTS OF THE TRACE RAM DATA IN
021 021 021 021 021 021	200 204 206 206 210 212 214 216	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
						: THE DA	TA STORED IN LOCATIO	RAM DATA IN BUFFER BITS TRDI 15:0 WITH ON 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM O ADDRESS THE AND ARRAY RAMS.
021 021	220 224	004537 000005	006426		2\$:	JSR .WORD	R5.TRDIBF PTER5	:LOAD, READ, CHECK TRAM DATA IN BUF 15:0 :SELECT TRDI BITS 15:0
						: A ZERO	D AND THE SIGNAL PTER TED WHICH WILL SELECT HE OTHER AND ARRAY RA	SISTER O. WHEN THE SIGNAL CDAL4 IS SET TO REAL PLACE L WILL BE THE AND ARRAY RAM ADDRESSED BY TRDI BITS 1 MS ARE DESELECTED, THUS, THE OUTPUTS WILL
021 021 021 021 021	226 234 240 242 242 244 246	012737 004737 001405 104455 000002 000000	000002 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#PTER2,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR C\$ERDF 2	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED

7686 7687	021252 021252	104406				CKLOOP TRAP	C\$CLP1	
7688 7689 7690 7691 7692 7693 7694						;WHEN A ;PTER2 ;SIGNAL ;ARRAY	WRITE COMMAND IS ISSUED LASSERTED, A PULSE WILL WPLAZ L WILL WRITE THE	RAM SELECTED BY THE SIGNAL PLSL2 L. TO CONTROL REGISTER 4 WITH THE SIGNAL OCCUR ON THE SIGNAL WPLA2 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE AM SELECTED.
7695 7696 7697						:LOAD .	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL2 L WITH DATA PATTERN (12).
7698 7699 7700 7701 7702 7703 7704 7705 7706 7707 7708	021254 021262 021266 021270 021270 021272 021274 021276 021300 021300	012737 004737 001405 104455 000003 003550 004720 104406	000012 006166	002402	35:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#12,R4LOAD PC.LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
7709 7710 7711						WRITE .	READ AND CHECK AND ARRA ERNATING ZEROES AND ONES	Y SELECTED BY THE SIGNAL PLSL2 L WITH DATA PATTERN (05).
7712 7713 7714 7715 7716 7717 7718 7719 7720	021302 021310 021314 021316 021316 021320 021322 021324	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#5.R4LOAD PC.LDRDAR 5\$ 3.ANDERR.R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
7721 7722 7723	021326 021326 021326	104405			5\$: 10000\$:	TRAP	CSESEG	
7724 7725 7726 7727 7728	021330 021336 021344 021346	062737 032737 001712	000400 010000	002414 002414		ADD BIT BEQ ENDIST	#BIT8 R6LOAD #BIT12 R6LOAD 18	CHECK IF ALL 16 ADDRESS BY ONE THE NOT THEN DO NEXT ADDRESS
7729 7730 7731	021346 021346	104401			L10136:	TRAP	CSETST	

	11 1	0-SEP-81	17.42					3 L (1'S + 0'S, 0'S + 1'S) T - PLSL3 L (1'S + 0'S, 0'S + 1'S)	SE
23-10-67-89					: ONES	AND ZERO	DES DATA PATTERN (12 THE AND ARRAY RAM	ON OF THE AND ARRAY RAM WITH AN ALTERNATING ON OF THE ARRAY RAM	
	021350 021350 021350 021354 021360	004737 005037 012737	005474 002414 1707 /	002406	140::	JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	:SELECT AND INITIALIZE STATE ANALYZER :START TRAM DATA IN BUF DATA = 0 :SETUP TO IGNORE UNUSED BITS ON AND READ	
3	021366 021366	104404			15:	BGNSEG TRAP	C\$BSEG		
						: ALLOW : REGIST : THE ST	ONLY ONE AND/OR ARR	TROL REGISTER O. CDAL4 ON A ZERO WILL RAY TO BE ENABLED AT A TIME VIA THE POINTEP 2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. NABLE THE OUTPUTS OF THE TRACE RAM DATA IN	
3	021370 021374 021400 021402 021402 021404 021406 021410 021412 021412	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
57890						: THE DA	ATA STORED IN LOCATI	E RAM DATA IN BUFFER BITS TRDI 15:0 WITH ON "ROLOAD". THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.	
2	021414 021420	004537 000005	006426		2\$:	JSR .WORD	R5.TRDIBF PTER5	; LOAD, READ, CHECK TRAM DATA IN BUF 15:0 ; SELECT TRDI BITS 15:0	
345678						; A ZERO ; ASSER ; ALL TO	D AND THE SIGNAL PTE TED WHICH WILL SELEC	GISTER O. WHEN THE SIGNAL CDAL4 IS SET TO RAIL IS ASSERTED, THE SIGNAL PLSL3 L WILL BE IT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 15:1 RAMS ARE DESELLCTED, THUS, THE OUTPUTS WILL	2.
1 2 3 4 5 6	021422 021430 021434 021436 021436 021440 021442 021444	012737 004737 001405 104455 000002 000000 004704	000003 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#PTER3,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF 2 0 R2EROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	

HARDWARE CVCDBA.	TESTS	MACY11 0-SEP-81	30(1046)		-81 15: TEST 40		163 RAY RAM TEST - PLSL3 L	(1'S + 0'S, 0'S + 1'S)
7788 7789	021446 021446	104406				CKLOOP TRAP	C\$CLP1	
7790 7791 7792 7793 7794 7795 7796						; WHEN A ; PTER3 ; SIGNAL ; ARRAY	WRITE COMMAND IS ISSUE L ASSERTED, A PULSE WIL WPLA3 L WILL WRITE THE	Y RAM SECTED BY THE SIGNAL PLSL3 L. D TO CONTROL REGISTER 4 WITH THE SIGNAL L OCCUR ON THE SIGNAL WPLA3 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE RAM SELECTED.
7798							READ AND CHECK AND ARRA ERNATING ONES AND ZEROE	Y RAM SELECTED BY THE SIGNAL PLSL3 L WITH S DATA PATTERN (12).
7800 7801 7802 7803 7804 7805	021450 021456 021462 021464 021464	012737 004737 001405	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF	SETUP DATA TO BE LOADED GO LOAD.READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
7806 7807 7808 7809	021466 021470 021472 021474	000003 003550 004720				.WORD .WORD .WORD CKLOOP	ANDERR R4FROR	
7810 7811	021474	104406				TRAP	C\$CLP1	
7812 7813 7814						:WRITE,	READ AND CHECK AND ARR ERNATING ZEROES AND ONE	AY SELECTED BY THE SIGNAL PLSL3 L WITH S DATA PATTERN (05).
7815 7816 7817 7818	021476 021504 021510 021512	012737 004737 001404	000005 006166	002402	4\$:	MOV JSR BEQ ERRDF	#5,R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
7819 7820	021512 021514 021516 021520 021522	104455 000003 003550 004720			5\$:	TRAP .WORD .WORD .WORD ENDSEG	C\$ERDF 3 ANDERR R4EROR	AND ANNA! NO! ENOAL O
7824 7825	021522	104405			10000\$:	TRAP	C\$ESEG	
7821 7822 7823 7824 7825 7826 7827 7828 7829 7830	021524 021532 021534	062737 001315	010000	002414		ADD BNE ENDIST	#BIT12,R6LOAD	: UPDATE AND ARRAY ADDRESS BY ONE : IF NOT 0 THEN DO NEXT ADDRESS
7830 7831 7832	021534 021534	104401			L10137:	TRAP	CSETST	

14.F	P11 1	0-SEP-81	15:42					4 L (1'S + 0'S, 0'S + 1'S) T - PLSL4 L (1'S + 0'S, 0'S + 1'S)	SEQ 0
34					:++				
36 37 38 39 40					: ONES	AND ZERO	DES DATA PATTERN (12 THE AND ARRAY RAM	ON OF THE AND ARRAY RAM WITH AN ALTERNATING) AND AN ALTERNATING ZEROES AND ONES DATA BEING TESTED IS THE ONE SELECTED BY THE TRACE RAM DATA IN BUFFER BITS TRDI 19:16.	
41	021536				141::	BGNTST			
43	021536 021536 021542 021546	004737 005037 012737	005474 002414 170377	002406	191	JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	SELECT AND INITIALIZE STATE ANALYZER START TRAM DATA IN BUF DATA = 0 ; SETUP TO IGNORE UNUSED BITS ON AND REAL)
48	021554	104404			15:	BGNSEG TRAP	C\$BSEG		
50 51 152 153 154 155	The State of					: ALLOW : REGIST : THE S	ONLY ONE AND/OR ARR	TROL REGISTER O. CDAL4 ON A ZERO WILL AY TO BE ENABLED AT A TIME VIA THE POINTER 2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. NABLE THE OUTPUTS OF THE TRACE RAM DATA IN	
56 57 58 59	021556 021562 021566	105037 004737 001405	002370 006102			JSR BEQ	ROLOAD PC,LDRDRO 2\$	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE	
360 361 362 363	021570 021570 021572 021574 021576	104455 000001 000000 004604				ERRDF TRAP .WORD .WORD .WORD	1, ROEROR C\$ERDF 1 0 ROEROR	REGISTER O NOT EQUAL EXPECTED	
165	021600	104406				CKLOOP TRAP	C\$CLP1		
667 668 669 670						: THE DA	ATA STORED IN LOCATI	E RAM DATA IN BUFFER BITS TRDI 31:16 WITH ON 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.	
371 372 373	021602 021606	004537	006426		2\$:	JSR .WORD	R5.TRDIBF PTER6	; LOAD, READ, CHECK TRAM DATA IN BUF 31:16 ; SELECT TRDI BITS 31:16	
374 375 376 377 378 379						: A ZERO : ASSER!	O AND THE SIGNAL PTE TED WHICH WILL SELEC	GISTER O. WHEN THE SIGNAL CDAL4 IS SET TO R4 L IS ASSERTED, THE SIGNAL PLSL4 L WILL BE T THE AND ARRAY RAM ADDRESSED BY TRDI BITS 19 AMS ARE DESELECTED, THUS, THE OUTPUTS WILL	:16.
380 381 382 383 384 385 386 387	021610 021616 021622 021624 021624 021626 021630	012737 004737 001405 104455 000002 000000	000004 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	MPTER4, R2LOAD PC, LCRDR2 3\$ 2. R2EROR C\$EHDF	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REGISTER 2 :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED	

021634 021634	104406				CKLOOP TRAP	CSCLP1	
					;WHEN A ;PTER4 ;SIGNAL ;ARRAY	WRITE COMMAND IS ISSUED L ASSERTED, A PULSE WILL WPLA4 L WILL WRITE THE RAM. ON A READ COMMAND	RAM SELECTED BY THE SIGNAL PLSL4 L. TO CONTROL REGISTER 4 WITH THE SIGNAL OCCUR ON THE SIGNAL WPLA4 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE PAM SELECTED.
					:LOAD.	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL4 L WITH DATA PATTERN (12).
021636 021644 021650 021652 021652 021654 021656 021660 021662	012737 004737 001405 104455 000003 003550 004720	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#12.R4LOAD PC.LDRDAR 4\$ 3.ANDERR.R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
					:WRITE,	READ AND CHECK AND ARRA	AY SELECTED BY THE SIGNAL PLSL4 L WITH S DATA PATTERN (05).
021664 021672 021676 021700 021700 021702 021704 021706 021710	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	58:	MOV JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG	#5,R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
021710	104405			10000\$:	TRAP	C\$ESEG	
021712 021716 021724 021726	005237 032737 001713	002414	002414		INC BIT BEQ ENDTST	R6LOAD #BIT4,R6LOAD 1\$:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NO! THEN DO NEXT ADDRESS
021726	104401			110140:	TRAP	CSFIST	
	021634 021636 021644 021650 021652 021652 021654 021660 021662 021662 021662 021662 021662 021700 021700 021700 021700 021700 021710 021710 021710 021710 021710	021634 104406 021636 012737 021644 004737 021650 001405 021652 104455 021654 000003 021660 004720 021662 104406 021662 104406 021662 104406 021664 012737 021672 004737 021676 001404 021700 104455 021700 104455 021700 104455 021700 000003 021704 003550 021706 004720 021710 004720 021710 104405 021712 005237 021716 032737 021716 032737	021634 104406 021636 012737 000012 021644 004737 006166 021652 001405 021652 104455 021654 000003 021660 004720 021662 104406 021662 104406 021664 012737 000005 021662 004737 006166 021700 104455 021700 001404 021700 104455 021700 00003 021700 104455 021700 00003 021700 004720 021710 003550 021710 004720 021710 004720 021710 021710 104405	021634 104406 021636 012737 000012 002402 021644 004737 006166 021652 001405 021652 104455 021654 000003 021660 004720 021662 104406 021662 104406 021664 012737 000005 002402 021662 001404 021700 001404 021700 001404 021700 001404 021700 001703 021704 003550 021706 004720 021710 00405 021710 104405 021712 005237 002414 021724 001713	021634 104406 021636 012737 000012 002402 3\$: 021644 004737 006166 021652 001405 021652 104455 021654 000003 021660 004720 021662 104406 021662 104406 021664 012737 000005 002402 4\$: 021670 001404 021700 021700 104455 021702 000003 021704 003550 021705 004720 021710 001713 021710 104405 021712 005237 002414 021716 032737 000020 002414 021716 032737 000020 002414	021634 104406	104406 TRAP C\$CLP1

.P11 1	10-SEP-81	13:42					L (1'S + 0'S, 0'S + 1'S)	SEQ 0
					1651 42	2: AND ARRAY RAM TEST	- PLSL5 L (1'S + 0'S, 0'S + 1'S)	
				: ONES	AND ZERO	DES DATA PATTERN (12) THE AND ARRAY RAM B	OF THE AND ARRAY RAM WITH AN ALTERNATING AND AN ALTERNATING ZEROES AND ONES DATA EING TESTED IS THE ONE SELECTED BY THE ACE RAM DATA IN BUFFER BITS TRDI 23:20.	
021730 021730				142::	BGNTST			
021730 021734 021740	004737 005037 012737	005474 002414 170377	002406	142::	JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	:SELECT AND INITIALIZE STATE ANALYZER :START TRAM DATA IN BUF DATA = 0 :SETUP TO IGNORE UNUSED BITS ON AND READ	
021746	104404			1\$:	BGNSEG TRAP	C\$BSEG		
					:ALLOW :REGIST :THE SI	TER. CDAL3 AND CDAL2	OL REGISTER O. CDAL4 ON A ZERO WILL TO BE ENABLED AT A TIME VIA THE POINTER ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. BLE THE OUTPUTS OF THE TRACE RAM DATA IN	
021750 021754 021760 021762	105037 004737 001405	002370 006102			CLRB JSR BEQ ERRDF	ROLOAD PC.LDRDRO 2\$ 1.,ROEROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED	
021762 021764 021766 021770 021772 021772	104455 000001 000000 004604 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 0 ROEROR CSCLP1		
					; THE DA	ATA STORED IN LOCATION	RAM DATA IN BUFFER BITS TRDI 31:16 WITH "R6LOAD". THE OUTPUTS OF THE TRACE RAM ADDRESS THE AND ARRAY RAMS.	
021774 022000	004537 000006	006426		2\$:	JSR .WORD	R5,TRDIBF PTER6	:LOAD, READ, CHECK TRAM DATA IN BUF 31:16 :SELECT TRDI BITS 31:16	
					: A ZERO	D AND THE SIGNAL PTERS TED WHICH WILL SELECT HE OTHER AND ARRAY RAM	STER D. WHEN THE SIGNAL CDAL4 IS SET TO L IS ASSERTED, THE SIGNAL PLSLS L WILL BE THE AND ARRAY RAM ADDRESSED BY TRDI BITS 23:2 S ARE DESELECTED, THUS, THE OUTPUTS WILL	0.
022002 022010 022014 022016 022016 022020 022022	012737 004737 001405 104455 000002 000000	000005 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#PTER5,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR C\$ERDF	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	

7991 7992	055056	104406				CKLOOP TRAP	CSCLP1	
7993 7994 7995 7996 7997 7998 7999						:WHEN A :PTER5 :SIGNAL :ARRAY	WRITE COMMAND IS ISSUED L ASSERTED, A PULSE WILL WPLAS L WILL WRITE THE	RAM SELECTED BY THE SIGNAL PLSLS L. TO CONTROL REGISTEF 4 WITH THE SIGNAL OCCUR ON THE SIGNAL WPLAS L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE AM SELECTED.
8000 8001 8002						:LOAD.	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL5 L WITH DATA PATTERN (12).
8003 8004 8005 8006 8007 8008	022030 022036 022042 022044 022044	012737 004737 001405	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF	; SETUP DATA TO BE LOADED ; GO LOAD, READ AND CHECK AND ARRAY ; IF DATA OK THEN CONTINUE ; AND ARRAY NOT EQUAL 12
8009 8010 8011	022046 022050 022052	000003 003550 004720				.WORD .WORD .WORD	ANDERR R4EROR	
8012 8013 8014	022054	104406				TRAP	C\$CLP1	
8015 8016							READ AND CHECK AND ARRA ERNATING ZEROFS AND ONES	Y SELECTED BY THE SIGNAL PLSL5 L WITH DATA PATTERN (05).
8017 8018 8019 8020 8021	022056 022064 022070 022072	012737 004737 001404	000005 006166	002402	45:	MOV JSR BEQ ERRDF	#5.R4LOAD PC.LDRDAR 5\$ 3.ANDERR.R4EROR	SETUP DATA TO BE LOADED ;LOAD, READ AND CHECK AND ARRAY RAM ;IF LOADED OK THEN CONTINUE ;AND ARRAY NOT EQUAL 05
8022 8023 8024	022072 022074 022076	104455 000003 003550				TRAP .WORD .WORD	C\$ERDF 3 ANDERR	, AND ARRAT NOT ENORE US
8025 8026	022100 022102 022102	004720			5\$: 10000\$:	.WORD ENDSEG	R4EROR	
8027 8028 8029 8030	022102	104405			100003.	TRAP	C\$ESEG	
8030 8031 8032 8033 8034 8035 8036	022104 022112 022120 022122 022122 022122	062737 032737 001712	000020	002414 002414		ADD BIT BEQ ENDIST	#BIT4,R6LOAD #BIT8,R6LOAD 1\$; UPDATE AND ARRAY ADDRESS BY ONE ; CHECK IF ALL AND ARRAY ADDRESSES DONE ; IF NOT THEN DO NEXT ADDRESS
8034 8035 8036	022122	104401			L10141:	TRAP	C\$ETST	

P11 1	0-SEP-81	30(1046)	10 327	TEST 4		RRAY RAM TEST - PLSL	6 L (1'S + 0'S, 0'S + 1'S)	
				.SBTTL	TEST 43	3: AND ARRAY RAM TES	T - PLSL6 L (1'S + 0'S, 0'S + 1'S)	
				: ONES	AND TERO	DES DATA PATTERN (12 THE AND ARRAY RAM	ON OF THE AND ARRAY RAM WITH AN ALTERNATING) AND AN ALTERNATING ZEROES AND ONES DATA BEING TESTED IS THE ONE SELECTED BY THE TRACE RAM DATA IN BUFFER BITS TRDI 27:24.	
022124				***	BGNTST			
022124 022124 022130 022134	004737 005037 012737	005474 002414 170377	002406	143::	JSR CLR MOV	PC, INITE: R6LOAD #170377, R4MASK	SELECT AND INITIALIZE STATE ANALYZER START TRAM DATA IN BUF DATA = 0 SETUP TO IGNORE UNUSED BITS ON AND SEAL	,
022142 022142	104404			1\$:	BGNSEG TRAP	C\$BSEG		
					REGIST THE S	TER. CDAL3 AND CDAL	TROL REGISTER O. CDAL4 ON A ZERO WILL AY TO BE ENABLED AT A TIME VIA THE POINTER 2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. NABLE THE OUTPUTS OF THE TRACE RAM DATA IN	
022144 022150 022154 022156 022156 022160 022162 022164 022166 022166	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
					: THE DA	ATA STORED IN LOCATI	E RAM DATA IN BUFFER BITS TRDI 31:16 WITH ON "R6LOAD". THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.	
022170 022174	004537 000006	006426		2\$:	JSR .WORD	R5,TRDIBF PTER6	:LOAD, READ, CHECK TRAM DATA IN BUF 31:16 :SELECT TRDI BITS 31:16	
					A ZERO	O AND THE SIGNAL PTE TED WHICH WILL SELEC	GISTER O. WHEN THE SIGNAL CDAL4 IS SET TO R6 L IS ASSERTED, THE SIGNAL PLSL6 L WILL BE T THE AND ARRAY RAM ADDRESSED BY TRDI BITS 27 AMS ARE DESELECTED, THUS, THE OUTPUTS WILL	24.
022176 022204 022210 022212 022212 022214 022216 022220	012737 004737 001405 104455 000002 000000 004704	000006 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	MPTER6,R2LOAD PC,LDRDR2 3\$ 2,,R2EROR C\$ERDF 2 0 R2EROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	

		N 13
HARDWARE TESTS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42	16-SEP-8 15:15 PAGE 169 TEST 43: AND ARRAY RAM	TEST - PLSL6 L (1'S + 0'S, 0'S + 1'S)

022222	104406				CKLOOP TRAP	CSCLP1			
					:WHEN A :PTER6 :SIGNAL :ARRAY	L ASSERTED, A PULSE WILL WPLA6 L WILL WRITE THE PART. ON A READ COMMAND	TO CONTROL REGISTER 4. THE DATA WILL BE		
					:LOAD.	READ AND CHECK AND A RAY ERNATING ONES AND ZERIES	RAM SELECTED BY THE SIGNAL PLSL6 L WITH DATA PATTERN (12).		
022224 022232 022236	012737 004737 001405	000012 006166	002402	3\$:	MOV JSR BEQ	#12,R4LOAD PC,LDRDAR 4\$	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE		
022240 022242 022244 022246 022250 022250	104455 000003 003550 004720			i.	TRAP .WORD .WORD	CSERDF 3 ANDERR R4EROR	; AND ARRAY NOT EQUAL 12		
	104406				CKLOOP TRAP	C\$CLP1			
					; WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL6 L WITH ; AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).				
022252 022260 022264 022266 022266 022270 022272 022274 022276	012737 004737 001404	000005 006166		45:	MOV JSR BEQ	#5.R4LOAD PC.LDRDAR 5\$	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE		
	104455 000003 003550 004720			5\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 3 ANDERR R4EROR	AND ARRAY NOT EQUAL 05		
022276	104405			10000\$:	TRAP	C\$ESEG			
022300 022306 022314 022316	062737 032737 001712	000400			ADD BIT BEQ ENDIST	#BIT8,R6LOAD #BIT12,R6LOAD 1\$:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS		
022316	104401			L10142:	TRAP	CSETST			
	022222 022232 022232 022236 022240 022240 022242 022246 022250 022250 022250 022266 022266 022270 022272 022274 022276 022276 022276 022276 022276 022276 022276 022276	022222 104406 022224 012737 022236 004737 022236 001405 022240 104455 022242 000003 022244 003550 022246 004720 022250 104406 022250 104406 022266 104455 022270 000003 022272 003550 022274 004720 022276 004720 022276 004720 022276 004720 022276 004720 022316 001712 022316 001712	022222 104406 022232 004737 000012 022236 001405 022240 104455 022242 000003 022244 003550 022246 004720 022250 104406 022250 104406 022266 104455 022266 104455 022266 104455 022270 000003 022272 003550 022274 004720 022276 022276 104405 022300 062737 000400 022300 032737 000400 022316 001712	022222 104406 022224 012737 000012 002402 022236 004737 006166 022240 104455 022242 000003 022244 003550 022246 004720 022250 104406 022250 104406 022266 104455 022266 104455 022270 000003 022264 001404 022266 104455 022270 000003 022272 003550 022274 004720 022276 002276 022276 004720 022276 004720 022276 002276 022276 104405 022300 062737 000400 002414 022316 001712 022316 022316 001712	022224 012737 000012 002402 3\$: 022232 004737 006166 022240 104455 022240 003550 022240 004720 022250 104406 022250 104406 022250 104406 022266 104455 022266 104455 022276 000003 022274 004720 022266 104405 022276 000003 022276 000003 022276 002276 022276 002276 022276 104405 022300 062737 000400 002414 022316 002316 022316 01712	022222 104406	Company Comp		

CDBA.P11 1	0-SEP-81	15:42	10-2EP		: AND AR		7 L (1'S + 0'S, 0'S + 1'S)	SE
8139 8140				.SBTTL	TEST 44	: AND ARRAY RAM TES	T - PLSL7 L (1'S + 0'S, 0'S + 1'S)	
8141 8142 8143 8144 8145 8146				: ONES	AND ZERO	DES DATA PATTERN (12 THE AND ARRAY RAM	ON OF THE AND ARRAY RAM WITH AN ALTERNATING ON OF THE ARRAY RAM WITH AN ALTERNATING ON O	4
8147 8148 022320					BGNTST			
8149 022320 8150 022320 8151 022324 8152 022330	004737 005037 012737	005474 002414 170377	002406	144::	JSR CLR MOV	PC.INITED R6LOAD #170377,R4MASK	:SELECT AND INITIALIZE STATE ANALYZER :START TRAM DATA IN BUF DATA = 0 :SETUP TO IGMORE UNUSED BITS ON AND R	
8153 8154 022336 8155 022336	104404			18:	BGNSEG TRAP	C\$8SEG		
8156 8157 8158 8159 8160 8161					:ALLOW :REGIST :THE SI	ER. CDAL3 AND CDAL	TROL REGISTER O. CDAL4 ON A ZERO WILL RAY TO BE ENABLED AT A TIME VIA THE POINTER 2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. NABLE THE OUTPUTS OF THE TRACE RAM DATA IN	
8162 8163 022340 8164 022344 8165 022350 8166 022352 8167 022352 8168 022354 8169 022356 8170 022360 8171 022362 8172 022362	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 2\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
8173 8174 8175 8176					: THE DA	TA STORED IN LOCATI	E RAM DATA IN BUFFER BITS TRD1 31:16 WITH ON "RELOAD". THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.	
3177 3178 022364 3179 022370	004537 000006	006426		2\$:	JSR .WORD	R5, TRDIBF PTER6	:LOAD READ CHECK TRAM DATA IN BUF 31: ;SELECT TROI BITS 31:16	16
8180 8181 8182 8183 8184 8185					: A ZERO	O AND THE SIGNAL PTE TED WHICH WILL SELEC HE OTHER AND ARRAY F	GISTER O. WHEN THE SIGNAL CDAL4 IS SET TO R7 L IS ASSERTED, THE SIGNAL PLSL? L WILL B THE AND ARRAY RAM ADDRESSED BY TRDI BITS RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL	£ 31:28.
8186 8187 022372 8188 022400 8189 022404 8190 022406 8191 022406 8192 022410 8193 022412 8194 022414	012737 004737 001405 104455 000002 000000 004704	000007 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#PTER7,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF 2 0 R2EROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED ON THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	

c 14

	8195 8196	022416	104406				CKLOOP TRAP	C\$CLP1	
	8197 8198 8199 8200 8201 8202 8203 8204 8205 8206						:PTER7 :SIGNAL	L ASSERTED, A PULSE WILL	Y RAM SELECTED BY THE SIGNAL PLSL7 L. D TO CONTROL REGISTER 4 WITH THE SIGNAL L OCCUR ON THE SIGNAL WPLA7 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE RAM SELECTED.
	8204 8205 8206						:LOAD .	READ AND CHECK AND ARRA	Y RAM SELECTED BY THE SIGNAL PLSL7 L WITH S DATA PATTERN (12).
	8207 8208 8209 8210	022420 022426 022432 022434 022434 022436 022440 022442 022444	012737 004737 001405 104455 000003 003550 004720	000012 006166	002402	35 :	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
	8218 8219 8220						WRITE	READ AND CHECK AND ARR	AY SELECTED BY THE SIGNAL PLSL7 L WITH S DATA PATTERN (05).
	8211 8212 8213 8214 8215 8216 8217 8218 8219 8220 8221 8222 8223 8224 8225 8226 8227 8228 8229 8230	022446 022454 022460 022462 022462 022464 022466 022470 022472	012737 004737 001404 104455 000003 003550 004720	000005 006166		58:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5.R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
	8231 8232 8233	022472	104405			10000\$:	TRAP	C\$ESEG	
	8234 8235 8236 8237 8238 8239	022474 022502 022504 022504	062737 001315	010000	002414	L10143:	ADD BNE ENDTST	#BIT12,R6LOAD	:UPDATE AND ARRAY ADDRESS BY ONE :IF NOT 0 THEN DO NEXT ADDRESS
	8238 8239	022504	104401			L10143:	TRAP	CSETST	
E CONTROL	OF STREET, STR								

```
8240
8241
8242
8243
8244
8245
8246
8247
                                                   SBITL TEST 45: AND ARRAY RAM TEST - PLSL8 L (1'S + 0'S, 0'S + 1'S)
                                                   : THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
                                                     ONES AND ZERGES DATA PATTERN (12) AND AN ALTERNATING ZERGES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
                                                    SIGNAL PLSL8 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BLTS TRD1 35:32.
8248
8249
8250
8251
8252
8253
8254
8255
       022506
022506
022506
022512
                                                             BGNTST
                                                  145::
                  004737 005474
                                                             JSR
                                                                        PC, INITED
                                                                                                       ; SELECT AND INITIALIZE STATE ANALYZER
                  005037
                            002414
                                                                        R6LOAD
                                                                                                        :START TRAM DATA IN BUF DATA = 0
                                                             CLR
       022516
                  012737
                                                                        #170377, R4MASK
                                                                                                        :SETUP TO IGNORE UNUSED BITS ON AND READ
                             170377
                                       002406
                                                             MOV
       022524
                                                  15:
                                                             BGNSEG
8256
8257
8258
8259
8260
8261
8262
                  104404
                                                             TRAP-
                                                                        C$BSEG
                                                             CLEAR THE LOW BYTE OF CONTROL REGISTER O.
                                                                                                                        CDAL4 ON A ZERO WILL
                                                             ; ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
                                                             :REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
                                                             THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
                                                             :BUFFERS (TRDI 59:0).
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
       022526 022532
                  105037 002370
                                                                        ROLDAD
                                                                                                       : SETUP BITS TO BE LOADED
                                                             CLRB
                  004737
                                                                                                        ; GO LOAD, READ AND CHECK REG O
                             006102
                                                             JSR
                                                                        PC.LDRDRO
       022536
                  001405
                                                                        25
                                                             BEQ
                                                                                                        ; IF LOADED OK THEN CONTINUE
       022540
                                                             ERRDF
                                                                        1..ROEROR
                                                                                                        :REGISTER O NOT EQUAL EXPECTED
       022540
                   104455
                                                             TRAP
                                                                        CSERDF
       022542
                  000001
                                                             . WORD
                  000000
                                                             . WORD
        022546
                  004604
                                                             . WORD
                                                                       ROEROR
        022550
                                                             CKLOOP
       022550
                  104406
                                                             TRAP
                                                                        C$CLP1
                                                             :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH :THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM :DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
       022552 022556
                  004537
                                                                                                     ; LOAD, READ, CHECK TRAM DATA IN BUF 47:32
; SELECT TROI BITS 47:32
                             006426
                                                  2$:
                                                             JSR
                                                                        R5, TRDIBF
                  000007
                                                              . WORD
                                                                       PTER7
8281
8282
8283
8284
8285
8286
                                                             :SET PTER8 L IN CONTROL REGISTER O. WHEN THE SIGNAL CDAL4 IS SET TO
                                                             A ZERO AND THE SIGNAL PTERS L IS ASSERTED, THE SIGNAL PLSLS L WILL BE ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 35:32.
                                                             ; ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
                                                             : REMAIN HIGH.
8287
                  012737 004737
8288
        022560
                             000010
                                       002376
                                                             MOV
                                                                        #PTER8,R2LOAD
                                                                                                        SETUP BITS TO BE LOADED
8289
8290
8291
8292
8293
8294
       022566
022572
022574
022574
                             006134
                                                                                                        GO LOAD, READ AND CHECK REGISTER 2
                                                                        PC, LDRDR2
                                                             JSR
                  001405
                                                                        35
                                                             BEQ
                                                                                                        : IF LOADED OK THEN CONTINUE
                                                                        2. RZEROR
                                                             ERRDF
                                                                                                       REGISTER 2 NOT EQUAL EXPECTED
                   104455
                                                             TRAP
                                                                        CSERDF
       022576
022600
                  000002
                                                             . WORD
                   000000
                                                             . WORD
        022602
                   004704
                                                             . WORD
                                                                        R2EROR
```

CVCDBA.P11

8296 8297	022604	104406				CKLOOP TRAP CSCLP1					
8298 8299 8300 8301 8302 8303 8304						;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL8 L. ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL ;PTER8 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA8 L. THE ;SIGNAL WPLA8 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE ;READ BACK FROM THE AND ARRAY RAM SELECTED.					
8305 8306 8307						:LOAD.	:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL8 L WITH ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).				
8308 8309 8310 8311	022606 022614 022620 022622 022622 022624 022626 022630	012737 004737 001405	000012 006166	002402	3 \$:	MOV JSR BEQ	#12.R4LOAD PC.LDRDAR 4\$	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE			
8312 8313 8314 8315 8316		104455 000003 003550 004720				TRAP .WORD .WORD	3, ANDERR, R4EROR C\$ERDF 3 ANDERR R4EROR	; AND ARRAY NOT EQUAL 12			
8317 8318 8319	022632	104406				TRAP	CSCLP1				
8320 8321						WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL8 L WITH , N ALTERNATING ZEROES AND ONES DATA PATTERN (05).					
8322 8323 8324 8325	022634 022642 022646 022650 022650 022652 022654 022656 022660	012737 004737 001404	000005 006166	002402	5\$:	MOV JSR BEQ	#5,R4LOAD PC,LDRDAR 5\$; SETUP DATA TO BE LOADED ; LOAD, READ AND CHECK AND ARRAY RAM ; IF LOADED OK THEN CONTINUE			
8326 8327 8328 8329 8330 8331		104455 000003 003550 004720				ERRDF TRAP .WORD .WORD .WORD ENDSEG	3, ANDERR, R4EROR C\$ERDF 3 ANDERR R4EROR	; AND ARRAY NOT EQUAL 05			
8332 8333 8334 8335 8336 8337 8338 8339	022660	104405			10000\$:	TRAP	C\$ESEG				
	022662 022666 022674 022676	005237 032737 001713	002414	002414		INC BIT BEQ ENDIST	R6LOAD #BIT4,R6LOAD 1\$:UPDA'E AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS			
8339 8340 8341	022676	104401			L10144:	TRAP	CSETST				

```
8342
8343
8344
                                             SBITL TEST 46: AND ARRAY RAM TEST - PLSL9 L (1'S + 0'S, 0'S + 1'S)
                                             THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
                                               ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
                                               PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
                                               SIGNAL PLSL9 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 39:36.
8350
8351
       022700
                                                      BGNTST
      022700
022700
022700
022704
022710
8352
8353
8354
                                             T46::
                004737
005037
012737
                         005474
                                                      JSR
                                                               PC, INITED
                                                                                            : SELECT AND INITIALIZE STATE ANALYZER
                          002414
                                                      CLR
                                                               R6LOAD
                                                                                            :START TRAM DATA IN BUF DATA = 0
8355
8356
8357
                                   002406
                                                               #170377, R4MASK
                                                                                            SETUP TO IGNORE UNUSED BITS ON AND READ
                                                      MOV
      022716
                                             15:
                                                      BGNSEG
8358
8359
       022716
                104404
                                                      TRAP
                                                               C$BSEG
8360
                                                      :CLEAR THE LOW BYTE OF CONTROL REGISTER O.
                                                                                                           CDAL4 ON A ZERO WILL
8361
                                                      :ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
8362
8363
                                                      :REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
                                                      THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
8364
                                                      :BUFFERS (TRDI 59:0).
8365
8366
8367
8368
8369
8370
      022720
022724
022730
                105037
                          002370
                                                      CLRB
                                                                ROLOAD
                                                                                            SETUP BITS TO BE LOADED
                004737
                          006102
                                                      JSR
                                                                PC.LDRDRO
                                                                                            GO LOAD, READ AND CHECK REG O
                001405
                                                      BEQ
                                                                                            : IF LOADED OK THEN CONTINUE
      022732
022732
                                                                1..ROEROR
                                                      ERRDF
                                                                                            REGISTER O NOT EQUAL EXPECTED
                104455
                                                      TRAP
                                                                CSERDF
8371
       022734
                000001
                                                      . WORD
8372
8373
      022736
022740
                000000
                                                      . WORD
                004604
                                                      . WORD
                                                               ROEROR
8374
       022742
                                                      CKLOOP
8375
       022742
                104496
                                                      TRAP
                                                               CSCLP1
8376
8377
                                                      :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH :THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM :DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
8378
8379
8380
8381
       022744
                004537
                          006426
                                            28:
                                                      JSR
                                                               R5, TRDIBF
                                                                                            ; LOAD, READ, CHECK TRAM DATA IN BUF 47:32
8382
                000007
                                                      . WORD
                                                               PTER7
                                                                                            :SELECT TRDI BITS 47:32
8383
8384
                                                      :SET PTER9 L IN CONTROL REGISTER O. WHEN THE SIGNAL CDAL4 IS SET TO
8385
8386
                                                      A ZERO AND THE SIGNAL PTER9 L IS ASSERTED, THE SIGNAL PLSL9 L WILL BE
                                                      :ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 39:36.
8387
                                                      :ALL THE OTHER AND ARRAY RAMS ARE DESELECTED. THUS, THE OUTPUTS WILL
8388
                                                      : REMAIN HIGH.
8389
      022752
022760
022764
022766
022766
022770
                012737
8390
                          000011
                                   002376
                                                      MOV
                                                               #PTER9, R2LOAD
                                                                                            SETUP BITS TO BE LOADED
9391
                          006134
                                                               PC.LDRDR2
                                                                                            GO LOAD, READ AND CHECK REGISTER 2
                                                      JSR
 392
                001405
                                                                3$
                                                      BEQ
                                                                                            : IF LOADED OK THEN CONTINUE
1393
8394
                                                                 .. RZEROR
                                                      ERRDF
                                                                                            : REGISTER 2 NOT EQUAL EXPECTED
                104455
                                                      TRAP
                                                                CSERDF
8395
                000002
                                                      . WORD
       022772
8396
                000000
                                                      . WORD
8397
       022774
                004704
                                                      . WORD
                                                               R2EROR
```

8398 8399	022776	104406				CKLOOP TRAP	C\$CLP1				
8400 8401 8402 8403 8404 8405 8406						; LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL9 L. ; WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL ; PTER9 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA9 L. THE ; SIGNAL WPLA9 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND ; ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE ; READ BACK FROM THE AND ARRAY RAM SELECTED.					
8407 8408 8409						:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL9 L WITH :AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).					
8410 8411 8412 8413 8414 8415 8416 8417 8418 8419 8420	023000 023006 023012 023014 023014 023016 023020 023022 023024	012737 004737 001405 104455 000003 003550 004720	000012	002402	35:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12			
8421 8422 8423		104400					WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL9 L WITH AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).				
8424 8425 8426 8427 8428 8429 8430 8431 8432 8433	023026 023034 023040 023042 023042 023046 023050 023052	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	5\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5,R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05			
8434 8435	023052	104405			10000\$:	TRAP	C\$ESEG				
8436 8437 8438 8439 8440	023054 023062 023070 023072	062737 032737 001712	737 000400 00	002414 002414		ADD BIT BEQ ENDIST	#BIT4,R6LOAD #BIT8,R6LOAD	:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS			
8441 8442 8443	023072 023072	104401			L1014 :	TRAP	C\$ETST				

```
8444
8445
8446
                                            SBITE TEST 47: AND ARRAY RAM TEST - PLSE 10 L (1'S + 0'S, 0'S + 1'S)
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
                                              THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
                                              ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
                                                               THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
                                              SIGNAL PLSL10 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 43:40.
      023074
                                                     BGNTST
                                            147::
       023074
                004737
                         005474
                                                     JSR
                                                              PC, INITED
                                                                                          :SELECT AND INITIALIZE STATE ANALYZER
       023100
                005037
                         002414
                                                              ROLDAD
                                                                                          :START TRAM DATA IN BUF DATA = 0
                                                     CLR
                         170377
                012737
       023104
                                  002406
                                                              #170377.R4MASK
                                                                                          SETUP TO IGNORE UNUSED BITS ON AND READ
                                                     MOV
      023112
                                            15:
                                                     BGNSEG
8460
                                                     TRAP
                104404
                                                              CBBSEG
8461
8462
8463
                                                     :CLEAR THE LOW BYTE OF CONTROL REGISTER O. CDAL4 ON A ZERO WILL
                                                     ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
8464
                                                     REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
8465
                                                     THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
8466
                                                     :BUFFERS (TRDI 59:0).
8467
      023114
023120
023124
8468
                105037
                         002370
                                                     CLRB
                                                              ROLOAD
                                                                                          SETUP BITS TO BE LOADED
8469
8470
                004737
                         006102
                                                                                          GO LOAD, READ AND CHECK REG O
                                                     JSR
                                                              PC.LDRDRO
                001405
                                                     BEQ
                                                                                          ; IF LOADED OK THEN CONTINUE
8471
                                                                ROEROR
       023126
                                                     ERRDF
                                                                                          REGISTER O NOT EQUAL EXPECTED
8472
8473
8474
8475
       023126
                                                     TRAP
                                                              CSERDF
                104455
      023130
023132
                000001
                                                     . WORD
                000000
                                                     . WORD
       023134
                004604
                                                      . WORD
                                                              ROEROR
8476
8477
8478
8479
       023136
                                                     CKLOOP
       023136
                104406
                                                              CSCLP1
                                                     TRAP
                                                     :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH :THE DATA STORED IN LOCATION "ROLDAD". THE OUTPUTS OF THE TRACE RAM
8480
8481
8482
                                                     DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
       023140
8483
                004537
                         006426
                                                     JSR
                                                              R5. TRD I BF
                                                                                          :LOAD, READ, CHECK TRAM DATA IN BUF 47:32
                                            25:
8484
       023144
                000007
                                                              PTER7
                                                     . WORD
                                                                                          :SELECT TRDI BITS 47:32
8485
8486
8487
8488
                                                     SET PTER10 L IN CONTROL REGISTER C. WHEN THE SIGNAL CDAL4 IS SET TO
                                                     A ZERO AND THE SIGNAL PTER10 L IS ASSERTED, THE SIGNAL PLSL10 L WILL BE
                                                     :ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 43:40.
                                                     : ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
8490
                                                     : REMAIN HIGH.
8491
8492
8493
8494
8495
8496
                012737
       023146
                         000012
                                  002376
                                                                                          SETUP BITS TO BE LOADED
                                                     MOV
                                                              #PTER10.R2LOAD
       023154
023160
                         006134
                                                     JSR
                                                              PC, LDRDR2
                                                                                          GO LOAD, READ AND CHECK REGISTER 2
                001405
                                                     BEQ
                                                              3$
                                                                                          : IF LOADED OK THEN CONTINUE
       023162
                                                     ERRDF
                                                                .. RZEROR
                                                                                          : REGISTER 2 NOT EQUAL EXPECTED
       023162
                104455
                                                     TRAP
                                                              CSERDF
8497
       023164
                000002
                                                     . WORD
       023166
8498
                000000
                                                     . WORD
8499
       023170
                004704
                                                     . WORD
                                                              R2EROR
```

8500 8501	023172 023172	104406				CKLOOP TRAP	CSCLP1			
8502 8503 8504 8505 8506 8507 8508						:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL10 L. ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL ;PTER10 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA10 L. THE ;SIGNAL WPLA10 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND ;ARRAY RAM ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE ;READ BACK FROM THE AND ARRAY RAM SELECTED.				
8509 8510 8511						:LOAD .: AN ALT	RAM SELECTED BY THE SIGNAL PLSL10 L WITH DATA PATTERN (12).			
8512 8513 8514 8515	023174 023202 023206	012737 004737 001405	000012 006166	002402	38:	MOV JSR BEQ	#12,R4LOAD PC,LDRDAR 4\$	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARPAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12		
8516 8517 8518 8519 8520	023210 023210 023212 023214 023216	104455 000003 003550 004720				ERRDF TRAP .WORD .WORD	3, ANDERR, R4EROR C\$EKDF 3 ANDERR R4EROR	; AND ARRAY NOT EQUAL TZ		
8521 8522 8523	023220	104406				TRAP	CSCLP1			
8524 8525						; WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL10 L WITH ; AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).				
8526 8527 8528 8529 8530	023222 023230 023234 023236 023236 023240 023242 023244 023246	012737 004737 001404	000005 006166	002402	4\$: 5\$: 10000\$:	MOV JSR BEQ	#5.R4LOAD PC.LDRDAR 5\$	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE		
8531 8532 8533 8534 8535		104455 000003 003550 004720				ERRDF TRAP .WORD .WORD .WORD ENDSEG	3, ANDERR, R4EROR C\$ERDF 3 ANDERR R4EROR	; AND ARRAY NOT EQUAL 05		
8536 8537	023246	104405				TRAP	CSESEG TOTAL			
8538 8539 8540 8541 8542	023250 023256 023264 023266	062737 032737 001712	000400	002414 002414		ADD BIT BEQ ENDIST	#BIT8,R6LOAD #BIT12,R6LOAD 1\$:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS		
8543 8544 8545	023266	104401	04401	L10146:	TRAP	CSETST				

TRAP

. WORD

. WORD

. WORD

C\$ERDF

R2EROR

8598

8599

8600

023360

023362

023364

104455

000002

000000

004704

8602 8603	023366	104406				CKLOOP TRAP	C\$CLP1	
8604 8605 8606 8607 8608 8609						:WHEN A :PIER11 :SIGNAL :ARRAY	WRITE COMMAND IS ISSUED L ASSERTED, A PULSE WILL WPLA11 L WILL WRITE THE	RAM SELECTED BY THE SIGNAL PLSL11 L. TO CONTROL REGISTER 4 WITH THE SIGNAL L OCCUR ON THE SIGNAL WPLA11 L. THE DATA ON THE WRITE COMMAND I TO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE AM SELECTED.
8611 8612 8613						:LOAD.	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL11 L WITH DATA PATTERN (12).
8614 8615 8616 8617 8618 8619 8620 8621 8622 8623	023370 023376 023402 023404 023404 023410 023412 023412	012737 004737 001405 104455 000003 003550 004720	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
8624 8625 8626 8627	023414	104406				TRAP : WRITE.	C\$CLP1 READ AND CHECK AND ARRA ERNATING ZEROES AND ONES	Y SELECTED BY THE SIGNAL PLSL11 L WITH DATA PATTERN (05).
8628 8629 8630 8631 8632 6433 8635 8635 8636 8637	023416 023424 023430 023432 023432 023434 023436 023440 023442	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	5\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5,R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
8638 8639	023442	104405			10000\$:	TRAP	C\$ESEG	
8640 8641 8642 8643	023444 023452 023454	062737 001315	010000	002414	.101/7	ADD BNE ENDIST	#BIT12,R6LOAD	:UPDATE AND ARRAY ADDRESS BY ONE :IF NOT 0 THEN DO NEXT ADDRESS
8644 8645 8646	023454	104401			L10147:	TRAP	C\$ETST	

				.SBTTL	TEST 49	: AND ARRAY RAM TES	T - PLSL12 L (1'S + 0'S, 0'S + 1'S)
				: ONES	AND ZERO	DES DATA PATTERN (12	ON OF THE AND ARRAY RAM WITH AN ALTERNATING) AND AN ALTERNATING ZEROES AND ONES DATA BEING TESTED IS THE ONE SELECTED BY THE TRACE RAM DATA IN BUFFER BITS TRDI 51:48.
023456				149::	BGNTST		
023456 023456 023462 023466	004737 005037 012737	005474 002414 170377	002406	147.: 1000	JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	:SELECT AND INITIALIZE STATE ANALYZER :START TRAM DATA IN BUF DATA = 0 :SETUP TO IGNORE UNUSED BITS ON AND READ
023474 023474	104404			15:	BGNSEG TRAP	C\$BSEG	
					: ALLOW : REGIST : THE SI	ONLY ONE AND/OR ARR	TROL REGISTER O. CDAL4 ON A ZERO WILL AY TO BE ENABLED AT A TIME VIA THE POINTER 2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L. NABLE THE OUTPUTS OF THE TRACE RAM DATA IN
023476 023502 023506 023510 023510 023512	105037 004737 001405 104455 000001	002370 006:02			CLRB JSR BEQ ERRDF TRAP .WORD	ROLOAD PC,LDRDRO 2\$ 1,,ROEROR C\$ERDF	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE PEGISTER O NOT EQUAL EXPECTED
023514 023516 023520	000000 004634 104406				.WORD .WORD CKLOOP TRAP	O ROEROR C\$CLP1	
					: THE DA	ATA STORED IN LOCATI	E RAM DATA IN BUFFER BITS TRDI 59:48 WITH ON "R6LOAD". THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY PAMS.
023522 023526	004537 000010	006426		2\$:	JSR .WORD	R5, TRDIBF PTER8	:LOAD READ CHECK TRAM DATA IN BUF 59:48 :SELECT TRDI BITS 59:48
					: A ZERO : ASSERT : ALL TH	D AND THE SIGNAL PTE TED WHICH WILL SELEC	EGISTER O. WHEN THE SIGNAL CDAL4 IS SET TO R12 L IS ASSERTED, THE SIGNAL PLSL12 L WILL BE T THE AND ARRAY RAM ADDRESSED BY TRDI BITS 51:4 AMS ARE DESELECTED, THUS, THE OUTPUTS WIL!
023530 023536 023542 023544 023544 023546	012737 004737 001405 104455 000002	000014 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD	MPTER12,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED

8703 8704	023554 023554	104406				CKLOOP TRAP	C\$CLP1	
8705 8706 8707 8708 8709 8710 8711						; WHEN A ; PTER12 ; SIGNAL ; ARRAY	WRITE COMMAND IS ISSUED	RAM SELECTED BY THE SIGNAL PLSL12 L. TO CONTROL REGISTER 4 WITH THE SIGNAL L OCTUR ON THE SIGNAL WPLA12 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE AM SELECTED.
8712 8713 8714						:LOAD.	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL12 L WITH DATA PATTERN (12).
8715 8716 8717 8718 8719	023556 023564 023570 023572	012737 004737 001405	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR	; SETUP DATA TO BE LOADED ; GO LOAD, READ AND CHECK AND ARRAY ; IF DATA OK THEN CONTINUE ; AND ARRAY NOT EQUAL 12
8720 8721 8722 8723	023572 023574 023576 023600	104455 000003 003550 004720				TRAP .WORD .WORD .WORD	CSERDF 3 ANDERR R4EROR	
8724 8725 8726	023602	104406				TRAP	C\$CLP1	
8727 8728							READ AND CHECK AND ARRA ERNATING ZEROES AND ONES	Y SELECTED BY THE SIGNAL PLSL12 L WITH DATA PATTERN (05).
8729 8730 8731 8732	023604 023612 023616	012737 004737 001404	000005 006166	002402	45:	MOV JSR BEQ	#5.R4LOAD PC.LDRDAR 5\$	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE
8733 8734 8735 8736	023620 023620 023622 023624	104455 000003 003550				ERRDF TRAP .WORD .WORD	3, ANDERR, R4EROR C\$ERDF 3 ANDERR	; AND ARRAY NOT EQUAL 05
8737 8738 8739	023626 023630 023630	004720			5\$: 10000\$:	.WORD ENDSEG	R4 EROR	
8740 8741	023630	104405				TRAP	CSESEG	
8740 8741 8742 8743 8744 8745	023632 023636 023644 023646	005237 032737 001713	002414	002414		INC BIT BEQ ENDIST	R6LOAD WBIT4,R6LOAD 1\$	CHECK IF ALL AND ARRAY ADDRESSES DONE THEN DO NEXT ADDRESS
8746 8747 8748	023646	104401			L10150:	TRAP	CSETST	

P11 1	0-SEP-81	13:42					3 L (1'S + 0'S, 0'S + 1'S)	S
					TEST SI	U: AND ARRAY RAM TEST	- PLSL13 L (1'S + 0'S, 0'S + 1'S)	
				: ONES	AND ZERI	DES DATA PATTERN (12)	ON OF THE AND ARRAY RAM WITH AN ALTERNATING AND AN ALTERNATING ZEROES AND ONES DATA BEING TESTED IS THE ONE SELECTED BY THE TRACE RAM DATA IN BUFFER BITS TRUI 55:52.	
023650					BGNTST			
023650 023650 023654 023660	004737 005037 012737	005474 002414 170377	002406	150::	JSR CLR MOV	PC, INITED R6LOAD #170377, R4MASK	SELECT AND INITIALIZE STATE ANALYZER START TRAM DATA IN BUF DATA = 0 SETUP TO IGNORE UNUSED BITS ON AND REA	ND.
023666	104404			15:	BGNSEG TRAP	C\$6SEG		
023666 023666					REGIS THE S	TER. CDAL3 AND CDAL2	ROL REGISTER O. CDAL4 ON A ZERO WILL AY TO BE ENABLED AT A TIME VIA THE POINTER ON A ZERO WILL ASSERT THE SIGNAL TRSLO L NABLE THE OUTPUTS OF THE TRACE RAM DATA IN	
023670 023674 023700 023702	105037 004737 001405	002370 006102			CLRB JSR BEQ ERRDF	ROLOAD PC.LDRDRO 2\$ 1ROEROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
023702 023704 023706 023710	104455 000001 000000 004604				. WORD . WORD . WORD	CSERDF 1 0 ROEROR		
023712	104406				TRAP	C\$CLP1		
					:THE D	ATA STORED IN LOCATIO	RAM DATA IN BUFFER BITS TRDI 59:48 WITH ON "ROLDAD". THE OUTPUTS OF THE TRACE RAM TO ADDRESS THE AND ARRAY RAMS.	
02 3714 02 3720	004537 000010	006426		2\$:	JSR .WORD	R5, TRD IBF PTER8	:LOAD READ CHECK TRAM DATA IN BUF 59:48	•
					:A ZER	O AND THE SIGNAL PTER TED WHICH WILL SELECT	GISTER O. WHEN THE SIGNAL COALS IS SET TO RIS L IS ASSERTED, THE SIGNAL PLSLIS L WILL IN THE AND ARRAY RAM ADDRESSED BY TROI BITS 50 MS ARE DESELECTED, THUS, THE OUTPUTS WILL	SE 5:52.
023722 023730 023734 023736 023736 023740	012737 004737 001405 104455 000002	000015 006134	002376		MOV JSR BEQ ERRDF TRAP . WORD	MPTER13,R2LOAD PC,LDRDR2 38 2,R2EROR CSERDF	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REGISTER 2 :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED	

8805 8806	023746 023746	104406				CKLOOP TRAP	C\$CLP1	
8807 8808 8809 8810 8811 8812 8813						:PTER13 :SIGNAL :ARRAY	READ AND CHECK AND ARRAY WRITE COMMAND IS ISSUED L ASSERTED, A PULSE WILL WRITE THE RAM. ON A READ COMMAND ACK FROM THE AND ARRAY R	RAM SELECTED BY THE SIGNAL PLSL13 L. TO CONTROL REGISTER 4 WITH THE SIGNAL L OCCUR ON THE SIGNAL WPLA13 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE AM SELECTED.
8814 8815 8816						:LOAD.	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL13 L WITH DATA PATTERN (12).
8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827	023750 023756 023762 023764 023764 023766 023770 023772 023774	012737 004737 001405 104455 000003 003550 004720	000012 006166	002402	35:	MOV JSR. BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#12,R4LOAD PC,LDRDAR 4\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
8828 8829 8830						WRITE,	READ AND CHECK AND ARRA	Y SELETTED BY THE SIGNAL PLSL13 L WITH DATA PATTERN (05).
8831 8832 8833 8834 8835 8836 8837 8838 8839 8840	023776 024004 024010 024012 024012 024014 024016 024020 024022	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	58:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5.R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
8841 8842 8843	024022	104405			10000\$:	TRAP	CSESEG	
8844 8845 8846 8847	024024 024032 024040 024042	062737 032737 001712	000020	002414	L10151:	ADD BIT BEQ ENDIST	#BIT4.R6LOAD #BIT8.R6LOAD	:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS
8848 8849 8850	024042 024042	104401				TRAP	CSETST	

8907 8908	024142 024142	104406				CKLOOP TRAP	C\$CLP1	
8909 8910 8911 8912 8913 8914						; WHEN A :PTER14 :SIGNAL :ARRAY	WRITE COMMAND IS ISSUED	RAM SELECTED BY THE SIGNAL PLSL14 L. TO CONTROL REGISTER 4 WITH THE SIGNAL L OCCUR ON THE SIGNAL WPLA14 L. THE DATA ON THE WRITE COMMAND INTO THE AND TO CONTROL REGISTER 4, THE DATA WILL BE AM SELECTED.
8916 8917 8918						:LOAD .: AN ALT	READ AND CHECK AND ARRAY ERNATING ONES AND ZEROES	RAM SELECTED BY THE SIGNAL PLSL14 L WITH DATA PATTERN (12).
8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929	024144 024152 024156 024160 024160 024162 024164 024166 024170 024170	012737 004737 001405 104455 000003 003550 004720	000012 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#12.R4LOAD PC.LDRDAR 4\$ 3.ANDERR.R4EROR C\$ERDF 3 ANDERR R4EROR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK AND ARRAY IF DATA OK THEN CONTINUE AND ARRAY NOT EQUAL 12
8930 8931 8932						:WRITE .	READ AND CHECK AND ARRA	Y SELECTED BY THE SIGNAL PLSL14 L WITH DATA PATTERN (05).
8933 8934 8935 8936 8937 8938 8939 8940 8942	024172 024200 024204 024206 024206 024210 024212 024214 024216	012737 004737 001404 104455 000003 003550 004720	000005 006166	002402	5 \$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5,R4LOAD PC,LDRDAR 5\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA TO BE LOADED LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL 05
8943 8944 8945	024216	104405			10000\$:	TRAP	C\$ESEG	
8946 8947 8948 8949	024220 024226 024234 024236	062737 032737 001712	000400 010000	002414 002414		ADD BIT BEQ ENDIST	#BIT8,R6LOAD #BIT12,R6LOAD 1\$:UPDATE AND ARRAY ADDRESS BY ONE :CHECK IF ALL AND ARRAY ADDRESSES DONE :IF NOT THEN DO NEXT ADDRESS
8950 8951 8952	024236 024236	-104401			L10152:	TRAP	CSETST	

ILDI JE. AND ANNA SELECTION ILDI

	9009						:LOAD .	READ AND CHECK TRACE RAM	DATA IN BUFFER BITS TRDI 47:32 WITH A
(9011	024320 024324	004537 000007	006426			JSR .WORD	RS, TRDIBF .	:LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 47:32
(9014 9015 9016 9017							READ AND CHECK TRACE RAM	DATA IN BUFFER BITS TRDI 59:48 WITH A
(9018	024326 024332 024334	004537 000010	006426		. 1015/ .	JSR .WORD ENDSUB	R5, TRDIBF PTER8	:LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 59:48
	9020 9021 9022 9023	024334	104403			L10154:	TRAP	C\$ESUB	
	9023	024336				-52.2	BGNSUB		
(9025	024336	104402			152.2:	TRAP	C\$BSUB	
	9024 9025 9026 9027 9028 9029 9030 9031 9032 9033						:0. AL :THE TR :WRITE	L THE TRACE RAM DATA IN RDI BITS ARE USED TO ADDR	CDAL4 WILL BE CLEARED IN CONTROL REGISTER BUFFER BITS TRDI 59:0 WILL BE CLEARED. ESS THE AND ARRAYS. THIS SUBTEST WILL O OF EACH AND ARRAY WITH THE PTER SIGNAL
	9033 9034 9035	024340	012737	000000	002376		MOV	#PTERO,R2LOAD	SETUP TO START WITH 1ST AND ARRAY
	9036	024346 024346	104404			15:	BGNSEG TRAP	C\$BSEG	
	9038 9039 9040 9041 9042 9043 9044	024350 024354 024356 024356 024360 024362 024364	004737 001405 104455 000002 000000 004704	006134			JSR BEQ ERRDF TRAP .WORD .WORD	PC.LDRDR2 2\$ 2R2EROR C\$ERDF 2 0 R2EROR	GO LOAD, READ AND CHECK REGISTER 2: IF LOADED OK THEN CONTINUE: REGISTER 2 NOT EQUAL EXPECTED
	9046	024366 024366	104406				CKL OOP TRAP	C\$CLP1	
1	9048 9049 9050						:LOAD R	READ AND CHECK AND ARRAY	WITH THE PTER SIGNAL WHICH SELECTS THE
	9051 9052 9053 9054 9055 9056 9057 9058 9059	024370 024376 024402 024404 024404 024406 024410 024412 024414	013737 004737 001404 104455 000003 003550 004720	002376 006166	002402	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	R2LOAD, R4LOAD PC, LDRDAR 3\$ 3, ANDERR, R4EROR C\$ERDF 3 ANDERR R4EROR	GET THE PTER SIGNAL USED GO LOAD, READ AND CHECK AND ARRAY IF LOADED OK THEN CONTINUE AND ARRAY NOT EQUAL PTER SIGNAL
	9061 9062 9063 9064	024414 024414 024416 024422	104405 005237 022737	002376 000017	002376	10000\$:	TRAP INC CMP	CSESEG R2LOAD #PTER15,R2LOAD	:UPDATE THE PTER SIGNAL BY ONE ;CHECK IF ALL AND ARRAYS WRITTEN

LV	LUBA.F	'11 1	0-256-01	13:42		1521 35	: ANU AK	MAT SELECTION TEST	
	9065 9066	024430 024432	001346				BNE ENDSUB	15	: IF NOT THEN LOAD NEXT AND ARRAY
	9067	024432	104403			L10155:	TRAP	CSESUB	
	9070	024434				152.3:	BGNSUB		
	9072	024434	104402			150.5.	TRAP	C\$BSUB	
	9067 9068 9069 9070 9071 9072 9073 9074 9075 9076 9077						:0. AL :LOCATI :WHICH :OF EAC	L TRACE RAM DATA IN BUFF ON 0 OF EACH AND ARRAY I SELECTS THE AND ARRAY. H AND ARRAY CHECKING THE	CDAL4 WILL BE CLEARED IN CONTROL REGISTER FER BITS TRDI 59:0 WILL BE CLEARED. WILL CONTAIN AS DATA THE PTER SIGNAL THIS SUB TEST WILL READ LOCATION 0 E DATA TO EQUAL THE PTER SELECT SIGNAL. H AND ARRAY CAN BE SELECTED.
	9080 9081 9082	024436	012737	000000	002376	15:	MOV BGNSEG	MPTERO,R2LOAD	SETUP TO START WITH THE 1ST AND ARRAY
	9083 9084	024444	104404				TRAP	C\$BSEG	
	9085	024446	004737 001405	006134			JSR BEQ	PC.LDRDR2	GO LOAD, READ AND L'IECK REGISTER 2
	9087	024454 024454 024456	104455				TRAP	CSERDF	REGISTER 2 NOT EQUAL EXPECTED
	9089 9090 9091	024460	000002 000000 004704				.WORD .WORD	0 R2EROR	
	9092	024464	104406				CKLOOP	CSCLP1	
	9094 9095						;READ A	ND ARRAY CHECKING THE DA	ATA TO EQUAL THE SELECT PTER SIGNAL
	9096 9097 9098 9099 9100 9101	024466 024474 024502 024506 024512	013737 013737 000337 004737 001404	002376 002402 002404 006216	002402 002404	25:	MOV MOV SWAB JSR BEQ	R2LOAD,R4LOAD R4LOAD,R4GOOD R4GOOD PC,READR4 3\$	GET THE PTER SELECT SIGNAL COPY IT INTO EXPECTED DATA PUT ACTUAL BITS IN EXPECTED READBACK GO READ AND CHECK AND ARRAY IF EQUAL EXPECTED THEN CONTINUE
	9102 9103 9104	024514 024514 024516	104455 000003				ERRDF TRAP .WORD	3.ANDERR,R4EROR CSERDF	; AND ARRAY SELECTION ERROR
	9105 9106 9107	024520 024522 024524	003550			3\$:	.WORD .WORD ENDSEG	ANDERR R4EROR	
	9108 9109 9110	024524 024524 024526	104405	002376		10000\$:	TRAP INC	C\$ESEG R2LOAD	;UPDATE THE PTER SIGNAL
	9111 9112 9113	024532 024540 024542	005237 022737 001341	000017	002376	110154	CMP BNE ENDSUB	MPTER15, R2LOAD	CHECK IF DONE ALL AND ARRAYS
	9114 9115 9116	024542 024542 024544	104403			L10156:	TRAP	C\$ESUB	
	9117 9118	024544	104401			L10153:		CSETST	

TEST 33: AND ARRAY RAM(S) ADDRESS/SHORT TEST

SEG 0189

CVCDBA.P11

10-SEP-81 15:42

CVCDBA.	P11 1	0-SEP-81	15:42		TEST 53	: AND AR	RAY RAM(S) ADDRESS/SHORT	TEST
9231 9232 9233 9234 9235	024764 024766 024770 024772 024772	000002 000000 004704 104406				.WORD .WORD .WORD CKLOOP TRAP	2 0 RZEROR C\$CLP1	
9237 9238 9238						READ A	AND CHECK AND ARRAY LOCAT	ION TO EQUAL DATA PREVIOUSLY LOADED. ESS OF THE AND ARRAY (0-17 OCTAL).
9232 9233 9233 9235 9236 9237 9238 9239 9241 9243 9243 9244 9244 9245 9248 9247 9248 9248 9251 9253 9253 9253 9253 9253 9253 9253 9253	024774 025000 025006 025012 025016 025020 025020 025022 025024 025026 025030	010137 013737 000337 004737 001404 104455 000003 003550 004720	002402 002402 002404 006216	002404	85:	MOV MOV SWAB JSR BEQ ERRDF TRAP .WORD .WORD	R1,R4LOAD R4LOAD,R4GOOD R4GOOD PC,READR4 9\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA PREVIOULSY LOADED COPY IT TO EXPECTED DATA PUT EXPECTED DATA IN ACTUAL READBACK GO READ AND CHECK AND ARRAY LOCATION IF DATA OK THEN CONTINUE AND ARRAY DATA ERROR OR ADDRESSING ERROR
9250 9251 9252	025030 025030 025030	104405			100015:	ENDSEG	CSESEG	
9253 9254 9255	025032 025036	005137 042737	002402	002402		COM	R4LOAD	COMPLEMENT THE ADDRESS
9256 9257 9258	025044	104404				BGNSEG TRAP	C\$8SEG	
9259 9260 9261						WRITE.	READ AND CHECK AND ARRA	Y WITH THE 1'S COMPLEMENT OF THE ADDRESS
9262 9263 9264 9265 9266 9267 9268 9269 9271 9272 9273 9274 9275 9276 9277 9278 9277 9278 9278 9281 9282 9283 9284 9285 9286	025046 025052 025054 025054 025056 025060 025062	004737 001404 104455 000003 003550 004720	006166			JSR BEQ ERRDF IRAP .WORD .WORD .WORD	PC_LDRDAR 10\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	GO LOAD, READ AND CHECK AND ARRAY IF LOADED OK THEN CONTINUE AND ARRAY DATA EROR
9271 9272	025064 025064 025064	104405			10\$: 10002\$:	ENDSEG	C\$ESEG	
9273	025066	060437	002414			ADD	R4.R6LOAD	: UPDATE AND ARRAY ADDRESS BY UPDATING
9276 9277 9278	025072 025074 025100	005201 022701 001315	000020			INC CMP BNE	R1 #20,R1 6\$:TRAM DATA IN BUFFER BITS :UPDATE ADDRESS/DATA COUNTER :CHECK IF ALL 16 ADDRESS BEEN TESTED :IF NOT THEN CHECK MEXT ADDRESS
9279 9280 9281	025102 025104	005001 005037	002414			CLR	R1 R6LOAD	CLEAR ADDRESS/DATA COUNTER RESET AND ARRAY ADDRESS TO 0
9282 9283 9284	025110 025110	104404			115:	BGNSEG TRAP	C\$8SEG	
9286						;LOAD,	READ AND CHECK TRACE RAM	DATA IN BUFFERS TRDI 15:0, 31:16.

BEQ

165:

025266

006304

SEQ 0192

:UPDATE TRDI AND ARRAY ADDRESS SELECTION

.SBITL TEST 54: EVENT COUNTER 0 AND 2 TEST 9356 9357 9358 9359 9360 9361 THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTER 0 AND 2. TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOAD-TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOADED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUT FLIPFLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE
MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF
THE FOUT FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS
ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS
IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM
THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE
CLEARED BY SETTING AND CLEARING THE SIGNAL PDALT. AFTER SETTING AND CLEARING
THE SIGNAL PDALT, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW
IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED FOR EACH
OF THE FOLLOWING DATA PATTERNS: 0, 1, 2, 4, 10, 20, 40, 100, 200, 125 AND 252. 9362 9363 9364 9365 9366 9367 9368 9369 9370 9371 9372 025322 9374 BGNTST 154:: 9376 9377 9378 9379 004737 005474 JSR PC.INITED :SELECT AND INITIALIZE STATE ANALYZER 025326 BGNSEG 104404 TRAP CSBSEG 9380 9381 9382 9383 SET CDAL4 TO A ZERO IN CONTROL REGISTER O. CDAL4 BEING A O WILL ALLOW ONLY ONE AND/OR ARRAY TO BE SELECTED AT A TIME. CDAL3 AND CDAL2 ON A ZERO WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE COUTPUTS OF THE TRACE PAM DATA IN BUFFERS. THESE OUTPUTS ARE USED TO 9384 9385 9386 9387 9388 : ADDRESS THE AND ARRAYS. 025330 105037 002370 025334 004737 006102 025340 001405 025342 104455 025344 000001 025346 000000 025350 004604 025352 104406 CLRB ROLOAD : SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O JSR PC.LDRDRO 9389 9390 9391 9392 9393 BEO 15 ROEROR :RESISTER O NOT EQUAL EXPECTED ERROF TRAP CSERDF . WORD . WORD 9394 9395 ROEROR . WORD CKLOOP 9396 9397 TRAP CSCLP1 9398 9399 9400 9401 9402 9403 9404 9405 :LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER TRDI 15:0. ALL ZEROES : WILL "ELECT ADDRESS O OF THE AND ARRAY TO BE USED IN THIS TEST. 025354 025360 005037 002414 15: CLR R6L DAD SETUP TO CAD ZEROES :LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 15:0 JSR 006426 R5.TRDIBF 025364 000005 . WORD PTER5 SET PTERO IN THE POINTER REGISTER VIA CONTROL REGISTER 2. THIS WILL SELECT THE FIRST AND ARRAY VIA THE SIGNAL PLSLO L. 9407 025366 012737 025374 004737 025400 001405 025'02 9408 000000 002376 MPTERO, RZLOAD MOV ; SETUP BITS TO BE LOADED :GO LOAD, READ AND CEHCK REGISTER 2 :IF LOADED OK THEN CONTINUE 006134 9409 JSR PC.LDRDR2 2. RZEROR 9410 BEQ ERRDF REGISTER 2 NOT EQUAL EXPECTED

9412 9413 9414 9415 9416 9417 9418	025402 025404 025406 025410 025412 025412	104455 000002 000000 004704 104406				IRAP .WORD .WORD .WORD CKLOOP TRAP	CSCLP1	
9419 9420 9421 9422 9423 9425						:PATTER :THE SI :SET HI :ON THE	RN WILL SET THE SIGNALS A GNALS AND 1 L AND AND 3 L	RAM WITH DATA PATTERN OF 12. THIS DATA NDO L AND AND2 L TO THE HIGH STATE AND TO THE LOW STATE. WITH ANDO L AND AND2 L BEING PULSED, A PULSE WILL OCCUR N2 H. THESE SIGNALS WILL COUNT DOWN
9426 9427 9428 9429 9430 9431 9432 9433 9434	025414 025422 025430 025434 025436 025436 025440 025444 025444	012737 012737 004737 001404 104455 000003 003550 004720	000012 170377 006166	002402 002406	28:	MOV MOV JSR BEQ ERRDF TRAP .VIRD .VIRD .WORD ENDSEG	#12,R4LOAD #170377,R4MASK PC,LDRDAR 3\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA PATTERN TO BE LOADED SETUP TO IGNORE UNWANTED BITS LOAD, READ AND CHECK AND ARRAY IF LOADED OK THEN CONTINUE AND ARRAY DATA ERROR
9436 9437 9438	025446	104405			10000\$:	TRAP	CSESEG	
9439	025450	005001				CLR	R1	START EVENT COUNTERS OFF AT 0
9441 9442 9443 9444	025452 025452 025454	104404 010102			45:	BGNSEG TRAP MOV	C\$8SEG R1,R2	COPY STARTING EVENT COUNTER TO WORKING
9445						SET CD	ALT TO A ONE IN CONTROL OUT FLIP-FLOPS TO BE READ	REGISTER O. CDAL7 ON A ONE WILL ALLOW ON THE OR ADDRESS REGISTER LINES ORAD 3:0.
9448 9449 9450 9451 9452 9453 9454 9456 9457 9458	025456 025464 025470 025472 025472 025474 025476 025500 025502 025502	052737 004737 001405 104455 000001 000000 004604 104406	000200	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL7.ROLOAD PC.LDRDRO 5\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE LOADED GO LOAD, READ AND CHEKC REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
9459							D CLEAR PDAL 7 IN CONTROL ALL THE EVENT COUNTERS.	REGISTER 2. PDAL7 BEING SET WILL
9461 9462 9463 9464 9465 9466 9467	025504 025512 025516 025520 025520 025522	052737 004737 001405 104455 000002	000200 006134	002376	58:	BIS JSR BEQ ERROF TRAP	MPDAL7,R2LOAD PC,LDRDR2 6\$ 2,,R2EROR C\$ERDF	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
7407	DESSEE	000002				. WORD		

999	469 470 471	025526 025530 025530	104406				.WORD CKLOOP TRAP	RZEROR CSCLP1		
9000	472 473 474 9475 9476 9478						SIGNAL WPTB L	HE WORKING EVENT S ISSUED IN THE F	COUNT STOLLOWING , WPT12	COUNTER REGISTERS AND EVENT COUNTERS TORED IN GENERAL CPU REGISTER R2. THE G LOOP ARE WPT9 H, WPTA L, WPT10 H, H, AND WPTD L. THESE SIGNALS ARE USED T COUNTER REGISTERS AND EVENT COUNTERS REGISTER 6.
	94.79 94.80 94.81 94.82 94.83 94.84 94.85 94.85 94.86 94.87 94.88	025532 025540 025544 025546 025546 025550 025552 025556 025556	012737 004737 001405 104495 000002 000000 004704 104406	000011 006134	002376	68: 78:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER9,R2LOAD PC,LDRDR2 8\$ 2, R2EROR C\$ERDF 2 0 R2EROR C\$CLP1		SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
	9490 9491 9492 9493 9494	025560 025564 025570 025576	010277 005237 022737 001360	154572 002376 000015	002376	85:	MOV INC CMP BNE	R2.aREG6 R2LOAD MPTER13,R2LOAD 7\$:LOAD EVENT COUNTERS AND REGISTERS :UPDATE TO NEXT POINTER :CHECK IF ALL COUNTER S LOADED :IF NOT THEN LOAD NEXT COUNTER
1	9495 9496 9647						RESELE	CT THE AND ARRAY	SO THAT	THE SIGNALS ANDO L AND ANDO L WILL BE RITTEN IN THE FIRST SEGMENT OF THIS TEST.
	9498 9499 9500 9501 9502 9503 9504 9505 9506 9507 9508	025606 025612 025614 025614 025616 025620 025622 025624 025624	012737 004737 001405 104455 000002 000000 004704 104406	000000 006134	002376	95:	MOV JSR BEQ ERRDF TRAP . WORD . WORD . WORD CKLOOP TRAP	#PTERO,R2LOAD PC,LDRDR2 10\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1		SETUP TO SELECT FIRST AND ARRAY GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
	9510 9511 9512 9513 9514 9515						CLEARE THE SI SIGNAL	ED WILL CAUSE THE IGNAL ANST L TO PI S ANDO L AND AND H AND CNDN2 H.	SIGNAL ULSE. T 2 L SET THESE SI	ROL REGISTER O. CDAL6 BEING SET AND TRANST H TO PULSE WHICH WILL CAUSE HE SIGNAL ANST L BEING PULSED WITH THE HIGH, WILL CAUSE A PULSE OF THE SIGNALS GNALS WILL CAUSE EVENT COUNTER O AND BY ONE RESPECTIVELY.
	9516 9517 9518	025626	004737	006640		10\$:	JSR	PC,TRANST		GO SET AND CLEAR CDALE IN CONTROL REG 0
	9519 9520								15 L IN	THE POINTER REGISTER VIA CONTROL REG 2.
	9518 9519 9520 9521 9522 9523	025632	004537	006376			JSR .WORD	R5,ASSERT PTER15		GO ASSERT PTER15

025640 025644 025646 025650	005037 005702 001003 012737	002414	002414	115:	CLR TST BNE MOV	R6LDAD R2 128 #5,R6LDAD	:SETUP EXPECTED DATA :CHECK IF EVENT COUNTER = 0 :IF NOT THEN A BORROW SHOULD NOT OC :SETUP TO EXPECT A BORROW FROM COUN
025656 025664 025672 025700 025702 025702 025704 025706 025710	017737 042737 023737 001405 104455 000004 003213 005024	154474 177760 002414	002420 002420 002420 002420	128:	MOV BIC CMP BEQ ERRDF TRAP .WURD .WORD	aREG6,R6READ #1?7760,R6READ R6LOAD,R6READ 13\$ 4,EVNTCT,EVNTER C\$ERDF 4 EVNTCT EVNTER	O AND COUNTER 2 ON SIGNALS FOUTO LEFOUT2 L. READ FOUT 3:0 BITS ON ORAD 3:0 CLEAR UNWANTED BITS CHECK EXPECTED RESULTS AGAINST ACTORING IF EQUAL THEN CONTINUE EVENT COUNTER OR FOUT 3:0 ERROR
025712 025712 0.5714 025716	104406 005302 100330			13\$:	CKLOOP TRAP DEC BPL	C\$CLP1 R2 9\$	DECREMENT WORKING EVENT COUNTER FIF NOT DONE THEN COUNT DOWN AGAIN
					:ARE RE :IS PUL :OF COD	SED VIA THE PULSING	CLEARED BY A BORROW, THE EVENT COUNTERS T COUNTER REGISTERS WHEN THE SIGNAL ORST OF SIGNAL ANST L. THE FOLLOWING SECTION IS HAPPENS BY COUNTING DOWN THE EVENT
025720	010102				MOV	R1,R2	RESET EXPECTED CONTENTS OF EVENT CO
					RESELE SET HI	CT THE AND ARRAY SO GH. THE AND ARRAY W	THAT THE SIGNALS ANDO L AND AND L WILL I
025722 025730 025734 025736	012737 004737 001405	000000 006134	002376	145:	MOV JSR BEQ ERRDF	#PTERO,R2LOAD PC,LDRDR2 15\$ 2,,R2EROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
025736 025740 025742 025744	104455 000002 000000 004704 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 2 0 RZEROR CSCLP1	
025746					:CLOCK	THE SIGNAL CDALE IN	CONTROL REGISTER O. CDAL6 BEING SET AND ON TRANST H WHICH WILL CAUSE THE SIGNAL

9581 9582 9583	027130	004/3/	000040			;ASSERT	THE SIGNAL PTER15 L IN	POINTER REGISTER VIA CONTROL REG 2.
9584 9585	025754 025760	004537 000017	006376			JSR .WORD	R5, ASSERT PTER15	GO ASSERT PTER15
9586 9587 9588 9589 9590 9591 9592 9593						:ASSERT :ORAD 3 :WHICH :ORAD 3	ED IN THE POINTER REGIS :0. WILL BE READBACK. I WILL CAUSE THE FOUT FLI :0 SIGNAL LINES. THE F SIGNAL FROM THE EVENT	TO CONTROL REGISTER 6 WITH PTER15 L TER, THE OR ADDRESS REGISTER BITS, N THIS TEST, CDAL7 IS SET TO A ONE, P-FLOPS 3:0 TO BE READBACK ON THE OUT FLIP-FLOPS ARE SET/CLEARED VIA THE COUNTERS AND THE SIGNAL ANST L BEING
9594 9595 9596	025762 025766	005037 005702	002414		16\$:	CLR TST	R6LOAD R2	SETUP EXPECTED FOUT SIGNALS CHECK IF EVENT COUNTER WERE ZERO
9597 9598 9599 9600	025770 025772	001003 012737	000005	002414		BNE	17\$ #5,R6LOAD	:IF NOT THEN A BORROW SHOULD NOT OCCUR :SETUP TO EXPECT FOUTO & AND FOUT2 & :TO BE SET AS A RESULT OF A BORROW :ON EVENT COUNTER 0 AND 2
9601 9602 9603 9604	026000 026006 026014	017737 042737 023737	154352 177760 002414	002420 002420 002420	175:	MOV BIC CMP	aREG6.R6READ #177760.R6READ R6LOAD.R6READ	READBACK FOUT 3:0 FLIP-FLOPS CLEAR UNWANTED BITS CHECK EXPECTED DATA WITH ACTUAL DATA
9605 9606 9607	026022 026024 026024	104455				BEQ ERRDF TRAP	18\$ 4.EVNTCT,EVNTER CSERDF	: IF EQUAL THEN CONTINUE : EVENT COUNTER OR FOUT 3:0 ERROR
9608 9609 9610	026026 026030 026032	000004 003213 005024				.WORD .WORD .WORD	EVNTCT EVNTER	
9611 9612 9613 9614 9615	026034 026034 026036 026040	104406 005302 100330			18\$:	CKLOOP TRAP DEC BPL	C\$CLP1 R2 14\$	CHECK IF COUNTER WAS 0 IF NOT COUNT DOWN EVENT COUNTER AGAIN
9616 9617 9618 9619 9620						: ARE RE	LOADED FROM THE EVENT O	EARED BY A BORROW. THE EVENT COUNTERS OUNTER REGISTERS WHEN THE SIGNAL ORST L THE SIGNAL ANST L. THE PREVIOUS SECTION APPENED.
9621 9622 9623 9624 9625						CLEARE THE TE	D BY SETTING AND CLEARI ST, AFTER SETTING AND C	WILL CHECK THAT THE EVENT COUNTERS CAN BE NG THE SIGNAL PDAL7 IN CONTROL REGISTER 2. LEARING PDAL7, WILL DO ONE MORE COUNT WAS GENERATED FROM COUNTER 0 AND 2.
9626 9627	026042	010102				MOV	R1,R2	RESET EXPECTED CONTENTS OF EVNT CNTRS
9628 9629 9630								THE SIGNALS ANDO L AND AND L WILL BE WRITTEN IN THE FIRST SEGMENT OF THIS TEST.
9631 9632	026044	012737	000200 006134	002376		MOV JSR	#PTERO!PDAL7,R2LOAD PC,LDRDR2 19\$	GO LOAD, READ AND CHECK REG 2
9633 9634 9635	026056 026060 026060	001405				BEQ ERRDF TRAP	2, RZEROR C\$ERDF	: IF LOADED OK THEN CONTINUE : REGISTER 2 NOT EQUAL EXPECTED
7037	020000	104455				IKAI	COLNOI	

9637 9638 9639 9640	026064 026066 026070 026070	000002 000000 004704 104406				.WORD .WORD CKLOOP TRAP	O RZEROR C\$CLP1	
9641 9642 9643						CLEAR BE CLE	PDAL7 IN CONTROL REGISTER ARED. CLEARING PDAL7 WILL	R 2. THE EVENT COUNTERS SHOULD NOW ALLOW THE COUNTERS TO BE COUNTED DOWN
9644 9645 9646 9647 9648 9649 9650 9651 9652 9653 9654	026072 026100 026104 026106 026106 026110 026112 026114 026116 026116	042737 004737 001405 104455 000002 000000 004704 104406	000200 006134	002376	198:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	MPDAL7,R2LOAD PC,LDRDR2 20\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP TO CLEAR PDAL7 GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CUNTINUE REGISTER 2 NOT EQUAL EXPECTED
9655 9656 9657 9658 9659 9660 9661 9662						CLEARE ANST L WITH T THE SI EVENT	D WILL CAUSE A PULSE ON TO PULSE. THE SIGNAL AND HE SIGNALS ANDO L AND AND GNALS CNDNO H AND CNDN2 COUNTERS O AND 2 RESPECT	ROL REGISTER O. CDAL6 BEING SET AND TRANST H WHICH WILL CAUSE THE SIGNAL NST L BEING PULSED DE L SET HIGH, WILL CAUSE A PULSE ON H. THESE SIGNALS WILL COUNT DOWN IVELY. IF PDAL7 CLEARED THE EVENT GENERATED FROM EVENT COUNTERS O AND 2.
9663 9664 9665	026120	004737	006640		20\$:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
9666						;ASSERT	THE SIGNAL PTER15 L IN	THE POINTER REGISTER VIA CONTROL REG 2.
9667 9668 9669	026124 026130	004537 000017	006376			JSR .WORD	R5, ASSERT PTER15	:GO ASSERT PTER15
9670 9671 9672 9673 9674 9675 9676						:ASSERT :3:0 WI :CAUSE :LINES. :ISSUIN	ED IN THE POINTER REGISTE LL BE READBACK. IN THIS THE FOUT FLIP-FLOPS 3:0 HAVING SET AND CLEARED IG A COUNT DOWN TO EVENT	TO CONTROL REGISTER 6 WITH PTER15 LER, THE OR ADDRESS REGISTER BITS ORAD TEST, CDAL7 IS SET TO A ONE, WHICH WILL TO BE READBACK ON THE ORAD 3:0 SIGNAL PDAL7, TO CLEAR THE EVENT COUNTERS, AND COUNTERS 0 AND 2, FOUT FLIP FLOPS 0 AND TOF A BORROW AND THE COUNT DOWN PULSE.
9678 9679	026132	012737	000005	002414	21\$:	MOV	#5,R6LOAD	SETUP TO EXPECT FOUTO L AND FOUTE L
9680 9681 9682	026140	017737 042737	154212 177760	002420		MOV BIC	aREG6, R6READ #177760, R6READ	; TO BE SET AS A RESULT OF A BORROW ; READBACK FOUT 3:0 FLIP-FLOPS ; CLEAR UNWANTED BITS
9683 9684	026154	023737	002414	002420		CMP BEQ	R6LOAD, R6READ 22\$	CHECK EXPECTED FOUTS AGAINST ACTUAL
9685 9686	026164	104455				ERRDF TRAP	4.EVNTCL, EVNTER CSERDF	PDAL7 FAILED TO CLEAR EVENT COUNTERS
9687 9688	026166 026170	000004				.WORD	EVNTCL	
9689 9690	026172	005024			22\$:	. WORD ENDSEG	EVNTER	
9691	026174				10001\$:			

9693	026 14	104405			IRAP	CSESEG	
9694 9695 9696 9697 9698 9699 9701 9702 9703 9704 9705 9706 9707 9708 9709 9710	026176 026200 026202 026204 026210 026212 026216 026220 026224 026226 026230 026230	005701 001003 005201 000137 006301 032701 001002 000137 105701 001004 012701 000137	025452 000400 025452 000125 025452	23 \$:	TST BNE INC JMP ASL BIT BNE JMP TSTB BNE MOV JMP	R1 23\$ R1 4\$ R1 #400.R1 24\$ 4\$ R1 25\$ #125.R1	
9706 9707 9708 9709 9710	026240 026240 026240	104401		25 \$: L10160:	ENDTST TRAP	CSETST	

CHECK IF FIRST DATA PATTERN

IF NOT THEN ROTATE PATTERN LEFT ONCE

SET PATTERN TO A ONE

GO DO SEQUENCE WITH THIS PATTERN

ARITHMATIC SHIFT LEFT ONCE

CHECK IF PATTERN GREATER THEN 256

IF VES THEN CHECK IF DONE

GO DO TEST AGAIN WITH ROTATED PATTERN

CHECK IF PATTERN WAS FLOATTING ONE

IF NOT THEN END OF LEST

SETUP TO DO 125 AND 252 PATTERNS

GO DO TEST WITH 125 FIRST

9767 9768 9769 9770 9771 9772 9773	026324 026326 026330 026332 026332	104455 000002 000000 004704 104406				.WORD .WORD .WORD .WORD CKLOOP TRAP	CSENDF 0 RZEROR CSCLP1	
9774 9775 9776 9777 9778 9779						PATTER THE SI SET HI	RN WILL SET THE SIGNALS AN GNALS ANDO L AND AND 2 L GH AND THE SIGNAL ANST L	RAM WITH DATA PATTERN OF S. THIS DATA ND1 L AND AND3 L TO THE HIGH STATE AND TO THE LOW STATE. WITH AND1 L AND AND3 L BEING PULSED, A PULSE WILL OCCUR N3 H. THESE SIGNALS WILL COUNT DOWN
9780 9731 9782 9783 9784 9785 9786 9787 9788 9789	026334 026342 026350 026354 026356 026356 026360 026362 026364 026366	012737 012737 004737 001404 104455 000003 003550 004720	000005 170377 006166	002402 002406	2\$: 3\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	#5,R4LOAD #170377,R4MASK PC,LDRDAR 3\$ 3,ANDERR,R4EROR C\$ERDF 3 ANDERR R4EROR	SETUP DATA PATTERN TO BE LOADED SETUP TO IGNORE UNWANTED BITS LOAD, READ AND CHECK AND ARRAY IF LOADED OK THEN CONTINUE AND ARRAY DATA ERROR
9791 9792 9793	026366 026366	104405			10000\$:	TRAP	CSESEG	
9794 9795	026370	005001				CLR	R1	START EVENT COUNTERS OFF AT 0
9796 9797 9798	026372 026372 026374	104404 010102			45:	BGNSEG TRAP MOV	C\$8SEG R1,R2	COPY STARTING EVENT COUNTER TO WORKING
9799 9800 9801								REGISTER O. CDAL7 ON A ONE WILL ALLOW ON THE OR ADDRESS REGISTER LINES ORAD 3:0.
9802 9804 9805 9806 9807 9808 9809 9810 9811 9812 9813	026376 026404 026410 026412 026412 026414 026416 026420 026422 026422	052737 004737 001405 104455 000001 000000 004604 104406	000200	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL7, ROLOAD PC,LDRDRO 5\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE LOADED GO LOAD, READ AND CHEKC REGISTER O IF LOADED OK THEN CONTINUE RECISTER O NOT EQUAL EXPECTED
9814 9815							ND CLEAR PDAL7 IN CONTROL ALL THE EVENT COUNTERS.	REGISTER 2. PDAL7 BEING SET WILL
9816 9817 9818 9819 9820 9821 9822	026424 026432 026436 026440 026440 026442	052737 004737 001405 104455 000002	000200 006134	002376	5\$:	BIS JSR BEQ ERRDF TRAP. . WORD	#PDAL7,R2LOAD PC,LDRDR2 6\$ 2,R2EROR C\$ERDF	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED

9826 026450 104406	9823 9824	026444	000000 004704				.WORD	0 R2EROR		
9828 CLEAR PDALT AND LOAD ALL EVENT COUNTER REGISTERS AND EVENT COUNTERS 9829 WITH THE WORKING EVENT COUNTS TORES IN GENERAL CPU REGISTER 2. THE SIGNALS ISSUED IN THE FOLLOWING LOOP ARE WPT9 H, WPTAL, WPT10 H, WPT8 L, WPT11 H, WPT1 L, WPT2 H, AND WPTD L. THESE SIGNALS ARE USED 170 LOAD THE DATA INTO THE EVENT COUNTER REGISTERS AND EVENT COUNTERS 9835 O26450 O04737 O06134 O061	9825 9826	026450	104406				TRAP	CSCLP1		
9855 026452 012737 000011 002376 65: MOV	9828 9829 9830 9831 9832 9833						SIGNAL WPTB L	S ISSUED IN THE F UPT11 H, WPTC L D THE DATA INTO 1	COUNT STORED IN GENERAL CPU REGISTER R2. THE OLLOWING LOOP ARE WPT9 H, WPTA L, WPT10 H, WPT12 H, AND WPTD L. THESE SIGNALS ARE USED THE EVENT COUNTERS	
9846 026504 010277 153652 8\$: MOV R2. are G6 :LOAD EVENT COUNTERS AND REGISTERS 9847 026504 005237 002376 INC R2LOAD :LUPDATE TO NEXT POINTER 9848 026510 022737 000015 002376 BNF 7\$:IF NOT THEN LOAD NEXT COUNTER 9850 9851	9835 9836 9837 9838 9839 9840 9841 9842 9843 9844	026460 026464 026466 026470 026472 026474 026476	004737 001405 104455 000002 000000 004704		002376		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	PC,LDRDR2 8\$ 2,R2EROR C\$ERDF 2 0 R2EROR	GO LOAD, READ AND CHECK REGISTER 2	
RESELECT THE AND ARRAY SO THAT THE SIGNALS AND 1 L AND AND 3 L WILL BE SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TES SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TES SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TES SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TES SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TES SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TES SET WILL BE	9846 9847 9848 9849	026504 026510	005237	002376	002376	85:	INC	R2LOAD MPTER13,R2LOAD	CHECK IF ALL COUNTER S LOADED	
9854 026520 012737 000000 002376 9\$: MOV WPTERO,R2LOAD ;SETUP TO SELECT FIRST AND ARRAY 9855 026526 004737 006134	9851 9852									
9865 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER O. CDAL6 BEING SET AND	9854 9855 9856 9857 9858 9859 9860 9861 9862 9863	026526 026532 026534 026534 026536 026540 026542 026544	004737 001405 104455 000002 000000 004704		002376	98:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	PC_LDRDR2 10\$ 2R2EROR C\$ERDF 2 0 R2EROR	GO LOAD, READ AND CHECK REGISTER 2	
9867 9868 9869 987 987 987 987 9887 9888 9889 9870 9870	9865 9866 9867 9868 9869 9870						CLEARE THE SI WITH T	D WILL CAUSE THE GNAL ANST L TO PL THE SIGNALS AND 1 L SIGNALS CNDN1 H	SIGNAL TRANST H TO PULSE WHICH WILL CAUSE ULSE. THE SIGNAL ANST L BEING PULSED AND AND 3 L SET HIGH, WILL CAUSE A PULSE AND CNDN3 H. THESE SIGNALS WILL CAUSE EVENT	
9871 9872 026546 004737 006640 10\$: JSR PC,TRANST ;GO SET AND CLEAR CDAL6 IN CONTROL REG 9873	9872	026546	004737	006640		10\$:	JSR	PC,TRANST	GO SET AND CLEAR CDALE IN CONTROL REG 0	
9874 ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REG 2.	9874						:ASSERT	THE SIGNAL PTERT	5 L IN THE POINTER REGISTER VIA CONTROL REG 2.	
9876 026552 004537 006376 JSR R5.ASSERT ;GO ASSERT PTER15 9877 026556 000017 .WORD PTER15	9876 9877			006376					GO ASSERT PTER15	

9879 9880 9881 9882 9883 9884 9885						:ASSERT	ED IN THE POINTER R BE READ BACK. IN THE THE FOUT FLIP-FLOPS	SUED TO CONTROL REGISTER 6 WITH PTER15 L REGISTER, THE OR ADDRESS REGISTER BITS ORAD 3:0 IS TEST, CDAL7 IS SET TO A ONE, WHICH WILL 3:0 TO BE READBACK ON ORAD 3:0 SIGNAL LINES. RET/CLEARED VIA A BORROW FROM THE EVENT COUNTERS NG PULSED.
9886 9887 9888 9889 9890 9891	026560 026564 026566 026570	005037 005702 001003 012737	002414	002414	118:	CLR TST BNE MOV	R6LOAD R2 12\$ #12,R6LOAD	:SETUP EXPECTED DATA :CHECK IF EVENT COUNTER = 0 :IF NOT THEN A BORROW SHOULD NOT OCCUR :SETUP TO EXPECT A BORROW FROM COUNTER :1 AND COUNTER 3 ON SIGNALS FOUT! L AND
9893 9894 9895 9895 9895 9897	026576 026604 026612 026620 026622 026622 026624 026626 026630	017737 042737 023737 001405 104455 000004 003213 005024	153554 177760 002414	002420 002420 002420	128:	MOV BIC CMP BEQ ERRDF TRAP .WORD .WORD	aregé reread #177760 reread Réload reread 13\$ 4 EVNTCT EVNTER CSERDF 4 EVNTCT EVNTER	:FOUT3 L. :READ FOUT 3:0 BITS ON ORAD 3:0 :CLEAR UNWANTED BITS :CHECK EXPECTED RESULTS AGAINST ACTUAL :IF EQUAL THEN CONTINUE :EVENI COUNTER OR FOUT 3:0 ERROR
9902 9903 9904	026632 026634 026636	104406 005302 100330			13\$:	TRAP DEC BPL	CSCLP1 R2 9\$	DECREMENT WORKING EVENT COUNTER IF NOT DONE THEN COUNT DOWN AGAIN
9899 9900 9901 9902 9903 9904 9905 9906 9907 9908 9909						:ARE RE	LOADED FROM THE EVE SED VIA THE PULSING	S CLEARED BY A BORROW, THE EVENT COUNTERS INT COUNTER REGISTERS WHEN THE SIGNAL ORST L OF SIGNAL ANST L. THE FOLLOWING SECTION HIS HAPPENS BY COUNTING DOWN THE EVENT
9911 9912 9913	026640	010102				MOV	R1,R2	RESET EXPECTED CONTENTS OF EVENT CHTRS
9914 9915 9916						RESELE		THAT THE SIGNALS AND 1 L AND AND 3 L WILL BE WAS WRITTEN IN THE FIRST SEGIMENT OF THIS TEST
9917 9918 9919 9920 9921 9922 9923 9924 9925 9926	026642 026650 026654 026656 026656 026660 026662 026664 026666	012737 004737 001405 104455 000002 000000 004704 104406	0000 00 0061 34	002376	148:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	MPTERO,R. OAD PC_LDRDR2 15\$ 2.,R2EROR C\$ERDF 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
9927 9928 9929 9930 9931 9932 9933 9934						: CLEARE : TO PUL : SIGNAL : CNDN1	D WILL CAUSE A PULS	CONTROL REGISTER O. CDAL6 BEING SET AND SE ON TRANST H WHICH WILL CAUSE THE SIGNAL ANST L ST L BEING PULSED WITH THE SET HIGH WILL CAUSE A PULSE ON THE SIGNALS SE SIGNALS WILL CAUSE EVENT COUNTER O AND 2 RESPECTIVELY.

9935	026670	004737	006640		158:	JSR	PC,TRANST	SET AND CLEAR COALS IN CONTROL REG 0
9935 9936 9937						:ASSERT	THE SIGNAL PTERTS L IN	POINTER REGISTER VIA CONTROL REG 2.
9938 9939 9940	026674 026700	004537 000017	006376			JSR .WCRD	RS, ASSERT PTER15	GO ASSERT PTER15
9941 9942 9943 9944 9945 9946 9947 9948 9949						:ASSERT :ORAD 3 :WHICH :ORAD 3	ED IN THE POINTER REGIS S:O, WILL BE READBACK. I WILL CAUSE THE FOUT FLI S:O SIGNAL LINES. THE F I SIGNAL FROM THE EVENT	TO CONTROL REGISTER 6 WITH PTER15 L TER, THE OR ADDRESS REGISTER BITS, IN THIS TEST, CDAL7 IS SET TO A ONE, P-FLOPS 3:0 TO BE READBACK ON THE OUT FLIP-FLOPS ARE SET, CLEARED VIA THE COUNTERS AND THE SIGNAL ANST L BEING
9950 9951 9953 9954 9955 9956	026702 026706 026710 026712	005037 005702 001003 012737	002414	002414	165:	CLR TST BNE MOV	R6LOAD R2 17\$ #12,R6LOAD	SETUP EXPECTED FOUT SIGNALS CHECK IF EVENT COUNTER WERE ZERO IF NOT THEN A BOHNOW SHOULD NOT OCCUR SETUP TO EXPECT FOUT1 L AND FOUT3 L TO BE SET AS A RESULT OF A BORROW ON EVENT COUNTER 1 AND 3
9956 9957 9958 9959 9960 9961 9962 9963 9964 9965 9966	026720 026726 026734 026742 026744 026744 026746 026750 026752	017737 042737 023737 001405 104455 000004 003213 005024	153432 177760 002414	002420 002420 002420	178:	MOV BIC CMP BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	arege, reread #177760, reread reload, reread 18\$ 4, evntct, evnter cserdf 4 evntct evnter	READBACK FOUT 3:0 FLIP-FLOPS CLEAR UNWANTED BITS CHECK EXPECTED DATA WITH ACTUAL DATA IF EQUAL THEN CONTINUE EVENT COUNTER OR FOUT 3:0 ERROR
9967 9968 9969 9970	026754 026756 026760	104406 005302 100330			185:	TRAP DEC BPL	CSCLP1 R2 14\$	CHECK IF COUNTER WAS 0 FIF NOT COUNT DOWN EVENT COUNTER AGAIN
9971 9972 9973 9974						: ARE RE	LOADED FROM THE EVENT C	EARED BY A BORROW. THE EVENT COUNTERS COUNTER REGISTERS WHEN THE SIGNAL ORST L THE SIGNAL ANST L. THE PREVIOUS SECTION APPENED.
9975 9976 9977 9978 9979						CLEARE	D BY SETTING AND CLEARI ST, AFTER SETTING AND C	WILL CHECK THAT THE EVENT COUNTERS CAN BE NG THE SIGNAL PDAL? IN CONTROL REGISTER 2. LEARING PDAL?, WILL DO ONE MORE COUNT WAS GENERATED FROM COUNTER 1 AND 3.
9980 9981 9982	026762	010102				MOV	R1,R2	RESET EXPECTED CONTENTS OF EVNT CNTRS
9983 9984 9985								T THE SIGNALS AND 1 L AND AND 3 L WILL BE WRITTEN IN THE FIRST SEGMENT OF THIS TEST.
9986 9987 9988 9989	026764 026772 026776 027000	012737 004737 001405	0002 00 006134	002376		SR BEQ ERRDF	#PTERO PDAL7, R2LOAD PC_LDRDR2 19\$ 2, R2EROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
9990	027000	104455				TRAP	CSERDF	

99	192 193 194	027002 027004 027006 027010 027010	000002 000000 004704 104406				.WORD .WORD .WORD CKLOOP TRAP	2 0 RZEROR CSCLP1	
99	96 97 98 99								ER 2. THE EVENT COUNTERS SHOULD NOW LL ALLOW THE COUNTERS TO BE COUNTED DOWN
100 100 100 100 100 100	000 001 002 003 004 005 006 007	027012 027020 027024 027026 027026 027030 027032 027034 027036 027036	042737 004737 001405 104455 000002 000000 004704 104406	000200 006134	002376	198:	BIC JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PDAL7,R2LOAD PC,LDRDR2 20\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP TO CLEAR PDAL7 GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CUNTINUE REGISTER 2 NOT EQUAL EXPECTED
100 100 100	010 011 012 013 014 015 016 017						:CLEARE :ANST L :WITH T :THE SI :EVENT	D WILL CAUSE A PULSE ON TO BE PULSED. THE SIG HE SIGNALS AND I L AND A GNALS CNDN1 H AND CNDN COUNTERS 1 AND 3 RESPEC	TROL REGISTER O. CDAL6 BEING SET AND TRANST H WHICH WILL CAUSE THE SIGNAL NAL ANST L BEING PULSED ND3 L SET HIGH, WILL CAUSE A PULSE ON 13 H. THESE SIGNALS WILL COUNT DOWN TIVELY. IF PDAL7 CLEARED THE EVENT DE GENERATED FROM EVENT COUNTERS 1 AND 3.
100	19	027040	004737	006640		208:	·JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
100	21						; ASSERT	THE SIGNAL PTER15 L IN	THE POINTER REGISTER VIA CONTROL REG 2.
100	023	027044 027050	004537 000017	006376			JSR .WORD	R5, ASSERT PTER15	GO ASSERT PTER15
100 100 100 100 100	025 026 027 028 029 030 031 032						:ASSERT :3:0 WI :CAUSE :LINES. :ISSUIN	ED IN THE POINTER REGIS LL BE READBACK. IN THI THE FOUT FLIP-FLOPS 3:0 HAVING SET AND CLEARE G A COUNT DOWN TO EVENT	TO CONTROL REGISTER 6 WITH PTER15 L TER, THE OR ADDRESS REGISTER BITS ORAD S TEST, CDAL7 IS SET TO A ONE, WHICH WILL TO BE READBACK ON THE ORAD 3:0 SIGNAL D PDAL7, TO CLEAR THE EVENT COUNTERS, AND COUNTERS 1 AND 3, FOUT FLIP FLOPS 1 AND LT OF A BORROW AND THE COUNT DOWN PULSE.
100	034	027052	012737	000012	002414	215:	MOV	#12,R6LOAD	SETUP TO EXPECT FOUT1 L AND FOUT3 L
100 100 100 100 100 100 100 100	035 036 037 038 039 040 041 042 043 044	027060 027066 027074 027102 027104 027104 027106 027110 027112 027114 027114	017737 042737 023737 001404 104455 000004 003254 005024	1532 72 177760 002414	002420 002420 002420	22 \$: 10001 \$:	MOV BIC CMP BEQ ERRDF TRAP .WORD .WORD ENDSEG	RREGG, RGREAD #177760, RGREAD RGLOAD, RGREAD 22\$ 4, EVNTCL, EVNTER CSERDF 4 EVNTCL EVNTCL	:TO BE SET AS A RESULT OF A BORROW :READBACK FOUT 3:0 FLIP-FLOPS :CLEAR UNWANTED BITS :CHECK EXPECTED FOUTS AGAINST ACTUAL :IF THE SAME THEN CONTINUE :PDAL7 FAILED TO CLEAR EVENT COUNTERS

DUCUMENTATION PARVBARE 30(1046 30(1046 HARDWARE TESTS MACY11 HARDWARE TESTS MACY11 MACY11 USER DOCUMENTATION HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS MACY11 MACY11 USER DOCUMENTATION MACY11 30(1046 HARDWARE TESTS 30(1046 1 10 HARDWARE TESTS MACY11 DOCUMENTATION MACY11 USER B 5 30(1046 HARDWARE TESTS MACY11 30(1046 MACY11 DOCUMENTATION MACY11 HARDWARE TESTS 10 USER K 10 MACY11 30(1046 DOCUMENTATION DOCUMENTATION 30(1046 HARDWARE TESTS USER MACY11 HARDWARE TESTS MACY11 30(1046 L 10 HARDWARE MACY11 30(1046 HARDWARE TESTS MACY11 TESTS MACY11 USER D 6 30(1046 M 10 HARDWARE MACY11 30(1046 TESTS HARDWARE TESTS MACY11 USER DOCUMENTATION MACY11 30(1046 30(1046 30(1046 30(1046 30(1046 N 10 HARDWARE MACY11 MACY11 TESTS DOCUMENTATION MACY11 HARDWARE TESTS USER B 11 C 11 D 11 E 11 H 11 J 11 K 11 K 11 M 11 M 11 B 12 D 12 F 12 G 12 J 12 J 12 J 12 J 13 30(1046 B 11 HARDWARE TESTS MACY11 HARDWARE MACY11 DOCUMENTATION MACY11 TESTS USER 30(046 MACY11 HARDWARE TESTS MACY11 HARDWARE TESTS MACY11 USER DOCUMENTATION 3011046 HARDWARE TESTS MACY11 MACY11 HARDWARE TESTS MACY11 USER DOCUMENTATION 30(1046 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 DOCUME STATION MACY11 USER 30(1046 HARDWARE TESTS 30(1046 MACY11 DOCUMENTATION HARDWARE TESTS MACY11 USER MACY11 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 30(1046 USER DOCUMENTATION USER DOCUMENTATION HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS MACY11 HARDWARE TESTS 30(1046 HARDWARE MACY11 TESTS DOCUMENTATION MACY11 USER 30(1046 30(1046 30(1046 HARDWARE 30(1046 MACY11 MACY11 HARDWARE TESTS TESTS MACY11 USER DOCUMENTATION 30(1046 30(1046 30(1046 HARDWARE TESTS MACY11 HARDWARE TESTS MACY11 MACY11 USER DOCUMENTATION HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 MACY11 DOCUMENTATION USER 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 MACY11 DOCUMENTATION USER MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS DOCUMENTATION MACY11 USER MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS USER DOCUMENTATION MACY11 MACY11 30(1046 MACY11 30(1046 USER DOCUMENTATION USER DOCUMENTATION HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 30(1046 HARDWARE MACY11 30(1046 MACY11 HARDWARE TESTS TESTS MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS USER DOCUMENTATION MACY11 30(1046 30(1046 30(1046 HARDWARE TESTS HARDWARE MACY11 TESTS MACY11 USER DOCUMENTATION HARDWARE TESTS MACY11 HARDWARE TESTS USER DOCUMENTATION MACY11 HARDWARE TESTS HARDWARE TESTS MACY11 PROGRAM HEADER AND TABLES MACY11 30(1046 HARDWARE TESTS MAL Y11 30(1046 HARDWARE TESTS PROGRAM HEADER AND TABLES J 12 K 12 MACY11 30(1046 30(1046 HA DWARE TESTS HARDWARE TESTS MACVIT PROGRAM HEADER AND TABLES MACY11 30(1046 MACY11 HARDWARE TESTS 30(1046 PROGRAM HEADER AND TABLES HARDWARE TESTS M 12 M 12 N 12 B 13 C 13 PROGRAM HEADER AND TABLES
GLOBAL AREAS MACY11 30(1046
GLOBAL AREAS MACY11 30(1046
GLOBAL AREAS MACY11 30(1046) MACY11 30(1046 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS MACY11 HARDWARE TESTS MACY11 30(1046 30(1046 HARDWARE MACY11 TESTS MACY11 30(1046 MACY11 30(1046 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS GLOBAL AREAS MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS GLOBAL AREAS MACY11 30(1046 E 13 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS GLOBAL AREAS F 13 30(1046 MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS MACY1: GLOBAL AREAS G 13 H 13 MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 HARDWARE TESTS MACY11 0(1046 GLOBAL AREAS H 13 J 13 K 13 L 13 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 30 (1046 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 GLOBAL AREAS MACY11 30(1046 MACY11 30(1046 HARDWARE HARDWARE TESTS TESTS GLOBAL AREAS MACY11 30(1046 MACY11 30(1046 HARDWARE HARDWARE TESTS TESTS GLOBAL AREAS 30(1046 30(1046 30(1046 30(1046 30(1046 30(1046 MACY11 HARDWARE TESTS HARDWARE TESTS GLOBAL AREAS MACY11 K 13 L 13 M 13 N 13 B 14 C 14 D 14 E 14 MACY11 HARDWARE TESTS MACY11 HARDWARE TESTS GLOBAL AREAS 30(1046 MACY11 30(1046 MACY11 HARDWARE TESTS MACY11 HARDWA TESTS GLOBAL AREAS HARDWARE TESTS 30(1046 MACY11 30(1046 MACY11 MACY11 HARDWA TESTS GLOBAL AREAS G H I J K L M N 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 GLOBAL AREAS MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS GLOBAL AREAS MACY11 30(1046 HARDWARE TESTS MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS GLOBAL AREAS E 14 F 14 G 14 H 14 MACY11 30(1046 HARDWARE MACY11 30(1046 HARDWARE TESTS TESTS GLOBAL AREAS MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS GLOBAL AREAS HARDWARE TESTS MACY11 30(1046 MACY11 30(1046 MACY11 30(1046 HARDWARE HARDWARE TESTS TESTS GLOBAL AREAS HARDWARE HARDWARE TESTS TESTS GLOBAL AREAS I 14 J 14 E 14 30(104) N 9 HARDWARE TESTS MACY11 HARDWARE TESTS GLOBAL AREAS B 10 C 10 D 10 MACY11 30(1046 MACY11 30(1046 MISCELLANFOUS SECTIONS HARDWARE TESTS HARDWARE TESTS MACY11 MACY11 30(1046 HARDWARE TESTS HARDWARE TESTS MACY11 30(1046 MISCELLANEOUS SECTIONS MACY11 MACY11 30(1046 MACY11 30(1046 HARDWARE TESTS MISCELLANEOUS SECTIONS HARDWARE TESTS MACY11

-	HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15: TEST 55	15 PAGE : EVENT	COUNTER 1	AND	3 TE	ST
	10047 10048	027114	104405			TRAP	C\$ESEG			
the second secon	10049 10050 10051 10052 10053 10054 10055 10056 10057 10058 10059 10060	027116 027120 027122 027124 027130 027132 027136 027140 027144 027146 027150 027154	005701 001003 005201 000137 006301 032701 001002 000137 105701 001004 012701 000137	026372 000400 026372 000125 026372	23 \$: 24 \$:	TST BNE INC JMP ASL BIT BNE JMP TSTB BNE MOV JMP	R1 23\$ R1 4\$ R1 #400,R1 24\$ 4\$ R1 25\$ #125,R1			
of the latest designation of the latest desi	10061 10062 10063 10064 10065	027160 027160 027160	104401		25\$: L10161:	ENDTST TRAP	CSETST			

CHECK IF FIRST DATA PATTERN

IF NOT THEN ROTATE PATTERN LEFT ONCE

SET PATTERN TO A ONE

GO DO SEQUENCE WITH THIS PATTERN

ARITHMATIC SHIFT LEFT ONCE

CHECK IF PATTERN GREATER THEN 256

IF YES THEN CHECK IF DONE

GO DO TEST AGAIN WITH ROTATED PATTERN

CHECK IF PATTERN WAS FLOATTING ONE

IF NOT THEN END OF TEST

SETUP TO DO 125 AND 252 PATTERNS

GO DO TEST WITH 125 FIRST

B 1

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 56	15 PAGE : CHECK	CDALO TO LOAD EVEN	NT COUNTERS 3:0		
10066 10067					.SBTTL	TEST 56	: CHECK CDALO TO L	OAD EVENT COUNTERS	3:0	
10068 10069 10070 10071 10072 10073 10074 10075 10076 10077 10078 10079 10080					THE ETTHE TO TEST OF THEN THEN THEN THEN THEN THEN THE TEST OF THE	VENT COU EST WILL WILL THE LEARING SET AND DALO SHO TERS. T TERS, TH CHECKING	INTERS TO BE LOADED LOAD ALL EVENT CO N SET AND CLEAR TH THE SIGNAL PDALT W CLEAR THE SIGNAL CO DULD CAUSE THE EVEN TO TEST THAT THE EVEN THE TEST WILL COUNT	SIGNAL CDALO, WHEN SO FROM THE EVENT COLUNTERS AND REGISTER HE SIGNAL PDAL7 IN COLUNTERS TO BE RECOUNT COUNTERS TO BE RECOUNT COUNTERS WERE FOR DOWN ALL THE EVENT ARE GENERATED UNTIL	INTER REGISTER. T RS WITH 377 OCTAL CONTROL REGISTER COUNTERS. THE T GISTER O. SETTIN ELOADED FROM THE RELOADED FROM THE COUNTERS AT THE	O DO THIS, THE 2. SETTING EST WILL G AND CLEAR- EVENT COUNTER EVENT COUNTER SAME
10081	027162				T56::	BGNTST				
10083 10084	027162	004737	005474			JSR	PC, INITED	SELECT AND	INITIALIZE STATE	ANALYZER
10085 10086	027166 027166	104404				BGNSEG TRAP	C\$BSEG			
10087 10088 10089 10090 10091 10092 10093						;ALLOW ;CDAL2 ;WHICH	ONLY ONE AND/OR AF H WILL BE SET TO 2 WILL ENABLE THE OL	CONTROL REGISTER O. RRAY RAM TO BE SELECTEROES TO CAUSE THE JIPUTS OF THE TRACE RESS THE AND ARRAYS.	STED AT A TIME. SIGNAL TRSLO L T RAM DATA IN BUFF	CDAL3 H AND O BE ASSERTED
10094 10095 10096 10097 10098 10099 10100 10101 10102 10103	027170 027174 027200 027202 027202 027204 027206 027210 027212 027212	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 1\$ 1, ROEROR C\$ERDF 1 0 ROEROR	;LOAD, READ	LEAR LOW BYTE OF AND CHECK REGIST OK THEN CONTINUE GISTER O NOT EQUA	ER O
10104 10105 10106								ACE RAM DATA IN BUFF		
10107 10108 10109 10110	027214 027220 027224	005037 004537 000005	002414 006426		1\$:	CLR JSR .WORD	R6LOAD R5, TRD IBF PTER5	SETUP TO LO LOAD, READ SELECT TRO	DAD ALL ZEROES AND CHECK TRAM D BITS 15:0	ATA IN BUF
10111 10112 10113 10114 10115						: APPROP	PRIATE BIT PATTERN	STATE IN THE POINTER IN CONTROL REGISTER THE SIGNAL PSLO L.	R REGISTER BY LOAD 2. THIS WILL S	DING THE ELECT THE
10116 10117 10118 10119	027226 027234 027240 027242	012737 004737 001405	000000 006134	002376		MOV JSR BEQ ERRDF	#PTERO,R2LOAD PC,LDRDR2 2\$ 2,,R2EROR	; LOAD, READ ; IF LOADED (TO BE LOADED AND CHECK REGIST OK THEN CONTINUE NOT EQUAL EXPECT	
10120	027242	104455 000002				TRAP .WORD	C\$ERDF	MEGISTER 2	NOT ENONE EXPECT	

HARDWARI CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 56	15 PAGE : CHECK	209 CDALO TO LOAD EVENT COUN	TERS 3:0
10122 10123 10124 10125	027246 027250 027252 027252	000000 004704 104406				.WORD .WORD CKLOOP TRAP	0 R2EROR C\$CLP1	
10123 10124 10125 10126 10127 10128 10129 10130 10131 10132 10133						OF ALL AND L AND TH CNDNO	ZEROES. THIS DATA PATTI AND AND 3 L TO THE HIGH	AND ARRAY LOCATION WITH A DATA PATTERN ERN WILL SET THE SIGNALS ANDO L, AND1 L, STATE. WHEN THESE SIGNALS ARE SET HIGH D, PULSES WILL OCCUR ON THE SIGNALS CNDN3 H. THESE PULSES WILL CAUSE ALL THE OWN AT THE SAME TIME.
10134	027254 027260 027266 027272 027274 027274 027276 027300	005037 012737 004737 001404 104455	002402 170377 006166	002406	2\$:	CLR MOV JSR BEQ ERRDF TRAP	R4LOAD #170377,R4MASK PC,LDRDAR 3\$ 3,ANDERR,R4EROR C\$ERDF	SETUP DATA PATTERN TO BE ALL ZEROES SETUP TO IGNORE UNWANTED BITS LOAD, READ AND CHECK AND ARRAY RAM IF LOADED OK THEN CONTINUE AND ARRAY RAM DATA ERROR.
10140 10141 10142 10143 10144	027276 027300 027302 027304 027304	000003 003550 004720			3\$: 10000\$:	.WORD .WORD .WORD ENDSEG	ANDERR R4EROR	
10145 10146	027304	104405				TRAP	C\$ESEG	
10147 10148 10149	027306 027306	104404				BGNSEG	C\$BSEG	
10150 10151	027310 027314	012701 010102	000377			MOV MOV	#377,R1 R1,R2	SETUP EVENT COUNTERS WITH ALL ONES SETUP WORKING EVENT COUNTERS
10152 10153 10154 10155 10156						:SET CD. :ZERO. :ON THE	AL7 H TO A ONE IN CONTROL CDAL7 H ON A ONE WILL AL OR ADDRESS REGISTER BITS	L REGISTER O AND ALL OTHER BITS TO A LLOW THE FOUT FLIP-FLOPS TO BE READ S ORAD 3:0 LATER ON IN THIS TEST.
10157 10158 10159 10160	027316 027324 027330 027332	112737 004737 001405	000200 006102	002370		MOVB JSR BEQ ERRDF	#CDAL7,ROLOAD PC.LDRDRO 4\$ 1,.ROEROR	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
10161 10162 10163 10164 10165	027332 027334 027336 027340 027342	104455 000001 000000 004604				TRAP .WORD .WORD .WORD CKLOOP	C\$ERDF 1 0 ROEROR	
10166 10167 10168	027342	104406				TRAP	CSCLP1	LL EVENT COUNTER REGISTERS AND EVENT
10169						COUNTE	RS WITH THE VALUE 377 OC	TAL
10171 10172 10173	027344 027352 027356	012737 004737 001405	000011	002376	4\$: 5\$:	MOV JSR BEQ	#PTER9,R2LOAD PC,LDRDR2 6\$	GET VALUE TO SELECT EVENT COUNTER O GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE
10174 10175 10176 10177	027360 027360 027362 027364	104455 000002 000000				ERRDF TRAP .WORD .WORD	C\$ERDF	REGISTER 2 NOT EQUAL EXPECTED

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	5) 16-SEP-81 15:15 PAGE 210 TEST 56: CHECK CDALO TO LOAD EVENT COUNTERS 3:0					
10178	027366	004704				.WORD	RZEROR		
10179 10180 10181	027370 027370 027372	104406 010177	152760		6\$:	CKLOOP TRAP MOV	C\$CLP1 R1, aREG6	:LOAD EVENT COUNTER REGISTER AND EVENT :COUNTER WITH 377 :UPDATE POINTER SELECT BY ONE	
10181 10182 10183 10184 10185 10186	027376 027402 027410	005237 022737 001360	002376 000015	002376		INC CMP BNE	R2LOAD #PTER13,R2LOAD 5\$:UPDATE POINTER SELECT BY ONE :CHECK IF ALL EVENT COUNTERS LOADED :IF NOT THEN LOAD NEXT EVENT COUNTER	
10187						;CLEAR	EVENT COUNTERS BY SETTIN	G AND CLEARING PDAL7 IN CONTROL REG 2.	
10188 10189 10190 10191 10192 10193 10194 10195 10196 10197 10198	027412 027420 027424 027426	052737 004737 001405	000200 006134	002376		BIS JSR BEQ ERRDF	#PDAL7,R2LOAD PC,LDRDR2 7\$ 2,,R2EROR	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	
10193 10194 10195 10196 10197	027426 027430 027432 027434 027436	104455 000002 000000 004704				TRAP .WORD .WORD .WORD CKLOOP	C\$ERDF 2 0 R2EROR		
10198	027436	104406				TRAP	C\$CLP1		
10199 10200 10201						:CLEAR	PDAL7 IN CONTROL REGISTE	R 2	
10201 10202 10203 10204 10205 10206 10207 10208 10209 10210	027440 027446 027452 027454 027456 027460 027462 027464 027464	042737 004737 001405 104455 000002 000000 004704 104406	000200 006134	002376	7\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL7,R2LOAD PC,LDRDR2 8\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	:SETUP TO CLEAR PDAL7 :GO LOAD, READ AND CHECK REGISTER 2 :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED	
10213 10214 10215 10216						:SET AN :WITH T :REGIST	ID CLEAR CDALO IN CONTROL THE CONTENTS OF THE EVENT TERS WERE PREVIOUSLY LOAD	REGISTER O TO RELOAD THE EVENT COUNTERS COUNTER REGISTERS. THE EVENT COUNTER ED WITH 377 OCTAL.	
10212 10213 10214 10215 10216 10217 10218 10219 10220 10221 10222 10223 10224 10225 10226 10227 10228 10227 10230 10231 10232	027466 027474 027500 027502 027502 027504 027506 027510 027512	052737 004737 001405 104455 000001 000000 004604 104406	000001 006102	002370	8\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDALO.ROLOAD PC.LDRDRO 9\$ 1ROEROR C\$ÉRDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK REGISTER 0 IF LOADED OK THEN CONTINUE REGISTER 0 NOT EQUAL EXPECTED	
10228 10229 10230 10231						SET TO	O A ONE PREVIOUSLY IN THI OR ADDRESS LINES ORAD 3	OL REGISTER O. CDAL7 H HAS ALREADY BEEN S TEST TO ENABLE THE FOUT FLIP-FLOPS: O. CDAL4 H WAS PREVIOUSLY SET TO A ZERO Y RAM TO BE SELECTED AT ONE TIME.	
10233	027514	042737	000001	002370	9\$:	BIC	#CDALO,ROLOAD	SETUP BIT TO BE CLEARED	

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 211 TEST 56: CHECK CDALO TO LOAD EVENT COUNTERS 3:0 CVCDBA.P11 10-SEP-81 15:42 027522 027526 027530 027530 027532 GO LOAD, READ, AND CHECK REGISTER OF LOADED OK THEN CONTINUE 004737 006102 001405 JSR PC, LDRDRO 10234 10235 10236 10237 10238 10239 10241 10242 10243 10244 10245 10246 10247 10248 10246 10253 10253 10253 10253 10253 10253 10253 10263 10263 10263 10\$ BEQ 1, ROEROR REGISTER O NOT EQUAL EXPECTED FRRDF TRAP CSERDF 104455 . WORD 000001 027534 . WORD 000000 027536 027540 ROEROR 004604 . WORD CKLOOP 027540 TRAP C\$CLP1 104406 SELECT THE AND ARRAY WRITTEN PREVIOULSY BY LOADING CONTROL REGISTER 2 BITS WITH DATA TO ASSERT THE SIGNAL PTERO L IN THE POINTER REGISTER. THE AND ARRAY SELECTED WILL BE THAT ONE SELECTED BY THE SIGNAL PSLO L. LOCATION O OF THE AND ARRAY WAS WRITTEN PREVIOUSLY WITH A DATA PATTERN OF ALL ZEROES, THEREFORE ALL THE OUTPUTS OF THAT RAM SHOULD BE ASSERTED :HIGH THUS ASSERTING THE SIGNALS AND 3:0 L TO THE HIGH STATE. 027542 027550 012737 004737 :SETUP BITS TO BE LOADED 000000 002376 10\$: MOV #PTERO,R2LOAD 006134 JSR PC.LDRDR2 :LOAD, READ AND CHECK REGISTER 2 027554 027556 027556 001405 11\$: IF LOADED OK THEN CONTINUE BEQ 2. RZEROR :REGISTER 2 NOT EQUAL EXPECTED ERRDF 104455 TRAP C\$ERDF . WORD 027560 000002 027562 000000 . WORD 027564 R2EROR 004704 . WORD 027566 CKLOOP 027566 104406 TRAP C\$CLP1 CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER O. CDAL6 BEING SET AND CLEARED WILL CAUSE THE SIGNAL TRANST H TO PULSE WHICH WILL CAUSE THE SIGNAL ANST L TO BE PULSED. THE SIGNAL ANST L BEING PULSED 10265 ; WITH THE SIGNALS AND 3:0 L SET HIGH WILL CAUSE A PULSE ON THE SIGNALS 10266 10267 COUNTERS 0, 1, 2, AND 3 TO BE COUNTED DOWN RESPECTIVELY. 10268 10269 10270 10271 10272 10273 10274 10275 10277 10278 10279 10280 10281 10282 10283 115: 027570 004737 006640 JSR PC.TRANST :SET AND CLEAR CDAL6 IN CONTROL REG O :ASSER THE SIGNAL PTER15 L IN POINTER REGISTER VIA CONTROL REGISTER 2 R5.ASSERT PTER15 027574 004537 006376 JSR : GO ASSERT PTER15 027600 000017 . WORD :WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS ORAD 3:0 WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE, WHICH WILL CAUSE THE FOUT FLIP-FLOPS 3:0 TO BE READBACK ON THE ORAD :3:0 SIGNAL LINES. THE FOUT FLIP-FLOPS ARE SET/CLEARED VIA THE BORROW :SIGNAL FROM THE EVENT COUNTERS AND THE SIGNAL ANST L BEING PULSED. 027602 005037 002414 12\$: F6LOAD SETUP TO EXPECT NO BORROW 10284 10285 10286 10287 10288 R2 13\$ #17,R6LOAD 027606 027610 005702 TST CHECK IF EVENT COUNTER WAS O 001003 ; IF NOT THEN NO BORROW EXPECTED BNE 012737 SETUP TO EXPECT BORROWS FROM EACH 027612 000017 002414 MOV EVENT COUNTER :READBACK FOUT 3:0 OR ORAD 3:0 LINES :CLEAR UNWANTED BITS 027620 027626 152532 177760 aREGG . REREAD 13\$: 042737 002420 #177760, R6READ

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30 (1046) 15:42	16-SEP	-81 15: TEST 56	15 PAGE : CHECK	212 CDALO TO LOAD EVENT	COUNTERS 3:0
10290 10291 10292 10293 10294 10295 10296 10297 10298 10299 10300 10301 10302 10303	027634 027642 027644 027644 027646 027650 027652 027654	023737 001405 104455 000004 003321 005024	002414	002420		CMP BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	R6LOAD, R6READ 14\$ 4, EVNTRL, EVNTER C\$ERDF 4 EVNTRL EVNTER	; CHECK EXPECTED AGAINST ACTUAL ; IF LOADED OK THEN CONTINUE ; CDALO FAILED TO RELOAD EVENT COUNTERS
	027654	104406				TRAP	C\$CLP1	
	027656 027660 027662	005302 100330			14\$:	DEC BPL ENDSEG	R2 10\$; DECREMENT WORKING COUNTER ; IF NOT MINUS THEN COUNT DOWN AGAIN
10303 10304 10305	027662 027662	104405			100013:	TRAP	C\$ESEG	
10306 10306 10307 10308 10309	027664 027664 027664	104401			L10162:	ENDIST	C\$ETST	

DBA.P11	ESTS 10	MACY11 D-SEP-81	30(1046) 15:42	16-SEP		: FUNCTI	ON SELECT F/F TEST (FUS	L7-FUSL3-FUSL1) EST (FUSL7-FUSL3-FUSL1)
0311 0312 0313 0314 0315 0316 0317 0318 0319 0320 0321 0322					: ++ : THIS : CAN B : BE SE : FROM : CHECK : CONTR : TO A : TO A	TEST WILL E SET TO T TO A Z THE OR A ING THAT OL REGIS ZERO IN ZERO STA	L CHECK THAT FUNCTION S A ONE AND THAT FUNCTION PERO. THE FLIP-FLOPS AR ARRAY RAM AND THE SIGNAL THE FUNCTION SELECT FL STER 4 AND CONTROL REGIS CONTROL REGISTER 2. PD	ELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1 IN SELECT FLIP-FLOPS FULS2 AND FUSLO CAN BE SET TO THE STATE MENTIONED VIA THE DAT ORST L BEING PULSED. AFTER IP-FLOPS ARE IN THE CORRECT STATE VIA STER 6, THE TEST WILL SET THE SIGNAL PDAL HALS ON A ZERO WILL PRESET THE FLIP-FLOPS I VERIFY THAT THE FLIP-FLOPS CLEARED BY
0325 02	7666 7666 7666	004737	005474		T57::	BGNTST JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER
0327 0328 02	7672 7672	104404				BGNSEG TRAP	C\$BSEG	
0331 0332 0333 0334						ONE AN	LOW BYTE OF CONTROL REG IS OF THE OR ADDRESS REG ID/OR ARRAY RAM TO BE SE PTER15 L WILL SELECT TH	SISTER O. CDAL7 CLEARED WILL ENABLE THE SISTER. CDAL4 BEING A O WILL ENABLE ONLY LECTED VIA THE POINTER REGISTER. IN THE OR ARRAY RAM.
0337 02 0338 02 0339 02 0340 02 0341 02 0342 02 0343 02 0344 02	7674 7700 7704 7706 7706 7710 7712 7714 7716	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 1\$ 1ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 0 IF LOADED OK THEN CONTINUE REGISTER 0 NOT EQUAL EXPECTED
03→6 0347 0348 0349							BITS IN CONTROL REGISTER REGISTER.	R 2 TO ASSERT THE SIGNAL PTER15 L IN THE
0350 02	7720 7724	004537 000017	006376		1\$:	JSR .WORD	R5.ASSERT PTER15	GO ASSERT PTER15
0353 0354 0355 0356 0357 0358						;LOAD, ;COMMAN ;PULSE ;ADDRES ;PTER15 ;WILL F	READ AND CHECK OR ADDRE ND TO CONTROL REGISTER 6 WILL BE ISSUED ON THE S SS REGISTER. ON A READ S L ASSERTED, A PULSE WI READ THE DATA FROM THE O	SS REGISTER WITH ALL ZEROES. ON A WRITE WITH THE SIGNAL PTER15 L ASSERTED, A SIGNAL WPT15 H WHICH WILL LOAD THE OR TO CONTROL REGISTER 6 WITH THE SIGNAL LL BE ISSUED ON THE SIGNAL RPT15 H WHICH REGISTER.
0361 02 0362 02 0363 02 0364 02	7726 7732 7740 7744 7746	005037 012737 004737 001405	002414 177760 006250	002416	2\$:	CLR MOV JSR BEQ ERRDF TRAP	R6LOAD #177760,R6MASK PC,LDRDR6 3\$ 4,ORADER,R026ER C\$ERDF	SETUP TO LOAD ALL ZEROES SETUP TO READ LOW 4 BITS GO LOAD, READ AND CHECK REGISTER 6 IF LOADED OK THEN CONTINUE OR ADDRESS REG NOT EQUAL ZERO

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 57	15 PAGE : FUNCTI	214 ON SELECT F/F TEST (FUSI	L7-FUSL3-FUSL1)
10366 10367 10368 10369 10370 10371 10372 10373	027750 027752 027754 027756 027756	000004 003161 004734 104406				.WORD .WORD .WORD CKLOOP TRAP ;LOAD, ;REGIST	QRADER RU26ER C\$CLP1 READ AND CHECK OR ARRAY ER WITH A DATA PATTERN	RAM LOCATION ADDRESSED BY THE OR ADDRESS
10374 10375 10376 10377 10378 10379 10380 10381 10382 10383 10384 10385 10386 10387 10391 10391 10393 10394 10395 10396	027760 027766 027774 030000 030002 030002 030004 030010 030010 030012	012737 012737 004737 001405 104455 000003 003512 004720 104406	000252 177400 006202	002402 002406	3\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#252,R4LOAD #177400,R4MASK PC,LDRDR4 4\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR C\$CLP1	; SETUP THE DATA TO BE LOADED ; SETUP MASK TO IGNORE UNWANTED BITS ; GO LOAD, READ AND CHECK OR ARRAY DATA ; IF DATA OK THEN CONTINUE ; OR ARRAY RAM DATA ERROR
10387 10388						;DISABL ;FUSL3,	E THE PRESET SIGNAL TO FUSL2, FUSL1, AND FUSL	THE FUNCTION SELECT FLIP-FLOPS FUSL7, O BY SETTING THE SIGNAL PDAL5 TO A ONE.
10389 10390 10391 10392 10393 10394 10395 10396 10397 10398 10399 10400	030014 030022 030026 030030 030030 030032 030034 030036 030040 030040	052737 004737 001405 104455 000002 000000 004704 104406	000040 006134	002376	4\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL5,R2LOAD PC,LDRDR2 5\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BIT TO BE LOADED WITH PTER15 ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
10401 10402 10403 10404 10405 10406 10407 10408 10409						CLEARI THIS W SIGNAL THE OR A DATA FUSL7, SELECT	NC CRAIL LITTE CALICE THE	6 IN CONTROL REGISTER O. SETTING AND SIGNALS TRANST H AND TRST L TO PULSE. AL ANST L TO PULSE WHICH WILL CAUSE THE SIGNAL ORST L BEING PULSED WILL CLOCK E FUNCTION SELECT FLIP-FLOPS. WITH OR ARRAY RAM, FUNCTION SELECT FLIP-FLOPS BE SET HIGH ON THE OUTPUTS AND FUNCTION USLO SHOULD BE SET LOW ON THE OUTPUTS SED.
10411	030042	004737	006640		5\$:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
10413 10414 10415						: CHECK :BY REA : REGIST	DING THE OR ARRAY RAM DA	IP-FLOP FUSL7 IS SET TO A ONE (HIGH) ATA AND FUSL7 IN BIT 12 OF CONTROL
10416 10417 10418 10419 10420 10421	030046 030054 030062 030066 030070	042737 052737 004737 001405	010000 010000 006216	002406 002404	7\$:	BIC BIS JSR BEQ ERRDF	#BIT12,R4MASK #BIT12.R4GOOD PC,READR4 8\$ 3,FUSL7,R4EROR	SETUP TO READ FULS? SETUP TO EXPECT FUSL? TO EQUAL A 1 READ OR ARRAY DATA AND FUSL? IF DATA OK THEN CONTINUE FUSL? FLIP-FLOP PROBABLY NOT SET

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 57	15 PAGE : FUNCTI	215 ON SELECT F/F TEST (FUSL	7-FUSL3-FUSL1)
10422 10423 10424 10425 10426 10427 10428 10429 10430	030070 030072 030074 030076 030100 030100	104455 000003 003601 004720 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$ERDF 3 FUSL7 R4EROR C\$CLP1	
10428 10429 10430						:ASSERT :2. THE	THE SIGNAL PTER4 L IN T	HE POINTER REGISTER VIA CONTROL REGISTER N SET ALSO
10431 10432 10433 10434 10435 10436 10437 10438 10439 10440	030102 030110 030114 030116 030120 030122 030124 030126	012737 004737 001405 104455 000002 000000 004704	000044 006134	002376	8\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD .WORD	#PDAL5!PTER4,R2LOAD PC,LDRDR2 9\$ 2,,R2EROR C\$ERDF 2 0 R2EROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
10441 10442	030126	104406				TRAP	C\$CLP1	S FUSL 3:0 VIA CONTROL REGISTER 6.
10443 10444 10445 10446 10447 10448						:FUSL3 :BE SET	AND FUSL1 SHOULD BE SET TO A ZERO.	S FUSL 3:0 VIA CONTROL REGISTER 6. TO A ONE AND FUSL2 AND FUSL0 SHOULD
10447 10448 10449 10450 10451 10452 10453 10454 10455 10456	030130 030136 030144 030150 030152 030152 030154 030156 030160 030162	012737 012737 004737 001405 104455 000004 003365 004750	120000 007777 006256	002414 002416	9\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#BIT15!BIT13,R6LOAD #007777,R6MASK PC,READR6 10\$ 4,FUSL30,ALLREG C\$ERDF 4 FUSL30 ALLREG C\$CLP1	;SETUP EXPECTED BITS TO BE SET ;SETUP TO IGNORE TRDI BITS ;GO READ AND CHECK FUSL 3:0 FLIP-FLOPS ;IF EQUAL EXPECTED THEN CONTINUE ;FUSL3 + FUSL1 NOT 1 OR OTHER BITS SET
10458 10459 10460 10461						; CAUSE	THE SIGNAL PDALS IN CONT THE FUNCTION SELECT FLIP RO STATE.	ROL REGISTER 2. PDAL5 ON A ZERO WILL P-FLOPS FUSL7, FUSL 3:0 TO BE PRESET TO
10462 10463 10464 10465 10466 10467 10468 10469 10470 10471 10472	030164 030172 030176 030200 030200 030202 030204 030210 030210	042737 004737 001405 104455 000002 000000 004704 104406	000040 006134	002376	10\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL5,R2LOAD PC,LDRDR2 11\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	CLEAR PDAL5 LEAVE PTER4 SET GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
10423 10424 10475 10476						: CHECK	FUNCTION SELECT FLIP-FLO BE CLEARED BY THE SIGNA	PS FUSL 3:0 TO BE 0. THE FLIP-FLOPS
10477	030212	005037	002414		11\$:	CLR	R6LOAD	;BITS 15:12 SHOULD BE A 0

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 57	15 PAGE : FUNCTI	216 ON SELECT F/F TEST	(FUSL)	7-FUSL3-FUSL1)
10478 10479 10480 10481 10482 10483 10484 10485 10486 10487 10488	030216 030222 030224 030224 030226 030230 030232 030234 030234	004737 001405 104455 000004 003365 004750 104406	006256			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR6 12\$ 4,FUSL30,ALLREG C\$ERDF 4 FUSL30 ALLREG C\$CLP1		CHECK FUSL 3:0 TO BE ZERO IF FUSL 3:0 EQUALS 0 THEN CONTINUE FUSL 3:0 NOT 0 WHEN PDAL5 = 0
10487 10488 10489 10490 10491 10492 10493	030236 030242	004537 000017	006376		12\$:	:RESELE :OR ARR	CT PTER15 L IN THE AY RAM DATA AND TO R5,ASSERT PTER15	POINT	THAT PDALS ON A O CLEARED FUSL7 F/F.
10494 10495 10496						: CHECK : DATA R	THAT PDAL5 CLEARED EMAINED UNCHANGED	FUSL7	FLIP-FLOP AND THAT THE OR ARRAY RAM
10496 10497 10498 10499 10500	030244 030252 030256 030260 030260	042737 004737 001404 104455	010000 006216	002404	13\$:	BIC JSR BEQ ERRUF TRAP	#BIT12,R4GOOD PC,READR4 14\$ 3,FUSL7,R4EROR C\$ERDF		SET EXPECTED FUSL7 BIT TO A ZERO READ OR ARRAY RAM DATA AND FUSL7 IF DATA AND FULS7 OK THEN CONTINUE FUSL7 PROBABLY NOT CLERED VIA PDAL5
10497 10498 10499 10500 10501 10502 10503 10504 10505 10506 10507 10508	030262 030264 030266 030270 030270	000003 003601 004720			14\$: 10000\$:	.WORD .WORD .WORD ENDSEG	FUSL7 R4EROR		
10507 10508 10509	030270 030272 030272	104405			L10163:	TRAP	C\$ESEG		
10509 10510 10511	030272	104401			210103.	TRAP	C\$ETST		

HARDWARE TESTS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42			16-SEP-	16-SEP-81 15:15 PAGE 217 TEST 58: FUNCTION SELECT F/F TEST (FUSL2-FUSL0)								
10512 10513					.SBTTL	TEST 58	: FUNCTION SELECT F/F TES	ST (FUSL2-FUSL0)				
10514 10515 10516 10517 10518 10519 10520 10521 10522 10523 10524					; CAN BE ; BE SET ; FROM ; CHECK! ; CONTRO ; TO A	SET TO A OIL THE OR AIL THAT THE THAT THAT THE THAT THAT	A ZERO AND THAT FUNCTION NE. THE FLIP-FLOPS ARE S RRAY RAM AND THE SIGNAL O THE FUNCTION SELECT FLIF TER 4 AND CONTROL REGISTE CONTROL REGISTER 2. PDAL	LECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1 N SELECT FLIP-FLOPS FUSL2 AND FUSLO CAN SET TO THE STATE MENTIONED VIA THE DATA DRST L BEING PULSED. AFTER P-FLOPS ARE IN THE CORRECT STATE VIA ER 6, THE TEST WILL SET THE SIGNAL PDAL5 S ON A ZERO WILL PRESET THE FLIP-FLOPS VERIFY THAT THE FLIP-FLOPS CLEARED BY REGISTER 6 AGAIN.				
10525 10526 10527	030274 030274				158::	BGNTST						
10528 10529	030274	004737	005474			JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER				
10530	030300 030300	104404				BGNSEG TRAP	C\$BSEG					
10532 10533 10534 10535 10536 10537 10538						CLEAR OUTPUT ONE AN	LOW BYTE OF CONTROL REGIS S OF THE OR ADDRESS REGIS D/OR ARRAY RAM TO BE SELE PTER15 L WILL SELECT THE	STER O. CDAL7 BEING A O WILL ENABLE STER. CDAL4 BEING A O WILL ENABLE ONLY ECTED VIA THE POINTER REGISTER. IN THIS OR ARRAY RAM.				
10549 10540 10541 10542 10543 10544	030302 030306 030312 030314 030316 030320 030322	105037 004737 001405 104455 000001 000000 004604	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD	ROLOAD PC,LDRDRO 1\$ 1,ROEROR C\$ERDF 1 0 ROEROR	;SETUP BITS TO BE CLEARED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED				
10546 10547 10548	030324 030324	104406				CKLOOP TRAP	C\$CLP1					
10549 10550 10551							BITS IN CONTROL REGISTER REGISTER.	2 TO ASSERT THE SIGNAL PTER15 L IN THE				
10552 10553	030326 030332	004537 000017	006376		1\$:	JSR .WORD	R5,ASSERT PTER15	GO ASSERT PTER15				
10554 10555 10556 10557 10558 10559 10560						;LOAD, ;COMMAN ;PULSE ;ADDRES ;PTER15 ;WILL R	READ AND CHECK OR ADDRESS D TO CONTROL REGISTER 6 W WILL BE ISSUED ON THE SIG S REGISTER. ON A READ TO L ASSERTED, A PULSE WILL EAD THE DATA FROM THE OR	REGISTER WITH ALL ZEROES. ON A WRITE WITH THE SIGNAL PTER15 L ASSERTED, A GNAL WPT15 H WHICH WILL LOAD THE OR CONTROL REGISTER 6 WITH THE SIGNAL BE ISSUED ON THE SIGNAL RPT15 H WHICH ADDRESS REGISTER.				
10561 10562 10563 10564 10565 10566 10567	030334 030340 030346 030352 030354 030354	005037 012737 004737 001405	002414 177760 006250	002416	2\$:	CLR MOV JSR BEQ ERRDF TRAP	R6LOAD #177760,R6MASK PC,LDRDR6 3\$ 4,ORADER,R026ER C\$ERDF	SETUP TO LOAD ALL ZEROES SETUP TO READ LOW 4 BITS GO LOAD, READ AND CHECK REGISTER 6 IF LOADED OK THEN CONTINUE OR ADDRESS REG NOT EQUAL ZERO				

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 58	15 PAGE : FUNCTI	218 ON SELECT F/F TEST (FUSI	L2-FUSLO)
10568 10569 10570 10571 10572 10573 10574 10575	030356 030360 030362 030364 030364	000004 003161 004734 104406				.WORD .WORD CKLOOP TRAP :LOAD	4 ORADER RO26ER C\$CLP1 READ AND CHECK OR ARRAY ER WITH A DATA PATTERN I	RAM LOCATION ADDRESSED BY THE OR ADDRESS
10576 10577 10578 10579 10580 10581 10582 10583 10584 10585 10586 10587	03. 46 030.74 030.02 030406 030410 030412 030414 030416 030420 030420	012737 012737 004737 001405 104455 000003 003512 004720 104406	000125 177400 006202	002402 002406	3\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#125,R4LOAD #177400,R4MASK PC,LDRDR4 4\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR C\$CLP1	;SETUP THE DATA TO BE LOADED ;SETUP MASK TO IGNORE UNWANTED BITS ;GO LOAD, READ AND CHECK OR ARRAY DATA ;IF DATA OK THEN CONTINUE ;OR ARRAY RAM DATA ERROR
10588 10589 10590 10591 10592 10593 10594 10595 10596 10597 10598 10599 10600 10601 10602	030422 030430 030434 030436 030440 030442 030444 030446	052737 004737 001405 104455 000002 000000 004704 104406	000040 006134	002376	4\$:	;DISABL ;FUSL3, BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	FUSL2, FUSL1, AND FUSLO #PDAL5, R2LOAD PC, LDRDR2 5\$ 2, R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	THE FUNCTION SELECT FLIP-FLOPS FUSL7, 0 BY SETTING THE SIGNAL PDAL5 TO A ONE. ;SETUP BIT TO BE LOADED WITH PTER15 ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
10603 10604 10605 10606 10607 10608 10609 10610 10611 10612						CLEARI THIS W THE SI CLOCK WITH A FLIP-F FUNCTI	NG CDAL6 WILL CAUSE THE SIGNAL ORST L TO PULSE. THE OR ARRAY RAM DATA IN DATA PATTERN OF 125 IN LOPS FUSE2 AND FUSE0 SHO	6 IN CONTROL REGISTER O. SETTING AND SIGNALS TRANST H AND TRST L TO PULSE. AL ANST L TO PULSE WHICH WILL CAUSE THE SIGNAL ORST L BEING PULSED WILL NTO THE FUNCTION SELECT FLIP-FLOPS. THE OR ARRAY RAM, FUNCTION SELECT OULD BE SET HIGH ON THE OUTPUTS AND SL7, FUSL3 AND FUSL1 SHOULD BE SET IGNAL ORST L IS PULSED.
10613 10614	030450	004737	006640		5\$:	JSR	PC, TRANST	; SET AND CLEAR CDAL6 IN CONTROL REG 0
10615 10616 10617 10618						:BY REA	DING THE OR ARRAY RAM DA	IP-FLOP FUSL7 IS SET TO A ZERO (LOW) ATA AND FUSL7 IN BIT 12 OF CONTROL
10619 10620 10621 10622 10623	030454 030462 030466 030470 030470	042737 004737 001405 104455	010000 006216	002406	7\$:	BIC JSR BEQ ERRDF TRAP	#BIT12,R4MASK PC.READR4 8\$ 3,FUSL7,R4EROR C\$ERDF	; SETUP TO READ FULS7 ; READ OR ARRAY DATA AND FUSL7 ; IF DATA OK THEN CONTINUE ; FUSL7 FLIP-FLOP PROBABLY NOT CLEARED

HARDWARE TEST	S MACY11 10-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 58	15 PAGE : FUNCTI	219 ON SELECT F/F TEST (FUSL	2-FUSLO)		
10624 03047 10625 03047 10626 03047 10627 03050	4 003601 6 004720 0				.WORD .WORD .WORD CKLOOP	FUSL7 R4EROR			
10627 03050 10628 03050 10629 10630 10631 10632	0 104406				:ASSERT :2. THE	C\$CLP1 THE SIGNAL PTER4 L IN T SIGNAL PDAL5 WILL REMAI	HE POINTER REGISTER VIA CONTROL REGISTER N SET ALSO		
10632 10633 03050 10634 03051 10635 03051 10636 03051 10637 03051 10638 03052 10640 03052 10641 03052 10642 03052	0 004737 4 001405 6 104455 0 000002 2 000000 4 004704	000044 006134	002376	8\$:	MOV JSR BEG ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL5!PTER4,R2LOAD PC,LDRDR2 9\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CUNTINUE ;REGISTER 2 NOT EQUAL EXPECTED		
10644 10645 10646					:FUSL2	UNCTION SELECT FLJP-FLOP AND FUSLO SHOULD BE SET TO A ZERO.	TO A ONE AND FUSL3 AND FUSL1 SHOULD		
10647 10648 03053 10649 03053 10650 03054 10651 03055 10652 03055 10654 03055 10655 03055 10656 03055 10657 03056 10658 03056	012737 004737 0001405 2 104455 4 000004 6 003365 0 004750	050000 007777 006256	002414 002416		MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#BIT14!BIT12,R6LOAD #007777,R6MASK PC,READR6 10\$ 4,FUSL30,ALLREG C\$ERDF 4 FUSL30 ALLREG C\$CLP1	SETUP EXPLCTED BITS TO BE SET SETUP TO IGNORE TRDI BITS GO READ AND CHECK FUSL 3:0 FLIP-FLOPS IF EQUAL EXPECTED THEN CONTINUE FUSL2 + FUSLO NOT 1 OR OTHER BITS SET		
10660 10661 10662					CLEAR THE SIGNAL PDALS IN CONTROL REGISTER 2. PDALS ON A ZERO WILL CAUSE THE FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL 3:0 TO BE PRESET TO THE ZERO STATE.				
10663 10664 03056 10665 03055 10666 03056 10667 03066 10669 03066 10670 03066 10671 03066 10672 03066	72 004737 76 001405 90 104455 92 000002 94 000000 96 004704	000040 006134	002376	10\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL5,R2LOAD PC,LDRDR2 11\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	CLEAR PDAL5 LEAVE PTER4 SET GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED		
10674 10675 10676					; CHECK	FUNCTION SELECT FLIP-FLO BE CLEARED BY THE SIGNA	PS FUSL 3:0 TO BE 0. THE FLIP-FLOPS		
10677 10678 0306 10679 0306		002414 006256		11\$:	CLR	R6LOAD PC, READR6	:BITS 15:12 SHOULD BE A 0 :CHECK FUSL 3:0 TO BE ZERO		

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP-81 15: TEST 58	15 PAGE FUNCTI	B 2 ON SELECT F/F TEST (FUSL2-FUSLO)
10680 10681 10682 10683 10684 10685 10686	030622 030624 030624 030626 030630 030632 030634 030634	001405 104455 000004 003365 004750 104406			BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	12\$ 4,FUSL30,ALLREG C\$ERDF 4 FUSL30 ALLREG C\$CLP1	; IF FUSL 3:0 EQUALS 0 THEN CONTINUE ; FUSL 3:0 NOT 0 WHEN PDALS = 0
10688 10689 10690 10691 10692 10693 10694 10695 10696	030636 030642	004537 000017	006376	12\$:	JSR .WORD	R5,ASSERT PTER15 THAT FUSL7 FLIP-FLOP	COINTER REGISTER. THIS IS DONE TO RECHECK THE CHECK THAT PDALS ON A O CLEARED FUSL7 F/F. ;GO ASSERT PTER15 IS STILL CLEARED AND THAT THE OR ARRAY RAM
10697 10698 10699 10700 10701 10702 10703 10704 10705 10706 10707 10708 10709 10710 10711	030644 030650 030652 030652 030654 030660 030662 030662 030662 030664 030664	004737 001404 104455 000003 003601 004720 104405	006216	13\$: 14\$: 10000\$: L10164:	JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG TRAP ENDTST	PC.READR4 14\$ 3.FUSL7.R4EROR C\$ERDF 3 FUSL7 R4EROR C\$ESEG	; READ OR ARRAY RAM DATA AND FUSL7 ; IF DATA AND FULS7 OK THEN CONTINUE ; FUSL7 PROBABLY NOT CLERED VIA PDAL5
	10680 10681 10682 10683 10684 10685 10686 10687 10688 10690 10691 10692 10693 10694 10695 10696 10697 10698 10699 10700 10701 10702 10703 10704 10705 10706 10707 10708 10709 10710	10680 030622 10681 030624 10682 030624 10683 030626 10684 030630 10685 030632 10686 030634 10687 030634 10688 10699 10690 10691 10692 030636 10693 030642 10694 10695 10696 10697 10698 030644 10699 030650 10700 030652 10701 030652 10702 030654 10703 030662 10704 030660 10705 030662 10706 030662 10707 030662 10708 030664 10709 030664	10680 030622 001405 10681 030624 10682 030624 104455 10683 030626 000004 10684 030630 003365 10685 030632 004750 10686 030634 10687 030634 104406 10691 10692 030636 004537 10693 030642 000017 10694 10695 10696 10697 10698 030644 004737 10699 030650 001404 10700 030652 10701 030652 104455 10702 030654 000003 10703 030652 10704 030660 004720 10705 030662 10707 030662 10708 030664 10709 030664 10709 030664	CVCDBA.P11 10-SEP-81 15:42 10680 030622 001405 10681 030624 104455 10682 030626 000004 10683 030630 003365 10684 030632 004750 10685 030634 104406 10687 030634 104406 10688 10689 10690 10691 030636 004537 006376 10693 030642 000017 006376 10694 10695 001404 004737 006216 10699 030650 001404 004737 006216 10700 030652 104455 000003 004720 10703 030654 000003 004720 00705 030662 104405 10708 030664 104405 104405 104405 10709 030664 104401	CVCDBA.P11 10-SEP-81 15:42 TEST 58 10680 030622 001405 10681 030624 104455 10683 030626 000004 10684 030630 003365 10685 030632 004750 10686 030634 104406 10687 10688 10689 10690 10691 10691 10692 030636 004537 006376 12\$: 12\$: 10696 10697 10698 030642 000017 10696 10697 10698 030650 001404 10700 030652 104455 10701 030652 104455 10702 030654 000003 10703 030660 004720 10705 030662 104405 10708 030664 104405 10708 030664 104405 10709 030664 104401 10164: 10164:	CVCDBA.P11 10-SEP-81 15:42 TEST 58: FUNCTI 10680 030622 001405 BEQ 10681 030624 104455 TRAP 10683 030626 000004 WORD 10684 030630 003365 WORD 10685 030632 004750 WORD 10686 030634 104406 TRAP 10687 10688 RESELE 10690 ;0R ARR 10691 10692 030636 004537 006376 12\$: JSR 10694 10695 ;0R ARR WORD WORD 10696 ;0ATA R WORD WORD 10697 10698 030644 004737 006216 13\$: JSR 10699 030650 001404 BEQ WORD 10700 030652 104455 WORD WORD 10701 030652 104455 WORD WORD 10702 030654 000003 WORD W	HARDWARE TESTS MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42 10680 030622 001405 10681 030624 104455

RE TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 59	15 PAGE	C 2 221 FUSL7 F/F TO LOA		
				SRITI			F TO LOAD EVENT COUN	TERS
				THIS COUNT TO TH COUNT COUNT TEST EVENT FLOPS THE ORST ORST ARRAY OUTPU SET H BE LO WERE EVENT THE	ER REGIS ER REGIS DOWN THE CHECKS TO	STERS WHEN THE OUSTATE. TO CHECK STERS AND EVENT COUNTERS THAT NO BORROWS ARS ARE COUNTED DO ORAD 3:0 SIGNAL WITH DATA BE ASSERTED LOW. WILL CAUSE THE SIJUSE THE SIGNAL AN PULSED. THE SIGNAL AND SIGNATURE SHOT WILL BE OF THE EVENT COUND FROM THE EVENT RS 400 OCTAL TIME	TPUT OF FUNCTION SEL THAT THIS HAPPENS, T OUNTERS WITH THE VAL UNTIL THE EVENT COU RE GENERATED FROM TH WN. THIS IS DONE BY LINES. THE TEST WIL EQUAL TO 200 OCTAL W THE TEST WILL THEN GNALS TRANST H AND T ST L TO BE PULSED WH NAL ORST L BEING PUL FUNCTION SELECT FLIP O THE HIGH STATE. W FIRED WHICH WILL CAU TER REGISTERS. TO T COUNTER REGISTERS, T S CHECKING THAT NO B	ECT FLIP-FLOP FUSL7 H IS SO HE TEST WILL LOAD ALL EVEN UE 377 OCTAL. THE TEST WILL INTERS EQUAL 200 OCTAL. THE E EVENT COUNTERS WHEN THE CHECKING THE FOUT 3:0 FLID L THEN LOAD LOCATION ZERO OF HICH WILL CAUSE THE SIGNAL ISET AND CLEAR THE SIGNAL ISET AND CLEAR THE SIGNAL ISET AND CLEAR THE SIGNAL ISET AND CLEAR THE SIGNAL SED WILL CAUSE THE OR ISET WILL CAUSE THE OR ISET THAT THE EVENT COUNTERS HE TEST WILL COUNT DOWN THE ORROWS ARE GENERATED FROM
030666					BGNTST			
030666	004737	005474			JSR	PC, INITED	;SELECT AND	INITIALIZE STATE ANALYZER
030672 030672 030674 030700	104404 012701 010102	000377			BGNSEG TRAP MOV MOV	C\$BSEG #377,R1 R1,R2	SETUP STAR	TING EVENT COUNTER ING COUNT TO WORKING COUNT
					;CLEAR	CDAL4 IN CONTROL	REGISTER O TO SELEC	T ONLY ONE AND/OR ARRAY RAI
030702 030706 030712 030714 030714	105037 004737 001405 104455	002370 006102			CLRB JSR BEQ ERRDF TRAP	ROLOAD PC,LDRDRO 1\$ 1,ROEROR C\$ERDF	GO LOAD, R	TO BE LOADED EAD AND CHECK REGISTER O OK THEN CONTINUE NOT EQUAL EXPECTED
030716 030720 030722 030724 030724	000001 000000 004604				.WORD .WORD .WORD CKLOOP TRAP	1 0 ROEROR C\$CLP1		
					::THE F	FOLLOWING LOOP WI	LL LOAD ALL EVENT CO	UNTER REGISTERS AND EVENT
030726 030734 030740 030742 030742 030744	012737 004737 001405 104455 000002	000011 006134	002376	1\$: 2\$:	MOV JSR BEQ ERRDF TRAP . WORD		SETUP POIN GO LOAD, R IF LOADED	TER TO FIRST EVENT COUNTER EAD AND CHECK REGISTER 2 OK THEN CONTINUE NOT EQUAL EXPECTED
	030666 030666 030666 030672 030672 030674 030700 030714 030714 030714 030714 030720 030722 030724 030724 030724	030666 030666 030666 030672 030672 030672 030674 012701 030700 010102 030702 030712 030714 030714 030714 030714 030716 030716 030716 030720 030720 030720 030720 030720 030721 030721 030722 030722 030724	030666 030666 030666 030666 004737 005474 030672 030672 104404 030674 012701 000377 030700 010102 030706 004737 006102 030712 001405 030714 104455 030714 104455 030716 000001 030720 000000 030722 004604 030724 104406	030666 030666 030666 030666 004737 005474 030672 030672 104404 030674 012701 000377 030700 010102 000377 030712 001405 030714 104455 030714 104455 030714 104455 030716 000001 030722 004604 030724 104406 00011 030724 104406	.SBITL : THIS : COUNT : COUNT : TO TH : COUNT : TEST : EVENT : FLOPS : THE : ''ORO : CDAL6 : THIS : ORST : ARRAY : OUTPU : SET H : BE LO : WERE : EVENT : THE E : 030666 030666 030666 030666 030666 030666 030666 030666 030666 030672 030672 030672 030672 030672 030672 030673 030740 030700 030700 030700 030700 030704 030714 0307	.SBITL TEST 50 .** .** .** .** .** .** .** .	### TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 221 TEST 59: CHECK FUSL7 F/F TO LOA .SBITL TEST 59: CHECK FUSL7 F/F .THIS TEST WILL CHECK THAT THE .COUNTER REGISTERS WHEN THE OUL .COUNTED NOW THE EVENT COUNTERS .TO THE HIGH STATE. TO CHECK .COUNTER REGISTERS AND EVENT COUNTERS .TEST CHECKS THAT NO BORROWS A .EVENT COUNTERS ARE COUNTED OUL .COAL6 WHICH WILL CAUSE THE SI .THE "OR ARRAY RAM" WITH DATA ."ORO 7 L" TO BE ASSERTED LOW. .COAL6 WHICH WILL CAUSE THE SI .THIS WILL CAUSE THE SI .THIS WILL CAUSE THE SI .COUNTED WAS ARRAY DATA TO BE LOADED INTO .OUTPUT OF FUSL7 H FLIP-FLOP TI .SET HIGH, A ONE SHOT WILL BE .BE LOADED FROM THE EVENT .OUTPUT OF FUSL7 H FLIP-FLOP TI .SET HIGH, A ONE SHOT WILL BE .BE LOADED FROM THE EVENT .OUTPUT OF FUSL7 H FLIP-FLOP TI .SET HIGH, A ONE SHOT WILL BE .BE LOADED FROM THE EVENT .OUTPUT OF FUSL7 H FLIP-FLOP .SET HIGH A ONE SHOT WILL THE .THE EVENT COUNTERS 400 OCTAL TIME .THE EVENT COUNTERS UNTIL THE .THE EVENT COUNTERS WITH THE VALU	.SBTIL TEST 59: CHECK FUSL7 F/F TO LOAD EVENT COUNTER WILL THIS TEST WILL CHECK THAT THE EVENT COUNTERS WILL COUNTER REGISTERS WHEN THE OUTPUT OF FUNCTION SEL TO THE HIGH STATE. TO CHECK THAT THIS HAPPENS, T COUNTER REGISTERS AND EVENT COUNTERS UNTIL THE EVENT COU TEST CHECKS THAT NO BORROWS ARE GENETED FROM TH EVENT COUNTERS ARE COUNTED DOWN THAT HIS IS DOWN BY THE TOWN THE TEST WILL CAUSE THE SIGNAL STATE FROM THE COUNTERS ARE COUNTED DOWN THE TEST WILL THEN THE STATE THE STAMP THAT THE EVENT COUNTERS UNTIL THE TEST WILL THEN COUNTERS ARE COUNTED DOWN THE TEST WILL THEN TOWN THE TWAN SHAPPENS. THE TEST WILL THEN COUNTERS ARE COUNTED DOWN THE TEST WILL THEN THE STAMP THAT TO BE DOWN THE TEST WILL THEN COUNTERS ARE SIGNAL ANST L TO BE PULSED WHO THE TEST WILL THEN THIS WILL CAUSE THE SIGNAL CRIST THE SIGNAL STANP I AND THE TEST WILL THEN COUNTED THE SIGNAL STATE I BIRD PULSED. THE SIGNAL STANP I AND THE SIGNAL STANP I AND THE STATE. TO BE PULSED WHO THE SIGNAL STANP I AND THE SIGN

SEO	0222
2F a	VELL

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 59	15 PAGE : CHECK	D 2 FUSL7 F/F TO LOAD EV	ENT COUNTERS
10768 10769 10770	030746 030750 030752	000000				.WORD .WORD CKLOOP	0 R2EROR	
10771 10772 10773 10774 10775 10776	030752 030754 030760 030764 030772	104406 010277 005237 022737 001360	151376 002376 000015	002376	3\$:	TRAP MOV INC CMP BNE	C\$CLP1 R2,@REG6 R2LOAD #PTER13,R2LOAD 2\$; LOAD EVENT COUNTERS AND REGISTERS ; UPDATE VAULE FOR POINTER REGISTER ; CHECK IF ALL COUNTERS LOADED ; IF NOT THEN LOAD NEXT VALUE
10777 10778 10779 10780 10781						; ORAD 5	AL7 H TO A ONE AND C H ON A ONE WILL ENAB 3:0 SIGNAL LINES. CD RAM TO BE SELECTED A	DAL4 H TO A ZERO IN CONTROL REGISTER O. BLE THE FOUT FLIP-FLOPS TO BE READBACK ON THE BAL4 H ON A ZERO WILL ENABLE ONLY ONE AND/OR AT ONE TIME.
10782 10783 10784 10785	030774 031002 031006 031010	112737 064737 001405	000200 006102	002370	4\$:	MOVB JSR BEQ ERRDF	#CDAL7,ROLOAD PC,LDRDRO 5\$ 1,ROEROR	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
10786 10787 10788 10789 10790 10791 10792 10793	031010 031012 031014 031016 031020 031020	104455 000001 000000 004604 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$ERDF 1 0 ROEROR C\$CLP1	
10792 10793 10794 10795 10796 10797 10798 10799 10800 10801 10802						: ASSERT : APPROP : THE OR : CONTRO : ARE EN : ASSERT : AND AR : BE ASS	THE SIGNAL PTER15 LERIATE BITS IN CONTROL READDRESS LINES, ORAD DL REGISTER 6. IN THE HABLED TO THE OR ADDR TED LOW, ALL THE AND RRAY RAMS ARE DESELED	IN THE POINTER REGISTER BY LOADING THE DL REGISTER 2. WHEN PTER15 L IS ASSERTED LOW, 3:0, WILL BE READBACK ON A READ COMMAND TO DIS PORTION OF THE TEST, THE FOUT FLIP-FLOPS RESS LINES VIA CDAL7 H. WHEN PTER15 L IS ARRAY RAMS ARE DESELECTED. WHEN ALL THE STED, THE AND ARRAY SIGNALS "AND 3:0 L" WILL OWING ALL THE EVENT COUNTERS TO BE COUNTED L IS PULSED.
10802 10803 10804 10805	031022 031026	004537 000017	006376		5\$:	JSR .WORD	R5, ASSERT PTER15	GO ASSERT PTER15
10806 10807 10808 10809 10810 10811 10812						: CLEARE : THIS W : BEING : ON THE	D WILL CAUSE THE SIGNAL PULSED WITH THE SIGNAL SIGNALS CNDNO H, CN	CONTROL REGISTER O. CDAL6 BEING SET AND SNALS TRANST H AND TRST L TO BE PULSED. ANST L TO BE PULSED. THE SIGNAL ANST L SALS AND 3:0 L SET HIGH WILL CAUSE A PULSE SIGNAL SCOUNTERS TO COUNTED DOWN BY 1.
10813	031030	004737	006640		6\$:	JSR	PC,TRANST	; SET AND CLEAR CDAL6 IN CONTROL REG 0
10815 10816 10817 10818 10819 10820 10821						CAUSE :LINES.	THE FOUT FLIP-FLOPS THE FOUT FLIP-FLOP	GUED TO CONTROL REGISTER 6 WITH PTER15 L GISTER, THE OR ADDRESS REGISTER BITS ORAD THIS TEST, CDAL7 IS SET TO A ONE, WHICH WILL 3:0 TO BE READBACK ON THE ORAD 3:0 SIGNAL PS ARE SET/CLEARED VIA THE BORROW SIGNAL FROM SIGNAL ANST L BEING PULSED.
10822 10823	031034	005037	002414			CLR	R6LOAD	; SETUP TO EXPECT NO BORROW FROM EVENT ; COUNTERS. THE EVENT COUNTERS WILL BE

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 223 CVCDBA.P11 10-SEP-81 15:42 TEST 59: CHECK FUSL7 F/F TO LOAD EVENT COUNTERS

	02. 0						
10824 10825 031040 10826 031046 10827 031052 10828 031054 10829 031054 10830 031056 10831 031060 10832 031062 10833 031064	012737 17776 004737 0062 001405 104455 000004 003213 005024			MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#177760,R6MASK PC.READR6 7\$ 4,EVNTCT,EVNTER C\$ERDF 4 EVNTCT EVNTER	COUNTED DOWN FROM 377 TO 200. SETUP TO IGNORE UNWANTED BITS GO READ AND CHECK FOUT 3:0 F/F'S IF NO BORROW THEN CONTINUE BORROW OCCURED WHEN NOT EXPECTED	
10834 031064 10835 031066 10836 031070 10837 031074	104406 005302 022702 00020 001355	00	7\$:	TRAP DEC CMP BNE	C\$CLP1 R2 #200,R2 6\$	DECREMENT SIMULATED EVENT COUNTER CHECK IF HALF WAY YET IF NOT THEN COUNT DOWN AGAIN	
10839 031076 10840	010102			MOV	R1,R2	COPY STARTING EVENT COUNT TO WORKING	G
10841 10842 10843				:CLEAR :OF THE	THE SIGNAL CDAL7 IN CONT OR ADDRESS REGISTER INS	ROL REGISTER O TO ENABLE THE OUTPUTS	
10846 031106 10847 031112 10848 031114 10849 031114 10850 031116 10851 031120 10852 031122 10853 031124 10854 031124	042737 00020 004737 00610 001405 104455 000001 000000 004604 104406	00 002370		BIC JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#CDAL7,ROLOAD PC,LDRDRO 8\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REGISTER O THE LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
10855 10856 10857				;LOAD,	READ AND CHECK THE OR AD	DRESS REGISTER WITH ADDRESS OF ZERO.	
10858 031126 10859 031132 10860 031134 10861 031134 10862 031136 10863 031140 10864 031142 10865 031144	004737 0062 001405 104455 000004 003161 004734 104406	50	8\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.LDRDR6 9\$ 4.ORADER.RO26ER C\$ERDF 4 ORADER RO26ER C\$CLP1	GO LOAD, READ AND CHECK OR ADDRESS IN LOADED OK THEN CONTINUE OR ADDRESS REG NOT EQUAL TO ZERO	REG
10868 10869 10870 10871				:REGIST	ER WITH A DATA PATTERN O	RAM LOCATION ADDRESSED BY THE OR ADDRESSED BY	ESS
10872 10873 031146 10874 031154 10875 031162 10876 031166 10877 031170 10878 031170 10879 031172	012737 0002 012737 1674 004737 0062 001405 104455 000003	00 002406	95:	MOV MOV JSR BEQ ERRDF TRAP . WORD	#BIT7,R4LOAD #167400,R4MASK PC,LDRDR4 10\$ 3,FUSL7,R4EROR C\$ERDF	:SETUP DATA TO BE LOADED :SETUP TO CHECK FUSL7 AND OR ARRAY DATA :LOAD.READ + CHECK OR ARRAY RAM + FUE :IF LOADED OK THEN CONTINUE :FUSL7 OR OR ARRAY DATA ERROR	

10880	
10885 10886 10887 10888 10887 10888 031202 052737 000040 10827 10889 031210 004737 006134 10890 031214 00890 031216 10892 031216 10892 031216 10893 031220 0000002 10894 031220 0000002 10895 031224 004704 10896 031226 10897 10898 10899 10900	
10888 031202 052737 000040 002376 10\$: BIS	
10888 031202 052737 000040)02376 10\$: BIS	SET
10899 ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER O. SETTING AND 10900 ;CLEARING CDAL6 WILL CAUSE ALL THE EVENT COUNTERS TO BE COUNTED DOW 10901 ;BY ONE WHEN THE SIGNAL ANST L IS PULSED. WHEN THE SIGNAL ORST L I 10902 ;PULSED, THE FUNCTION SELECT FLIP-FLOPS WILL BE LOADED WITH 10903 ;THE DATA FROM THE OR ARRAY RAM, WHICH IN THIS TEST WILL CAUSE FUSL 10904 ;FLIP-FLOP TO BE SET TO THE HIGH STATE. WHEN FUSL7 FLIP-FLOP IS SE	2
10899 ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER O. SETTING AND 10900 ;CLEARING CDAL6 WILL CAUSE ALL THE EVENT COUNTERS TO BE COUNTED DOW 10901 ;BY ONE WHEN THE SIGNAL ANST L IS PULSED. WHEN THE SIGNAL ORST L I 10902 ;PULSED, THE FUNCTION SELECT FLIP-FLOPS WILL BE LOADED WITH 10903 ;THE DATA FROM THE OR ARRAY RAM, WHICH IN THIS TEST WILL CAUSE FUSL 10904 ;FLIP-FLOP TO BE SET TO THE HIGH STATE. WHEN FUSL7 FLIP-FLOP IS SE	
10899 ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER O. SETTING AND 10900 ;CLEARING CDAL6 WILL CAUSE ALL THE EVENT COUNTERS TO BE COUNTED DOW 10901 ;BY ONE WHEN THE SIGNAL ANST L IS PULSED. WHEN THE SIGNAL ORST L I 10902 ;PULSED, THE FUNCTION SELECT FLIP-FLOPS WILL BE LOADED WITH 10903 ;THE DATA FROM THE OR ARRAY RAM, WHICH IN THIS TEST WILL CAUSE FUSL 10904 ;FLIP-FLOP TO BE SET TO THE HIGH STATE. WHEN FUSL7 FLIP-FLOP IS SE	
10905 ;A ONE SHOT WILL BE FIRED WHICH WILL CAUSE THE EVENT COUNTERS TO BE 10906 ;RELOADED FROM THE EVENT COUNTER REGISTERS.	L7
10907 10908 031230 004737 006640 11\$: JSR PC, TRANST ;SET AND CLEAR CPAL6 IN CONTROL REG	G 0
10909 10910 :CHECK OR ARRAY RAM DATA AGAIN AND CHECK THAT FUNCTION SELECT FLIP- 10911 :FLOP FUSL7 IS SET TO A ONE.	•
10913 031234 052737 010000 002404 BIS #BIT12,R4GOOD ;SETUP TO EXPECT FUSL7 FLIP-FLOP SE 10914 031242 004737 006216 JSR PC.READR4 ;READ AND CHECK FUSL7 + OR ARRAY RA 10915 031246 001405 RED 12\$:IF DATA FOUND EXPECTED THEN CONTIN	AM NUE
10917 031250 104455 TRAP C\$ERDF 10918 031252 000003 .WORD 3 10919 031254 003601 .WORD FUSL7 10920 031256 004720 .WORD R4EROR	
10921 031260 10922 031260 104406 CKL00P TRAP C\$CLP1	
10922 031260 104406 TRAP C\$CLP1 10923 10924 ;SET PDAL5 TO A O IN CONTROL REGISTER O TO CLEAR FUSL7 FLIP-FLOP. T 10925 ;EVENT COUNTERS SHOULD HAVE BEEN LOADED WHEN FUSL7 FLIP-FLOP SET.	THE
10926 10927 031262 042737 000040 002376 12\$: BIC	2

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 59	15 PAGE	FUSL7 F/F TO LOAD EVE	NT COUNTERS
10936	031306	104406				TRAP	C\$CLP1	
10937 10938 10939 10940							OR ARRAY RAM AGAIN TO LOP CLEARED.	CHECK THAT FUNCTION SELECT FLIP-FLOP FUSL7
10941 10942 10943 10944 10945 10946 10947 10948 10949 10950 10951	031310 031316 031322 031324 031324 031330 031330 031332 031334	042737 004737 001405 104455 000003 003601 004720 104406	010000 006216	002404	13\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#BIT12,R4GOOD PC,READR4 14\$ 3.FUSL7,R4EROR C\$ERDF 3 FUSL7 R4EROR C\$CLP1	:SETUP TO CHECK FUSL7 TO BE 0 :READ AND CHECK FUSL7 + OR ARRAY DATA :IF FUSL7 EQUALS 0 THEN CONTINUE :FUSL7 F/F OR OR ARRAY DATA EROR
10952 10953 10954 10955 10956						; FL IP-FL	CK THAT THE EVENT COL LOP FUSL7 WAS SET.	DE WILL COUNT DOWN THE EVENT COUNTERS UNTERS WERE RELOADED WHEN FUNCTION SELECT THE EVENT COUNTERS BEFORE THE RELOAD E EVENT COUNTER REGISTERS CONTAINED 377.
10957 10958 10959 10960						; ORAD 3	AL7 H TO A ONE AND CO H ON A ONE WILL ENAB O SIGNAL LINES. CD RAM TO BE SELECTED A	AL4 H TO A ZERO IN CONTROL REGISTER O. E THE FOUT FLIP-FLOPS TO BE READBACK ON THE AL4 H ON A ZERO WILL ENABLE ONLY ONE AND/OR ONE TIME.
10961 10962 10963 10964 10965 10966 10967 10968 10969 10970	031336 031344 031350 031352 031352 031354 031356 031360 031362 031362	112737 004737 001405 104455 000001 000000 004604 104406	000200 006102	002370	14\$:	MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL7,ROLOAD PC,LDRDRO 15\$ 1,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
10972 10973 10974 10975 10976 10977 10978 10979 10980 10981 10982						: APPROPR : THE OR : CONTROL : ARE EN/ : ASSERTE : AND ARE : BE ASSE	RIATE BITS IN CONTROL ADDRESS LINES, ORAD L REGISTER 6. IN THE ABLED TO THE OR ADDRE ED LOW, ALL THE AND R RAY RAMS ARE DESELECT	IN THE POINTER REGISTER BY LOADING THE REGISTER 2. WHEN PTER15 L IS ASSERTED LOW, 3:0, WILL BE READBACK ON A READ COMMAND TO S PORTION OF THE TEST, THE FOUT FLIP-FLOPS IS LINES VIA CDAL? H. WHEN PTER15 L IS ARRAY RAMS ARE DESELECTED. WHEN ALL THE SED, THE AND ARRAY SIGNALS "AND 3:0 L" WILL DWING ALL THE EVENT COUNTERS TO BE COUNTED IS PULSED.
10983 10984 10985	031364 031370	004537 000017	006376		15\$:	JSR .WORD	R5, ASSERT PTER15	GO ASSERT PTER15
10986 10987 10988 10989 10990 10991						; CLEAREI ; WILL C/ ; PULSED ; SIGNAL!	D WILL CAUSE THE SIGN AUSE THE SIGNAL ANST WITH THE SIGNALS AND	CONTROL REGISTER O. CDAL6 BEING SET AND MALS TRANST H AND TRST L TO BE PULSED. THIS L TO BE PULSED. THIS L TO BE PULSED. THE SIGNAL ANST L BEING D 3:0 L SET HIGH WILL CAUSE A PULSE ON THE COUNTY H AND COUNTY H WHICH WILL CAUSE THE D DOWN BY ONE.

10992 10993 10994 10995 10996 10998	031372	004737	006640		16\$:	ON A O	NE, THE FOUT FLIP-FLOPS SIGNAL LINES ORAD 3:0.	;SET AND CLEAR CDAL6 IN CONTROL REG O OL REGISTER 6 WITH THE SIGNAL CDAL7 3:0 OR READBACK ON THE OR ADDRESS REG- THE FOUT FLIP-FLOPS ARE SET/CLEARED UNTERS AND THE SIGNAL ANST L BEING PULSED
10994 10995 10997 10998 10999 11000 11001 11006 11006 11007 11010 11011 11013 11014 11015 11016 11017 11018 11019 11020 11021	031376 031402 031410 031412 031414 031422 031426 031430 031430 031434 031434	005037 012737 005702 001003 012737 004737 001405 104455 000004 003213 005024	002414 177760 000017 006256	002416 002414	17\$:	CLR MOV TST BNE MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD	R6LOAD #177760,R6MASK R2 17\$ #17,R6LOAD PC,READR6 18\$ 4,EVNTCT,EVNTER C\$ERDF 4 EVNTCT EVNTER	;SETUP TO EXPECT NO BORROW ;SETUP TO IGNORE UNWANTED BITS ;CHECK IF COUNTER WAS O BEFORE CNT DWN ;IF NOT THEN DON'T EXPECT BORROWS ;EXPECT A BORROW FROM EACH COUNTER ;GO READ AND CHECK FOUT 3:0 F/F'S ;IF FOUT F/F'S EQUAL EXPECTED - CONT ;FUSL7 FAILED TO RELOAD EVENT COUNTERS
11013 11014 11015 11016	031440 031442 031444 031446 031446	104406 005302 100352			18\$: 10000\$:	TRAP DEC BPL ENDSEG	C\$CLP1 R2 16\$	DECREMENT SIMULATED EVENT COUNTER : IF NOT MINUS THEN COUNT DOWN AGAIN
11018 11019 11020 11021 11022 11023	031446 031450 031450 031450	104405			L10165:	TRAP ENDTST TRAP	C\$ESEG C\$ETST	
11023								

E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 60	15 PAGE	I 2 IG F/F TEST VIA FUSLO /	AND FULS1 F/F'S
				.SBTTL	TEST 60	: TRACING F/F TEST VIA	A FUSLO AND FULST F/F'S
				FUSLO	OH FLIP- CHECK TH ADDRESS R TRACING F TRACE RAM AND THE S FLOPS AR	FLOP AND CLEARED BY FUND FLORE TRACE REGISTER. THE TRACE REGISTER. THE TRACE REGISTER IS TO ADDRESS REGISTER IS TO ADDRESS TRANST HE AND THE RESET AND CLEARED VIA	ING FLIP-FLOP CAN BE SET BY FUNCTION SELECT UNCTION SELECT FUSL1 H FLIP-FLOP. THE TEST LOP IS SET AND CLEARED BY CHECKING THE TRACE AM ADDRESS REGISTER IS NOT INCREMENTED WHEN SIGNALS TRANST H AND TRST L ARE PULSED. INCREMENTED WHEN THE TRACING FLIP-FLOP IS RST L ARE PULSED. THE FUNCTION SELECT THE OR ARRAY RAM DATA AND THE SIGNAL
031452				740	BGNTST		
031452	004737	005474		160::	JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER
031456 031456	104404				BGNSEG TRAP	C\$BSEG	
					:REGIST	TER AND THE TRACING FL.	ROL REGISTER O TO CLEAR TRACE RAM ADDRESS IP-FLOP. CDAL4 WILL BE SET TO A ZERO TO Y RAM AT A TIME VIA THE POINTER REGISTER
031460 031466 031472 031474 031474	112737 004737 001405 104455	000001 006102	002370		MOVB JSR BEQ ERRDF TRAP	#CDALO.ROLOAD PC.LDRDRO 1\$ 1.,ROEROR C\$ERDF	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN GO CLEAR COALO REGISTER O NOT EQUAL EXPECTED
031476 031500 031502	000001 000000 004604				. WORD . WORD	1 0 ROEROR	
031504 031506 031514 031520	104406 042737 004737 001405	000001 006102	002370	15:	TRAP BIC JSR BEQ	C\$CLP1 #CDALO,ROLOAD PC,LDRDRO 2\$	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE
031522 031524 031526 031530	104455 000001 000000 004604				TRAP .WORD .WORD	1ROEROR C\$ERDF 1 0 RUEROR	REGISTER O NOT EQUAL EXPECTED
031532 031532	104406				TRAP	C\$CLP1	
					:CLEAR :FUNCTI	PDALS IN CONTROL REGIS	STER O TO PRESET THE OUTPUTS OF THE
031534 031542 031546 031550 031550	012737 004737 001405 104455	000000 006134	002376	2\$:	MOV JSR BEQ ERRDF TRAP	#PTERO,R2LOAD PC,LDRDR2 3\$ 2,R2EROR C\$ERDF	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
	031452 031452 031452 031456 031456 031474 031474 031474 031474 031504 031504 031504 031504 031504 031522 031524 031522 031523 031532 031532	031452 031452 031452 031456 031456 031456 031474 031474 031474 031474 031474 031474 031500 000000 031500 000000 031504 004060 031504 004060 031504 004060 031504 004060 031506 004737 031522 031522 031522 031523 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604	031452 031452 031452 031452 031456 031456 031456 031456 031456 031470 031472 031472 031474 031474 031474 031500 000001 031500 000000 031502 004604 031504 031504 0040737 000001 031504 00404 031504 0040737 006102 000001 031502 004604 031504 0040737 006102 000001 031502 004604 031504 00405 0031522 004604 031522 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031532 004604 031533 004604 031532 004604 031532 004604 031532 004604 031533 004604 031534 004604 031535 004604 031536 004604 031537 006102	031452 031452 031452 031456 031456 031456 031456 031456 104404 031466 031472 001405 031474 031474 031474 031474 031476 000001 031502 004604 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 031504 00404 006102	031452 031452 031452 031456 031456 031456 031456 104404 031472 031472 031472 031473 031474 031474 031474 031474 031504	10-SEP-81 15:42	TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 227

AND FULS1 F/F'S	SEQ 0228

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 60	15 PAGE : TRACIN	228 G F/F TEST VIA FUSLO ANI	D FULS1 F/F'S	
11080 11081 11082 11083 11084 11085	031552 031554 031556 031560 031560	000002 000000 004704 104406				.WORD .WORD .WORD CKLOOP TRAP	2 0 R2EROR C\$CLP1		
11086 11087 11088						:LOAD P	PTERO L IN THE POINTER	TER 2 ALONG WITH THE BITS TO SELECT THE REGISTER.	
11081 11082 11083 11084 11085 11086 11087 11088 11090 11091 11092 11093 11094 11096 11097 11098	031562 031570 031574 031576 031600 031602 031604 031606 031606	012737 004737 001405 104455 000002 000000 004704 104406	000040 006134	002376	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PDAL5!PTERO,R2LOAD PC,LDRDR2 4\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CUNTINUE ;REGISTER 2 NOT EQUAL EXPECTED	
11099 11100 11101 11102 11103 11104 11105 11106 11107 11108 11109						;FLIP-F ;FUNCTI ;OR ARR ;SETTIN ;TO BE ;WILL C ;THE SI	LOP AND THE FUNCTION SET ON SELECT FLIP-FLOPS SHO AY RAMS ARE DESELECTED A G AND CLEARING CDAL6 WIT PULSED WHICH WILL CAUSE AUSE THE SIGNAL ORST L	L REGISTER O TO CHECK THAT THE TRACING LECT FLIP-FLOP FUSLO ARE CLEARED. THE OULD BE LOADED TO THE ZERO STALL WHEN THE AND THE SIGNAL ORST L IS PULSED. LL CAUSE THE SIGNALS TRANST P AND TRST L THE SIGNAL ANST L TO BE PULSED WHICH TO BE PULSED. NO PULSE SHOULD OCCUR ON HE TRACE RAM ADDRESS REGISTER SHOULD NOT	
11110 11111 11112 11113	031610	004737	006640		4\$:	:SIGNAL	CDALO BEING SET AND CLI ACING FLIP-FLOP AND FUN	; SET AND CLEAR CDAL6 IN CONTROL REG O TER TO EQUAL ZERO AS A RESULT OF THE EARED. IF AN ERROR OCCURS CHECK THAT CTION SELECT FLIP-FLOP FUSLO ARE IN THE	
11114 11115 11116 11117 11118 11119 11120 11121 11122 11123 11124 11125 11126 11127 11128 11129 11130 11131 11132 11133	031614 031620 031626 031632 031634 031634 031640 031642 031644	005037 012737 004737 001405 104455 000004 002462 004734 104406	002414 174000 006256	002416		CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R6LOAD #174000,R6MASK PC,READR6 5\$ 4,TRADER,R026ER C\$ERD; 4 TRADER R026ER	;SETUP TO CHECK FOR ADDRESS ZERO ;SETUP TO IGNORE UNWANTED BITS ;GO READ AND CHECK RAM ADDRESS REGISTER ;IF EQUAL TO ZERO THEN CONTINUE ;CDALO FAILED TO CLEAR TRAM ADDRESS REG.	
11129 11130 11131 11132 11133	031646	004737	006640		5\$:	;SET AN ;SELECT ;WAS PU	D CLEAR CDAL6 IN CONTROL FLIP-FLOP, FUSLO H. DIE LSED IN THE PREVIOUS SE	L REIGSTER O TO CHECK THAT FUNCTION D NOT GET SET WHEN THE SIGNAL ORST L CTION. ;SET AND CLEAR CDAL6 IN CONTROL REG O	
11134	031040	004131	000040					TER TO EQUAL A ZERO AS A RESULT OF THE	

HARDWARE TESTS	MACY11 10-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 60	15 PAGE : TRACIN	IG F/F TEST VIA FUSLO AND	FULS1 F/F'S		
11136 11137 11138 11139					SIGNAL THE TR	CDALO BEING SET AND CLE RACING FLIP-FLOP OUTPUT I H, IS IN THE LOW STATE.	ARED. IF AN ERROR OCCURS, CHECK THAT S LOW AND THE FUNCTION SELECT FLIP-FLOP,		
11140 031652 11141 031656 11142 031664 11143 031670 11144 031672 11145 031672 11146 031674 11147 031676 11148 031700 11149 031702 11150 031702	012737 004737 001405 104455 000004 002462 004734	002414 174000 006256	002416		CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD #174000,R6MASK PC,READR6 6\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	SETUP TO CHECK FOR ADDRESS ZERO SETUP TO IGNORE UNWANTED BITS GO READ AND CHECK TRAM ADDRESS REG IF EQUAL TO ZERO THEN CONTINUE TRACING F/F OR FUSLO H F/F SET		
11152 11153 11154 11155 11156					:2. PDA	NLS WILL ALSO BE SET TO A TO BE CLOCKED WHEN THE S	THE POINTER REGISTER VIA CONTROL REGISTER ONE TO ALLOW THE FUNCTION SELECT FLIP- IGNAL ORST L IS PULSED. PTER15 L STER AND OR ARRAY RAMS TO BE WRITTEN AND		
11157 11158 031704 11159 031712 11160 031716 11161 031720 11162 031720 11163 031722 11164 031724 11165 031726 11166 031730 11167 031730	012737 004737 001405 104455 000002 000000 004704 104406	000057 006134	002376	6\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PDAL5!PTER15,R2LOAD PC.LDRDR2 7\$ 2.,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REIGSTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED		
11169 11170 11171 11172					;SELECT ADDRESS O IN THE OR ARRAY RAM ADDRESS REGISTER. CDAL7 ON A ;ZERO IN CONTRUL REGISTER O WILL ALLOW THE OR ADDRESS REGISTER TO BE ;READBACK ON A READ COMMAND TO CONTROL REGISTER 6.				
11173 031732 11174 031736 11175 031744 11176 031750 11177 031752 11178 031752 11179 031754 11180 031756 11181 031760 11182 031762 11183 031762	012737 004737 001405 104455 000004 003161 004734	002414 177760 006250	002416	7\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD #177760,R6MASK PC.LDRDR6 8\$ 4,ORADER,R026ER C\$ERDF 4 ORADER R026ER	SETUP TO LOAD ADDRESS O SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ADDRESS REG IF ADDRESS EQUALS O THEN CONTINUE OR ADDRESS REGISTER ERROR - ORAD 3:0		
11185 11186 11187					; EQUAL	TO ONE. THIS WILL CAUSE	OF THE OR ARRAY RAM WITH A DATA PATTERN THE SIGNAL 'ORO O L'' TO BE ASSERTED LOW. TS WILL BE ASSERTED HIGH.		
11188 11189 031764 11190 031772 11191 032000		000001 177400 006202	002402 002406	8\$:	MOV MOV JSR	#1.R4LOAD #177400.R4MASK PC.LDRDR4	SETUP DATA PATTERN TO BE LOADED SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ARRAY DATA		

SEQ	0230

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 60	15 PAGE : TRACIN	L 2 230 IG F/F TEST VIA FUSLO AND	FULS1 F/F'S
11192 11193 11194 11195 11196 11197 11198 11199	032004 032006 032006 032010 032012 032014 032016 032016	001405 104455 000003 003512 004720 104406				BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	9\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR C\$CLP1	; IF DATA EQUALS 1 THEN CONTINUE ; OR ARRAY RAM DATA ERROR - ORO 7:0
11200 11201 11202 11203 11204 11205 11206 11207 11208 11209 11210 11211 11212 11213 11214 11215 11216 11217 11218 11219 11220 11221						;SIGNAL ;PULSED ;BE CLO ;SIGNAL ;THE SI	ANST L TO BE PULSED WHI WHEN THE SIGNAL ORST CKED TO THE HIGH STATE. BECAUSE THE PREVIOUS ST GNALS TRANST H AND TRST	IN CONTROL REIGSTER O. THIS WILL CAUSE L TO BE PULSED WHICH WILL CAUSE THE ICH WILL CAUSE THE SIGNAL ORST L TO BE L IS PULSED, FUSLO H FLIP-FLOP SHOULD NO PULSE SHOULD OCCUR ON THE CTR L TATE OF FUSLO H FLIP-FLOP WAS LOW WHEN L WERE PULSED. THE SIGNALS TRANST H VIOUS STATE OF FUSLO H FLIP-FLOP.
11210	032020	004737	006640		9\$:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
11212 11213 11214						:SIGNAL	ALS IN CONTROL REGISTER PTERO L IN THE POINTER OF THE TRACE RAM ADDRES	O ALONG WITH THE BITS TO ASSERT THE REGISTER. THIS IS DONE TO SETUP FOR SS REGISTER.
11216 11217 11218 11219 11220 11221 11222 11223 11224 11225	032024 032032 032036 032040 032040 032042 032044 032046 032050 032050	012737 004737 001405 104455 000002 000000 004704 104406	000040 006134	002376	11\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL5!PTERO,R2LOAD PC.LDRDR2 12\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
11227 11228 11229						;BY ONE	VIA THE SIGNAL "CTR L"	R TO CHECK THAT IS WAS NOT INCREMENTED WHEN THE PREVIOUS STATE OF FUSLO H FLIP-TRANST H AND TRST L WERE PULSED.
11222 11223 11224 11225 11226 11227 11228 11229 11230 11231 11232 11233 11234 11235 11236 11237 11238 11239 11241 11242 11243 11244 11244	032052 032056 032064 032070 032072 032072 032076 032100 032102 032102	005037 012737 004737 001405 104455 000004 002462 004734 104406	002414 174000 006256	002416	12\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD #174000,R6MASK PC,READR6 13\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	SETUP TO EXPECT ADDRESS O SETUP TO IGNORE UNWANTED BITS GO READ AND CHECK TRAM ADDRESS REGISTER IF ADDRESS EQUALS O THEN CONTINUE CTR L WAS PROBABLY ISSUED
11243						SET PD	ALS IN CONTROL REGISTER	2 ALONG WITH THE BITS TO ASSERT THE
11245 11246 11247	032104 032112	012737 004737	000057 006134	002376	13\$:	MOV JSR	#PDAL5!PTER15,R2LOAD PC,LDRDR2	SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 231
                                                            TEST 60: TRACING F/F TEST VIA FUSLO AND FULS1 F/F'S
                    10-SEP-81 15:42
CVCDBA.P11
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
          032116
032120
032120
032122
032124
032126
                                                                                                                        : IF LOADED OK THEN CONTINUE
                       001405
                                                                        BEQ
                                                                                    2. RZEROR
                                                                        ERRDF
                                                                                                                        REGISTER 2 NOT EQUAL EXPECTED
                                                                                    CSERD!
                                                                        TRAP
                        104455
                                                                        . WORD
                        000002
                        000000
                                                                        . WORD
                        004704
                                                                        . WORD
                                                                                    R2EROR
           032130
                                                                        CKLOOP
           032130
                       104406
                                                                        TRAP
                                                                                    C$CLP1
                                                                        :RELOAD ADDRESS ZERO INTO THE OR ADDRESS REGISTER.
                       005037
012737
004737
           032132
032136
032144
                                    002414
                                                                                    R6LOAD
#177760,R6MASK
                                                                                                                        SETUP TO LOAD ADDRESS ZERO SETUP TO IGNORE UNWANTED BITS
                                                            145:
                                                                        CLR
 11260
11261
11262
11263
11264
11265
11266
                                               002416
                                                                        MOV
                                                                                                                        GO LOAD, READ AND CHECK OR ADDRESS REG
                                    006250
                                                                        JSR
                                                                                    PC, LDRDR6
                                                                                                                        : IF ADDRESS EQUALS O THEN CONTINUE
           032150
                        001405
                                                                        BEQ
                                                                                    15$
           032152
032152
                                                                                    4, ORADER, ROZGER
                                                                                                                        OR ADDRESS REG ERROR - ORAD 3:0
                                                                        ERRDF
                                                                        TRAP
                                                                                    CSERDF
                        104455
           032154
                                                                        . WORD
                        000004
           032156
                        003161
                                                                        . WORD
                                                                                    ORADER
           032160
032162
032162
 11267
11268
                        004734
                                                                        . WORD
                                                                                    R026ER
                                                                        CKLOOP
 11269
11270
                       104406
                                                                        TRAP
                                                                                    C$CLP1
 11271
                                                                        :LOAD DATA PATTERN EQUAL TO ZERO INTO ADDRESS ZERO OF THE OR ARRAY
 11272
11273
                                                                        RAM. THIS WILL CAUSE ALL THE OR ARRAY RAM DATA BIT SIGNALS, ORO 7:0
                                                                        : TO BE ASSERTED HIGH.
 11274
11275
11276
11277
11278
11279
           032164
032170
032176
032202
032204
                       005037
012737
004737
                                    002402
177400
                                                            15$:
                                                                        CLR
                                                                                                                        SETUP DATA PATTERN EQUAL TO ZERO
                                                                                    R4LOAD
                                                002406
                                                                                    #177400, R4MASK
                                                                                                                        SETUP TO IGNORE UNWANTED BITS
                                                                        MOV
                                                                                                                        GO LOAD, READ AND CHECK OR ARRAY RAM
                                    006202
                                                                        JSR
                                                                                    PC,LDRDR4
                        001405
                                                                                                                        ; IF DATA EQUALS O THEN CONTINUE
                                                                        BEQ
                                                                                    16$
                                                                                    3, ORDATA, R4EROR
                                                                        ERRDF
                                                                                                                        OR ARRAY RAM DATA ERROR - ORO 7:0
 11280
           032204
                                                                        TRAP
                                                                                    C$ERDF
                        104455
 11281
11282
11283
11284
11285
11286
11287
           032206
032210
032212
032214
                                                                        . WORD
                        000003
                        003512
                                                                        . WORD
                                                                                    ORDATA
                        004720
                                                                        . WORD
                                                                                    R4EROR
                                                                        CKLOOP
           032214
                        104406
                                                                        TRAP
                                                                                    C$CLP1
                                                                        ; SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER O. THIS WILL CAUSE ; THE SIGNALS TRANST H AND TRST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL ; ANST L TO BE PULSED WHICH LILL CAUSE THE SIGNAL ORST L TO BE PULSED.
 11288
 11289
 11290
11291
11292
11293
11294
11295
11296
                                                                        ; WHEN THE SIGNAL ORST L IS PULSED, ALL FUNCTION SELECT FLIP-FLOPS ; SHOULD BE CLOCKED TO THE LOW STATE AS A RESULT OF OR ARRAY RAM DATA ; ORO ?: O BEING ASSERTED HIGH (O). A PULSE SHOULD BE ISSUED ON THE ; SIGNAL CTR L AS A RESULT OF THE PREVIOUS STATE OF FUSLO FLIP-FLOP
                                                                        ;(1) AND THE SIGNALS TRANST H AND TRST L BEING PULSED. THE TRACING ;FLIP-FLOP WILL ALSO BE SET TO A ONE AS A RESULT OF THE SIGNAL CTR L ;AND THE PREVIOUS STATE OF FUSLO H FLIP-FLOP (1).
 11297
 11298
            032216 004737
                                    006640
                                                            16$:
                                                                        JSR
                                                                                    PC, TRANST
                                                                                                                        SET AND CLEAR CDALG IN CONTROL REG O
 11299
 11300
                                                                        SET PDALS IN CONTROL REGISTER O ALONG WITH THE BITS TO ASSERT THE
                                                                        SIGNAL PTERO L IN THE POINTER REGISTER. THIS IS DONE TO SETUP FOR A
 11302
                                                                        READ OF THE TRACE RAM ADDRESS REGISTER.
 11303
```

M 2

			-	_	_
		~	0	7	7.
•	` ₽		- ()	/	3

HARDWARE CVCDBA.P	TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 60	15 PAGE	N 2 232 G F/F TEST VIA FUSLO AND	FULS1 F/F'S
The same	032222 032230 032234 032236 032236 032240 032242 032244 032246	012737 004737 001405 104455 000002 000000 004704 104406	000040 006134	002376		MOV JSR BEQ ERRDF TRAP . WORD . WORD CKLOOP TRAP	#PDAL5!PTERO,R2LOAD PC,LDRDR2 19\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
11315 11316 11317 11318						;BY THE	RACE RAM ADDRESS REGISTE A THE SIGNAL "CTR L". I SIGNALS TRANST H AND TR LO H FLIP-FLOP (1).	THE SIGNAL "CTR L" SHOULD BE GENERATED RST L BEING PULSED AND THE PREVIOUS STATE
11329	032250 032256 032264 032270 032272 032272 032274 032276 032300 032302 032302	012737 012737 004737 001405 104455 000004 002462 004734 104406	000001 174000 006256	002414 002416	19\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#1,R6LOAD #174000,R6MASK PC,READR6 20\$ 4,TRADER,R026ER C\$ERDF 4 TRADER R026ER	SETUP EXPECTED ADDRESS TO EQUAL 1 SETUP TO IGNORE UNWANTED BITS GO READ AND CHECK TRAM ADDRESS REG IF ADDRESS EQUALS ONE THEN CONTINUE CTR L PROBABLY FAILED TO PULSE
11332 11333						SET PD	ALS IN CONTROL REGISTER PTER15 L IN THE POINTER	2 ALONG WITH THE BITS TO ASSERT THE
11334 11335 11336 11337 11338 11339 11340 11341 11342 11343	032304 032312 032316 032320 032320 032322 032324 032326 032330 032330	012737 004737 001405 104455 000002 000000 004704 104406	000057 006134	002376	20\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PDAL5!PTER15,R2LOAD PC,LDRDR2 21\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LAODED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
11346						;RELOAD	ADDRESS O INTO THE OR	ADDRESS REGISTER
11336 11337 11338 11339 11340 11341 11342 11343 11344 11345 11346 11347 11348 11349 11350 11351 11353 11353 11354 11355 11356 11357 11358 11359	032332 032336 032344 032350 032352 032352 032354 032366 032360 032362	005037 012737 004737 001405 104455 000004 003161 004734 104406	002414 177760 006250	002416	21\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R6LOAD #177760,R6MASK PC.LDRDR6 22\$ 4,ORADER,R026ER C\$ERDF 4 ORADER R026ER	SETUP TO LOAD ADDRESS ZERO SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ADDRESS REG IF ADDRESS EQUALS 0 THEN CONTINUE OR ADDRESS REGISTER NOT EQUAL TO 0

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 CVCDBA.P11 10-SEP-81 15:42 TEST 60:							IG F/F TEST VIA FUSLO AND	FULS1 F/F'S
11360 11361 11362 11363						: LOAD D : THIS W : WITH A	ATA PATTERN EQUAL TO TWO VILL CAUSE THE OR ARRAY R VILL THE OTHER DATA BITS A	INTO ADDRESS ZERO OF THE OR ARRAY RAM. AM DATA BIT 'ORO1 L' TO BE ASSERTED LOW SSERTED HIGH.
11364 11365 11366 11367 11368 11369 11370 11371 11372 11373 11374 11375	032364 032372 032400 032404 032406 032410 032412 032414 032416	012737 012737 004737 001405 104455 000003 003512 004720 104406	000002 177400 006202	002402 002406	22\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#2,R4LOAD #177400,R4MASK PC,LDRDR4 23\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR C\$CLP1	SETUP TO LOAD OR ARRAY RAM WITH 2 SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ARRAY RAM IF DATA EQUALS 2 THEN CONTINUE OR ARRAY RAM DATA ERROR
11376 11377 11378 11379 11380 11381 11382 11383 11384 11385 11386 11387						;TRANST ;TO BE ;PULSE ;FLIP-F ;ORST L ;SELECT ;AND TH ;SELECT ;FLIP-F	H AND TRST L TO BE PULS PULSED WHICH WILL CAUSE WILL BE ISSUED ON THE SI LOP BEING SET FROM THE P IS PULSED, THE OR ARRAY FLIP-FLOPS, THUS SETTIN THE OTHER FUNCTION SELECT FLIP-FLOP, FUSLI H, BEI	REGISTER O. THIS WILL CAUSE THE SIGNALS SED WHICH WILL CAUSE THE SIGNAL ANST L THE SIGNAL ORST L TO BE PULSED. A GNAL CTR L AS A RESULT OF THE TRACING PREVIOUS CTR L PULSE. WHEN THE SIGNAL RAM DATA WILL BE LOADED INTO FUNCTION IG FUSL! H FLIP-FLOP TO THE HIGH STATE FLIP-FLOPS TO THE LOW STATE. FUNCTION ING SET HIGH WILL CLEAR THE TRACING IF FURTHER PULSES ON THE SIGNAL CTR L TRST L ARE PULSED.
11388 11389	032420	004737	006640		23\$:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REG 0
11390 11391 11392 11393						:SIGNAL	ALS IN CONTROL REGISTER PTERO L IN THE POINTER OF THE TRACE RAM ADDRES	O ALONG WITH THE BITS TO ASSERT THE REGISTER. THIS IS DONE TO SETUP FOR S REGISTER.
11394 11395 11396 11397 11398 11399 11400 11401 11402 11403 11404	032424 032432 032436 032440 032440 032442 032444 032446 032450 032450	012737 004737 001405 104455 000002 000000 004704 104406	000040	002376	25\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PDAL5!PTERO,R2LOAD PC.LDRDR2 26\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
11405 11406 11407 11408 11409 11410						; ONE VI ; BY THE ; TRACIN	A THE SIGNAL "CTR L". T	R TO CHECK THAT IT WAS INCREMENTED BY THE SIGNAL "CTR L" SHOULD BE GENERATED ST L BEING PULSED AND THE OUTPUT OF THE GH AT THE TIME THE SIGNALS TRANST H AND
11411 11412 11413 11414 11415	032452 032460 032466 032472 032474	012737 012737 004737 001405	000002 174000 006256	002414 002416	26\$:	MOV MOV JSR BEQ ERRDF	#2,R6LOAD #174000,R6MASK PC,READR6 27\$ 4,TRADER,R026ER	;SETUP EXPECTED ADDRESS TO BE 2 ;SETUP TO IGNORE UNWANTED BITS ;GO READ AND CHECK TRAM ADDRESS REGISTER ;IF ADDRESS EQUALS 2 THEN CONTINUE ;TRACING F/F PROBABLY FAILED TO SET

HARDWARE TESTS MACY11 CVCDBA.P11 10-SEP-8	30(1046) 16-SEF	7-81 15:15 TEST 60:	FAGE TRACING	234 F/F TEST VIA FUSLO AND	FULS1 F/F'S
11416 032474 104455 11417 032476 000004 11418 032500 002462 11419 032502 004734 11420 032504 104406			TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF TRADER RO26ER CSCLP1	
11423 11424			SET PDA	NLS IN CONTROL REGISTER OF PTER15 L IN THE POINTER	O ALONG WITH THE BITS TO ASSERT THE REGISTER.
11417 032476 000004 11418 032500 002462 11419 032502 004734 11420 032504 11421 032504 104406 11422 11423 11424 11425 11428 032520 001405 11429 032522 11430 032522 11430 032522 11431 032524 000002 11432 032522 11433 032522 104455 11434 032532 11435 032532 104406 11437 11438 11439 032532 104406 11437 11440 032540 012737 11441 032546 004737 11442 032552 001405 11443 032552	000057 002376 006134		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#PDAL5!PTER15,R2LOAD PC,LDRDR2 28\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REG 2 :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED
11436 11437 11438			RELOAD	ADDRESS O INTO THE OR A	DDRESS REGISTER
11439 032534 005037 11440 032540 012737 11441 032546 004737 11442 032552 001405 11443 032554 11444 032554 104455 11445 032556 000004 11446 032560 003161 11447 032562 004734 11448 032564 11449 032564 104406	002414 177760 002416 006250		JSR BEQ ERRDF TRAP .WORD	R6LOAD #177760,R6MASK PC,LDRDR6 29\$ 4,ORADER,R026ER C\$ERDF 4 ORADER R026ER C\$CLP1	SETUP TO LOAD ADDRESS O SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ADDRESS REG IF LOADED OK THEN CONTINUE OR ADDRESS REG NOT EQUAL TO 0
11451 11452			LOAD DA	TA PATTERN EQUAL TO ZER	O INTO ADDRESS ZERO OF THE OR ARRAY RAM. AM DATA BITS 'ORO 7:0" TO BE ASSERTED
11453 11454 11455 032566 005037 11456 032572 012737 11457 032600 004737 11458 032604 001405 11459 032606 11460 032606 104455 11461 032610 000003 11462 032612 003512 11463 032614 004720 11464 032616 11465 032616 104406	002402 177400 006202 002406		MOV JSR BEQ ERRDF TRAP . WORD . WORD . WORD CKLOOP	R4LOAD #177400,R4MASK PC,LDRDR4 30\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR	SETUP DATA PATTERN OF 0 SETUP MASK WORD GO LOAD, READ AND CHECK OR ARRY RAM IF LOADED OK THEN CONTINUE OR ARRAY RAM DATA ERROR - ORO 7:0
11466 11467 11468 11469 11470 11471			SET AND TRANST PULSED SIGNAL THE FUN	CLEAR CDAL6 IN CONTROL H AND TRST L TO PULSED I WHICH WILL CAUSE THE SI ORST L IS PULSED, THE OR NCTION SELECT FLIP-FLOPS	REGISTER O. THIS WILL CAUSE THE SIGNALS WHICH WILL CAUSE THE SIGNAL ANST L TO BE GNAL ORST L TO BE PULSED. WHEN THE R ARRAY RAM DATA WILL BE LOADED INTO . THUS SETTING ALL THE OUTPUTS OF THE

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 235 CVCDBA.P11 10-SEP-81 15:42 TEST 60: TRACING F/F TEST VIA FUSLO AND FULS1 F/F'S	
## 11472 ### ### #### #######################	HIGH STATE, THUS CLEARING L6 IS PULSED THIS TIME TO
	AR CDAL6 IN CONTROL REG 0
11479 11480 :SET PDAL5 IN CONTROL REGISTER O ALONG WITH 11481 :SIGNAL PTERO L IN THE POINTER REGISTER. TH 11482 :A READ OF THE TRACE RAM ADDRESS REGISTER.	THE BITS TO ASSERT THE IS IS DONE TO SETUP FOR
11486 032636 001405 BEQ 31\$:IF LOADED 0	TO BE LOADED AD AND CHECK REG 2 K THEN CONTINUE NOT EQUAL EXPECTED
11488 032640 104455 TRAP C\$ERDF 11489 032642 000002 .WORD 2	NOT ENOAL EXPECTED
11490 032644 000000 .WORD 0 11491 032646 004704 .WORD R2EROR	
11492 032650 11493 032650 104406	
11494 11495 11496 11497 11498 11499 11499 ; READ TRACE RAM ADDRESS REGISTER AGAIN TO CH ; FLOP WAS CLEARED WHEN FUNCTION SELECT FLIP— ; HIGH IN THE PREVIOUS SECTION. WHEN THE TRA ; NO PULSE SHOULD BE ISSUED ON THE SIGNAL CTR ; AND TRST L ARE PULSED.	FLOP, FUSL1 H, WAS SET CING FLIP-FLOP IS CLEARED,
11503 032666 004737 006256	TED ADDRESS TO EQUAL 2 NORE UNWANTED BITS CHECK TRAM ADDRESS REG = 2 THEN CONTINUE
11505 032674 11506 032674 11506 032674 11507 032676 000004 11508 032700 002462 11509 032702 004734 11510 032704 11511 032704 11512 032704 104405 11513 032706 11514 032706 11515 032706 104401 11516 ERRDF 4, TRADER, R026ER TRAP C\$ERDF 4, WORD TRADER WORD TRADER WORD R026ER ENDSEG 10000\$: TRAP C\$ESEG ENDTST L10166: TRAP C\$ETST	FAILED TO CLEAR VIA FUSL1
11511 032704 11512 032704 104405 11513 032706 TRAP C\$ESEG ENDIST	
11514 032706 11515 032706 104401 TRAP C\$ETST	

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:15 PAGE 236 TEST 61: SBL58 AND SBL56 FLIP-FLOP TEST
11517 11518	.SBTTL TEST 61: SBL58 AND SBL56 FLIP-FLO

11517					.SBTTL	TEST 61	: SBL58 AND SBL56 FLIP-	FLOP TEST
11519 11520 11521					THIS SBL57 FLIP- SIGNA TRDI COUNT BY RE BIT 0 FLIP-	TEST WILL AND SBL FLOPS AR L 'TRSL2 59:56 SI ER 0 AND LOADING RO4 L BE FLOP IS	L CHECK THAT SBL56 AND 59 ARE CHECKED TO REMAIN THE PROGRAM IN IS ASSERTED LOW. SB GNAL LINES. SBL56 FLIP EVENT COUNTER 0 COUNT EVENT COUNTER 0. SBL58 ING SET LOW AND THE SIG CLEARED BY RELOADING EVENTS	SBL58 FLIP-FLOPS CAN BE SET AND CLEARED. N CLEARED DURING THIS TEST. SBL 59:56 M ON THE TRACE RAM DATA IN BUS WHEN THE L 59:56 FLIP-FLOPS WILL BE READBACK ON -FLOP IS SET VIA A BORROW FROM EVENT DOWN PULSE. SBL56 FLIP-FLOP IS CLEARED FLIP-FLOP IS SET BY 'OR ARRAY RAM' DATA NAL ORST L BEING PULSED. SBL58 ENT COUNTER 2.
11530	032710				*/1	BGNTST		
11533 11533 11534 11535	032710 032710 032714 032714	004737 104404	005474		161::	JSR BGNSEG TRAP	PC, INITED C\$BSEG	SELECT AND INITIALIZE STATE ANALYZER
11536 11537 11538						:CLEAR :AND/OR	CDAL4 IN CONTROL REGIST	ER O. CDAL4 ON A O WILL ALLOW ONLY ONE ED AT A TIME.
11523 11523 11524 11525 11526 11527 11528 11529 11530 11531 11533 11534 11535 11536 11537 11538 11539 11541 11543 11543 11543 11544 11545 11546 11547 11548 11550 11551	032716 032722 032726 032730 032730 032732 032734 032736 032740 032740	105037 004737 001405 104455 000001 000000 004604 104406	002370 006102			CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	ROLOAD PC.LDRDRO 1\$ 1.,ROEROR C\$ERDF 1 0 ROEROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
11552 11553						:REGIST	ERS AND EVENT COUNTERS.	ZEROES INTO EACH OF THE EVENT COUNTER BY LOADING EACH EVENT COUNTER, THE CLEARED BY SIGNALS W9 L, W10 L, W11 L, AND W12 L.
11554 11555 11556 11557 11558 11559 11560 11561 11562 11563	032742 032750 032754 032756 032756 032760 032762 032764 032766	012737 004737 001405 104455 000062 000000 004704	000011 006134	002376	1\$: 2\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	MPTER9,R2LOAD PC.LDRDR2 3\$ 2.,R2EROR C\$ERDF 2 0 R2EROR	;SETUP TO START LOADING AT COUNTER 0 ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
11564 11565 11566 11567 11568 11569	032766 032770 032776 033002 033010	104406 012777 005237 022737 001357	000000 002376 000015	147360 002376	3\$:	TRAP MOV INC CMP BNE	C\$CLP1 #0.aREG6 R2LOAD #PTER13,R2LOAD 2\$; LOAD ALL ZEROES INTO EVENT COUNTERS ; UPDATE THE POINTER TO NEXT COUNTER ; CHECK IF ALL EVENT COUNTERS LOADED ; IF NOT THEN LOAD THE NEXT EVENT COUNTER
11570 11571 11572						:SIGNAL	TRSL2 L. THE SIGNAL TR CK ON TRDI BITS 59:56.	TO A O IN CONTROL REGISTER O TO SET THE SL2 L WILL ALLOW SBL BITS 59:56 TO BE

HARDWARE TI	ESTS MACY11	30(1046)	16-SEP-81 15:15 PAGE 237	
CVCDBA.P11	10-SEP-81	15:42	16-SEP-81 15:15 PAGE 237 TEST 61: SBL58 AND SBL56 FLIP-FLOP TE	EST

crebon.		0 02. 0.				. 00220			
11573 11574 11575 11576 11577 11578 11579 11580 11581 11582 11583 11584 11585 11586	033012 033020 033024 033026 033026 033030 033032 033036 033036	052737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL3,ROLOAD PC,LDRDRO 4\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED.	
11585 11586						:ASSERT	THE SIGNAL PTER4 L IN T	HE POINTER REGISTER VIA CONTROL REGISTER A READBACK OF TRDI BITS 59:48.	1
11587 11588 11589 11590 11591 11592 11593 11594 11595 11596 11597 11598 11599 11600	033040 033046 033052 033054 033054 033060 033062 033064 033064	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376	45:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP ;READ C ;SBL BI	#PTER4,R2LOAD PC,LDRDR2 5\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1 ONTROL REGISTER 6 TO CHE TS 59:56 ARE READBACK ON	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED CK THAT SBL FLIP-FLOPS 59:56 ARE CLEARED TRDI BITS 59:56 WHEN THE SIGNAL TRSL2 OPS SHOULD HAVE BEEN CLEARED WHEN THE	
11601 11602 11603 11604 11605 11606 11607 11608 11609 11610 11611 11612 11613 11614 11615 11616	033066 033072 033100 033106 033106 033110 033112 033116 033116	005037 012737 004737 001405 104455 000004 003416 004734 104406	002414 170377 006256	002416	5\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R6LOAD #170377,R6MASK PC,READR6 6\$ 4,SBLERR,R026ER C\$ERDF 4 SBLERR R026ER	SETUP EXPECTED DATA SETUP TO CHECK ONLY TRDI 59:56 BITS GO READ AND CHECK SBL 59:56 BITS IF ALL FLIP-FLOPS CLEARED THEN CONT WRITING EVNT CNTR'S FAILED TO 0 SBL F.	
11617 11618 11619 11620 11621 11623 11623 11624 11625 11626 11627 11628	033120 033126 033132 033134 033134 033140 033140 033144 033144	042737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370	6\$:	;SIGNAL BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	TRSLO L WILL ENABLE THE #CDAL3, ROLOAD PC, LDRDRO 7\$ 1, ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REGISTER O FIF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	es

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:15 PAGE 238
CVCDBA.P11 10-SEP-81 15:42	TEST 61: SBL58 AND SBL56 FLIP-FLOP TEST

e e e e e e e e e e e e e e e e e e e			9			
11629 11630 11631						THE FOLLOWING SECTION OF CODE WILL LOAD ALL ZEROES INTO ALL THE TRACE RAM DATA IN BUFFERS. THIS WILL SELECT ADDRESS ZERO OF ALL THE AND ARRAYS.
11632 11633 11634	033146 033152	005037 005037	002414 002416		7\$:	CLR R6LOAD :SETUP TO LOAD ALL ZEROES CLR R6MASK :SETUP TO CHECK ALL BITS
11634 11635 11636 11637						:LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 15:0
11638 11639		004537	006426			JSR R5, TRDIBF ; LOAD, READ AND CHECK TRAM DATA IN BUF ; SELECT TRDI BITS 15:0
11640 11641						; LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 31:16
11642 11643 11644 11645	033164 033170	004537 000006	006426			JSR R5, TRDIBF ; LOAD, READ AND CHECK TRAM DATA IN BUF .WORD PTER6 ; SELECT TRDI BITS 31:16
11646						:L'JAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 47:32
11647 11648 11649	033172 033176	004537 000007	006426			JSR R5, TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF ;SELECT TRDI BITS 47:32
11650 11651						:LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 59:48
11652 11653 11654 11655	033200 033204	004537 000010	006426			JSR R5, TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF .WORD PTER8 ;SELECT TRDI BITS 59:48
11656 11657 11658						THE FOLLOWING SECTION OF CODE WILL WRITE DATA EQUAL TO 16 INTO ADDRESS ZERO OF THE AND ARRAY SELECTED BY PTERO L. THE REMAINING AND ARRAYS WILL BE WRITTEN WITH DATA EQUAL TO ZERO.
11659 11660 11661 11662 11663 11664	033206 033214 033222 033230 033234	012737 012737 012737 004737 001405	000000 000016 170377 006134	002376 002402 002406	8\$:	MOV #PTERO,R2LOAD ;SETUP TO SELECT AND ARRAY ZERO MOV #16,R4LOAD ;SETUP DATA FOR THE FIRST AND ARRAY MOV #170377,R4MASK ;SETUP TO CHECK ONLY AND ARRAY DATA BITS JSR PC,LDRDR2 ;LOAD, READ AND CHECK CONTROL REG 2 BEQ 9\$:IF LOADED OK THEN GO WRITE DATA
11665 11666 11667 11668 11669 11670 11671 11672	033236 033236 033240 033242 033244	104455 000002 000000 004704				ERRDF 2RZEROR ; REGISTER 2 NOT EQUAL EXPECTED TRAP CSERDF .WORD 2 .WORD 0 .WORD RZEROR CKLOOP
11671 11672 11673 11674	033246 033250 033254 033254	104406 004737 001405	006166		9\$:	TRAP C\$CLP1 JSR PC,LDRDAR ;GO LOAD, READ AND CHECK AND ARRAY BEQ 10\$;IF LOADED OK THEN CONTINUE ERROF 3,ANDERR,R4EROR ;AND ARRAY DATA ERROR
11675 11676 11677 11678	033256 033260 033262 033264	104455 000003 003550 004720				TRAP CSERDF .WORD 3 .WORD ANDERR .WORD R4EROR
11673 11674 11675 11676 11677 11678 11679 11680 11681 11682 11683 11684	033246 033250 033254 033256 033256 033260 033264 033266 033266 033270 033274 033300 033306	104406 005037 005237 022737 001350	002402 002376 000017	002376	10\$:	CKLOOP TRAP (\$CLP1 CLR R4LOAD ;NOT LOAD REMAINING AND ARRAYS TO 0 INC R2LOAD ;UPDATE POINTER TO NEXT AND ARRAY CMP #PTER15,R2LOAD ;CHECK IF ALL AND ARRAYS WRITTEN BNE 8\$;IF NOT THEN LOAD 0 INTO NEXT ARRAY

CACDON.		0-321-01	13.46		1231 01	. 30270	AND 38230 1211 1201 1231	
11685 11686 11687						;ASSERT	THE SIGNAL PTER15 L IN	THE POINTER REGISTER VIA CONTRROL REG 2
11688 11689 11690	033310 033314 033316	004737 001405	006134			JSR BEQ ERRDF	PC,LDRDR2 11\$ 2,,R2EROR	GO LOAD, READ AND CHECK REGISTER 2 FIF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
11691 11692 11693	033316 033320 033322	104455 000002 000000				TRAP .WORD .WORD	C\$ERDF 2 0	
11694 11695 11696	033324 033326 033326	104406				.WORD CKLOOP TRAP	R2EROR C\$CLP1	
11697 11698 11699						:SELECT :WRITTE	ADDRESS ONE IN THE OR A	DDRESS REGISTER. LOCATION 1 WILL BE SFLIP-FLOP LATER ON IN TEST.
11700 11701 11702 11703	033330 033336 033344	012737 012737 004737	000001 177760 006250	002414 002416	11\$:	MOV MOV JSR	#1,R6LOAD #177760,R6MASK	SETUP ADDRESS TO BE LOADED SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ADDRESS REG
11704 11705 11706	033350 033352 033352	001405	006230			BEQ ERRDF TRAP	PC,LDRDR6 12\$ 4,ORADER,RO26ER C\$ERDF	: IF LOADED OK THEN CONTINUE : OR ADDRESS REGISTER ERROR - ORAD 3:0
11707 11708 11709	033354 033356 033360	000004 003161 004734				.WORD .WORD	ORADER RO26ER	
11710 11711 11712	033362 033362	104406				CKL OOP TRAP	C\$CLP1	
11713 11714 11715 11716 11717						:DATA P	ATTERN WILL SET THE SIGN AY DATA BITS TO THE HIGH	RRAY RAMS WITH DATA EQUAL TO 20. THIS ILA ORO4 L TO THE LOW STATE AND ALL OTHER ISTATE. THIS DATA PATTERN WILL CAUSE THE HIGH STATE LATER ON IN THE TEST.
11718 11719 11720	033364 033372 033400	012737 012737 004737	000020 177400 006202	002402 002406	12\$:	MOV MOV JSR	#BIT4,R4LOAD #177400,R4MASK PC,LDRDR4 13\$	SETUP DATA TO BE LOADED SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ARRAY RAM
11721 11722 11723 11724 11725 11726 11727 11728 11729 11730	033404 033406 033406	001405 104455				BEQ ERRDF TRAP	13\$ 3.ORDATA,R4EROR C\$ERDF	: IF LOADED OK THEN CONTINUE : OR ARRAY DATA ERROR
11724 11725 11726	033410 033412 033414	000003 003512 004720				.WORD .WORD .WORD	3 ORDATA R4EROR	
11727 11728 11729	033416	104406				CKLOOP TRAP	C\$CLP1	
11730 11731 11732						SET CD	AL4 TO A 1 IN CONTROL RE S OF ALL THE AND AND OR	GISTER O. CDAL4 ON A 1 WILL ENABLE THE ARRAY RAMS AT THE SAME TIME.
11732 11733 11734 11735 11736 11737	033420 033426 033432	052737 004737 001405	000020	002370	13\$:	BIS JSR BEQ	#CDAL4,ROLOAD PC,LDRDRO 14\$;SETUP BE TO BE CLEARED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE
11/38	033434 033434 033436	104455				ERRDF TRAP .WORD	1 ROEROR CSERDF	REGISTER O NOT EQUAL EXPECTED
11739	033440	000000				. WORD	ROEROR	

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 61	1 5 1: SBL58 AND SBL56 FLIP-FLOP TEST	
11741	033444 033444	104406				CKLOOP TRAP CSCLP1	
11743 11744 11745 11746 11747 11748 11749						READ BOTH THE AND ARRAY RAM AND THE OR ARRAY RAMS DATA. A DATA PATTERN OF 16 WAS WRITTEN INTO THE FIRST AND ARRAY AND ALL ZEROES WERE WRITTEN INTO THE REMAINING AND ARRAYS. A DATA PATTERN EQUAL TO 16 SHOULD BE READ BACK FROM THE AND ARRAY DO TO THE WIRED OR REFECT OF THE AND ARRAY OUTPUTS. A DATA PATTERN EQUAL TO 20 SHOULD BE READ BACK FROM THE OR ARRAY RAMS.	
11750 11751 11752 11753 11754	033446 033454 033462 033466	112737 012737 004737 001405	0000 6 170000 006216	002405	14\$:	MOVB #16.R4GOOD+1 ;ADD AND ARRAY DATA TO OR ARRAY DATA MOV #170000.R4MASK ;SETUP TO CHECK AND/UR ARRAY DATA JSR PC.READR4 ;GO READ AND CHECK AND/OR ARRAY DATA BEQ 15\$;IF DATA OK THEN CONTINUE	
11754 11755 11756 11757 11758 11759 11760	033470 033470 033472 033474 033476	104455 000003 003647 004720				ERRDF 3,ANDOR,R4EROR ;AND/OR ARRAY RAM DATA ERROR TRAP CSERDF .WORD 3 .WORD ANDOR .WORD R4EROR	
11761	033500 033500	104406				TREP (SCLP1	
11763 11764 11765						SET CDAL7 TO A ONE IN CONTROL REGISTER O TO CAUSE THE FOUT FLIP- FLOPS TO BE USED TO ADDRESS THE OR ARRAY RAMS.	
11766 11767 11768 11769 11770 11771 11772 11773 11774 11775	033502 033510 033514 033516 033520 033522 033524 033526 033526	052737 004737 001405 104455 000001 000000 004604 104406	000200 006102	002370	15\$:	BIS #CDAL7,ROLOAD ;SETUP BIT TO BE LOADED JSR PC.LDRDRO ;GO LOAD, READ AND CHECK REGISTER O BEQ 16\$;IF LOADED OK THEN CONTINUE ERRDF 1,ROEROR ;REGISTER O NOT EQUAL EXPECTED TRAP C\$ERDF .WORD 1 .WORD 0 .WORD ROEROR CKLOOP TRAP C\$CLP1	
11777 11778 11779 11780 11781 11782 11783 11784 11785 11786 11787 11788 11789 11790 11791						;SET AND CLEAR CDAL6 IN CONTROL REGISTER O. SETTING AND CLEARING CDAIS WILL CAUSE THE SIGNALS TRANSI H AND TRST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL ANST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL ;ORST L TO BE PULSED. WHEN THE SIGNAL ANST L IS PULSED ;A COUNT DOWN PULSE WILL BE ISSUED TO EVENT COUNTER O BECAUSE OF THE ;AND ARRAY DATA PATTERN (16). A BORROW SHOULD BE GENERATED FOR EVENT ;COUNTER O BECAUSE ALL ZEROES WERE LOADED INTO THE EVENT COUNTERS. A ;BORROW BEING GENERATED ALONG WITH THE COUNT DOWN PULSE WILL CAUSE THE ;OUTPUT OF THE FOUTO FLIP-FLOP TO GO TO THE LOW STATE, THUS SELECTING ;ADDRESS ONE ON THE OR ADDRESS LINES ORAD 3:0. SBL56 FLIP-FLOP SHOULS ALSO GET SET AS A RESULT OF THE BORROW AND THE COUNT DOWN PULSE. WHI ;THE SIGNAL ORST L IS PULSED, DATA BITS 4 AND 5 OF ADDRESS ONE OF ;THE OR ARRAY RAM WILL BE LOADED INTO SBLE FLIP-FLOPS 59 AND 58, THUS ;SETTING SBL58 FLIP-FLOP TO THE HIGH STATE.	
11792 11793	033530	004737	006640		16\$:	JSR PC, TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0	
11794 11795 11796						:WITH CDAL7 SET TO A ONE, READ CONTROL REGISTER & TO CHECK THAT ONLY :FOUTO FLIP-FLOP IS SET TO A ONE. THE FOUT FLIP-FLOPS ARE USED TO :ADDRESS THE OR ADDRESS REGISTER VIA SIGNAL LINES ORAD 3:0.	

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:15 PAGE 241
CVCDBA.P11 10-SEP-81 15:42	TEST 61: SBL58 AND SBL56 FLIP-FLOP TEST

CVCDBA.TTI	10 321 01	13.46		1231 0	. 30230	AND 30230 1211 1201 1201	
1797 11798 033536 11799 03354 11800 033556 11801 033556 11802 033556 11804 033566 11805 033566 11806 033566 11807 033566 11808 033566 11809 11810 11811 11812 11813 11814 033576 11815 033576	012737 004737 001405 01405 000004 003213 005024	000001 177760 006256	002414 002416	18\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#1,R6LOAD #177760,R6MASK PC,READR6 19\$ 4,EVNTCT,EVNTER C\$ERDF 4 EVNTCT EVNTER C\$CLP1	SETUP EXPECTED ADDRESS TO BE ONE SETUP TO IGNORE UNWANTED BITS GO READ FOUT FLIP-FLOPS 3:0 IF EQUAL TO A ONE THEN CONTINUE EVENT COUNTER OR FOUT 3:0 ERROR
11810 11811 11812					:SET CD :ASSERT :TO BE	AL3 TO A ONE AND CDAL2 THE SIGNAL TRSL2 L. THI READBACK ON THE TRDI 59:	TO A ZERO IN CONTROL REGISTER O TO IS SIGNAL WILL ALLOW THE SBL FLIP-FLOPS 56 SIGNAL LINES.
11814 03357 11815 03357 11816 03360 11817 03360 11818 03360 11819 03360 11820 03361 11821 03361 11822 03361 11823 03361 11824 11825 11826 11827 11828 03361 11829 03362 11830 03363 11831 03363	004737 001405 104455 000001 000000 004604	000010 006102	002370	19\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL3,ROLOAD PC,LDRDRO 20\$ 1,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
11825 11826					:ASSERT	THE SIGNAL PTER4 L IN PUP FOR A READBACK OF THE	POINTER REG VIA CONTROL REG 2. THIS IS SBL F/F'S ON TRDI 59:56 SIGNAL LINES.
11828 03361 11829 03362 11830 03363 11831 03363 11832 03363 11833 03363 11834 03363 11835 03364 11836 03364 11837 03364 11838 11839	004737 001405 104455 000002 000000 004704	000004 006134	002376	20\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER4,R2LOAD PC,LDRDR2 21\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
11841					SET AN	ID THAT SBL TIP-FLOPS 59	CK THAT SBL FLIP-FLOPS 58 AND 56 ARE AND 57 ARE CLEARED. SBL BITS 59:56 SNAL LINES WHEN TRSL2 L IS ASSERTED.
11842 11843 03364 11844 03365 11845 03366 11846 03366 11847 03366 11848 03366 11849 03367 11850 03367 11851 03367	012737 004737 001405 6 104455 0 000004 003416 004734	002400 170377 006256	002414 002416	21\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#BIT10!BIT8,R6LOAD #170377,R6MASK PC.READR6 22\$ 4,SBLERR,R026ER C\$ERDF 4 SBLERR R026ER	SETUP TO EXPECT SBL 58 AND 56 SET SETUP TO CHECK ONLY SBL BITS GO READ AND CHECK SBL BITS IF SBL 58 AND 56 SET THEN CONT SBL 59:56 FLIP-FLOP ERROR

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 61	15 PAGE : SBL58	AND SBL56 FLIP-FLOP TEST		SEQ
11853 11854	033676	104406				TRAP	C\$CLP1		
11855 11856 11857						; LOAD E ; FLIP-F ; FROM L	VENT COUNTERS 0 AND 2 AG LOPS ARE CLEARED WHEN TH OADING THE EVENT COUNTER	SAIN WITH 0 TO CHECK THAT THE SBL SE SIGNALS W9 L AND W11 L ARE ISSUED	
11858 11859 11860 11861 11862 11863	033700 033706 033712	012737 004737 001405	000011 006134	002376	22 \$: 23 \$:	MOV JSR BEQ	#PTER9,R2LOAD PC,LDRDR2 24\$;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE	
11863 11864 11865 11866 11867	033712 033714 033714 033716 033720 033722 033724	104455 000002 000000 004704				ERRDF TRAP .WORD .WORD .WORD CKLOOP	2, R2EROR C\$ERDF 2 0 R2EROR	REGISTER 2 NOT EQUAL EXPECTED	
11868 11869 11870 11871 11872 11873	033724 033726 033734 033742 033744 033752	104406 012777 022737 001404 062737 000755	000000 000013 000002	146422 002376 002376	24\$:	TRAP MOV CMP BEQ ADD BR	C\$CLP1 #0, aREG6 #PTER11, R2LOAD 25\$ #2, R2LOAD 23\$	CLEAR EVENT COUNTERS 0 AND 2 CHECK TO EVENT COUNTER 2 LOADED YET IF YES THEN CONTINUE UPDATE POINTER REGISTER TO COUNTER 2 GO LOAD EVENT COUNTER 2	
11874 11875 11876 11877 11878 11879						:ASSERT :READBA :SIGNAL :TRDI B	THE SIGNAL PTER4 L IN TACK OF THE SBL BITS ON THE STATE OF THE STATE O	THE POINTER REGISTER TO SETUP FOR A DIE TROI SIGNAL LINES 59:56. WITH THE SBL FLIP-FLOPS WILL BE READBACK ON DAMMAND IS ISSUED TO CONTROL REGISTER 6.	
11880 11881 11882 11883 11884 11885	033754 033762 033766 033770	012737 004737 001405	000004 006134	002376	25\$:	MOV JSR BEQ ERRDF	#PTER4,R2LOAD PC,LDRDR2 26\$ 2,,R2EROR	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	
11886	033770 033772 033774 033776 034000	104455 000002 000000 004704				TRAP .WORD .WORD .WORD CKLOOP	C\$ERDF 2 0 R2EROR		
11889	034000	104406				TRAP	C\$CLP1		
11891 11892 11893						:READ C	CONTROL REGISTER 6 AGAIN 2 CLEARED SBL FLIP-FLOPS	TO CHECK THAT LOADING EVENT COUNTERS 58 AND 56.	
11894 11895 11896	034002 034006 034012 034014 034014	005037 004737 001404	002414 006256		26\$:	CLR JSR BEQ	R6LOAD PC_READR6 27\$;SETUP TO EXPECT SBL FLIP-FLOPS AS O ;GO READ AND CHECK SBL FLIP-FLOPS ;IF SBL F/F'S = 0 THEN CONTINUE ;WRITING EVNT CNTR'S FAILED TO 0 THE SBL I	
11887 11888 11889 11890 11891 11892 11893 11894 11895 11896 11897 11898 11899 11900 11901 11902 11903 11904 11905 11906	034014 034016 034020 034022 034024 034024	104455 000004 003416 004734			27\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	4,SBLERR,ROZGER C\$ERDF 4 SBLERR ROZGER	WRITING EVNT CNIR'S FAILED TO U THE SBL T	.,,,
11903	034024	104405			10000\$:	TRAP	C\$ESEG		
11906 11907	034026 034026 034026	104401			L10167:	TRAP	CSETST		

K 3

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 243 TEST 62: SBL59 AND SBL57 FLIP-FLOP TEST CVCDBA.P11 10-SEP-81 15:42 .SBTTL TEST 62: SBL59 AND SBL57 FLIP-FLOP TEST 11908 11909 11910 11911 THIS TEST WILL CHECK THAT SBL57 AND SBL59 FLIP-FLOPS CAN BE SET AND CLEARED. 11912 SBL56 AND SBL58 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56 FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS WHEN THE SIGNAL "TRSL2 L" IS ASSERTED LOW. SBL 59:56 FLIP-FLOPS WILL BE READBACK ON TRDI 59:57 SIGNAL LINES. SBL56 FLIP-FLOP IS SET VIA A BORROW FROM EVENT COUNTER 1 AND EVENT COUNTER 1 COUNT DOWN PULSE. SBL57 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 1. SBL5 FLIP-FLOP IS SET BY "OR ARRAY RAM" DATA 11913 11915 11916 11917 BIT OROS L BEING SET LOW AND THE SIGNAL ORST L BEING PULSED. SBL59 11918 ; FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 3. 11919 11920 11921 11922 11923 034030 BGNTST 034030 162:: 11924 034030 004737 005474 :SELECT AND INITIALIZE STATE ANALYZER JSR PC.INITED 034034 BGNSEG 11926 11927 11928 11929 034034 C\$BSEG 104404 TRAP :CLEAR CDAL4 IN CONTROL REGISTER O. CDAL4 ON A ZERO WILL ALLOW ONLY ONE :AND/OR ARRAY RAM TO BE SELECTED AT A TIME. 11930 11931 11932 11933 11934 034036 034042 105037 004737 002370 ROLOAD SETUP BITS TO BE LOADED CLRB GO LOAD, READ AND CHECK REGISTER O 006102 **JSR** PC,LDRDRO 034046 001405 BEQ 1\$: IF LOADED OK THEN CONTINUE 034050 ERRDF 1..ROEROR REGISTER O NOT EQUAL EXPECTED 11935 11936 11937 034050 TRAP CSERDF 104455 034052 . WORD 000001 034054 000000 . WORD 11938 034056 004604 . WORD ROEROR 11939 034060 CKLOOP 11940 11941 034060 104406 C\$CLP1 11942 11943 THE FOLLOWING LOOP WILL LOAD ZEROES INTO EACH OF THE EVENT COUNTER REGISTERS AND EVENT COUNTERS. BY LOADING EACH EVENT COUNTER, THE 11944 :SBL FLIP-FLOPS 59:56 WILL BE CLEARED BY SIGNALS W9 L, W10 L, W11 L, AND W12 L. 11945 11946 11947 11948 11949 11950 034062 034070 012737 004737 000011 002376 MOV #PTER9,R2LOAD SETUP TO START LOADING AT COUNTER O 2\$: 006134 JSR PC,LDRDR2 GO LOAD, READ AND CHECK REGISTER 2 : IF LOADED OK THEN CONTINUE : REGISTER 2 NOT EQUAL EXPECTED 034074 001405 BEQ 034076 034076 ,R2EROR ERRDF 104455 TRAP CSERDF 11951 11952 11953 034100 034102 000002 . WORD . WORD 034104 004704 R2EROR . WORD 11954 11955 11956 11957 034106 CKLOOP 034106 034110 034116 034122 034130 104406 012777 005237 022737 001357 TRAP C\$CLP1 000000 146240 3\$: MOV #0, aREG6 :LOAD ALL ZEROES INTO EVENT COUNTERS 002376 CHECK IF ALL EVENT COUNTERS LOADED R2LOAD INC 11958 11959 000015 MPTER13, R2LOAD 002376 CMP BNE : IF NOT THEN LOAD THE NEXT EVENT COUNTER 11960 SET CDAL3 TO A ONE AND CDAL2 TO A O IN CONTROL REGISTER O TO SET THE SIGNAL TRSL2 L. THE SIGNAL TRSL2 L WILL ALLOW SBL BITS 59:56 TO BE 11961 11962 11963 ; READBACK ON TRDI BITS 59:56.

L 3

			20110111	4/ 055		15 5165	M 3		
CVCDBA.	PII 1	MACY11 0-SEP-81	15:42	16-SEP	TEST 62	15 PAGE : SBL59	AND SBL57 FLIP-FLOP TEST		SEQ 0244
11964 11965 11966 11967 11968 11969 11970 11971 11972 11973 11974 11975 11976 11977 11978 11979 11980 11981 11983 11983 11984 11985 11986 11987 11988 11989 11990 11991 11992 11993	034132 034140 034144 034146 034150 034152 034154 034156	052737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP :ASSERT	#CDAL3, ROLOAD PC, LDRDRO 4\$ 1, ROEROR C\$ERDF 1 0 ROEROR C\$CLP1 THE SIGNAL PIER4 L IN TO	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED.	
11977 11978								HE POINTER REGISTER VIA CONTROL REGISTER A READBACK OF TRDI BITS 59:48.	
11979 11980 11981 11982 11983 11984 11985 11986 11987 11988	034160 034166 034172 034174 034174 034200 034202 034204 034204	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376	4\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER4,R2LOAD PC,LDRDR2 5\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED	
11990 11991 11992 11993 11994						: IS ASS	ONTROL REGISTER 6 TO CHE TS 59:56 ARE READBACK ON ERTED. THE SBL FLIP-FLO COUNTERS WERE LOADED.	CK THAT SBL FLIP-FLOPS 59:56 ARE CLEARED. TRDI BITS 59:56 WHEN THE SIGNAL TRSL2 L PS SHOULD HAVE BEEN CLEARED WHEN THE	
11995 11996 11997 11998 11999 12000 12001 12002 12003 12004 12005 12006 12007 12008 12009	034206 034212 034220 034224 034226 034230 034232 034234 034236 034236	005037 012737 004737 001405 104455 000004 003416 004734 104406	002414 170377 006256	002416	5\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD #170377,R6MASK PC,READR6 6\$ 4,SBLERR,R026ER C\$ERDF 4 SBLERR R026ER	SETUP EXPECTED DATA SETUP TO CHECK ONLY TRDI 59:56 BITS GO READ AND CHECK SBL 59:56 BITS IF ALL FLIP-FLOPS CLEARED THEN CONT WRITING EVNT CNTR'S FAILED TO 0 SBL F/F'S	59:56
12006 12007 12008						:CLEAR :SIGNAL	CDAL3 IN CONTROL REGISTE TRSLO L WILL ENABLE THE	R O TO ASSERT THE SIGNAL TRSLO L. THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS	
12009 12010 12011 12012 12013 12014 12015 12016 12017 12018 12019	034240 034246 034252 034254 034254 034260 034262 034264 034264	042737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370	6\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL3.ROLOAD PC.LDRDRO 7\$ 1.ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REGISTER 0 IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	

CACOBY.		0-327-01	13.42		1231 02	. 30277	AND SOLDY TELL TEOR I	
12020 12021 12022 12023	y					;THE FO	LLOWING SECTION OF CO	DE WILL LOAD ALL ZEROES INTO ALL THE TRACE ILL SELECT ADDRESS ZERO OF ALL THE AND ARRAYS.
12024 12025	034266 034272	005037 005037	002414 002416		7\$:	CLR	R6LOAD R6MASK	SETUP TO LOAD ALL ZEROES SETUP TO CHECK ALL BITS
12027						:LOAD A	LL ZEROES INTO TRACE	RAM DATA IN BUFFER BITS TRDI 15:0
12024 12025 12026 12027 12028 12029 12030	034276 034302	004537 000005	006426			JSR .WORD	R5,TRDIBF PTER5	:LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 15:0
12031 12032 12033						;LOAD A	LL ZEROES INTO TRACE	RAM DATA IN BUFFER BITS TRDI 31:16
12034	034304 034310	004537 000006	006426			JSR .WORD	R5,TRDIBF PTER6	; LOAD, READ AND CHECK TRAM DATA IN BUF ; SELECT TRDI BITS 31:16
12036 12037 12038 12039						:LOAD A	LL ZEROES INTO TRACE	RAM DATA IN BUFFER BITS TRDI 47:32
12040	034312 034316	004537 000007	006426			JSR .WORD	R5,TRDIBF PTER7	:LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TROI BITS 47:32
12041 12042 12043						:LOAD A	LL ZEROES INTO TRACE	RAM DATA IN BUFFER BITS TRDI 59:48
12044 12045 12046 12047	034320 034324	004537 000010	006426			JSR .WORD	R5,TRDIBF PTER8	; LOAD, READ AND CHECK TRAM DATA IN BUF ; SELECT TROI BITS 59:48
12048 12049						; ZERO O	LLOWING SECTION OF CO F THE AND ARRAY SELEC E WRITTEN WITH DATA E	DE WILL WRITE DATA EQUAL TO 15 INTO ADDRESS TED BY PTERO L. THE REMAINING AND ARRAYS QUAL TO ZERO.
12050 12051 12052 12053 12054 12055	034326 034334 034342 034350 034354	012737 012737 012737 004737 001405	000000 000015 170377 006134	002376 002402 002406	8\$:	MOV MOV JSR BEW	#PTERO,R2LOAD #15,R4LOAD #170377,R4MASK PC,LDRDR2 9\$;SETUP TO SELECT AND ARRAY ZERO ;SETUP DATA FOR THE FIRST AND ARRAY ;SETUP TO CHECK ONLY AND ARRAY DATA BITS ;LOAD, READ AND CHECK CONTROL REG 2 ;IF LOADED OK THEN GO WRITE DATA ;REGISTER 2 NOT EQUAL EXPECTED
12056 12057 12058 12059 12060 12061 12062 12063 12064 12065 12066 12067 12068 12069 12070 12071 12072 12073	034354 034356 034356 034360 034362 034364	104455 000002 000000 004704				ERRDF TRAP .WORD .WORD	2.,R2EROR C\$ERDF 2 0 R2EROR	REGISTER 2 NOT EQUAL EXPECTED
12061 12062 12063 12064 12065	034366 034366 034370 034374 034376	104406 004737 001405	006166		9\$:	CKLOOP TRAP JSR BEQ ERRDF	C\$CLP1 PC,LDRDAR 10\$ 3,ANDERR,R4EROR	GO LOAD, READ AND CHECK AND ARRAY FIF LOADED OK THEN CONTINUE AND ARRAY DATA ERROR
12066 12067 12068 12069	034376 034376 034400 034402 034404	104455 000003 003550 004720				TRAP .WORD .WORD	CSERDF 3 ANDERR R4EROR	
12070 12071 12072 12073 12074 12075	034406 034410 034414 034420 034426	104406 005037 005237 022737 001350	002402 002376 000017	002376	10\$:	CKLOOP TRAP CLR INC CMP BNE	C\$CLP1 R4LOAD R2LOAD #PTER15,R2LOAD 8\$:NOT LOAD REMAINING AND ARRAYS TO O :UPDATE POINTER TO NEXT AND ARRAY :CHECK IF ALL AND ARRAYS WRITTEN :IF NOT THEN LOAD O INTO NEXT ARRAY

HARDWARE TI	ESTS MACY11	30(1046)	16-SEP-81	15:15	PAGE	240	5	0 4	
CVCDBA.P11	10-SEP-81	15:42	TEST	62:	SBL59	AND	SBL57	FLIP-FLOP	TEST

12076 12077 12078 12079						:ASSERT	THE SIGNAL PTER15 L IN	THE POINTER REGISTER VIA CONTRROL REG 2			
12078 12079 12080 12081 12082 12083 12084 12085 12086 12087 12088 12089 12090	034430 034436 034436 034440 034442 034444 034446	004737 001405 104455 000002 000000 004704 104406	006134			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,LDRDR2 11\$ 2,R2EROR C\$ÉRDF 2 0 R2EROR C\$CLP1	GO LOAD, READ AND CHECK REGISTER 2 FIF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED			
12089						SELECT: WRITTE	ADDRESS TWO IN THE OR AN WITH DATA TO SET SBL59	ADDRESS REGISTER. LOCATION 2 WILL BE FLIP-FLOP LATER ON IN TEST.			
12092 12093 12094 12095 12096 12097 12098 12099 12100 12101 12102	034450 034456 034464 034470 034472 034474 034476 034500 034502 034502	012737 012737 004737 001405 104455 000004 003161 004734 104406	000002 177760 006250	002414 002416	11\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#2,R6LOAD #177760,R6MASK PC,LDRDR6 12\$ 4,ORADER,R026ER C\$ERDF 4 ORADER R026ER	;SETUP ADDRESS TO BE LOADED ;SETUP TO IGNORE UNWANTED BITS ;GO LOAD, READ AND CHECK OR ADDRESS REG ;IF LOADED OK THEN CONTINUE ;OR ADDRESS REGISTER ERROR - ORAD 3:0			
12103 12104 12105 12106 12107 12108						:DATA P	ATTERN WILL SET THE SIGN AY DATA BITS TO THE HIGH	RRAY RAMS WITH DATA EQUAL TO 40. THIS NA OROS L TO THE LOW STATE AND ALL OTHER H STATE. THIS DATA PATTERN WILL CAUSE THE HIGH STATE LATER ON IN THE TEST.			
12110 12111 12112 12113 12114 12115 12116 12117 12118 12119	034504 034512 034520 034524 034526 034526 034530 034532 034534 034536	012737 012737 004737 001405 104455 000003 003512 004720 104406	000040 177400 006202	002402 002406	12\$:	MOV MOV JSR BEQ ERRDF TRAP . WORD . WORD . WORD CKLOOP TRAP	#BIT5,R4LOAD #177400,R4MASK PC,LDRDR4 13\$ 3,ORDATA,R4EROR C\$ERDF 3 ORDATA R4EROR	SETUP DATA TO BE LOADED SETUP TO IGNORE UNWANTED BITS GO LOAD, READ AND CHECK OR ARRAY RAM IF LOADED OK THEN CONTINUE OR ARRAY DATA ERROR			
12120 12121 12122						SET CDAL4 TO A 1 IN CONTROL REGISTER O. CDAL4 ON A 1 WILL ENABLE THE OUTPUTS OF ALL THE AND AND OR ARRAY RAMS AT THE SAME TIME.					
12123 12124 12125 12126 12127 12128 12129 12130 12131	034546 034552 034554 034554 034556 034560 034562	052737 004737 001405 104455 000001 000000 004604	000020	002370	138:	BIS JSR BEQ ERRDF TRAP . WORD . WORD	#CDAL4,ROLOAD PC,LDRDRO 14\$ 1,,ROEROR C\$ERDF 1 0 ROEROR	SETUP BE TO BE CLEARED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED			

32	034564 034564	104406				CKLOOP TRAP	C\$CLP1	
32 33 33 33 33 33 33 33 33 41 42 43						:PATTER :WERE W :TO 15 :EFFECT	N OF 15 WAS WRITTEN INT RITTEN INTO THE REMAINI SHOULD BE READ BACK FRO	ND THE OR ARRAY RAMS DATA. A DATA O THE FIRST AND ARRAY AND ALL ZEROES NG AND ARRAYS. A DATA PATTERN EQUAL M THE AND ARRAY DO TO THE WIRED OR TS. A DATA PATTERN EQUAL TO 40 SHOULY RAMS.
42 43 44 45	034566 034574 034602 034606 034610	112737 012737 004737 001405	000015 170000 006216	002405 002406	14\$:	MOVB MOV JSR BEQ ERRDF	#15,R4GOOD+1 #170000,R4MASK PC,READR4 15\$ 3,ANDOR,R4EROR	;ADD AND ARRAY DATA TO OR ARRAY DA ;SETUP TO CHECK AND/UR ARRAY DATA ;GO READ AND CHECK AND/OR ARRAY DA ;IF DATA OK THEN CONTINUE ;AND/OR ARRAY RAM DATA ERROR
445 467 467 467 467 467 467 467 467 467 467	034610 034612 034614 034616 034620 034620	104455 000003 003647 004720				TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$ERDF 3 ANDOR R4EROR C\$CLP1	, AND ON ANNAT NOT DATA ENRON
53 54 155						;SET CD		REGISTER O TO CAUSE THE FOUT FLIP- HE OR ARRAY RAMS.
60 61 62 63 64 65 66	034622 034630 034634 034636 034640 034642 034644 034646	052737 004737 001405 104455 000001 000000 004604 104406	000200 006102	002370	15\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL7,ROLOAD PC,LDRDRO 16\$ 1,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER (;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
67 68 69 70 71 72 73 74 75 76 77 78 179 180						CAUSE ORST L A COUN AND AR COUNTE BORROW OUTPUT ADDRES ALSO G THE SI THE OR	AUSE THE SIGNALS TRANST THE SIGNAL ANST L TO BE TO BE PULSED. WHEN TH IT DOWN PULSE WILL BE IS RAY DATA PATTERN (15). R 1 BECAUSE ALL ZEROES BEING GENERATED ALONG OF THE FOUT1 FLIP-FLOP S TWO ON THE OR ADDRESS	L REGISTER O. SETTING AND CLEARING OF HAND TRST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL ESIGNAL ANST L IS PULSED SUED TO EVENT COUNTER 1 BECAUSE OF TO A BORROW SHOULD BE GENERATED FOR EVENT COUNTERS. WITH THE COUNT DOWN PULSE WILL CAUSE TO GO TO THE LOW STATE, THUS SELECT LINES ORAD 3:0. SBL57 FLIP-FLOP SHOW BORROW AND THE COUNT DOWN PULSE. DATA BITS 4 AND 5 OF ADDRESS TWO OF ED INTO SBL FLIP-FLOPS 59 AND 58, THE HIGH STATE.
182 183 184	034650	004737	006640		16\$:	JSR	PC,TRANST	SET AND CLEAR CDALE IN CONTROL REC

CTCOOM		0 02. 0.						
12188 12189 12190 12191 12192 12193 12194 12195 12196 12197 12198 12199	034654 034662 034670 034674 034676 034676 034700 034702 034704 034706	012737 012737 004737 001405 104455 000004 003213 005024 104406	000002 177760 006256	002414 002416	18\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#2,R6LOAD #177760,R6MASK PC,READR6 19\$ 4,EVNTCT,EVNTER C\$ERDF 4 EVNTCT EVNTER	SETUP EXPECTED ADDRESS TO BE TWO SETUP TO IGNORE UNWANTED BITS GO READ FOUT FLIP-FLOPS 3:0 IF EQUAL TO A ONE THEN CONTINUE EVENT COUNTER OR FOUT 3:0 ERROR
12200 12201 12202 12203						:SET CD :ASSERT :TO BE	THE SIGNAL TRSL2 L. THI READBACK ON THE TRDI 59:	O A ZERO IN CONTROL REGISTER C TO S SIGNAL WILL ALLOW THE SBL FLIP-FLOPS 56 SIGNAL LINES.
12204 12205 12206 12207 12208 12209 12210 12211 12212 12213 12214	034710 034716 034722 034724 034724 034726 034730 034732 034734	052737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370	19\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL3, ROLOAD PC, LDRDRO 20\$ 1, ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
12216 12217						:ASSERT	THE SIGNAL PTER4 L IN TO SETUP FOR READBACK OF	HE POINTER REG VIA CONTROL REG 2. THIS IS THE SBL F/F'S ON TRDI 59:56 SIGNAL LINES
12199 12200 12201 12203 12204 12205 12206 12207 12208 12209 12210 12213 12214 12213 12214 12215 12223 12223 12223 12223 12223 12233	034736 034744 034750 034752 034752 034754 034760 034762 034762	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376	20\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	MPTER4,R2LOAD PC,LDRDR2 21\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
12230 12231 12232						:SET AN	ID THAT SBL FLIP-FLOPS 58	CK THAT SBL FLIP-FLOPS 59 AND 57 ARE AND 56 ARE CLEARED. SBL BITS 59:56 NAL LINES WHEN TRSL2 L IS ASSERTED.
12234 12235 12236 12237 12238 12239 12240 12241 12242 12243	034764 034772 035000 035004 035006 035010 035012 035014 035016	012737 012737 004737 001405 104455 000004 003416 004734	005000 170377 006256	002414 002416	215:	MOV MOV JSR BEQ ERRDF TRAP . WORD . WORD . WORD CKLOOP	#BIT11!BIT9.R6LOAD #170377,R6MASK PC.READR6 22\$ 4.SBLERR.R026ER C\$ERDF 4 SBLERR R026ER	SETUP TO EXPECT SBL 59 AND 57 SET SETUP TO CHECK ONLY SBL BITS GO READ AND CHECK SBL BITS IF SBL 58 AND 56 SET THEN CONT SBL 59:56 FLIP-FLOP ERROR

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 249 TEST 62: SBL59 AND SBL57 FLIP-FLOP TEST CVCDBA.P11 10-SEP-81 15:42 TRAP C\$CLP1 12245 12246 12246 12246 12246 12255 12255 12256 12266 12266 12266 12266 12266 12266 12267 12277 12278 12288 035016 104406 :LOAD EVENT COUNTERS 1 AND 3 AGAIN WITH 0 TO CHECK THAT THE SBL :FLIP-FLOPS ARE CLEARED WHEN THE SIGNALS W10 L AND W12 L ARE ISSUED FROM LOADING THE EVENT COUNTERS. 035020 035026 035032 22\$: 012737 004737 002376 MOV #PTER10_R2LOAD :SETUP BITS TO BE LOADED 000012 GO LOAD, READ AND CHECK REGISTER 2 PC,LDRDR2 JSR 006134 : IF LOADED OK THEN CONTINUE 001405 BEQ 035034 ,R2EROR REGISTER 2 NOT EQUAL EXPECTED ERRDF 035034 TRAP CSERDF 104455 035036 . WORD . WORD 035040 000000 035042 004704 . WORD R2EROR 035044 CKLOOP 035044 104406 012777 TRAP C\$CLP1 035046 000000 145302 245: MOV #0. aREG6 CLEAR EVENT COUNTERS 1 AND 3 022737 CHECK TO EVENT COUNTER 2 LOADED YET 035054 000014 002376 CMP #PTER12,R2LOAD 001404 035062 BEQ 25\$: IF YES THEN CONTINUE 062737 #2.R2LOAD 23\$ SUPPATE POINTER REGISTER TO COUNTER 3 035064 000002 002376 ADD 035072 GO LOAD EVENT COUNTER 2 BR ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A READBACK OF THE SBL BITS ON THE TRDI SIGNAL LINES 59:56. WITH THE :SIGNAL TRSL2 L ASSERTED. THE SBL FLIP-FLOPS WILL BE READBACK ON : TRDI BITS 59:56 WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6. 012737 004737 #PTER4, R2LOAD 035074 000004 002376 25\$: MOV :SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 035102 006134 JSR PC.LDRDR2 035106 26\$ 001405 BEQ 035110 ERRDF .. RZEROR REGISTER 2 NOT EQUAL EXPECTED 035110 TRAP CSERDF 104455 000002 035112 . WORD 000000 035114 . WORD 004704 035116 WORD R2EROR 035120 CKLOOP 035120 104406 TRAP CSCLP1 READ CONTROL REGISTER 6 AGAIN TO CHECK THAT LOADING EVENT COUNTERS :1 AND 3 CLEARED SBL FLIP-FLOPS 59 AND 57. 035122 035126 035132 035134 035134 005037 002414 265: CLR R6LOAD SETUP TO EXPECT SBL FLIP-FLOPS AS O 004737 006256 JSR GO READ AND CHECK SBL FLIP-FLOPS PC, READR6 : IF SBL F/F'S = 0 THEN CONTINUE 001404 BEQ 4, SBLERR, ROZGER ERRDF : WRITING EVNT CNTR'S FAILED TO 0 SBL F/F'S 104455 TRAP CSERDF 035136 000004 . WORD 003416 004734 035140 . WORD SBLERR 035142 RO26ER DAOM 035144 ENDSEG 035144 10000\$: 035144 104405 TRAP C\$ESEG 035146 ENDIST 035146 L10170: 035146 104401 TRAP CSETST

E 4

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	16-SEP-81 15:15 PAGE 250 TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALO							
12299					.SBTTL	TEST 63	: CHECK SBL FLIP-FLOPS	59:56 TO CLEAR VIA CDALO				
12300 12301 12302 12303 12304 12305 12306 12307 12308 12310 12311 12312 12313 12314 12315 12316 12317 12321 12321 12321 12323 12323 12323 12323 12323 12323 12333 12333					CLEAR ARE S APPRO BITS PULSE THE S WHEN	PED BY SECT VIA A SPRIATE CONTROL THE SIGN IN CONT	TTING AND CLEARING CDALG BORROW FROM EVENT COUNT OUNT DOWN PULSES. SBL59 'AND 'ORO4 L' BEING SET TEST WILL CHECK THAT THE FLIP-FLOPS BACK ON THE IAL 'TRSL2 L' IS ASSERTED	LIP-FLOPS CAN BE SET AND THAT THEY CAN BE IN CONTROL REGISTER O. SBL57 AND SBL56 TER O AND EVENT COUNTER 1 ALONG WITH THE PAND SBL58 ARE SET BY "OR ARRAY RAM" DATA LOW AND THE SIGNAL ORST L BEING SBL 59:56 FLIP-FLOPS GOT SET BY READING TRACE RAM DATA IN BUS BITS TRDI 59:56 DLOW. THE TEST WILL THEN SET AND CLEAR THE SBL 59:56 FLIP-FLUPS. THE TEST WILL OPS GOT CLEARED.				
12314	035150 035150				T63::	BGNTST						
12316 12317	035150	004737	005474			JSR	PC, INITED	SELECT AND INITIALIZE STATE ANALYZER				
12318	035154 035154	104404				BGNSEG TRAP	C\$BSEG					
12321 12322 12322						:CLEAR :AND/OR	CDAL4 IN CONTROL REGISTE ARRAY RAM TO BE SELECTE	R O. CDAL4 ON A ZERO WILL ALLOW ONLY ONE D AT A TIME.				
12324 12325 12326 12327 12328 12329 12330	035156 035162 035166 035170 035170 035172 035174	105037 004737 001405 104455 000001 000000	002370 006102		CLRB JSR BEQ ERRDF TRAP .WORD	ROLOAD PC.LDRDRO 1\$ 1ROEROR C\$ERDF	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REGISTER O :IF LOADED OK THEN CONTINUE :REGISTER O NOT EQUAL EXPECTED					
12332	035176 035200 035200	104406				.WORD CKLOOP TRAP	ROEROR C\$CLP1					
12334 12335 12336 12337 12338 12338	033200	104400				:THE FO	ERS AND EVENT COUNTERS.	REROES INTO EACH OF THE EVENT COUNTER BY LOADING EACH EVENT COUNTER, THE CLEARED BY SIGNALS W9 L, W10 L, W11 L,				
12340 12341 12342 12343 12344 12345	035202 035210 035214 035216 035216 035220	012737 004737 001405 104455 000002	000011 006134	002376	1\$: 2\$:	MOV JSR BEQ ERRDF TRAP . WORD	#PTER9.R2LOAD PC.LDRDR2 3\$ 2.R2EROR C\$ERDF	SETUP TO START LOADING AT COUNTER O GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED				
12334 12335 12336 12337 12338 12339 12341 12341 12343 12344 12346 12347 12346 12347 12348 12349 12351 12351 12353 12353	035210 035216 035216 035220 035222 035224 035226 035226 035230 035230 035230	000000 004704 104406 012777 005237 022737 001357	000000 002376 000015	145120 002376	3\$:	.WORD .WORD CKLOOP TRAP MOV INC CMP BNE	C\$CLP1 WO. aREG6 R2LOAD WPTER13, R2LOAD	LOAD ALL ZEROES INTO EVENT COUNTERS UPDATE THE POINTER TO NEXT COUNTER CHECK IF ALL EVENT COUNTERS LOADED IF NOT THEN LOAD THE NEXT EVENT COUNTER				

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 63	15 PAGE : CHECK	251 SBL FLIP-FLOPS 59:56 TO	CLEAR VIA CDALO				
12355 12356 12357						; SIGNAL	AL3 TO A ONE AND CDAL2 TRSL2 L. THE SIGNAL TRS CK ON TRDI BITS 59:56.	TO A O IN CONTROL REGISTER O TO SET THE SL2 L WILL ALLOW SBL BITS 59:56 TO BE				
12355 12356 12357 12358 12359 12360 12361 12362 12363 12364 12365 12366	035252 035260 035264 035266 035270 035272 035274 035276 035276	052737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#CDAL3, ROLOAD PC, LDRDRO 4\$ 1, ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED.				
12369 12370 12371 12372 12373						:ASSERT	THE SIGNAL PTER4 L IN T	HE POINTER REGISTER VIA CONTROL REGISTER A READBACK OF TRDI BITS 59:48.				
12373 12374 12375 12376 12377 12378 12379 12380 12381 12382 12383 12384 12385	035300 035312 035314 035314 035316 035320 035322 035324 035324	012737 004737 001405 104455 000002 000000 004704 104406		002376	4\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER4,R2LOAD PC,LDRDR2 5\$ 2,,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED				
12386 12387						: IS ASS	;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 59:56 ARE CLEARED.;SBL BITS 59:56 ARE READBACK ON TRDI BITS 59:56 WHEN THE SIGNAL TRSL2 L: IS ASSERTED. THE SBL FLIP-FLOPS SHOULD HAVE BEEN CLEARED WHEN THE ;EVENT COUNTERS WERE LOADED.					
12388 12389 12390 12391 12392 12393 12394 12395 12396 12397 12398 12399 12400 12401 12402 12403	035326 035332 035340 035346 035346 035350 035352 035354 035356	005037 012737 004737 001405 104455 000004 003416 004734 104406	002414 170377 006256	002416	5\$:	CLR MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD #170377,R6MASK PC.READR6 6\$ 4.SBLERR.R026ER C\$ERDF 4 SBLERR R026ER	SETUP EXPECTED DATA SETUP TO CHECK ONLY TRDI 59:56 BITS GO READ AND CHECK SBL 59:56 BITS IF ALL FLIP-FLOPS CLEARED THEN CONT WRITING EVENT COUNTERS FAILED TO				
12401 12402 12402						CLEAR	CDAL3 IN CONTROL REGISTE	R O TO ASSERT THE SIGNAL TRSLO L. THE				
12404 12405 12406 12407 12408 12409 12410	035360 035366 035372 035374 035374 035376	042737 004737 001405 104455 000001	000010 006102	002370	6\$:	BIC JSR BEQ ERRDF TRAP . WORD	#CDAL3, ROLOAD PC, LDRDRO 7\$ 1, ROEROR C\$ERDF	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED				

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 252 CVCDBA.P11 10-SEP-81 15:42 TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALO . WORD 12411 035400 000000 12412 035402 12413 035404 ROEROR 004604 . WORD CKLOOP 12413 035404 12414 035404 104406 12415 12416 12417 12418 12419 TRAP CSCLP1 THE FOLLOWING SECTION OF CODE WILL LOAD ALL ZEROES INTO ALL THE TRACE RAM DATA IN BUFFERS. THIS WILL SELECT ADDRESS ZERO OF ALL THE AND : ARRAYS. 12429 035406 005037 002414 12421 035412 005037 002416 12422 12423 12424 12425 035416 004537 006426 12426 035422 000005 SETUP TO LOAD ALL ZEROES 75: CLR R6L OAD SETUP TO CHECK ALL BITS CLR **R6MASK** :LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 15:0 12425 035416 004537 006426 12426 035422 000005 12427 12428 12429 12430 035424 004537 006426 12431 035430 000006 12432 12433 12434 12435 035432 004537 006426 12437 12438 12439 12440 035440 004537 006426 12441 035444 000010 R5. TRDIBF :LOAD, READ AND CHECK TRAM DATA IN BUF :SELECT TRDI BITS 15:0 JSR . WORD PIER5 :LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 31:16 ; LOAD, READ AND CHECK TRAM DATA IN BUF JSR R5.TRDIBF . WORD :SELECT TRDI BITS 31:16 PTER6 :LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 47:32 :LOAD, READ AND CHECK TRAM DATA IN BUF JSR R5, TRDIBF PTER7 . WORD :SELECT TRDI 8175 47:32 :LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 59:48 JSR R5.TRDIBF ; LOAD, READ AND CHECK TRAM DATA IN BUF . WORD PTER8 :SELECT TRDI BITS 59:48 :THE FOLLOWING SECTION OF CODE WILL WRITE DATA EQUAL TO 14 INTO ADDRESS 12444 : ZERO OF THE AND ARRAY SELECTED BY PTERO L. THE REMAINING AND ARRAYS :WILL BE WRITTEN WITH DATA EQUAL TO ZERO. 12446 012737 012737 012737 004737 12447 SETUP TO SELECT AND ARRAY ZERO 035446 000000 002376 MOV #PTERO.R2LOAD 12448 12449 12450 12451 12452 12453 12454 12455 12456 12457 12458 12459 002402 ; SETUP DATA FOR THE FIRST AND ARRAY 035454 #14,R4LOAD #170377,R4MASK 000014 MOV 035462 170377 MOV SETUP TO CHECK ONLY AND ARRAY DATA BITS 035470 006134 8\$: PC.LDRDR2 :LOAD, READ AND CHECK CONTROL REG 2 JSR 035474 001405 : IF LOADED OK THEN GO WRITE DATA BEQ 035476 035476 REGISTER 2 NOT EQUAL EXPECTED 2. RZEROR ERRDF 104455 TRAP CSERDF 000002 035500 . WORD 035502 000000 . WORD 035504 004704 R2EROR . WORD 035506 CKLOOP 035506 104406 004737 TRAP C\$CLP1 GO LOAD, READ AND CHECK AND ARRAY PC.LDRDAR 035510 9\$: 006166 JSR 12460 12461 12462 12463 12464 035514 001405 : IF LOADED OK THEN CONTINUE BEQ AND ARRAY DATA ERROR 035516 ERRDF 3. ANDERR, R4EROR 035516 104455 CSERDF TRAP 035520 035522 . WORD 003550 . WORD ANDERR 004720 12465 WORD R4EROR 12466 035526 CKLOOP

H 4

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 253 TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALO CVCDBA.P11 10-SEP-81 15:42 035526 104406 TRAP CSCLP1 005037 005237 022737 002402 12468 12469 12470 12471 12472 12473 12474 12475 12476 12477 12478 12481 12482 12483 12484 12486 12488 12488 12489 12490 12491 035530 10\$: CLR R4LOAD ; NOT LOAD REMAINING AND ARRAYS TO 0 035534 INC R2LOAD :UPDATE POINTER TO NEXT AND ARRAY 035540 000017 CHECK IF ALL AND ARRAYS WRITTEN 002376 CMP #PTER15, R2LOAD 001350 BNE : IF NOT THEN LOAD C INTO NEXT ARRAY :ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTRROL REG 2 035550 004737 006134 JSR PC,LDRDR2 GO LOAD, READ AND CHECK REGISTER 2 035554 11\$: IF LOADED OK THEN CONTINUE 001405 BEQ 035556 2. RZEROR REGISTER 2 NOT EQUAL EXPECTED ERRDF 035556 TRAP CSERDF 104455 035560 000002 . WORD 035562 000000 . WORD 035564 004704 R2EROR . WORD 035566 CKLOOP 035566 104406 TRAP C\$CLP1 SELECT ADDRESS THREE IN THE OR ADDRESS REGISTER. LOCATION 3 WILL BE :WRITTEN WITH DATA TO SET SBL59 AND SBL58 FLIP-FLOPS LATER ON IN TEST. 012737 012737 004737 035570 035576 000003 002414 11**\$**: #3,R6LCAD #177760,R6MASK SETUP ADDRESS TO BE LOADED SETUP TO IGNORE UNWANTED BITS MOV 035604 006250 JSR PC, LDRDR6 GO LOAD, READ AND CHECK OR ADDRESS REG 001405 12\$ 035610 BEQ : IF LOADED OK THEN CONTINUE 12492 12493 035612 4. ORADER, ROZGER ERRDF OR ADDRESS REGISTER ERROR - ORAD 3:0 CSERDF 104455 TRAP 12494 000004 . WORD 035614 035616 12495 003161 . WORD ORADER 12496 12497 12498 12499 12500 035620 035622 035622 004734 R026ER . WORD CKLOOP 104406 TRAP C\$CLP1 :LOAD LOCATION 3 OF THE OR ARRAY RAMS WITH DATA EQUAL TO 60. THIS DATA 12501 12502 12503 12504 12505 PATTERN WILL SET THE SIGNAL DROS L AND DROG L TO THE LOW STATE AND ALL OTHER OR ARRAY DATA BITS TO THE HIGH STATE. THIS DATA PATTERN WILL CAUSE SBL59 AND SBL58 FLIP-FLOPS TO BE SET TO THE HIGH STATE LATER ON IN THIS TEST. 12506 12507 12508 12509 035624 035632 035640 012737 012737 004737 000060 177400 002402 12\$: 602406 #BIT5!BIT4,R4LOAD #177400,R4MASK MOV SETUP DATA TO BE LOADED MOV SETUP TO IGNORE UNWANTED BITS 006202 GO LOAD, READ AND CHECK OR ARRAY RAM JSR PC, LDRDR4 035644 001405 13\$: IF LOADED OK THEN CONTINUE BEQ 12510 12511 12512 12513 12514 12515 12516 12517 12518 035646 ERRDF 3, ORDATA, R4EROR OR ARRAY DATA ERROR 035646 104455 TRAP C\$ERDF 035650 000003 . WORD 035652 003512 . WORD ORDATA 035654 004720 R4EROR . WORD 035656 CKLOOP 035656 104406 TRAP C\$CLP1 SET CDAL4 TO A 1 IN CONTROL REGISTER O. CDAL4 ON A 1 WILL ENABLE THE 12519 12520 12521 OUTPUTS OF ALL THE AND AND OR ARRAY RAMS AT THE SAME TIME. 002370 13\$: 035660 BIS #CDAL4.ROLOAD : SETUP BE TO BE CLEARED 004737 035666 006102 JSR PC.LDRDRO GO LOAD, READ AND CHECK REGISTER O

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 254
                                                                       TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALO
CVCDBA.P11 10-SEP-81 15:42
 12523
12524
12525
12526
12527
12528
12529
12533
12533
12533
12533
12533
12533
12533
12533
12534
12544
12545
12546
12546
12547
12546
12547
12548
12546
12553
12553
              035672
                            001405
                                                                                     BEO
                                                                                                                                               : IF LOADED OK THEN CONTINUE
                                                                                                    145
                                                                                                   1 ROEROR
              035674
035674
                                                                                     ERRDF
                                                                                                                                              REGISTER O NOT EQUAL EXPECTED
                            104455
                                                                                      TRAP
              035676
                            000001
                                                                                      . WORD
              035700
                            000000
                                                                                      . WORD
              035702
                                                                                                    ROEROR
                            004604
                                                                                      . WORD
                                                                                     CKLOOP
             035704
             035704
                            104406
                                                                                     TRAP
                                                                                                    C$CLP1
                                                                                      : READ BOTH THE AND ARRAY RAM AND THE OR ARRAY RAMS DATA. A DATA
                                                                                      PATTERN OF 14 WAS WRITTEN INTO THE FIRST AND ARRAY AND ALL ZEROES
                                                                                      :WERE WRITTEN INTO THE REMAINING AND ARRAYS. A DATA PATTERN EQUAL
:TO 14 SHOULD BE READ BACK FROM THE AND ARRAY DO TO THE WIRED OR
                                                                                      EFFECT OF THE AND ARRAY OUTPUTS. A DATA PATTERN EQUAL TO 60 SHOULD
                                                                                      :BE READ BACK FROM THE OR ARRAY RAMS.
                           112737
012737
004737
001405
             035706
                                                        002405 14$:
                                                                                                                                              ; ADD AND ARRAY DATA TO OR ARRAY DATA
                                                                                                    #14,R4G00D+1
                                          000014
                                                                                     MOVB
              035714
                                           170000
                                                         002406
                                                                                                    #170000 , R4MASK
                                                                                                                                              SETUP TO CHECK AND/OR ARRAY DATA
                                                                                      MOV
             035722
035726
035730
                                                                                                                                              GO READ AND CHECK AND/OR ARRAY DATA
                                          006216
                                                                                      JSR
                                                                                                    PC, READR4
                                                                                                                                              : IF DATA OK THEN CONTINUE
                                                                                     BEQ
                                                                                     ERRDF
                                                                                                    3, ANDOR, R4EROR
                                                                                                                                              :AND/OR ARRAY RAM DATA ERROR
              035730
                                                                                      TRAP
                                                                                                    C$ERDF
                            104455
              035732
                            000003
                                                                                      . WORD
              035734
                            003647
                                                                                      . WORD
                                                                                                    ANDOR
             035736
                            004720
                                                                                      . WORD
                                                                                                    R4EROR
              035740
                                                                                      CKLOOP
              035740
                            104406
                                                                                      TRAP
                                                                                                    C$CLP1
                                                                                      :SET CDAL7 TO A ONE IN CONTROL REGISTER O TO CAUSE THE FOUT FLIP-
                                                                                      :FLOPS TO BE USED TO ADDRESS THE OR ARRAY RAMS.
 12554
12555
12556
12557
12558
12560
12561
12563
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12573
12576
12576
12577
12578
              035742
                            052737
                                                         002370 15$:
                                                                                                    #CDAL7, ROLOAD
                                           000200
                                                                                     BIS
                                                                                                                                              : SETUP BIT TO BE LOADED
                            004737
              035750
                                           006102
                                                                                      JSR
                                                                                                    PC, LDRDRO
                                                                                                                                              : 60 LOAD, READ AND CHECK REGISTER O
              035754
                            001405
                                                                                     BEQ
                                                                                                    16$
                                                                                                                                              : IF LOADED OK THEN CONTINUE
              035756
                                                                                      ERRDF
                                                                                                    1, ROEROR
                                                                                                                                              :REGISTER O NOT EQUAL EXPECTED
              035756
                            104455
                                                                                      TRAP
                                                                                                    CSERDF
              035760
                            000001
                                                                                      . WORD
              035762
                            000000
                                                                                      . WORD
              035764
                            004604
                                                                                      . WORD
                                                                                                    ROEROR
              035766
                                                                                      CKLOOP
              035766
                            104406
                                                                                      TRAP
                                                                                                    C$CLP1
                                                                                     ;SET AND CLEAR CDAL6 IN CONTROL REGISTER O. SETTING AND CLEARING CDAL6;WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED, WHICH WILL;CAUSE THE SIGNAL ANST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL CORST L TO BE PULSED. WHEN THE SIGNAL ANST L IS PULSED, A COUNT DOWN PULSE WILL BE ISSUED TO EVENT COUNTERS O AND 1 BECAUSE OF THE AND ARRAY DATA PATTERN (14). A BORROW SHOULD BE GENERATED FOR EVENT;COUNTERS O + 1 BECAUSE ALL ZEROES WERE LOADED INTO THE EVENT COUNTERS.;A BORROW BEING GENERATED ALONG WITH THE COUNT DOWN PULSE WILL CAUSE THE COUTPUT OF THE FOUT1 AND FOUTO FLIP-FLOP TO GO TO THE LOW STATE, THUS;SELECTING ADDRESS 3 ON THE OR ADDRESS LINES ORAD 3:0. SBL57 AND SBL56;FLIP-FLOPS SHOULD ALSO GET SET AS A RESULT OF THE BORROW AND THE COUNT COUNT DOWN PULSES. WHEN THE SIGNAL ORST L IS PULSED, DATA BITS 4
                                                                                      COUNT DOWN PULSES. WHEN THE SIGNAL ORST L IS PULSED, DATA BITS 4 AND 5 OF ADDRESS 3 OF THE OR ARRAY RAM WILL BE LOADED INTO SBL FLIP-
FLOPS 59 AND 58, THUS SETTING SBL59 AND SBL58 F/F'S TO THE HIGH STATE.
```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 255 CVCDBA.P11 10-SEP-81 15:42 TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALO

CACDBY"	PII I	0-2EP-81	15:42		1521 03	: CHECK	28F LFIb-LFOb2 24:20 In	CLEAR VIA CDALO
12579 12580 12581	035770	004737	006640		16\$:	JSR	PC,TRANST	; SET AND CLEAR CDAL6 IN CONTROL REG 0
12582 12583 12584						:WITH C :FOUT1 :ADDRES	DAL7 SET TO A ONE, READ AND FOUTO F/F'S ARE SET STEED THE OR ADDRESS REGISTE	CONTROL REGISTER 6 TO CHECK THAT ONLY TO A ONE. THE FOUT F/F'SS ARE USED TO R VIA SIGNAL LINES ORAD 3:0.
12580 12581 12583 12583 12585 12586 12586 12586 12587 12593 12593 12593 12593 12594 12593 12594 12595 12596 12601 12601 12602 12603 12604 12607 12608 12611 12612 12613 12614	035774 036002 036010 036014 036016 036020 036022 036024 036026 036026	012737 012737 004737 001405 104455 000004 003213 005024 104406	000003 177760 006256	002414 002416	18\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#3,R6LOAD #177760,R6MASK PC,READR6 19\$ 4,EVNTCT,EVNTER C\$ERDF 4 EVNTCT EVNTER C\$CLP1	;SETUP EXPECTED ADDRESS TO BE TWO ;SETUP TO IGNORE UNWANTED BITS ;GO READ FOUT FLIP-FLOPS 3:0 ;IF EQUAL TO A ONE THEN CONTINUE ;EVENT COUNTER OR FOUT 3:0 ERROR
12598 12599 12600						:SET CD :ASSERT :TO BE	AL3 TO A ONE AND CDAL2 THE SIGNAL TRSL2 L. THI READBACK ON THE TRDI 59:	O A ZERO IN CONTROL REGISTER O TO S SIGNAL WILL ALLOW THE SBL FLIP-FLOPS 56 SIGNAL LINES.
12602 12603 12604 12605 12606 12607 12608 12609 12610 12611	036030 036036 036042 036044 036044 036050 036052 036054 036054	052737 004737 001405 104455 000001 000000 004604 104406	000010 006102	002370	19\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WOPD CKLOOP TRAP	#CDAL3, ROLOAD PC, LDRDRO 20\$ 1, ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED UK THEN CONTINUE ;REGISTER O NOT EQUAL EXPECTED
12613 12614 12615						:2. TH		HE POINTER REGISTER VIA CONTROL REGISTER A READBACK OF THE SBL FLIP-FLOPS ON
12615 12616 12617 12618 12619 12620 12621 12622 12623 12624 12625 12626 12627 12628 12629 12630 12631 12632 12633 12634	036056 036064 036070 036072 036074 036076 036100 036102 036102	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376	20\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#PTER4,R2LOAD PC,LDRDR2 21\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
12627 12628 12629 12630						:READ C :SBL BI :ASSERT	CONTROL REGISTER 6 TO CHE TS 59:56 ARE READBACK ON TED.	CK THAT SBL FLIP-FLOPS 59:56 ARE SET. TRDI 59:56 SIGNAL LINES WHEN TRSL2 L IS
12632 12633 12634	036104 036112 036120	012737 012737 004737	007400 170377 006256	002414 002416	21\$:	MOV MOV JSR	#7400 RELOAD #170377 REMASK PC.READRE	SETUP TO EXPECT SBL 59:56 SET SETUP TO CHECK ONLY SBL BITS GO READ AND CHECK SBL BITS

CI	EQ.	0	25	4
21	- 4	U		n

HARDWAR CVCDBA.	E TESTS P11 1	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 63	15 PAGE : CHECK	L 4 256 SBL FLIP-FLOPS 59:56 TO	CLEAR VIA CDALO
12635 12636 12637 12638 12639 12640 12641 12642	036124 036126 036126 036130 036132 036134 036136	001405 104455 000004 003416 004734 104406				BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	22\$ 4,SBLERR,RO26ER C\$ERDF 4 SBLERR RO26ER C\$CLP1	: IF SBL 58 AND 56 SET THEN CONT : SBL 59:56 FLIP-FLOP ERROR
12644						SET AN	D CLEAR CDALO IN CONTROL	REGISTER 0 TO CLEAR SBL 59:56 F/F'S.
12646 12647 12648 12649 12650 12651 12652 12653	036140 036146 036152 036154 036154 036156 036160 036162	052737 004737 001405 104455 000001 000000 004604	000001 006102	002370	22\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD	#CDALO,ROLOAD PC,LDRDRO 23\$ 1,,ROEROR C\$ERDF 1 0 ROERCR	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
12635 12636 12637 12638 12639 12640 12641 12642 12643 12644 12645 12646 12651 12651 12651 12653 12654 12657 12658 12657 12660 12661 12662 12663 12664	036164 036164 036166 036174 036200 036202 036204 036206 036210 036212	104406 042737 004737 001405 104455 000001 000000 004604 104406	000001 006102	002370	23\$:	CKLOOP TRAP BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$CLP1 #CDALO,ROLOAD PC,LDRDRO 24\$ 1,,ROEROR C\$ERDF 1 0 ROEROR C\$CLP1	SETUP TO CLEAR CDALO GO LOAD, READ AND CHECK REGISTER O IF LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED
12666 12667 12668						:READ C	ONTROL REGISTER 6 AGAIN IN CONTROL REGISTER 0 ZE	TO CHECK THAT SETTING AND CLEARING ROED SBL FLIP-FLOPS 59:56.
12668 12669 12670 12671 12672 12673 12674 12675 12676 12677 12678 12679 12680 12681 12682 12683 12684 12685	036214 036220 036224 036226 036230 036232 036232	005037 004737 001404 104455 000004 003416 004734	002414 006256		24\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD	R6LOAD PC.READR6 25\$ 4.SBLERR.RO26ER C\$ERDF 4 SBLERR R026ER	;SETUP TO EXPECT SBL FLIP-FLOPS AS 0 ;GO READ AND CHECK SBL FLIP-FLOPS ;IF SBL F/F'S = 0 THEN CONTINUE ;SETTING/CLEARING CDALO FAILED TO
12678 12679 12680 12681 12682	036236 036236 036236 036240 036240	104405			25\$: 10000\$:	ENDSEG	C\$ESEG	CLEAR THE SBL FLIP-FLOPS
12684 12685	036240	104401			L10171:	TRAP	CSETST	

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 257 CVCDBA.P11 10-SEP-81 15:42 TEST 64: EXTERNAL PROBE LOGIC TEST

12741

```
.SBTTL TEST 64: EXTERNAL PROBE LOGIC TEST
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12700
12701
12702
12703
12704
12705
12706
12707
12708
                                                                                 : IF THE OPERATOR ANSWERED YES TO THE HARDWARE QUESTION 'EXTERNAL PROBE CON-
                                                                                    NECTED", THE FOLLOWING TEST WILL BE EXECUTED, OTHERWISE, THE TEST WILL BE ABORTED. BEFORE THIS TEST CAN BE PERFORMED, THE OPERATOR MUST PLUG THE EXTERNAL PROBE INTO THE STATE ANALYZER MODULE AND CONNECT THE PROBE LEADS 7:0 TO EVENT COUNTER O SIGNALS SDBL 7:0 H RESPECTIVELY. THE PROBE'S "CLK" LEAD MUST BE CONNECTED TO EVENT COUNTER 1'S SIGNAL SDBL8 H.
                                                                                     THIS TEST WILL CHECK THE EXTERNAL PROBE AND THE EXTERNAL PROBE LOGIC ON THE
                                                                                     STATE ANALYZER MODULE. DATA PATTERNS OF 252 AND 125 WILL BE LOADED INTO
                                                                                   EVENT COUNTER 0 TO PROVIDE LOGIC LEVELS TO THE EXTERNAL PROBE'S INPUTS. THE SIGNAL SDBL8 H IM SVENT COUNTER 1 WILL BE SET AND CLEARED TO PRO IDE THE 'CLK' SIGNAL FOR THE EXTERNAL PROBE'S INPUT. WHEN PDAL4, IN CONTROL REGISTER 2, IS SET TO A ZERO AND THE CLK SIGNAL IS SET HIGH FROM A LOW STATE, EVENT COUNTER 0'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. WHEN PDAL4 IS SET TO A ONE AND THE CLK SIGNAL IS SET LOW FROM A HIGH STATE, EVENT COUNTER 0'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. THIS TEST WILL CHECK THAT THE CORRECT DATA IS LOADED INTO EXTP 7:0 FLIP-FLOPS AND THAT THE DATA IS ONLY LOADED ON THE CORRECT TRANSITION OF THE CLK SIGNAL. EXTP 7:0 FLIP-FLOPS ARE READBACK OF THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 55:48 WHEN THE SIGNAL TRSI?
                                                                                     OF THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 55:48 WHEN THE SIGNAL TRSL2 L
                                                                                 : IS ASSERTED LOW.
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12720
12721
12721
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12738
12738
             036242
036242
036242
036246
036252
036254
                                                                                                  BGNTST
                                                                                 T64::
                               004737
                                                005474
                                                                                                                                                                     SELECT AND INITIALIZE STATE ANALYZER
                                                                                                                   PC.INITED
                               005737
                                                002366
                                                                                                  TST
                                                                                                                   EXTPRB
                                                                                                                                                                     CHECK IF EXTERNAL PROBE CONNECTED
                               001002
                                                                                                                   1$
                                                                                                                                                                     : If YES THEN DO THE TEST
                                                                                                  BNE
                                                                                                                   TST
                                                                                                                                                                     CTHERWISE SKIP THE TEST
                                                                                                  EXIT
              036254
                               104432
                                                                                                  TRAP
                                                                                                                   C$EXIT
              036256
036260
                               001046
                                                                                                   . WORD
                                                                                                                  L10172-.
                                                                                                  BGNSEG
              036260
                              104404
                                                                                                  TRAP
                                                                                                                   C$BSEG
                                                                                                  :ASSERT THE SIGNAL TRSL2 L BY SETTING THE SIGNAL CDAL3 TO A ONE IN
                                                                                                  CONTROL REGISTER O. TRSL2 L BEING ASSERTED WILL ENABLE THE OUTPUTS OF THE EXTP 7:0 FLIP-FLOPS ONTO THE TRACE RAM DATA IN BUS. THE SIGNALS EXTP 7:0 WILL BE READBACK ON TRDI BITS 55:48 RESPECTIVELY.
              036262
036270
036274
036276
036276
                              112737
004737
001405
                                                000010
                                                                002370
                                                                                                  MOVB
                                                                                                                   #CDAL3, ROLOAD
                                                                                                                                                                     : SETUP BIT TO BE LOADED
                                                006102
                                                                                                                  PC.LDRDRO
                                                                                                                                                                     GO LOAD, READ AND CHECK REGISTER O
                                                                                                  JSR
                                                                                                                                                                      : IF LOADED OK THEN CONTINUE
                                                                                                  BEQ
                                                                                                  ERRDF
                                                                                                                     . . ROEROR
                                                                                                                                                                     REGISTER O NOT EQUAL EXPECTED
                                                                                                  TRAP
                               104455
                                                                                                                   CSERDF
              036300
                               000001
                                                                                                   . WORD
              036302
                               000000
                                                                                                   . WORD
              036304
                               004604
                                                                                                   . WORD
                                                                                                                   ROEROR
              036306
                                                                                                  CKLOOP
              036306
                               10440€
                                                                                                  TRAP
                                                                                                                   C$CLP1
                                                                                                  DURING THIS TEST, EVENT COUNTER O SIGNALS SDBL 7:0 MUST BE CONNECTED TO EXTERNAL PROBE SIGNALS EXT 7:0 RESPECTIVELY. EVENT COUNTER 1
 12740
                                                                                                  SIGNAL SDBL8 MUST BE CONNECTED TO EXTERNAL PROBE SIGNAL CLK.
```

HARDWAR CVCDBA.	E TESTS	MACY11 0-SEP-81	30(1046) 15:42	16-SEP	-81 15: TEST 64	15 PAGE : EXTERN	258 AL PROBE LOGIC TEST	
12742 12743 12744 12745 12746 12747						;THE FO ;PATTER ;TEST W ;THE SI ;HIGH S ;LOADED	LLOWING SECTION OF CODE IN OF 252 AND EVENT COUNT ILL THEN LOAD EVENT COUN GNAL ''CLK'' TO THE HIGH S TATE WITH PDAL4 ON A O W INTO EXTP 7:0 FLIP-FLOR	WILL LOAD EVENT COUNTER 0 WITH A DATA FER 1 WITH A DATA PATTERN OF 0. THE STATE STATE. SETTING THE SIGNAL 'CLK' TO THE SILL CAUSE EVENT COUNTER 0 DATA TO BE STS.
12744 12745 12746 12747 12748 12749 12750 12751 12753 12754 12755 12756 12757 12761 12761 12763 12764 12765 12766 12767 12768 12769 12770 12771 12772	036310 036314 036322 036326 036330 036330 036332	012701 012737 004737 001405	000252 000011 006134	002376	2\$: 3\$:	MOV MOV JSR BEQ ERRDF TRAP	#252,R1 #PTER9,R2LOAD PC,LDRDR2 4\$ 2,R2EROR C\$ERDF	SETUP EVENT COUNTER O DATA SETUP TO SELECT EVENT COUNTER O GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
12755 12756 12757 12758	020230	000002 000000 004704				.WORD .WORD .WORD CKLOOP	2 0 R2EROR	
12759 12760 12761 12762 12763 12764	036340 036340 036342 036346 036354 036356 036360	104406 010177 012737 105701 100002 005001	144010 000012	002376	4\$:	TRAP MOV MOV TSTB BPL CLR	C\$CLP1 R1, aREG6 MPTER10, R2LOAD R1 5\$;WRITE DATA INTO EVENT COUNTER 0 OR 1 ;SETUP TO LOAD EVENT COUNTER 1 ;CHECK IF JUST LOADED EVENT COUNTER 0 ;IF NO THEN CHECK EVENT COUNTER 1 ;SETUP EVENT COUNTER 0 DATA TO = 0
12765 12766 12767 12768 12769	036362 036364 036366 036370	000757 001002 005201 000754			5\$:	BR BNE INC BR	3\$ 6\$ R1 3\$	GO LOAD EVENT COUNTER 1 WITH 0 ; IF A ONE LOADED THEN GO READ DATA ; SETUP EVENT COUNTER 1 DATA TO = 1 ; GO LOAD EVENT COUNTER 1 WITH 1
12770						;ASSERT	PTER4 L IN THE POINTER	REG TO ENABLE TRDI BITS 59:48 TO BE READ.
12773 12774 12775	036372 036400 036404 036406 036406	012737 004737 001405	000004 006134	002376	6\$:	MOV JSR BEQ ERRDF TRAP	MPTER4,R2LOAD PC,LDRDR2 7\$ 2,,R2EROR C\$ERDF	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
12777 12778 12779 12780	036410 036412 036414 036416	000002 000000 004704				.WORD .WORD .WORD CKLOOP	0 R2EROR	
12781 12782	036416	104406				TRAP	C\$CLP1	
12783 12784 12785						;READ T ;INTO E ;SDBL B	RDI BITS 55:48 TO CHECK EXTP 7:0 FLIP-FLOPS WHEN BIT C IN EVENT COUNTER 1.	THAT EVENT COUNTER O DATA WAS LOADED THE SIGNAL "CLK" WAS SET HIGH BY SETTING
12776 12777 12778 12779 12780 12781 12782 12783 12784 12785 12786 12787 12788 12789 12790 12791 12792 12793 12794 12795	036420 036426 036434 036440 036442 036444 036446 036450	012737 012737 004737 001405	000252 177400 006256	002414 002416	7\$:	MOV MOV JSR BEQ	#252,R6LOAD #177400,R6MASK PC,READR6 8\$	SETUP EXPECTED DATA TO = EVNT CNTR O SETUP TO IGNORE UNWANTED BITS GO READ EXTP 7:0 ON IRDI BITS 55:48 IF DATA EQUAL DATA LOADED THEN CONT
12791 12792 12793 12794 12795	036442 036444 036446 036450	104455 000004 003450 004734				ERRDF TRAP .WORD .WORD .WORD	4, EXTPER, ROZGER CSERDF 4 EXTPER ROZGER	EXTP 7:0 FLIP-FLOP ERROR OR LOGIC
12796 12797	036452 036452	104406				CKLOOP	C\$CLP1	

HARDWARE T	ESTS MACY11	30(1046)	16-SEP-81	15:15	PAGE 2	59	В	,
CVCDBA.P11	ESTS MACY11 10-SEP-81	15:42	TES	T 64: E	EXTERNAL	PROBE	LOGIC	TEST

12798 12799 12800 12801 12802					:LOAD E :WITH D :DATA (VENT COUNTER O WITH DATA ATA EQUAL TO 0 TO SET SE 252) ALREADY IN THE EXTP IG THE SIGNAL "CLK" LOW.	EQUAL TO 125 AND LOAD EVENT COUNTER 1 T THE SIGNAL 'CLK' TO THE LOW STATE. 7:0 FLIP-FLOPS SHOULD NOT CHANGE BY
12804 036454 12805 036460 12806 036466 12807 036472 12808 036474 12809 036474 12810 036476 12811 036500	012701 012737 004737 001405 104455 000002 000000	000125 000011 006134	002376	8\$: 10\$:	MOV MOV JSR BEQ ERRDF TRAP . WORD . WORD	#125,R1 #PTER9,R2LOAD PC,LDRDR2 11\$ 2,R2EROR C\$ERDF	;SETUP EVENT COUNTER O DATA ;SETUP TO SELECT EVENT COUNTER O ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
12812 036502 12813 036504 12814 036504 12815 036506 12816 036512 12817 036514 12818 036520 12819 036522	104406 010177 001404 005237 005001 000761	143644 002376		11\$:	.WORD CKLOOP TRAP MOV BEQ INC CLR BR	R2EROR C\$CLP1 R1.aREG6 12\$ R2LOAD R1 10\$;LOAD EVENT COUNTER 0 OR 1 ;EXIT IF EVENT COUNTER 1 LOADED ;UPDATE POINTER TO EVENT COUNTER 1 ;SETUP TO LOAD EVENT COUNTER 1 WITH 0 ;GO LOAD EVENT COUNTER 1 WITH 0
12821 12822					:ASSERT	THE SIGNAL PTER4 L IN T	HE POINTER REGISTER TO ENABLE THE
12800 12801 12802 12803 12804 12805 12806 12806 12807 12808 12809 12810 12810 12811 12812 12813 12814 12814 12814 12815 12816 12816 12816 12817 12818 12817 12820 12821 12820 12821 12822 12823 12823 12824 12825 12826 12827 12828 12828 12828 12829 12829 12829 12830 12831 12829 12830 12831 12832 12833	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376	12\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PTER4.R2LOAD PC.LDRDR2 13\$ 2R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
12834 12835 12836 12837 12838					READ T TO THE AT THI EQUAL	RDI BITS 55:48 AGAIN TO LOW STATE DID NOT CHANG S POINT THE DATA INPUTS 125 WHICH IS THE DATA IN	CHECK THAT SETTING THE SIGNAL 'CLK'' E THE PREVIOUS DATA (252) LOADED. TO THE EXTP 7:0 FLIP-FLOPS WILL EVENT COUNTER 0.
12836 12837 12838 12839 12840 036556 12841 036556 12842 036560 12843 036560 12844 036562 12845 036564 12846 036564 12847 036570 12848 036570 12850 12851 12852 12853	004737 001405 104455 000004 003450 004734 104406	006256		13\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR6 14\$ 4.EXTPER.RO26ER C\$ERDF 4 EXTPER RO26ER C\$CLP1	:GO CHECK EXTP F/F'S TO EQUAL 252 :IF DATA OK THEN CONTINUE :EXTP 7:0 FLIP-FLOPS NOT EQUAL 252
12849 12850 12851 12852 12853					:LOAD E :TO THE :LOAD T	VENT COUNTER 1 WITH DATA HIGH STATE. SETTING TH HE DATA (125) FROM EVENT	EQUAL TO 1 TO SET THE SIGNAL "CLK" E SIGNAL "CLK" TO THE HIGH STATE WILL COUNTER 0 INTO EXTP 7:0 FLIP-FLOPS.

HARDWARE TO	ESTS 10	MACY11	30(1046) 15:42	16-SEP	-81 15: TEST 64	15 PAGE : EXTERN	260 AL PROBE LOGIC TEST	
12855 030 12856 030 12857 030 12858 030 12859 030 12860 030 12861 030 12862 030	6614 6616	012737 004737 001405 104455 000002 000000 004704	000012 006134	002376	14\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP	#PTER10,R2LOAD PC,LDRDR2 15\$ 2,R2EROR C\$ERDF 2 0 R2EROR	;SETUP TO SELECT EVENT COUNTER 1 ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
12864 036 12865	6616 6620	104406 012777	000001	143530	15\$:	MOV	C\$CLP1 #1, aREG6	; WRITE 1 INTO EVENT COUNTER 1
12864 036 12865 12866 12867 12868						:ASSERT :READBA	THE SIGNAL PTER4 L IN CK OF TRDI BITS 59:48	THE POINTER REGISTER TO ENABLE THE
12869 036 12870 036 12871 036 12872 036 12873 036 12874 036 12875 036	6634 6640 6642 6642 6644	012737 004737 001404 104455 000002 000000 004704	000004 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#PTER4,R2LOAD PC,LDRDR2 16\$ 2,,R2EROR C\$ERDF 2 0 R2EROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
12878						: TO THE	RDI BITS 55:48 AGAIN TO HIGH STATE LOADED THE :0 FLIP-FLOPS.	CHECK THAT SETTING THE SIGNAL "CLK" DATA (125) FROM EVENT COUNTER 0 INTO
12883 03 12884 03 12885 03 12886 03	6660 6664 6666	012737 004737 001405 104455 000004 003450 004734 104406	000125 006256	002414	16\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#125,R6LOAD PC,READR6 17\$ 4,EXTPER,R026ER C\$ERDF 4 EXTPER R026ER C\$CLP1	;SETUP DATA LOADED INTO EVENT CNTR 0 ;GO READ EXTP 7:0 ON TRDI BITS 55:48 ;IF DATA OK THEN CONTINUE ;EXTP 7:0 FLIP-FLOP'S NOT EQUAL 125
12893 12894 12895 12896						EXTP 7	ATA EQUAL TO 0 TO SET T	A EQUAL TO 252 AND LOAD EVENT COUNTER 1 HE SIGNAL 'CLK' TO THE LOW STATE. THE MAIN UNCHANGED WHEN THE 'CLK' SIGNAL OW LEVEL WHEN THE SIGNAL PDAL4 IS A O.
12899 03 12900 03 12901 03	6700 6704 6712 6716 6720 6720 6722 6724 6726 6730	012701 012737 004737 001405 104455 000002 000000 004704	000252 000011 006134	002376	17\$: 18\$:	MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD	#252,R1 #PTER9,R2LOAD PC,LDRDR2 19\$ 2,R2EROR C\$ERDF 2 0 R2EROR	SETUP EVENT COUNTER O DATA SETUP TO SELECT EVENT COUNTER O GO LOAD READ AND CHECK REGISTER 2 SIF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
12908 03	6730 6732	104406 010177	143420		19\$:	TRAP	C\$CLP1 R1, aREG6	;LOAD DATA INTO EVENT COUNTER 0 OR 1

			70/10//\	4/ 050	01 15	15 0465	D D	5						
CVCDBA.	P11 1	0-SEP-81	30 (1046) 15:42	16-SEP		15 PAGE : EXTERN	AL PROBE LOGIC	TEST	EQ 0261					
12910 12911 12912 12913 12914	036736 036740 036744 036746	001404 005237 005001 000761	002376			BEQ INC CLR BR	20\$ R2LOAD R1 18\$; EXIT IF EVENT COUNTER 1 LOADED WITH 0 ; SETUP TO SELECT EVENT COUNTER 1 ; SETUP TO SET 'CLK' TO A LOW STATE ; GO LOAD EVENT COUNTER 1						
12915 12916 12917						:ASSERT	THE SIGNAL PTE	R4 L IN THE POINTER REGISTER TO SETUP FOR A 59:48.						
12917 12918 12919 12920 12921 12922 12923 12924 12925 12926 12927 12928 12929 12930 12931 12932	036750 036756 036762 036764 036764 036770 036772 036774	012737 004737 001405 104455 000002 000000 004704 104406	000004 006134	002376	20\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PTER4,R2LOAD PC,LDRDR2 21\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED						
12928 12929 12930 12931						:READ T :TO THE :THE EX	; READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE SIGNAL "CLK" ; TO THE LOW STATE DID NOT LOAD THE NEW EVENT COUNTER DATA (252) INTO ; THE EXTP 7:0 FLIP-FLOPS.							
12932 12933 12934 12935 12936 12937 12938 12939 12940 12941 12942	036776 037002 037004 037006 037010 037012 037014 037014	004737 001405 104455 000004 003450 004734 104406	006256		21\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR6 22\$ 4.EXTPER.RO26E C\$ERDF 4 EXTPER RO26ER C\$CLP1	CHECK EXTP 7:0 F/F'S TO EQUAL 125						
12943 12944 12945 12946						;SET THE SIGNAL PDAL4 TO A ONE IN CONTROL REGISTER 4 ALONG WITH THE ;BITS TO ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER. SETTING ;PDAL4 TO A ONE WHEN THE SIGNAL 'CLK' IS SET LOW, WILL CAUSE EVENT ;COUNTER O DATA (252), PREVIOULSY LOADED, TO BE LOADED INTO EXTP 7:0 F/F'S.								
12945	037016 037024 037030 037032 037032 037034 037036 037042 037042	052737 004737 001405 104455 000002 000000 004704 104406	000020 006134	002376	22\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#PDAL4,R2LOAD PC,LDRDR2 23\$ 2,R2EROR C\$ERDF 2 0 R2EROR C\$CLP1	;SETUP ADDITIONAL BIT TO BE LOADED;GO LOAD, READ AND CHECK REGISTER 2;IF LOADED OK THEN CONTINUE;REGISTER 2 NOT EQUAL EXPECTED						
12959 12960 12961						READ TRDI BITS 55:48 AGAIN CHECKING THAT SETTING PDAL4 TO A ONE WITH THE "CLK" SIGNAL IN THE LOW STATE, CAUSED THE DATA (252) IN EVENT COUNTER 0 TO BE LOADED INTO EXTP 7:0 FLIP-FLOPS.								
12962 12963 12964 12965	037044 037052 037056	012737 004737 001405	000252 006256	002414	23\$:	MOV JSR BEQ	#252.R6LOAD PC.READR6 24\$	SETUP DATA LOADED IN EVENT COUNTER O GO READ EXTP 7:0 BITS ON TRDI 55:48 IF LOADED OK THEN CONTINUE						

E 5 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 262 10-SEP-8' 15:42 TEST 64: EXTERNAL PROBE LOGIC TEST CVCDBA.P11 4,EXTPER,ROZGER CSERDF :EXTP 7:0 FLIP-FLOP ERROR OR LOGIC 12966 12967 037060 037060 FRRDF TRAP 104455 037062 12968 000004 . WORD 12969 12970 12971 12972 12973 12974 12975 037064 003450 . WORD EXTPER 037066 037070 004734 . WORD RO26ER CKLOOP 037070 TRAP C\$CLP1 104406 ; LOAD EVENT COUNTER O WITH DATA PATTERN EQUAL TO 125 AND EVENT COUNTER ; 1 WITH DATA PATTERN EQUAL TO 1 TO SET THE SIGNAL "CLK" TO THE HIGH ; STATE. WITH PDAL4 SET TO A ONE AND "CLK" SET HIGH, THE NEW DATA WILL 12976 12977 :NOT BE LOADED INTO EXTP 7:0 FLIP-FLOPS. THE DATA IN EXTP 7:0 FLIP-12978 :FLOPS SHOULD REMAIN AS 252. 12979 12980 012701 012737 037072 000125 245: MOV #125.R1 SETUP EVENT COUNTER O DATA PATTERN 037076 000031 002376 #PDAL4!PTER9,R2LOAD 12981 MOV SETUP TO SELECT EVENT COUNTER O 12982 12983 12984 12985 037104 004737 006134 25\$: JSR PC.LDRDR2 GO LOAD, READ AND CHECK REGISTER 2 037110 037112 037112 26\$ 2. R2EF C\$ERDF 001405 : IF LOADED OK THEN CONTINUE BEC . . RZEROR ERRUF REGISTER 2 NOT EQUAL EXPECTED TRAP 104455 12986 037114 000002 . WORD 12987 12988 12989 037116 000000 . WORD 037120 R2EROR 004704 . WORD 037122 CKLOOP 12990 12991 12992 12993 12994 12995 037122 104406 TRAP C\$CLP1 010177 R1, aREG6 037124 143226 265: MOV :LOAD EVENT COUNTER 0 OR 1 CHECK IF EVENT COUNTER 1 LOADED 037130 005301 DEC 27\$ 037132 001405 BEQ EXIT IF EVENT COUNTER 1 LOADED 037134 005237 R2LOAD UPDATE POINTER TO EVENT COUNTER 1 002376 INC 037140 012701 000001 #1,R1 SETUP TO LOAD 1 INTO EVNT CNTR 1 MOV 12996 12997 12998 12999 13000 25\$ 037144 000757 BR :GO LOAD EVENT COUNTER 1 WITH 1 :ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A READBACK OF TRDI BITS 59:48. PDAL4 WILL ALSO REMAIN SET IN CONTROL REG 2. 13001 13002 13003 13004 13005 037146 037154 012737 004737 #PDAL4 ! PTER4 , R2LOAD 000024 002376 27\$: MOV SETUP BITS TO BE LOADED 006134 PC,LDRDR2 JSR GO LOAD, READ AND CHECK REGISTER 2 ; IF LOADED OK THEN CONTINUE 037160 001405 BEQ 037162 ERRDF 2. RZEROR REGISTER 2 NOT EQUAL EXPECTED 037162 037164 037166 104455 TRAP C\$ERDF 13005 13006 13007 13008 13009 13010 13011 13012 000002 . WORD 000000 . WORD 037170 004704 . WORD R2EROR 037172 CKLOOP 037172 104406 TRAP C\$CLP1 READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE "CLK" SIGNAL TO THE HIGH STATE DID NOT LOAD THE DATA (125) IN THE EVENT COUNTERS 13014 ; INTO EXTP 7:0 FLIP-FLOPS. THE EXTP 7:0 FLIP-FLOPS SHOULD CONTAIN 13015 13016 THE PREVIOUS EVENT COUNTER DATA (252). PC.READR6 29\$ 4.EXTPER.RO26ER 13017 037174 004731 006256 28\$: JSR CHECK DATA TO EQUAL PREVIOUS DATA 037200 037202 037202 037204 13018 13019 13020 : IF DATA EQUAL THEN CONTINUE 001405 BEQ ERRDF :EXTP 7:0 FLIP-FLOP OR LOGIC ERROR 104455 TRAP CSERDF 000004 . WORD

-	CVCDBA.	P11 1	MACY11 0-SEP-81	30 (1046) 15:42	16-SEP	-81 15: TEST 64	: EXTERN	AL PROBE LOGIC TEST	
	13022 13023 13024	037206 037210 037212 037212	003450				.WORD .WORD CKLOOP	EXTPER ROZGER	
	13025	037212	104406				TRAP	C\$CLP1	
-	13027 13028 13029						;LOAD E ;TO THE ;LOAD T	VENT COUNTER 1 WITH DATA LOW STATE. SETTING THE HE DATA (125) FROM EVENT	EQUAL TO 0 TO SET THE "CLK" SIGNAL "CLK" SIGNAL TO THE LOW STATE SHOULD COUNTER 0 INTO THE EXTP 7:0 FLIP-FLOPS
-	13031 13032 13033	037214 037222 037226	012737 004737 001405	000032 006134	002376	29\$:	MOV JSR BEQ ERRDF	#PDAL4!PTER10,R2LOAD PC,LDRDR2 30\$ 2,,R2EROR	SETUP BITS TO BE LOADED GO LOAD READ AND CHECK REGISTER 2 IF LOADED OK THEN CUNTINUE REGISTER 2 NOT EQUAL EXPECTED
-	13035 13036 13037 13038	037214 037222 037226 037230 037230 037232 037234 037236 037240	104455 000002 000000 004704				TRAP .WORD .WORD .WORD	C\$ERDF 2 0 R2EROR	, REGISTER 2 NOT ENOAL EXPECTED
-	13039 13040 13041	037240 037240 037242	104406 012777	000000	143106	30\$:	CKLOOP TRAP MOV	C\$CLP1 #0,aREG6	;LOAD EVENT COUNTER 1 WITH 0
	13043						:ASSERT :READBA	THE SIGNAL PTER4 L IN TO	HE POINTER REGISTER TO SETUP FOR A
	13023 13024 13025 13026 13027 13028 13029 13030 13031 13032 13033 13035 13036 13037 13046 13040 13041 13042 13043 13046 13046 13047 13048 13049 13050 13051 13052	037250 037256 037262 037264 037264 037266 037270 037272	012737 004737 001405 104455 000002 000000 004704	000024 006134	002376		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#PDAL4!PTER4,R2LOAD PC,LDRDR2 31\$ 2,,R2EROR C\$ERDF 2 0 R2EROR	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK REGISTER 2 :IF LOADED OK THEN CONTINUE :REGISTER 2 NOT EQUAL EXPECTED
	13054	037274 037274	104406				CKLOOP TRAP	C\$CLP1	
-	13056 13057 13058 13059						: TO THE	RDI BITS 55:48 AGAIN TO LOW STATE WITH PDAL4 SE 125) INTO EXTP 7:0 FLIP	CHECK THAT SETTING THE SIGNAL "CLK" T TO A ONE WILL LOAD EVENT COUNTER O -FLOPS.
	13058 13059 13060 13061 13062 13063 13064 13065 13066 13067 13068 13070 13071 13072 13073 13074	037276 037304 037310 037312 037312 037314 037316 037320 037322 037322 037322 037324 037324	012737 004737 001404 104455 000004 003450 004734	000125 006256	002414	32\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD	#125,R6LOAD PC.READR6 32\$ 4.EXTPER.RO26ER C\$ERDF 4 EXTPER RO26ER	SETUP EVENT COUNTER O DATA LOADED CHECK DATA TO EQUAL EVENT COUNTER OF STATE OF STAT
	13071	037322	104405			10000\$:	TRAP	CSESEG	
-	13073 13074	037324	104401			L10172:	TRAP	CSETST	
46									

HARDWAR CVCDBA		MACY11 0-SEP-81	30(1046) 15:42	16-SEP		15 PAGE 5: CHECK	264 THAT INIT L CLEARS REG	0 AND REG 2
13075 13076					.SBTTL	TEST 65	: CHECK THAT INIT L CLEA	RS REG 0 AND REG 2
13076 13076 13077 13078 13079 13080 13081 13082					: THE L	OW BYTE	OF CONTROL REGISTER O. STER 2 AND THE LOW BYTE O	IT L CAN CLEAR CONTROL REGISTER 2 AND THIS IS DONE BY LOADING ALL ONES INTO F CONTROL REGISTER 0. THEN A BRESET EAR REG 2 AND THE LOW BYTE OF REG 0.
13083 13084 13085	037326 037326				165::	BGNTST		
13084 13085 13086 13087 13088 13089 13090	037326 037332 037332	004737 104404	005474			JSR BGNSEG TRAP	PC, INITED C\$8SEG	; SELECT AND INITIALIZE STATE ANALYZER
1 31197						CHECK; CDAL1	THAT CDAL7 H, CDAL6 H, C H, AND CDALO H OF CONTRO	DALS H. CDAL4 H. CDAL3 H. CDAL2 H. L REGISTER O CAN BE SET TO ONES.
13093 13094 13095 13096 13097 13098 13099	037334 037342 037346 037350	112737 004737 001405	000377 006102	002370		MOVB JSR BEQ ERRDF	#377,ROLOAD PC,LDRDRO 1\$ 1,,ROEROR	;SETUP TO LOAD ALL ONES ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;CDAL7 TO CDALO NOT EQUAL TO 377
1211111	037350 037352 037354 037356	104455 000001 000000 004604				TRAP .WORD .WORD .WORD	CSERDF 1 0 ROEROR	
13101 13102 13103 13104 13105	037360 037360	104406				TRAP	C\$CLP1	
13104						: CHECK	THAT PDAL7 H TO PDALO H	OF CONTROL REGISTER 2 CAN BE SET TO ONES
13106 13107 13108	037362 037370 037374 037376 037376	012737 004737 001405	000377 006134	002376	15:	MOV JSR BEQ ERRDF	#377,R2LOAD PC,LDRDR2 2\$ 2,,R2EROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REG 2 ;IF ALL ONES THEN CONTINUE ;REG 2 NOT EQUAL 377
13110 13111	037400	104455				TRAP	C\$ERDF	, NEO E NOT ECONE ST
13112	037402 037404 037406	000000 004704				.WORD .WORD .WORD CKLOOP	RZEROR	
13115	037406	104406				TRAP	C\$CLP1	
13117						:ISSUE :ALSO (A BRESET INSTRUCTION. PD DAL7 TO CDALO SHOULD THE	AL7 TO PDALO SHOULD THEN BE ZEROS. N BE ZEROS.
13109 13110 13111 13112 13113 13114 13115 13116 13117 13118 13119 13120 13121 13122 13123 13124 13125 13126 13127 13128 13129 13130	037410 037410 037412 037412 037416 037422 037426 037432 037434 037440	104433	000340		2\$:	BRESET TRAP SETVEC MOV	C\$RESET #4,#3\$,#PRIO7	CLEAR REG 2 AND THE LOW BYTE OF REG 0
13124 13125 13126	037416 037422 037426	012746 012746 012746 012746 104437	037464 000064 000003			MOV MOV MOV TRAP	C\$RESET #4.#3\$.#PRIO7 #PRIO7(SP) #3\$(SP) #4(SP) #3(SP) C\$SVEC	
13128 13129 13130	037434 037440 037444	062706 013705 113765	000010 002350 002361	000001		ADD MOV MOVB	#10,SP REGO,R5 IDDEV+1,1(R5)	SAVE ADDRESS OF REG 0

HARDWARE TESTS MACY11 30(1046) 16-SEF 81 15:15 PAGE 265 TEST 65: CHECK THAT INIT L CLEARS REG 0 AND REG 2 CVCDBA.P11 10-SEP-81 15:42 13131 037452 000240 13132 13133 13134 13135 13136 13137 13138 037454 CLRVEC #4 :RELEASE DEVICE TIMEOUT VECTOR #4.RO 012700 000004 MOV 037460 104436 TRAP C\$CVEC 037462 000420 : IF NO DEVICE TIMEOUT THEN CHECK REG O ; A DEVICE TIMEOUT OCCURED WHICH INDICATES THAT THERE IS NO DEVICE #0 IN THE SYSTEM, THEREFORE, THE STATE ANLAYZER HAS TO BE RESELECTED BY 13139 :DOING A 'MOV WORD' OPERATION. A 'MOVB' OPERATION PERFORMED ABOVE DOES : A READ/MODIFY WRITE. THEREFORE, IF THERE IS NO DEVICE #O IN THE SYSTEM 13140 13141 :A DEVICE TIMEOUT WILL OCCUR TO ADDRESS 4. 13142 037464 005726 3\$: (SP)+ CLEAR UP STACK FROM DEVICE TIMEOUT TST (SP)+ 13144 13145 037466 005726 TST 037470 CLRVEC #4 :RELEASE DEVICE TIMEOUT VECTOR #4.RO 13146 037470 012700 000004 MOV 104436 13147 037474 TRAP C\$CVEC 13148 037476 002370 CLRB ROLOAD SETUP TO LOAD ALL ZEROES IN LOW BYTE PC.LDRDRO 004737 13149 037502 JSR GO LOAD, READ AND CHECK REG O 006102 ; IF OK THEN GO CHECK REGISTER 2 13150 037506 BEQ 13151 13152 13153 13154 13155 13156 13157 037510 ERRDF 1..ROEROR REGISTER O NOT EQUAL EXPECTED 037510 104455 TRAP CSERDF 037512 000001 . WORD 037514 037516 000000 . WORD 004604 . WORD ROEROR CKLOOP 037520 037520 TRAP 104406 C\$CLP1 13158 037522 000412 BR : PROCEED IF NO LOOPING INVOKED 13159 037524 037530 13160 105037 002372 45: CLRB ROGOOD CLEAR LOWER BYTE OF EXPECTED 004737 13161 006116 JSR PC.READRO GO READ AND CHECK REG O 13162 13163 037534 001405 : IF OK THEN CONTINUE BEQ 037536 037536 ERRDF 1. . ROEROR REG O NOT EQUAL EXPECTED 13164 13165 104455 TRAP CSERDF 037540 000001 . WORD 037542 13166 000000 . WORD 13167 037544 004604 . WORD ROEROR 037546 037546 037550 13168 CKLOOP 13169 TRAP 104406 C\$CLP1 005037 004737 13170 002376 R2LOAD 5\$: CLR :SETUP EXPECTED DATA 13171 037554 JSR : GO READ AND CHECK REG 2 006142 PC, READR2 037560 037562 037562 037564 13172 13173 IF OK THEN CONTINUE 001404 BEQ 2. RZEROR ERRDF :REG 2 NOT EQUAL TO EXPECTED 13174 CSERDF 104455 TRAP 13175 000002 . WORD 037566 13176 13177 000000 - WORD 004704 WORD R2EROR 13178 037572 ENDSEG 10000\$: 13179 13180 037572 104405 TRAP CSESEG 13181 037574 037574 ENDIST 13182 13183 L10173: 104401 TRAP CSETST ENDMOD

H 5

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 266
PARAMETER CODING
CVCDBA.P11 10-SEP-81 15:42
                                                        TEST 65: CHECK THAT INIT L CLEARS REG 0 AND REG 2
                                                       .TITLE PARAMETER CODING
13186
13187
13188
                                                       .SBITL HARDWARE PARAMETER CODING SECTION
13189
13190
13191
          037576
                                                                  BGNMOD
13192
13193
13194
                                                       : THE HARDWARE PARAMETER CODING SECTION CONTAINS MACROS : THAT ARE USED BY THE SUPERVISOR TO BUILD P-TABLES. THE
                                                         MACROS ARE NOT EXECUTED AS MACHINE INSTRUCTIONS BUT ARE
 13195
                                                       INTERPRETED BY THE SUPERVISOR AS DATA STRUCTURES. THE
 13196
                                                       : MACROS ALLOW THE SUPERVISOR TO ESTABLISH COMMUNICATIONS
 13197
13198
                                                       : WITH THE OPERATOR.
 13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
          037576
                                                                  BGNHRD
          037576
                                                                  .WORD L10174-L$HARD/2
                     000014
                                                       I SHARD::
          037600
                                                       :HARDWARE P-TABLE QUESTIONS
                                                                  ASK FOR CDS STATE ANALYZER CSR ADDRESS
ASK FOR CDS STATE ANALYZER DEVICE NUMBER
 13209
                                                                  ASK IF CDS STATE ANALYZER EXTERNAL PROBE CONNECTED
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
                                                                  GPRMA
          037600
                                                                             MSG1,0,0,0,177777,YES
          037600
                      000031
                                                                  . WORD
                                                                             T$CODE
          037602
                     037630
                                                                  . WORD
                                                                             MSG1
          037604
037606
                     000000
                                                                  . WORD
                                                                             T$LOLIM
                                                                  . WORD
                                                                             TSHILIM.
          037610
                                                                  GPRMD
                                                                             MSG2.2.0.177777.0.000017.YES
          037610
                      001032
                                                                  . WORD
                                                                             T$CODE
          037612
                     037644
                                                                  . WORD
                                                                             MSG2
177777
```

T\$LOL IM

TSHILIM

SEQ 0266

MSG3,4,177777,YES T\$CODE MSG3 177777 . WORD . WORD **ENDHRD** .EVEN L10174:

. WORD

. WORD

WORD

GPRML

. WORD

037614

037616

037620

037630

037630

000000

000017

002130 037662 177777

```
MACY11 30(1046) 16-SEP-81 15:15 PAGE 267
PARAMETER CODING
CVCDBA.P11
                    10-SEP-81 15:42
                                                               HARDWARE PARAMETER CODING SECTION
 13233
13234
13235
13236
13237
13238
13239
13241
13242
13243
13244
13245
13246
13247
13248
13251
13251
13253
13253
13253
13256
13257
13258
                                                               : HARDWARE P-TABLE MESSAGES
                                     020122
051505
044526
046525
                                                  042101
000123
042503
042502
            037630
037636
                         051503
                                                               MSG1:
                                                                            .ASCIZ /CSR ADDRESS/
                         051104
                         042504
                                                                            .ASCIZ /DEVICE NUMBER/
            037644
                                                               MSG2:
            037652
                         047040
                         000122
            037660
                        054105
                                                  047122
047522
047117
            037662
037670
                                     042524
                                                               MSG3:
                                                                            .ASCIZ /EXTERNAL PROBE CONNECTED/
                        046101
042502
042516
            037676
                                      041440
            037704
                                      052103
                                                  042105
                         000
                                                                            .EVEN
                                                               .SBTTL SOFTWARE PARAMETER CODING SECTION
                                                                 THE SOFTWARE PARAMETER CODING SECTION CONTAINS MACROS
                                                                 THAT ARE USED BY THE SUPERVISOR TO BUILD P-TABLES. THE MACROS ARE NOT EXECUTED AS MACHINE INSTRUCTIONS BUT ARE
                                                                : INTERPRETED BY THE SUPERVISOR AS DATA STRUCTURES. THE
                                                                 MACROS ALLOW THE SUPERVISOR TO ESTABLISH COMMUNICATIONS
  13259
                                                                  WITH THE OPERATOR.
 13260

13261

13262 037714

13263 037714

13264 037716

13265

13266

13267

13268

13269 037716

13270 037716

13271 037716

13272

13273

13274

13275 037716

13277

13278

13279 037736

13280 037736


13281 037736

13282 037740

13283 037742

13285
 13260
                                                                            BGNSFT
                        000000
                                                                            .WORD L10175-L$SUFT/2
                                                               L$SOFT::
                                                                            .EVEN
                                                                            ENDSFT
                                                                            .EVEN
                                                               L10175:
                                                               SPATCH::
            037716 000010
                                                                            .BLKW
                                                                            LASTAD
                                                                            .EVEN
            037736
                        037754
                                                                            . WORD TSFREE
                         000005
                                                                            . WORD T$SIZE
                                                               L$LAST::
                                                                            ENDMOD
  13285
 13286
```

13288



		30(1046)	16-S CROSS	EP-81 15: REFERENCE	15 PAGE	270 USER	5 SYMBOLS						SEQ 0269
000020 G 004750 G 003550 G	10141	10455 7509 8126 8824 11677 11758	10484 7523 8214 8838 12068 12149	10656 7603 8228 8926 12464 12546	10685 7617 8315 8940	7705 8329 9058	7719 8417 9105	7807 8431 9198	7821 8519 9248	7908 8533 9268	7922 8621 9320	8010 8635 9433	8024 8722 9788
000010 006376 G	1500 2706#		6837		6873	6924	6989	7079	7199	7490	7584	9521	9584
000001 G 000001 G 000002 G 000004 G 000010 G 000020 G 000040 G 000100 G	1750# 1749# 1748# 1747# 1746# 1745#	1838 1762 1761 1760 1759 1758 1757 1756 1755	1858	10023	10273	10350	10491	10552	10692	10803	10983		
000002 G 002000 G	1/41#	1836 1817	1857 4477 5854	4584	4691	4802	4903	5043	5115	5220	5360	5432	5536
004000 G	1740# 1739#	1816	7726	7827	8133	8234	8540	8641	8947	9340	10417	10418	10497
020000 G 040000 G 100000 G 000004 G 000010 G	1750# 1760# 1759# 1758#	1834 1833 1830 8437	10447 10648 10447 1856 1855 1851	7011	7140 11718	7238 12506	7296	7371	7433	7530	7623	7929	8030
000040 G	1757# 1756#	1827 1825	1850 1849	12109	12506	12300							
: 000400 G : 001000 G	1755# 1754# 1753#	1821 1819 1818	1848 7624 12234	10873 7725	8031	8132	8438	8539	8845	8946	9337	11843	
000001 G 000002 G 002000 G 004000 G 010000 G	1836# 1836# 1817# 1816# 1814# 1813#		2542	3632	6127	6334	6347	10217	10233	11051	11061	12646	12656
100000 G 000004 G	1806# 1834#	2511 4444	2973 4551	4658	4768	4877	4929	5017	5068	5194	5246	5334	5385
000010 G 000020 G 000040 G	1833# 1830# 1827#	11574 11733 6486	11619 12124	11814 12521	11965	12010	12205	12359	12405	12602	12727		
000100 G 000200 G 000400 G	1825# 1821# 1819#	2851 9448	2861 9803	10157	10782	10845	10962	11766	12157	12554			
	000020 G 003550 G 003647 G 000010 G 000001 G 000001 G 000002 G 000004 G 000010 G 000020 G 000002 G 000000 G 00000 G	000020 G	000020 G	000020 G	1789# 10455 10484 10656 103550 2067# 7509 7523 7603 8112 8126 8214 8228 8736 8824 8838 8926 10141 11677 12068 12464 1000010 1500 1500 1500 1500 1762# 1838 1858 1000001 1762# 1838 1858 1858 1000001 1762# 1838 1858 1858 1000001 1762# 1761 1761 1761 1761 1760 1761 1760 1760 1749# 1760 1749# 1759 1750 1761 1761 1760 1749# 1759 1760 1749# 1759 1760 1749# 1759 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1749# 1756 1760 1	000020 G	ER CODING MACY11 30(1046) 16-5EP-81 15:15 PAGE 270 (ROSS REFERENCE TABLE - USER 100020 G 1789# 10455 10484 10656 10685 7003550 G 2067# 7509 7523 7603 7617 7705 8112 8736 8824 8838 8926 8940 9058 10141 11677 12068 12464 11677 12068 12464 11677 12068 12464 11758 12149 12546 1000010 G 1762# 1838 1858 1858 1858 1858 1858 1858 1858	1000020 6	ER CODING MACY11 30:(1046) 16-SEP-81 15:15 PAGE 270 P11 10-SEP-81 15:42 CROSS REFERENCE TABLE - USER SYMBOLS 000020 G 1789# 10455 10484 10656 10685 10697 7509 7523 7603 7617 7705 7719 7807 8736 8824 8838 8926 8940 9058 9105 9198 1003647 6 2079# 11758 12149 12546 8940 9058 9105 9198 1003647 6 2079# 11758 12149 12546 8940 9058 9105 9198 1003647 6 2079# 11758 12149 12546 8940 9058 9105 9198 1000010 0 1500 10500 1	ER CODING MACY11 30(1046) 16-SEP-81 15:15 PAGE 270 15:42 1000020 G 15:42 10455 10484 10656 10685 003550 G 2067% 7509 7523 7603 7617 7705 7719 7807 7821 8112 8126 8214 8228 8315 8329 8417 8431 8519 9248 10141 11677 12068 12646 8940 9058 9105 9198 9248 1000010 G 170000 G 17000 G 1764% 1756 100000 G 1764% 1758 1813 10457 12506 100000 G 1764% 1758 1813 10457 100000 G 1764% 1758 1814 1756 000000 G 1764% 1758 1814 1756 000000 G 1764% 1758 1814 1756 000000 G 1764% 1758 1814 1756 100000 G 1764% 1816 3570 1234 10040 G 1764% 1816 10040 G 1765% 1814 10040 G 1764% 1816 10040 G 1764% 18	ER CODING MACY11 30(1046) 16-SEP-B1 15:15 PAGE 270 CROSS REFERENCE TABLE - USER SYMBOLS 000750 G 265 1789	ER CODING P11 10-SEP-81 15:42	ER (CD1NG PACY) 1 301 (1046) 16-SEP-81 15:15 PAGE 270 PAG

PARAMETER CODING CVCDBA.P11 10-SEP	-81 15:42	1046) 16-SE CROSS	P-81 15 REFERENCE	15 PAGE	271 - USER	SYMBOLS						SEQ 027
CDAL9 = 001000 G SAU = 000052 SAUTO= 000061 SBRK = 000022	1818# 25 1500# 36 1500# 36	973 077 007										
\$BSEG= 000004	5556 7179	468 2510 257 3274 513 4620 614 5694 258 7317 8460 8562 9797	2530 3306 4730 5786 7393 8663 1008	2557 3324 4837 5874 7458 8765 10148	2660 3358 4923 5934 7552 8867 10329	2708 3400 4981 6017 7646 9037 10531	2757 3466 5061 6102 7748 9083 10742	2850 3535 5154 6249 7849 9151 11044	3126 3553 5240 6480 7951 9214 11535	3143 3592 5298 6916 8053 9258 11926	3174 4253 5378 6984 8155 9284 12319	3192 4329 5470 7058 8256 9379 12720
\$BSUB= 000002 \$CEFG= 000045	4127 4	718 3738 147 4195 870 6013	3786 4215 6678	3806 4834 6692	,919 6706	3874 5057 6720	3923 5151 6734	3943 5236 7172	3991 5374 7249	4011 5467 7308	4059 5552 7384	4079 5690 8979
\$CLCK= 000062 \$CLEA= 000012 \$CLOS= 000035 \$CLP1= 000006	1500# 1500# 26 3641 4777 5312 5835 6279 6542 7098 77687 7687 8115 8579 9047 9571	6032 6491 2541 6655 3668 6852 4886 6343 5394 6889 5909 6292 6306 6568 6593 7765 7708 7765 7708 7765 7708 7765 7708 8196 603 8624 6093 9167 6093 9167 6093 9167 6093 9167 612 9640 7093 9167 70971 70971 70971 70971	2577 4272 4938 5413 5948 6329 6607 7213 7789 8217 8680 9188 9654 10125 10427 11013 11269 11549	2675 4294 4958 5485 5980 6343 6749 7270 7810 8273 8704 9235 9751 10166 10441 10757 11060 11285 11564	2772 4342 4995 5519 6033 6356 6768 7330 7866 8297 8725 9305 9772 10180 10457 10771 11070 11313 11583	2795 4421 5026 5571 6052 6370 6794 7352 7890 8318 8782 9396 9812 10198 10472 10791 11084 11330 11597 11837 12102 12368 12611 12891 13157	2860 4453 5077 5591 6120 6391 6814 7405 7911 8375 8806 9417 9826 10211 10486 10834 11098 11344 11614 11853 12119 12382 12908 13169	3414 4528 5096 5628 6136 6412 7475 7968 8399 8827 9844 10247 108547 11358 11628 11868 12133 12399 12642 12927	3432 4560 5169 5659 6149 6428 6851 7512 7992 8420 8884 9471 9863 10242 10572 10866 11150 11374 11671	3480 4635 5203 5710 6164 6495 6869 7569 8013 8477 8908 9489 9902 10260 10587 10883 11167 11403 11680 11940	3499 4667 5255 5729 6195 6513 6942 7606 8501 8929 9508 9926 10298 10601 10897 11183 11421 11696 11955	3628 4745 5275 5801 6263 6527 7074 7663 8094 8522 8995 9547 10345 10628 10922 11199 11435 11711
C\$CVEC= 000036 C\$DCLN= 000044	11720 11988 12228 12498 12781 12781 13010 13010 1500#	742 11761 2005 12019 244 12259 2516 12530 2797 12814 3025 13040 2502 2588	10125 10427 10687 11013 11269 11549 11775 12062 12280 12549 12833 13055 13134	10166 10441 10757 11060 11285 11564 11808 12071 12333 12563 12848 13102 13147	11070 11313 11583 11823 12087 12349 12596 12863 13115	12102 12368 12611 12891 13157	12119 12382 12626 12908 13169	12133 12399 12642 12927	11671 11889 12152 12414 12655 12941	12166 12458 12665 12957	12199 12467 12736 12972	12214 12483 12759 12990
\$DODU= 000051 \$DRPT= 000024 \$DU = 000053 \$EDIT= 000003 \$ERDF= 000055	9995 10 10370 10 10642 10 10936 10 11225 11 11449 11 11728 11 11988 12 1228 12 12498 12 12781 12 13010 13 1500# 150	054 562 486 2496 8820 2828 3333 3362 636 3650 555 4570	2516 2834 3409 3663 4630	2536 2855 3427 3676 4662	2546 2865 3441 4267 4677	2572 3134 3475 4289 4740	2582 3151 3494 4306 4772	2670 3183 3509 4337 4789	2689 3201 3544 4355 4847	2712 3230 3561 4416 4881	2767 3265 3600 4448 4895	2790 3282 3611 4463 4933

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SE CROSS	P-81 15:1	TABLE	272 - USER							SEQ 0271
C\$ERHR= 000056	4953 5285 5623 5975 6301 6563 6954 7362 7760 8089 8415 9103 9466 9821 10175 10452 10701 11208 11264 11506 12239 12493 12754 12967 1500#	4968 5307 5654 5991 6324 6588 7002 7784 8110 8429 8777 9162 9484 9839 10193 10467 11770 11280 11544 11770 12014 12511 12776 12985	4990 5338 5668 6028 6338 6602 7424 7805 8124 8801 9183 9503 10266 11308 11559 12057 12275 12792 13005	5021 5352 5705 6047 6351 6629 7093 7470 7819 8167 8496 8822 9196 9542 10501 10786 11078 11578 11818 12066 12289 12544 12809 13020	5035 5389 5724 6065 6365 6744 7116 7507 7861 8191 8836 9236 9237 10237 10342 11039 11592 11039 11592 12328 12528 12528 12528 12528 13035	5072 5408 5740 6115 6386 6763 7131 7581 7885 8212 8531 8879 9607 9962 10257 10849 111353 11609 11848 12097 12344 12591 12843 13050	5091 5424 5796 6131 6407 6789 7190 7564 8266 8574 8903 92635 92635 92635 10293 10582 10145 11369 11623 1214 12363 1214 12363 1214 12363 12365	5107 5480 5830 6144 6423 6809 7601 7920 8268 8598 8598 8924 9300 9649 1004 10340 10596 11168 11398 11666 11884 12128 12377 12621 12873 13097	5164 5514 5846 6159 6444 6828 7229 7615 7963 8292 8619 89318 9686 10041 10365 10892 11178 11416 11675 11898 12147 12394 12394 12147 12394 12147 12394 12147 12394 12147	5198 5528 5884 6190 6846 72658 7987 8313 8633 8990 9746 10098 10380 10637 10194 11430 11691 11935 12161 12409 12650 12903 13152	5212 5566 5904 6258 6508 6864 7287 7682 8008 8327 8675 9042 9747 10120 10394 10653 10931 11220 11444 11706 11950 12194 12453 12922 13164	5250 5586 5921 6274 6522 6883 7325 7703 8022 8370 8699 9056 9431 9786 10139 10422 10668 10945 11236 11460 11723 11969 12462 12674 12936 13174	5270 5601 5943 6287 6537 6937 7717 8065 8394 8720 9088 9452 9807 10161 10436 10966 11250 11488 11737 11983 12223 12478 12731 12952
C\$ERRO= 000060 C\$ERSF= 000054 C\$ERSO= 000057 C\$ESCA= 000010 C\$ESEG= 000005	1500# 1500# 1500# 1500# 1500# 3236 4469 5608 7235 8435 9692 13180 1500#	2505 3271 4576 5674 7293 8537 9792	2522 3288 4683 5746 7368 8639 10047	2552 3321 4795 5852 7430 8740 10145	2592 3339 4901 5928 7527 8842 10304	2695 3368 4975 5997 7621 8944 10507	2718 3447 5041 6071 7723 9062 10707	2840 3515 5113 6200 7825 9109 11018	2871 3550 5218 6450 7926 9202 11512	3140 3567 5292 6635 8028 9252 11904	3157 3682 5358 6960 8130 9272 12295	3189 4312 5430 7008 8232 9324 12681	3207 4361 5534 7137 8333 9437 13071
C\$ESUB= 000003	4146	3733 4157 6003 9115	3748 4210 6077	3801 4225 6688	3816 4907 6702	3869 5047 6716	3884 5119 6730	3938 5224 6889	3953 5364 7242	4006 5436 7300	4021 5540 7375	4074 5680 7437	4089 5752 9022
C\$ETST= 000001	5858 9068 1500# 3820 5439 7730 9118 13183 1500# 1500#	9115 3111 3888 5755 7831 9354	3160 3957 6080 7933 9709	3210 4025 6203 8035 10064	3242 4093 6453 8137 10308	3291 4161 6639 8238 10510	3342 4229 6892 8340 10710	3374 4373 6964 8442 11022	3450 4481 7015 8544 11515	3518 4588 7145 8645 11907	3574 4695 7440 8747 12298	3685 4806 7534 8849 12684	3752 5122 7628 8951 13074
C\$EXIT= 000032 C\$GETB= 000026	13183 1500# 1500#	2982	3024	12717									
C\$GETB= 000026 C\$GETW= 000027 C\$GMAN= 000043 C\$GPHR= 000042 C\$GPLO= 000030	1500# 1500# 1500# 1500#	2958											

•

RAMETER CODING COBA.P11 10-SEP-81	MACY11 15:42	30(1046)	CROSS F	REFERENCE	E TABLE	USER :	SYMBOLS						SEQ 02
GPRI= 000040 SINIT= 000011 SINLP= 000020 SMANI= 000050	1500# 1500# 1500# 1500#	2990											
MEM = 000031 MSG = 000023	1500#	2200	2223	2232	2241	2250	2259	2275	2292	2303	2315		
SOPEN= 000034	1500#					2270				2303	23.5		
SPNTB= 000014 SPNTF= 000017	1500# 1500#	2270	2299	2311	2323								
SPNTS= 000016 SPNTX= 000015	1500# 1500# 1500#	2210	2219	2287	2349	2357	2367	2375	2385	2396	2407	2415	
SQ10 = 000377 SRDBU= 000007 SREFG= 000047 SRESE= 000033	1500# 1500# 1500# 1500#	2929 2943 1561	2934 13121	2939	2946	2952							
REVI= 000003	1500#	1561	15.2.										
RFLA= 000021 RPT = 000025	1500# 1500#	2899											
SEFG= 000046 SPRI= 000041	1500# 1500#	2978											
SVEC= 000037 STPRI= 000013	1500#	2978 2474	2563	13127									
PTBL 002330 G	1500# 1691#												
AGMC= 000000	1500 1769#	2051											
.CON= 000036 G .NEW= 000035 G	1770#	2951 2945 2938 2933											
.PWR= 000034 G .RES= 000037 G	1771# 1768#	2938											
RES= 000037 G STA= 000040 G ISGRO 003702 G ISGR2 003732 G	1767#	2928	2205										
ISGR2 003732 G	2092#	2228	2205										
ISGR4 003762 G ISGR6 004012 G IORRO 004620 G IRBLK 002346 G IRMSG 002344 G IRNBR 002342 G	2096# 2100# 2104#	2928 2191 2228 2237 2246 2519	2255	2264	2280								
ORRO 004620 G	2203# 1895#	2519	,		2200								
RMSG 002344 G	1894# 1894# 1893#												
RNBR 002342 G RTYP 002340 G	1893# 1892#												
L = 000004 G	1787#												
NTCL 003254 G NTCT 003213 G	2027#	9688 9544	10043 9609 9610	9899	9964	10831	11010	11805	12196	12593			
NTER 005024 G	2278#	9545	9610	9689	9964 9900	10831 9965	11010	11805 10296	12196 10832	12593 11011	11806	12197	12594
NTRL 003321 G	2278# 2034# 2051# 1909# 1500# 1500#	9545 10295 12794 2975*	12845 12714	12888	12938	12969	13022	13067					
TPRB 002366 G SEND = 002100	1909#	2975*	12714										
SLOAD= 000035	1500#	1585											
MTEC 004360 G MTRO 004217 G	2147#	2354	2372	2412									
MTR4 004253 G MTOR 004145 G	2135#	2393											
TPER 003450 G TPRB 002366 G SEND = 002100 SLOAD= 000035 MTEC 004360 G MTRO 004217 G MTRA 004253 G MTRA 004253 G MTOR 004145 G USL30 003365 G USL7 003601 G SAUTO= 000020	2129# 2135# 2121# 2041# 2072# 1500# 1500#	1585 2284 2354 2393 2216 10454 10424 3065 3002	10483	10655 10625	10684 10703	10000	10010	100/3					
ISL7 003601 G	1500#	3065	10483 10503 3076 3006 1720	10625	10/03	10880	10919	10947					
SAU = 000015 SAUTO= 000020	120011												

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEF	-81 15: REFERENCE	15 PAGE	274 - USER S							SEQ 027
SCLEA= 000007 SDU = 000016	2306 2309 3110 3257 3462 3737 38824 4190 4507 4918 5240 5614 6638 6912 7546 7754 7754	2468 2922 31274 3747 3854 4193 4928 56013 6916 7258 8457 10080 12717 13298 3017	2510 25126 31290 31290 35151 37518 42097 4581 56817 4583 4583 4583 4583 4584 4583 4584 4583 4584 4583 4584 4583 4584 4584	2530 3002 3143 3302 3781 3782 4214 4614 5373 4614 5373 6687 7643 8972 8973 8973 11513	2557 30159 33159 33535 3784 4620 5378 4624 5056 5751 6691 6984 76466 8578 9287 11535 13085	2660 3024 3170 33570 33802 4088 4284 5061 5754 6701 7014 77729 8162 93525 11538 13088	2708 3042 3174 33174 33573 38952 4244 5118 5773 67052 7383 67052 7383 86445 9375 11906 13182	2757 3048 3192 33589 3815 3952 4253 4253 4253 4730 5127 5782 6715 7058 7398 8657 9379 10509 11923 13185	2850 3065 3209 3358 3819 3986 4329 51466 5786 6719 7436 7825 8667 94427 11926 13190	2875 3071 3220 3373 3684 3849 3941 4372 4824 5150 5857 6249 7167 7843 8746 9071 9708 10531 12297 13201	2880 3080 3226 3396 3713 3853 4005 4146 4400 4833 5154 5539 6452 6733 7171 7452 7849 8759 9083 9730 10709 12315 13263	2887 3086 3241 3400 3717 3868 4010 4156 4406 4837 5251 5874 6488 7179 7458 7178 7932 8765 9114 10738 12319 13285	2893 3103 3253 3449 3732 3873 4020 4160 4480 4906 5235 5556 5934 6480 6891 7241 7533 7945 8358 8848 9117 9797 10742 12683 13290
F\$DU = 000016 F\$END = 000041	1500# 1500#	3042 1507 2506 2506 3123 3373 33751 3854 4154 4614 4918 57451 6703 77438 8352 8741	3053 17523 17523 317523 317523 317523 317523 31753 317	1725 2553 3024 3158 3272 3396 3781 3873 4160 4362 4694 5042 5466 6717 67248 7441 7742 8131 8748	2201 2593 3159 3159 3448 3785 3886 41672 4696 5235 5676 6636 709 7452 8143 8759	224 2696 3046 3161 3290 3684 3885 3988 4190 4374 4724 5023 5778 6638 6729 7528 8138 8443	2233 2719 3055 3170 3292 3451 3686 3887 4090 4194 4496 5056 5359 5782 6640 77301 77333 7832 8149 8538 8848	2242 2841 3069 3190 33462 3713 3889 4092 4470 4805 4209 4470 4805 5363 6673 77535 7843 8850	2251 2872 3078 3208 3322 3516 3717 3818 4094 4211 4807 5365 5609 76688 77546 7927 8545 8861	2260 2875 3080 3340 3517 3812 4122 4124 4824 51373 5620 41214 4824 51373 5620 71374 7622 8536 8945	2276 2880 3086 3211 3341 3519 3734 3819 3937 4022 4224 4507 4833 5121 5431 5431 5431 5431 5431 5431 746 7376 7627 7934 8640 8950	2293 2891 3103 3220 3343 3529 3737 3821 4024 4141 4267 4902 5123 5435 5681 5929 6691 6893 77383 7629 7945 8344 8952	2304 2900 3110 3237 3353 3551 3747 3849 3942 4026 4143 4228 4587 4906 5141 5437 5689 5998 6245 6701 6912 7171 7431 7640 8029 8339 8646 8972

							-	THE RESERVE OF THE PARTY OF THE				and the second second second second second	CONTRACTOR STATE OF S
PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42			P-81 15: REFERENCE	15 PAG	E 275 USER :	6 SYMBOLS						SEQ 0274
F\$HARD= 000004	8978 9139 9793 10527 11905 13072 13291 1500#	9021 9203 10048 10708 11906 13073 13298 13201 1689	9023 9253 10063 10709 11908 13075 13300 13231	9025 9273 10065 10711 11923 13085	9063 9325 10082 10738 12296 13181	9067 9353 10146 11019 12297 13182	9069 9355 10305 11021 12299 13184	9071 9375 10307 11023 12315 13185	9110 9438 10309 11040 12682 13190	9114 9693 10325 11513 12683 13233	9116 9708 10508 11514 12685 13272	9117 9710 10509 11516 12712 13285	9119 9730 10511 11532 12717 13290
F\$HW = 000013 F\$INIT= 000006 F\$JMP = 000050 F\$MOD = 000000 F\$MSG = 000011 F\$PROT= 000021 F\$PWR = 000017	1500# 1500# 1500# 1500# 2262 1500#	2926 2891 1507 2189 2274 2909	1699 2989 2982 1720 2199 2278 2916	3024 1725 2203 2291	3046 2875 2222 2294	3069 2880 2226 2302	12717 3080 2231 2306	3086 2235 2314	13185 2240	13190 2244	13285 2249	2253	2258
F\$PWR = 000017 F\$RPT = 000012 F\$SEG = 000003	1500# 1500#	2887 2468 2839 3257 3514 4513 5112 5614 6199 7258 7824 8460 9108 9734 11017	2898 2504 2850 3270 3535 4575 5154 5673 6249 7292 7849 8536 9151 9791 11044	2510 2870 3274 3549 4620 5217 5694 6449 7317 7925 8562 9201 9797 11511	2521 3126 3287 3553 4682 5745 6480 7367 7951 8638 9214 10046 11535	2530 3139 3306 3566 4730 5291 5786 6634 7393 8027 8663 9251 10086 11903	2551 3143 3320 3592 4794 5298 5851 6916 7429 8053 8739 9258 10144 11926	2557 3156 3324 3681 4837 5357 5874 6959 7458 8129 8765 9271 10148 12294	2591 3174 3338 4253 4900 5378 5927 6984 7526 8155 8841 9284 10303 12319	2660 3188 3358 4311 4923 5429 5934 7007 7552 8231 8867 9323 10329 12680	2694 3192 3367 4329 4974 5470 5996 7058 7620 8256 8943 9379 10506 12720	2708 3206 3400 4360 4981 5533 6017 7136 7646 8332 9037 9436 10531 13070	2717 3226 3446 4406 5040 5556 6070 7179 7722 8358 9061 9442 10706 13088
F\$SOFT= 000005 F\$SRV = 000010 F\$SUB = 000002	1500# 1500# 1500# 3923 4141 5151	13263 3718 3937 4147 5223 5870 6888 9072 1711	13270 3732 3943 4156 5236 6002 7172 9114	3738 3952 4195 5363 6013 7241	3747 3991 4209 5374 6076 7249	3786 4005 4215 5435 6678 7299	3800 4011 4224 5467 6687 7308	3806 4020 4834 5539 6692 7374	3815 4059 4906 5552 6701 7384	3854 4073 4919 5679 6706 7436	3868 4079 5046 5690 6715 8979	3874 4088 5057 5751 6720 9021	3883 4127 5118 5783 6729 9026
F\$SW = 000014 F\$TEST= 000001	5857 6734 9067 1500# 1500# 3354 3819 4245 5438 6913 7729 8353 9117 10739 13182	1711 3104 3373 3850 4372 5458 6963 7743 8441 9140 11021	1717 3110 3397 3887 4401 5754 6975 7830 8455 9353 11041	3123 3449 3919 4480 5774 7014 7844 8543 9376 11514	3159 3463 3956 4508 6079 7053 7932 8557 9708 11533	3171 3517 3987 4587 6098 7144 7946 8644 9731 11906	3209 3530 4024 4615 6202 7168 8034 8658 10063 11924	3221 3573 4055 4694 6246 7439 8048 8746 10083 12297	3241 3590 4092 4725 6452 7453 8136 8760 10307 12316	3254 3684 4123 4805 6476 7533 8150 8848 10326 12683	3290 3714 4160 4825 6638 7547 8237 8862 10509 12713	3303 3751 4191 5121 6674 7627 8251 8950 10528 13073	3341 3782 4228 5142 6891 7641 8339 8973 10709 13086
G\$CNTO= 000200 G\$DELM= 000372 G\$DISP= 000003	13182 1500# 1500# 1500#												

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: REFERENCE	15 PAGE TABLE -	276 - USER S							SEQ 0275
G\$EXCP= 000400 G\$HILI= 000002 G\$LOLI= 000001 G\$NO = 000000 G\$OFFS= 000400 G\$OFFSI= 000376 G\$PRMA= 000001 G\$PRMD= 000002 G\$PRML= 000000 G\$RADA= 000140 G\$RADB= 000000	1500# 1500# 1500# 1500# 1500# 1500# 1500# 1500# 1500#	13213 13213 13213 13218 13224	13218 13218	13224 13224									
G\$RADD= 000040 G\$RADL= 000120 G\$RADO= 000020 G\$XFER= 000004	1500# 1500# 1500# 1500#	13224 13213	13218										
G\$YES = 000010 HELP = 000000	1500# 1498# 2177 2876# 3082#	13213 1500 2179 2889 3100	13218 1515 2194 2894 3101	13224 1603 2430 2917 3106	1679 2435 2980 3107	1697 2438 2985 13186#	1715 2444 3004 13228	1720# 2447 3022 13250	1723 2453 3027 13266	1731 2459 3044 13274	1889 2463 3049 13278	1945 2465 3067 13288	2087 2466 3072
HOE = 100000 G IBE = 010000 G IDDEV 002360 G IDTYPE 002364 G IDU = 000040 G	1800# 1797# 1906# 1908# 1790#	2479 2512	2531 2973*	2971*	2972*	3018	13130						
IER = 020000 G INITED 005474 G	1798# 2467# 3782 5142 7641 8973	3104 3850 5458 7743 9140	3123 3919 5774 7844 9376	3171 3987 6099 7946 9731	3221 4055 6246 8048 10083	3254 4123 6477 8150 10326	3303 4191 6674 8251 10528	3354 4245 6913 8353 10739	3397 4401 6975 8455 11041	3463 4508 7053 8557 11533	3530 4615 7168 8658 11924	3590 4725 7453 8760 12316	3714 4825 7547 8862 12713
ISR = 000100 G IXE = 004000 G I\$AU = 000041 I\$AUTO= 000041 I\$CLN = 000041 I\$HRD = 000041 I\$HRD = 000041	13086 1791# 1796# 1500# 1500# 1500#	3065# 3002# 3017# 3042#	3078# 3008# 3024 3055#	3033#									
I\$MOD = 000041 I\$MSG = 000041 I\$PROT= 000040	1500# 13201# 1500# 1500# 1500# 2262# 1500#	3065# 3002# 3017# 3042# 13233# 2926# 1507# 2189# 2276# 2909# 13291#	2982 1720# 2201# 2278# 13298#	2991# 1725# 2203# 2293#	2875# 2224# 2294#	2880# 2226# 2304#	3080M 2233M 2306M	3086# 2235# 2316#	13185# 2242#	13190# 2244#	13285# 2251#	2253#	2260#
I\$PTAB= 000041 I\$PWR = 000041 I\$RPT = 000041 I\$SEG = 000041	1500m 1500m 1500m 1500m 2757m 3192m 3324m 3551m 3853 4146 4513m 4923m	2887# 2468# 2841# 3208# 3340# 3553# 3873 4190 4577# 4976#	2900# 2506# 2850# 3220 3353 3568# 3918 4194 4614 4981#	2510# 2872# 3226# 3358# 3589 3922 4214 4620# 5042#	2523# 3103 3237# 3369# 3592# 3942 4244 4684# 5056	2530# 3122 3253 3396 3683# 3986 4253# 4724 5061#	2553# 3126# 3257# 3400# 3713 3990 4313# 4730# 5114#	2557# 3141# 3272# 3448# 3717 4010 4329# 4796# 5141	2593# 3143# 3274# 3462 3737 4054 4362# 4824 5150	2660# 3158# 3289# 3466# 3781 4058 4400 4833 5154#	2696# 3170 3302 3516# 3785 4078 4406# 4837# 5219#	2708# 3174# 3306# 3529 3805 4122 4470# 4902# 5235	2719# 3190# 3322# 3535# 3849 4126 4507 4918 5240#

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15:	15 PAGE	277 - USER 3							SEQ 0276
I\$SETU= 000041 I\$SFT = 000041	5293# 5614# 5998# 6673 7058# 7393# 7826# 8250 8663# 9071 9379# 10305# 11532 13088# 1500# 1500# 1500# 1500#	5298# 5675# 6012 6677 7138# 7431# 7843 8256# 8741# 9083# 10325 11535# 13181# 13290# 13272#	5359# 5689 6017# 6691 7167 7452 7849# 8334# 8759 9110# 9442# 10329# 11905#	5373 5694# 6072# 6705 7171 7458# 7927# 8352 8765# 9139 9693# 10508# 11923	5378# 5747# 6097 6719 7179# 7528# 7945 8358# 8843# 9151# 9730 10527 11926#	5431# 5773 6102# 6733 7236# 7546 7951# 8436# 8861 9203# 9734# 10531# 12296#	5457 5782 6201# 6912 7248 7552# 8029# 8454 8867# 9214# 9793# 10708# 12315	5466 5786# 6245 6916# 7258# 7622# 8047 8460# 9253# 9797# 10738 12319#	5470# 5853# 6249# 6961# 7294# 7640 8053# 8538# 8972 9258# 10048# 10742# 12682#	5535# 5869 6451# 6974 7307 7646# 8131# 8556 8978 9273# 10082 11019# 12712	5551 5874# 6475 6984# 7317# 7724# 8149 8562# 9025 9284# 10086# 11040 12720#	5556# 5929# 6480# 7009# 7369# 7742 8155# 8640# 9037# 9325# 10146# 11044# 13072#	5609# 5934# 6636# 7052 7383 7748# 8233# 8657 9063# 9375 10148# 11513# 13085
I\$SRV = 000041 I\$SUB = 000041	3954# 4088# 4214# 5046# 5435# 5782# 6688# 7374# 8250 9069#	3103 3732# 3853# 3986 4090# 4224# 5048# 5437# 5857# 6687# 6890# 7376# 8352 9071#	3122 3734# 3868# 3990# 4122 4226# 5056# 5457 5859# 6689# 6912 7383# 8454 9114#	3170 3737# 3870# 4005# 4126# 4244 5118# 5466# 5869# 6691# 6974 7436# 8556 9116# 13085	3220 3747# 3873# 4007# 4141# 4400 5120# 5539# 6002# 6701# 7052 7438# 8657 9139	3253 3749# 3883# 4010# 4143# 4507 5141 5541# 6004# 6703# 7167 7452 8759 9375	3302 3781 3885# 4020# 4146# 4614 5150# 5551# 6012# 6705# 7171# 7546 8861 9730	3353 3785# 3918 4022# 4156# 4724 5223# 5679# 6076# 6715# 7241# 7640 8972 10082	3396 3800# 3922# 4054 4158# 4824 5225# 5681# 6078# 6717# 7243# 7742 8978# 10325	3462 3802# 3937# 4058# 4190 4833# 5235# 5689# 6097 6719# 7248# 7843 9021# 10527	3529 3805# 3939# 4073# 4194# 4906# 5363# 5751# 6245 6729# 7299# 7945 9023# 10738	3589 3815# 3942# 4075# 4209# 4908# 5365# 5753# 6475 6731# 7301# 8047 9025# 11040	3713 3817# 3952# 4078# 4211# 4918# 5373# 5773 6673 6733# 7307# 8149 9067#
I\$TST = 000041	11923 1500# 3253# 3517# 3781# 3956# 4126 4480# 4918 5689 6452# 6912# 7383 7830# 8239# 8657# 9117# 10309# 11532# 13085# 1500# 2617# 8107	12315 3103# 3290# 3519# 3785 3958# 4146 4482# 5056 5754# 6454# 6963# 7439# 7832# 8250# 8746# 9119# 10325# 11906#	12712 3110# 3292# 3529# 3805 3986# 4160# 4507# 5121# 5756# 6475# 6965# 7441# 7843# 8748# 9139# 10509# 11908#	3112# 3302# 3573# 3819# 3990 4162# 4587# 5773# 6638# 6974# 7452# 7932# 8759# 9353# 10511# 11923#	3122# 3341# 3575# 3821# 4010 4190# 4589# 5141# 5782 6640# 7014# 7533# 7934# 8352# 8848# 9355# 10527# 12297#	3159# 3343# 3589# 3849# 4024# 4194 4614# 5150 5869 6673# 7016# 7535# 7945# 8850# 9375# 10709# 12299#	3161# 3353# 3684# 3853 4026# 4214 4694# 5235 6012 6677 7052# 7546# 8034# 8861# 9708# 10711# 12315#	3170# 3373# 3686# 3873 4054# 4228# 4696# 5373 6079# 6691 7144# 7627# 8036# 8454# 8950# 9710# 10738# 12683#	3209# 3375# 3713# 3887# 4058 4230# 4724# 5438# 6081# 6705 7146# 7629# 8952# 9730# 11021# 12685#	3211# 3396# 3717 3889# 4078 4244# 4805# 5440# 6719 7167# 7640# 8136# 8545# 8972# 10063# 11023# 12712#	3220# 3449# 3737 3918# 4092# 4372# 4807# 5457# 6202# 6733 7171 7729# 8138# 8978 10065# 11040# 12717	3241# 3451# 3751# 3922 4094# 4374# 4824# 5466 6204# 6891# 7248 7731# 8149# 8644# 9025 10082# 11514# 13073#	3243# 3462# 3753# 3942 4122# 4400# 4833 5551 6245# 6893# 7307 7742# 8237# 8646# 9071 10307# 11516# 13075#
J\$JMP = 000167 LDRDAR 006166 G	13085# 1500# 2617# 8107 8731 12459	10325# 11906# 13182# 2891 7504 8121 8819	13184# 3046 7518 8209 8833	3069 7598 8223 8921	7612 8310 8935	7700 8324 9053	7714 8412 9193	7802 8426 9263	7816 8514 9428	7903 8528 9783	7917 8616 10136	8005 8630 11672	8019 8717 12063

PARAMETI CVCDBA.	ER CODING P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE		278 USER :	SYMBOLS						SEC
LDRDRO	006102 G	2533 4413 5069 5793 6741 8367 10158 11620	2543 4445 5161 5827 6806 8469 10218 11734	2599# 4520 5195 5881 7066 8571 10234 11767	2852 4552 5247 5940 7187 8672 10337 11815	2862 4627 5304 5972 7467 8774 10539 11932 12657 2787 4950	3131 4659 5335 6025 7561 8876 10749 11966	3148 4737 5386 6128 7655 8987 10783 12011 13094	3180 4769 5477 6141 7757 9159 10846 12125 13149	3198 4844 5511 6255 7858 9388 10963 12158	3227 4878 5563 6335 7960 9449 11052 12206	3597 4930 5620 6348 8062 9743 11062 12325	3633 4987 5651 6487 8164 9804 11541 12360	3660 5018 5702 6599 8265 10095 11575 12406
LDRDR2	006134 G	6741 8367 10158 11620 12522 2608# 3608 6271 8391 9481 10172 11076 11688 12450 13002 2621# 12111 2632# 7090	8469 10218 11734 12555 2667 4264 6284 8493 9500 10190 11090 11829 12475 13032	12603 2709 4286 6420 8595 9563 10203 11159 11860 12618 13047	12647 2764 4334 6505 8696 9632 10252 11217 11881 12751 13107	12657 2787 4950 6519 8798 9646 10391 11247 11947 12773	8876 10749 11966 12728 3262 5088 6760 8900 9764 10433 11305 11980 12806	13094 3279 5267 7679 9039 9818 10464 11336 12054 12825	13149 3312 5405 7781 9085 9836 10593 11395 12079 12855	3330 5583 7882 9180 9855 10634 11427 12220 12870	3359 5721 7984 9227 9918 10665 11485 12251 12900	3406 5901 8086 9297 9987 10763 11556 12272 12919	3472 6044 8188 9409 10001 10889 11589 12341 12949	3541 6112 8289 9463 10117 10928 11663 12374 12982
LDRDR4	006202 G	2621#	7113	7128	7226	7359	10377	10579	10875	11191	11277	11366	11457	11720
LDRDR6	006250 G	2632# 7090	12508 2686 7205 12490	3424 7262	3438 7322	3491 7397	3506 10362	3558 10564	3620 10858	6298 11175	6534 11261	6934 11350	6951 11441	6999 11703
	006110 G 006210 G 040000 G 000010 G 002110 G 002036 G 007152 G 002070 G	12094 2513 2619 1799# 1788# 1592# 1550# 3065# 1576# 1593 1590#	3002#							,				
LSCLEA LSCO	007122 G	1591 1546#	3017#											
L\$DEPO L\$DESC L\$DESP L\$DEVP L\$DISP	002011 G 002434 G 002076 G	1528# 1583	1949#											
LSDEVP LSDISP LSDLY LSDTP LSDTYP	002060 G 002124 G 002116 G 002040 G 002034 G	1582# 1568# 1553 1598# 1552# 1548#	1612#											
LSDU LSDUT LSDVTY LSEF LSENVI LSERRT LSETP	002070 G 007120 G 007122 G 002032 G 002011 G 002076 G 002076 G 002124 G 002116 G 00214 G 00214 G 002040 G 002044 G 002072 G 002044 G 002046 G 002046 G 002046 G	3042# 1578# 1569 1563# 1556# 1891# 1586#	1940#											
LSEXP1 LSEXP4 LSEXP5 LSHARD LSHIME	002046 G 002066 G 037600 G 002120 G	1558# 1572# 1574# 1535 1600#	13201	13202#										

PARAMET CVCDBA.	ER CODING P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP-81 15:15 PAGE 279 CROSS REFERENCE TABLE USER SYMBOLS
LSHPCP LSHPTP	002016 G 002322 G	1534#		
L\$HW	002322 G 002330 G 002104 G 006734 G	1538# 1539 1588#	1689	1690#
LSICP	006734 G	1589	2926#	
L\$LADP L\$LAST L\$LOAD L\$LUN	002026 G 037742 G 002100 G 002074 G	1542# 1543 1584# 1580#	13283#	13300
L\$MREV L\$NAME L\$PRIO	002050 G 002000 G 002042 G	1560# 1517# 1554# 1595		
LSPROT LSPRT LSREPP LSREV LSRPT	006726 G 002112 G 002062 C 002010 G 006720 G 037716 G	1595 1594# 1570# 1526# 2887#	2909#	
L\$SOFT L\$SPC L\$SPCP L\$SPTP L\$STA	037716 G 002056 G 002020 G 002024 G 002030 G 002340 G 002114 G	13263 1566# 1536# 1540# 1544#	13264#	
L\$SW L\$TEST L\$TIML L\$UNIT	002340 G 002114 G 002014 G 002012 G 002336 002340	1711 1596# 1532# 1530# 1689 1711	1712#	
L10000 L10001 L10002 L10003 L10004 L10005 L10006 L10007	002336 002340 004616 004702 004716 004732 004746 004762	2199# 2222# 2231# 2240# 2249#	1699# 1717#	
L10010 L10011 L10012 L10013 L10014	005022 005062 005104 005126 006724 007116	2258# 2274# 2291# 2302# 2314# 2892 2983 3006#	2898# 2989#	
L10016 L10017 L10020 L10021 L10022 L10023 L10024 L10025 L10026 L10030 L10031 L10032 L10033 L10034 L10035 L10036	007120 007142 007150 007156 007164 007250 007336 007400 007464 007552 007614 007730 010046 010152 010400 010444	3025 3047 3070 3110# 3159# 3209# 3241# 3290# 3341# 3517# 3573# 3684# 3751#	3031# 3053# 3076#	

PARAMETER CODING	MACY11 0-SEP-81 15:42	30(1046)	16-SEP- CROSS RE	81 15:1 FERENCE	5 PAGE TABLE	280 USER	6 SYMBOLS
L10037 010424	3732# 3747#						

3819# 3800# L10041 L10042 L10043 L10045 L10046 L10047 L10050 L10053 L10053 L10054 L10055 L10060 L10061 L10062 L10063 L10064 L10065 L10066 L10067 L10070 L10070 L10071 L10073 L10073 L10073 010512 010470 3815# 3887# 3868# 3883# 010556 010536 010554 3956# 010602 010622 010670 3937# 3952# 4024# 010650 4005# 010666 010736 010714 010734 4020# 4092# 4073# 4088# 011002 4160# 4141# 011000 011050 4156# 4228# 4209# 4224# 4372# 011026 011046 011404 011600 011774 4480# 4587# 012170 012406 013240 012570 013066 013236 4694# 4805# 5121# 4906# 5046# L10075 L10076 L10077 L10100 L10101 L10102 L10103 L10104 L10105 L10106 L10107 L10110 5118# 014072 013422 013720 014070 5438# 5223# 5363# 5435# 014724 014254 014552 014722 5754# 5539# 5679# 5751# 015644 6079# 5857# 015456 015642 016054 016476 016776 017446 017022 017042 L10111 L10112 L10113 L10114 L10115 L10116 L10117 L10120 L10121 L10122 L10123 L10124 L10125 L10126 6002# 5076# 6202# 6452# 6638#

017102

017444 017546 017632

020024

6891# 6687# 6701# 6715# 6729#

6888# 6963# 7014#

7144#

PARAMETER CODING MACY11 30(1046) CVCDBA.P11 10-SEP-81 15:42	16-SEP-81 15:15 PAGE 281 CROSS REFERENCE TABLE USER SYMBOLS	SEQ 0280
L10127 020624 L10130 020210 T241# L10131 020326 T299# L10133 020622 T436# L10134 020776 T733# L10135 021152 T7627# L10136 021346 T7729# L10137 021534 T830# L10140 021726 T732# L10141 022122 L10142 022316 L10143 022504 L10144 022676 L10145 023072 L10146 023266 L10147 023454 L10146 023266 L10151 024042 L10150 024544 L10151 024042 L10151 024042 L10153 024544 L10155 024534 L10155 024534 L10156 024542 L10157 025320 L10160 026240 L10161 027160 L10161 027664 L10161 027664 L10161 027664 L10161 027664 L10161 027664 L10161 037746 L10160 032706 L10170 035146 L10171 036240 L10172 037324 L10173 037754 L10174 037630 L10175 037716 L10177 037736 L10177 037736 L10177 037746 L10178 037746 L10179 0	2308 1501 1720# 1722 2876# 2878 3081 3082# 3084 13185 1318 6956 7004 7095 7210 7267 7327 7402 10367 10569 1086 11446 11708 12099 12695 7133 7231 7289 7349 7364 7426 10382 10584 11196 1128	6# 13188 3 11180
O\$AU = 000000 1500# 1576 O\$BGNR= 000000 1500# 1570		

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15:	15 PAGE	E 282 USER S							SEQ 0281
O\$BGNS= 000000 O\$DU = 000000 O\$ERRT= 000000 O\$GNSW= 000001 O\$SETU= 000001 PDAL0 = 000001 G PDAL1 = 000002 G PDAL2 = 000004 G PDAL3 = 000010 G PDAL4 = 000020 G PDAL5 = 000040 G	1500# 1500# 1500# 1500# 1500# 1858# 1857# 1856# 1855# 1851# 1850#	1536 1578 1586 1540 1514# 1514# 1865 1866 1868 1872 12948 10390 11335	1602 1530 1867 1867 1869 1873 12981 10432 11394	13281 1869 1870 1870 1874 13001 10463 11426	1871 1871 1871 1875 13031 10592 11484	1873 1874 1876 1876 13046 10633	1875 1875 1877 1877	1877 1878 1878 1878 1878	1879 1879 1879 1879 1879	11089	11158	11216	11246
PDAL6 = 000100 G PDAL7 = 000200 G PNT = 001000 G PRI = 002000 G PRI00 = 000000 G PRI01 = 00040 G PRI02 = 000100 G PRI03 = 000140 G PRI04 = 000200 G PRI05 = 000240 G	1850# 11304 1849# 1848# 1794# 1795# 1783# 1782# 1781# 1779# 1778#	9462	6270 9631	6283 9645	6419 9817	6504 9986	6518 10000	6759 10189	10202				
PRIOS - 000140 G PRIOS = 000200 G PRIOS = 000240 G PRIO6 = 000300 G PRIO7 = 000340 G PRNTAL 005150 G PRNTBS 005130 G PRNTRO 005210 G PRNTRO 005210 G PRNTRO 005262 G PRNTRO 005334 G PRNTRO 005422 G PRO26R 005172 G	1777# 1555 2238 2190 2192 2229 2332 2333 2247	1776# 2256 2204 2330 2331 2381# 2340 2272	2470 2289 5227 2338 2339 2403# 23334	2559 2330# 2236 2345# 2363#	2977 2245	13123 2254	2263	2279	2319#				
PTERO = 000000 G	1864# 9854 12447	6111 9917	6270 9986	6504 10116	7491 10251	9034 11075	9081 11089	9145 11216	9408 11304	9499 11394	9562 11484	9631 11660	9763 12051
PTER1 = 000001 G PTER10= 000012 G PTER11= 000013 G PTER12= 000014 G	1865# 1874# 1875# 1876#	4248 8492 8594 8695	4324 12250 11870 12261 9493	12761	5087 12854	6819 13031	7585						
PTER13= 000015 G PTER14= 000016 G PTER15= 000017 G	1877# 1878# 1879#	8797 8899 6925 10351	6990	7080 10553	7200	9064	9111	9522 11158	12352 9585	9669	9877	9940	10024
PTER2 = 000002 G PTER3 = 000003 C PTER4 = 000004 G	10274 12470 1866# 1867# 1868# 12373 1869#	5266 5582 5900 12617 2809 7772	5404 5720 6043 12772 3730 7983	6838 6856 6874 12824 3745	7678 7780 7881 12869 3798	10804 10432 12918 3813	10984 10633 13001 4247	11158 11588 13046 4432	11246 11828 4866	11335 11880 5004	11426 11979 6685	11683 12219 7482	12074 12271 7576
PTER6 = 900006 G	1869# 7670 12426 1870#			9001 3881	9144	3813 9174 3950 12431	4247 9221 4539	9291 5183	4866 9403 5321	5004 9758 6699	10110 7873	11639 7975	12030 8077
PTER7 = 000007 G	1871# 8484	2817 8179 825 8586	3866 9007 4003 9013	11644 4018 11649	3935 12035 4071 12040	4086	4646	5499	5637	6713	8187	8280	8382
PTER8 = 000010 G	1872#	2804	4139	4154	12040 4207	12436	4756	5815	5958	6727	8288	8687	8789

PARAMET CVCDBA.	ER CODIN	IG 0-SEP-81	MACY11 15:42	30(1046)	16-SEF	2-81 15: REFERENCE	15 PAGE TABLE -	- USER S	YMBOLS						SEQ 0282
PTER9 =	000011	G	8891 1873# 12981	9019 8390	9335 9480	11654 9835	12045 10171	12441 10762	11555	11859	11946	12340	12750	12805	12899
READRO READR2 READR4	006116 006142 006216	G G	2601# 2609# 2623#	13161 13171 7284 12144	7344 12541	7421	9100	9243	9315	10419	10498	10620	10698	10914	10942
REGO	006256	G	2601# 2609# 2623# 11753 2633# 6786 11233 12588 1901# 2108# 1902# 2110# 1903# 2112# 1904#	12144 3647 6825 11322 12634 2481* 2207 2566*	3673 6843 11413 12671	6156 6861 11503 12789 2600*	6187 6880 11606 12840 2601	6321 10449 11800 12883 2962	6362 10478 11845 12933 3018*	6383 10650 11895 12964 13129	6404 10679 11997 13017	6441 10826 12191 13062	6560 11005 12236	6585 11119 12286	6626 11142 12391
REGOEQ REG2 REG2EQ REG4 REG4EQ	004042 002352 004054 002354 004066	G G G	2108# 1902# 2110# 1903#	2622*	2482 2346 2567 2623	2608*	2609	3020*							
REG6	002356	G	4671 5348 6060 11869*	2382 2632* 4761* 5420 9491* 11956*	2633 4781 5504* 9537 12260*	2780* 4871* 5524 9602 12350*	2803 4891 5597 9681 12760*	4280* 4964 5643* 9846* 12815*	4301 5010* 5664 9892 12864*	4350 5031 5736 9957 12909*	4437* 5103 5820* 10036 12991*	4457 5188* 5840 10181* 13041*	4544* 5208 5915 10288	4564 5281 5964* 10772*	4651* 5327* 5985 11565*
REG6EQ ROEROR	004100 004604	G	2114# 2189# 4419 5075 5799 6747 8373 10164 11626 12528	2404 2489 4451 5167 5833 6812 8475 10224 11740 12561	2539 4526 5201 5887 7072 8577 10240 11773 12609 2480*	2858 4558 5253 5946 7193 8678 10343 11821 12653 2483 2479*	2868 4633 5310 5978 7473 8780 10545 11938 12663 2512*	3137 4665 5341 6031 7567 8882 10755 11972 12734 2599*	3154 4743 5392 6134 7661 8993 10789 12017 13100	3186 4775 5483 6147 7763 9165 10852 12131 13155	3204 4850 5517 6261 7864 9394 10969 12164 13167	3233 4884 5569 6341 7966 9455 11058 12212	3603 4936 5626 6354 8068 9749 11068 12331	3639 4993 5657 6493 8170 9810 11547 12366	3666 5024 5708 6605 8271 10101 11581 12412
ROGOOD	002372 002370	G	1912# 1911# 2851* 4519* 5194* 5880* 7065* 8570* 10233* 11766* 12602* 1913# 2294# 2244# 3679 6591 10864 11851 12939 2226# 3547	12561 2213 2215 2861* 4551* 5246* 5939* 7186* 8671* 10336* 11814* 12646* 2214 2499	2480* 2353 3130* 4626* 5303* 5971* 7466* 8773* 10538* 11931* 12656* 2352	2483 2479* 3147* 4658* 5334* 6024* 7560* 8875* 10748* 11965* 12727* 2482*	2512* 2480 3179* 4736* 5385* 6127* 7654* 8986* 10782* 12010* 13093* 2483	2599* 2481 3197* 4768* 5476* 6140* 7756* 9158* 10845* 12124* 13148* 2601*	13100 2602 2511* 3223* 4843* 5510* 6254* 7857* 9387* 10962* 12157*	13160* 2531* 3238* 4877* 5562* 6334* 7959* 9448* 11051* 12205*	2532* 3596* 4929* 5619* 6347* 8061* 9742* 11061* 12324*	2542* 3632* 4986* 5650* 6486* 8163* 9803* 11540* 12359*	2549 3659* 5017* 5701* 6598* 8264* 10094* 11574* 12405*	2599 4412* 5068* 5792* 6740* 8366* 10157* 11619* 12521*	2600 4444* 5160* 5826* 6805* 8468* 10217* 11733* 12554*
ROTM ROZGER	002374 005064 004734	G	2244# 3679 6591 10864 11851	2499 2692 4309 6632 11125 11901 12970 2575 3614 6277 8397 9487	2815 4358 6792 11148 12003	2823 6162 6940 11181 12100 13068	2831 6193 6957 11239 12242	2837 6304 7005 11267 12292	3430 6327 7096 11328 12397	3444 6368 7211 11356 12496	3497 6389 7268 11419 12640	3512 6410 7328 11447 12677	3564 6447 7403 11509 12795	3626 6540 10368 11612 12846	3653 6566 10570 11709 12889
R2EROR	004704	G	2226# 3547 6118 8295 9469	2575 3614 6277 8397 9487	12003 13023 2673 4270 6290 8499 9506	2715 4292 6426 8601 9569	2770 4340 6511 8702 9638	2793 4956 6525 8804 9652	3268 5094 6766 8906 9770	3285 5273 7685 9045 9824	3318 5411 7787 9091 9842	3336 5589 7888 9186 9861	3365 5727 7990 9233 9924	3412 5907 8092 9303 9993	3478 6050 8194 9415 10007

PARAMETI CVCDBA.	ER CODING P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15:	15 PAGE TABLE -	284 - USER S							SEQ 0283
		10123 10934 11669 12380 12988 1915#	10178 11082 11694 12456 13008	10196 11096 11835 12481	10209 11165 11866 12624	10258 11223 11887 12757 13113	10397 11253 11953 12779 13177	10439 11311 11986 12812	10470 11342 12060 12831	10599 11401 12085 12861	10640 11433 12226 12876	10671 11491 12257 12906	10769 11562 12278 12925	10895 11595 12347 12955
R2LOAD		5266* 7678* 9034* 9480* 9917* 10592* 11304* 11859* 12261 12772* 13031*	5404* 7780* 9052 9492* 9986* 10633* 11335* 11870 12263* 12805* 13046*	12481 13038 2565* 3355* 5582* 7881* 9063* 9493 10000* 10664* 11394* 12271* 12817* 12817*	9499* 10116* 10762* 11426* 11880* 12340* 12824* 13170*	3405* 5900* 8085* 9081* 9562* 10171* 10773* 11484* 11946* 12351* 12854*	2608 3471* 6043* 8187* 9097 9631* 10183* 10774 11555* 11957* 12352 12869*	2611 3540* 6111* 8288* 9110* 9645* 10184 10888* 11566* 12373* 12899*	2666* 3607* 6270* 8390* 9111 9763* 10189* 10927* 11567 11979* 12447* 12911*	2706* 4263* 6283* 8492* 9179* 9817* 10202* 11075* 11588* 12051* 12469* 12918*	2763* 4285* 6419* 8594* 9226* 9835* 10251* 11089* 11660* 12073* 12470 12948*	2786* 4333* 6504* 8695* 9296* 9847* 10390* 11158* 11682* 12074 12617* 12981*	3261* 4949* 6518* 8797* 9408* 9848 10432* 11216* 11683 12219* 12750* 12994*	3278* 5087* 6759* 8899* 9462* 9854* 10463* 11246* 11828* 12250* 12761* 13001*
R2READ R2TM	002400 G 005106 G 002412 G	1916# 2306#	2370 2585	2567*	2568*	2569	2609*	2610*	2611					
R4BAD R4EROR	002412 G 004720 G	2306# 1922# 2235# 7720 8418 9106 10704 12150	2388 7119 7808 8432 9199 10881 12465	2624* 7134 7822 8520 9249 10920 12514	2625* 7232 7909 8534 9269 10948 12547	2626 7290 7923 8622 9321 11197	7350 8011 8636 9434 11283	7365 8025 8723 9789 11372	7427 8113 8737 10142 11463	7510 8127 8825 10383 11678	7524 8215 8839 10425 11726	7604 8229 8927 10504 11759	7618 8316 8941 10585 12069	7706 8330 9059 10626 12117
R4GOOD	002404 G	1919# 9313*	2389 9314*	2617*	2618* 10497*	2621*	2626 10941*	7283* 11751*	7343* 12142*	7420* 12539* 7282*	9098*	9099*	9241*	9242*
R4LOAD	002402 G	1918# 7503* 8120* 8818* 9311*	2392 7517* 8208* 8832* 9312* 11681*	2617 7597* 8222* 8920* 9313 11718*	2621 7611* 8309* 8934* 9426* 12052*	26 ² 7699* 8323* 9052* 9781* 12072*	7111* 7713* 8411* 9097* 10134* 12109*	7127* 7801* 8425* 9098 10375* 12448*	7225* 7815* 8513* 9192* 10577* 12468*	7902* 8527* 9240* 10873*	7342* 7916* 8615* 9241 11189*	7357* 8004* 8629* 9254* 11275*	7358* 8018* 8716* 9255* 11364*	7419* 8106* 8730* 9310* 11455*
R4MASK R4READ	002406 G 002410 G	11661* 1920# 8253* 10417* 12143* 1921#	2390 8355* 10578* 12449*	2625 8457* 10619* 12507* 2623*	7112* 8559* 10874* 12540* 2624	7176* 8660* 11190*	7455* 8762* 11276*	7549* 8864* 11365*	7643* 8975* 11456*	12506* 7745* 9142* 11662*	7846* 9427* 11719*	7948* 9782* 11752*	8050* 10135* 12053*	8152* 10376* 12110*
R6BAD R6LOAD	002422 G 002414 G	1921# 1927# 1924# 3570 4069* 4565 5101* 5497* 5914* 6725* 7140 7341 7624 8132* 8558* 9204*	2391 2634* 2411 3618* 4084* 4644* 5102* 5525 5916* 6186* 7174* 7370* 7642* 8133 8641* 9211*	2632 3646* 4137* 4672 5104 5596* 5918 6196 6823* 7219 7371 7725* 8151* 8659* 9274*	2636 3728* 4152* 4754* 5181* 5598 5954* 6296* 6842* 7224 7390* 7726 8234* 8742* 9281*	2684* 3743* 4205* 4783* 5209 5634* 5955* 6320* 6860* 7237* 7411 7744* 8252* 8743 9326*	2780 3796* 4220* 4784 5280* 5635* 5956* 6361* 6878* 7238 7416 7827* 8335* 8761* 9333*	2807 3811* 4279* 4864* 5282 5665 5987* 6440* 6932* 7255* 7432* 7845* 8336 8844* 9401*	3422* 3864* 4303 4892 5318* 5734* 5988 6532* 6950* 7276 7433 7928* 8354* 8845 9531*	3437* 3879* 4349* 4963* 5319* 5735* 6057* 6559* 6977* 7281 7454* 7929 8437* 8863* 9534*	3489* 3933* 4352 4965 5349 5737 6058* 6625* 7010* 7295* 7529* 7947* 8438 8946* 9539	3505* 3948* 4430* 5001* 5418* 5813* 6059* 6683* 7011 7296 7530 8030* 8456* 8947 9595*	3531* 4001* 4458 5002* 5419* 5842* 6062 6697* 7054* 7548* 8031 8539* 8974*	3569* 4016* 4537* 5032 5421 5843 6154* 6711* 7139* 7336 7623* 8049* 8540 9148*

PARAMET CVCDBA.	ER CODING P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE	285 - USER S							SEQ 0284
		9679* 10286* 11173* 11894*	9683 10290 11231* 11995*	9756* 10360* 11259* 12024* 12963*	9886* 10447* 11320* 12092* 13061*	9889* 10477* 11348* 12189*	9894 10562* 11411* 12234*	9950* 10648* 11439* 12285*	9953* 10678* 11501* 12389*	9959 10822* 11604* 12420*	10034* 11000* 11633* 12488*	10038 11004* 11701* 12586*	10108* 11117* 11798* 12632*	10283* 11140* 11843* 12670*
R6MASK	002416 G	11894* 12787* 1925# 4367* 10649* 11605* 12587* 1926# 4351*	11995* 12882* 2589* 6155* 10825* 11634* 12633*	2635 6297* 11001* 11702*	2685* 6533* 11118* 11799*	3423* 6824* 11141* 11844*	3490* 6879* 11174* 11996*	3532* 6933* 11232* 12025*	3619* 6976* 11260* 12093*	4250* 7055* 11321* 12190*	4302 7175* 11349* 12235*	4319* 10361* 11412* 12390*	4326* 10448* 11440* 12421*	4351 10563* 11502* 12489*
R6READ	002420 G	1926# 4351* 4964* 5421 5917* 9604 10288*	2410 4352 4965 5524* 5918 9681* 10289*	12788* 2633* 4457* 5031* 5525 5985* 9682* 10290	2634 4458 5032 5597* 5986* 9683	2635* 4564* 5103* 5598 5988 9892*	2636 4565 5104 5664* 6060* 9893*	2803* 4671* 5208* 5665 6061* 9894	2806* 4672 5209 5736* 6062 9957*	2807 4781* 5281* 5737 9537* 9958*	4301* 4782* 5282 5840* 9538* 9959	4302* 4784 5348* 5841* 9539 10036*	4303 4891* 5349 5843 9602* 10037*	4350* 4892 5420* 5915* 9603* 10038
SBLERR	003416 G 002340 G	2046# 1713#	11611	11850	11900	12002	12241	12291	12396	12639	12676			
SFPTBL SVCGBL=	000000	1500# 1536 1549 1563 1577 1590 1613 2189 2263 3002 13284 1500#	1517 1537 1550 1564 1578 1591 1690 2190 2278 3003	1518 1538 1551 1566 1579 1592 1691 2203 2279 3017	1526 1539 1552 1567 1580 1593 1692 2204 2294 3018	1527 1540 1553 1568 1581 1594 1712 2226 2295 3042	1528 1541 1554 1569 1582 1595 1713 2227 2306 3043	1529 1542 1555 1570 1583 1596 1714 2235 2307 3065	1530 1543 1556 1571 1584 1597 1891 2236 2887 3066	1531 1544 1557 1572 1585 1598 1892 2244 2888 13202	1532 1545 1558 1573 1586 1599 1940 2245 2909 13203	1533 1546 1559 1574 1587 1600 1941 2253 2910 13264	1534 1547 1560 1575 1588 1601 1949 2254 2926 13265	1535 1548 1561 1576 1589 1612 1950 2262 2927
SVC INS=	: 000000	1500# 1530 1543 1556 1569 1582 1595 1616 1629 1642 1658 1711 22270 22311 2348 2345 23476 2501 2523	1518 1531 1544 1557 1570 1583 1596 1617 1633 1656 1643 1656 1712 2231 2231 2231 2231 2336 2436 2436 2436 2436 2436 2436 2436	1519 1532 1545 1558 1571 1584 1597 1618 1644 1657 1641 22233 22313 22367 23367 2487 2531	1520 1533 1546 1559 1572 1588 1612 1635 1648 1673 1643 1673 1622 1635 1648 1673 1635 1648 1648 1648 1648 1648 1648 1648 1648	1534 1534 1547 1560 1573 1586 1633 1646 1659 1644 2246 2316 23369 23369 2447 2489 2537	1522 1535 1548 1561 1574 1587 1660 1634 16673 16673 16673 16673 16673 16673 1673 1	1536 1536 1549 1562 1575 1601 1625 16635 1661 16674 1954 2253 2354 2354 2469 2491 2539	1524 1537 1563 1563 1563 16636 16636 16675 16675 16675 16675 12284 16675 12284 1675 12389 12389 12490 12540	1525 1538 1551 1564 1577 1590 1611 1624 1637 1663 1663 1663 2218 22285 23323 2356 2471 2496 2517 2541	1526 1539 1552 1565 1578 1591 16125 1638 1651 1664 1677 2219 2286 23324 23374 2497 2497 2548 2542	1527 1540 1553 1566 1579 1613 1626 1639 1652 16639 1652 16639 1652 16639 1652 22267 22367 22367 2237 23395 2498 2546	1528 1541 1554 1567 1580 1593 1614 1627 1640 1653 1666 1689 22268 22268 22368 22368 22376 2376 2479 2547	1529 1542 1555 1568 1581 1594 1615 1628 1641 1654 1667 1690 2209 2223 2269 22347 2347 2347 2347 2347 2347 2377 2394 2412 2500 2522 2548

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE	286 - USER S	YMBOLS						SEQ 0285
	22222222222222333333333333333333333333	257890823182510473357569491753346623945852069573516529711283 2578908232222233333333333333333333333333333	257222222222333333333333333333333333333	22222222222333333333333333333333333333	25566778859522333333333333333333333333333333333	22222222222333333333333333333333333333	2577068217727196749656290170745117965157027291798506549526153 2577698277196749656290170745117965157027291798897526153 25776982771967496562901707451179651570272917985065373333333333333333333333333333333333	0218932838227450768421281853288378298330280617750607261 222222222333333333333333333333333333	2567771449999333857207953233333333333333333333333333333333333	25643 2567771550004444683181355168873792222223333333333333333333333333333	25874 25874 25874 25874 25877 2688 269777 269777 269777 269777 269	2564 2587 2587 2688 2677 2688 2677 2688 2677 2688 2677 2688 2677 2688 2699 2699 2699 2699 2699 2699 2699	2565 2587 2676 2715 2838 2838 2958 2958 3070 3173 3277 3173 3277 33368 3449 3562 3654 3749 4270 4308 4465 4571 4679 4679 4740 4740 4740 4740 4740 4740 4740 47

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEF	-81 15:	15 PAGE	287 - USER S	YMBOLS						SE 2 02	286
	516315152600715960064417731825955555555555555555555555555555555555	5167 5125 5125 5125 5125 5125 5125 5125 512	512537384829717182665577952955555555555555555555555555555	5169 5169 5169 5169 5169 5169 5169 5169	708 708 708 708 708 708 708 708 708 708	1989 1916 1916 1916 1916 1916 1916 1916	519940314076417550470973997399739954175555555555555555555555555555555555	52278 52278 52278 52278 533719	106293820 106293820 106293820 106293793 1072937820 1072	523737 523737 523737 53377 55337 553	52474 52474	5241 5247 5247 5339 5478 5339 5478 5539 55478 5558 5578 5578 5578 5578 5578 557	5212 5212 5213 5213 5214 5215 5216 5216 5216 5216 5217 5217 5217 5217 5217 5217 5217 5217	

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE	D 7 288 - USER S	YMBOLS						SEQ 0287
	74757776891504959488888888888779942268808777777777888888888888888888888888	7477 76237 76817 76817 7777 78838 81171 8032 81171 8032 81171 8032 81171 8032 81171 8032 81171 8032 81171 8032 81171 8032 81171 8032 81171 8032 8032 8032 8032 8032 8032 8032 8032	74528 7577777777788888888888888888888888888	74534 74534 74534 74534 74534 74534 74534 74534 74534 74534 7453 7453	740954660590049355018934594840482848379702960331447179777777777888888888888888888888889999180331447179778888888888888888888888888888888	7410 7410 7410 7410 7410 7410 7410 7410	74513 74513	745147 777777777777888888888888888888888888	7473 7565 76604 7776604 7777777778888888888888888888888888888	7471 75666 77731 777777886156 881930 881930 881930 881930 881930 881931	7472 7567 77666 777666 777666 777666 7777666 7777666 777777	7473 7568 7568 777663 777663 777777886113 78613 777777886113 88168	7474 7524 7569 7664 7708 7760 7885 77885 7988 8029 8129 8029 8169 8238 8328 8328 8328 8328 8328 8328 832

									the second section is a second section of						
-	PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEI CROSS	P-81 15 REFERENCE	15 PAG	E 289 USER :	7 SYMBOLS						SEQ	02
	PARAMETER CODING CVCDBA.P11 10-SEP-81	9840 9897 9995 10045 10145 10177 10207 10237 10261 103370 103370 10398 10469 10502 10545 10653 10674 10707 10766 10792 10882 10920 10947 11009 11079 11099	30 (1046) 9841 9898 9962 9996 10047 10120 10146 10178 10208 10238 10238 10238 10238 10238 10240 10371 10399 10440 10565 10654 10682 10767 10829 10855 10654 10767 10829 10855 10654 110767 11080 11121 11183 11224 11253 11375 11421 11448	16-SE CROSS 98499 10048 10128 10239 10048 10128 10239 10239 10239 10239 10239 10340 10441 10547 10586 10653 10768 10861 10768 10861 10768 10861 10768 10861 10768 10861 10768 10861 10768 10861 10768 10861	9843 99004 10064 10165 1	9844 9901 9965 10065 10161 10181 10241 10241 10243 10453 10453 10457 10567 10567 10568 10657 10685 10742 10770 10833 10931 11060 11083 11125	9845 9845 9845 9902 10086 10162 10163 10212 10242 10242 10242 10242 10344 10453 10463 10568 10658 10658 10658 10658 10743 10771 10833 10864 10932 10966 11061 1106	9858 9967 10087 10185 10185 10187 10187 10187 10187 10187 101885 10187 101885 10187	9859 9921 10098 10196 10196 10196 10197 10255 10259 10345 10453 10578 10578 10688 10786 10896 10938 11093 11198 11	9860 9922 9990 10010 10099 10139 10165 10256 10365 10366 10456 10456 10571 10571 10571 10669 10757 10867 10867 10969 11067 11168 11168 11169 11168 11169 1169	9861 9923 10041 10100 10140 10140 10140 10140 10140 1024 10394 10457 10394 10457 10572 10640 10670 10755 10788 10878 10878 10970 11068 11070 110	9862 9992 10042 10101 10141 10167 10258 10368 10367 10395 10458 10458 10573 10601 10671 10756 10756 10756 10756 10756 10756 10756 10757 10756 10757 10756 10757 10756 10757 10	9863 9925 9993 10043 10102 10175 10199 1026 10259 10309 10368 10396 10467 10467 10543 10582 10602 10642 10672 10704 10757 10790 10880 10918 10945 11097 11097 11097 1119	9864 9994 10044 10103 10143 10176 10206 10227 10260 10329 10369 10397 10438 10468 10501 10583 10643 10643 10673 10758 10791 10853 10791 10853 10919 11098 111098 111098 11149 11181	02
NAMES OF TAXABLE PARTY		11150 11182 11223 11252 11281 11325 11374 11420 11447 11490 11516 11562 11594 11675 11697 11728 11760 11806 11834 11864 11898	11421 11448 11491 11535 11563 11595 11676 11706 11729 11761 11807 11835 11865 11899	11422 11449 11492 11536 11564 11596 11626 11677 11707 11707 11762 11808 11836 11866 11900	11430 11450 11493 11544 11565 11597 11627 11678 11708 11770 11809 11837 11867 11901	11164 11195 11236 11236 11285 11329 11356 11400 11431 11460 11494 11545 11578 11578 11578 11679 11779 11771 11818 11838 11868 11902	11432 11461 11506 11546 11579 11609 11629 11680 11710 11740 11772 11819 11848 11869 11904	11433 11462 11507 11547 11580 11610 11666 11681 11711 11741 11773 11820 11849 11884 11905	11434 11463 11508 11548 11581 11611 11667 11691 11712 11742 11774 11821 11850 11885 11907	11435 11464 11509 11549 11582 11612 11668 11692 11723 11775 11822 11851 11886 11908	11436 11465 11510 11550 11583 11613 11669 11693 11724 11776 11823 11852 11887 11926	11444 11466 11512 11559 11584 11614 11670 11694 11725 11757 11803 11824 11853 11888 11927	11445 11488 11513 11560 11592 11615 11671 11695 11726 11726 11728 11804 11832 11854 11889 11935	11222 11251 11280 11314 11344 11373 11419 11446 11489 11515 11561 11593 11623 11623 11672 11696 11727 11759 11805 11833 11863 11890 11936	

PARAMETER CODING MACC	11 30(1046 2) 16-SEP-81 15 CROSS REFEREN	5:15 PAG	E 290 USER S	SYMBOLS						SEQ 0289
119 120 120 120 121 121 121 122 122 122 122	12057 12057 12057 12102 12132 12164 12275	11939 11940 11972 11973 12002 12003 12058 12059 12082 12083 12103 12114 12133 12134 12165 12166 12212 12213 12241 12242 12276 12277 12298 12299 12346 12347 12378 12379 12409 12410 12459 12462 12483 12484 12515 12516 12547 12548 12593 12516 12547 12548 12593 12651 12666 12674 12720 12721 12758 12759 12830 12831 12859 12860 12831 12859 12860 12888 12889 12923 12924 12952 12953 12973 12985 13010 13011 13039 13040 13068 13069 13154 13155 13176 13175 13176 13216 13217 13232 13263	11941 11974 12060 12084 12167 12167 12248 12278 12248	11950 11975 12005 12005 12005 12005 12005 12005 12005 12005 12148 12148 12279 12329 12329 12329 12464 12550 12653 12653 12653 12862 12955 12957 13050 13072 13178 13178 13178 13178 13178 13178 13178 13178 13178 13178 13178	11951 11983 12062 12086 12086 12149 12149 12288 12288 12288 12288 12288 12288 12288 12288 12288 12288 12288 12388 12465 1257 12654 12654 12657 1277 12883 12882 12988 12	11952 11984 12063 12063 12180 12196 122581 122581 122581 122581 122581 12363 12466 12559 12658 12658 12658 12658 12658 12658 12658 12788 12864 12989 12989 13083 13181 1	11953 11985 12066 12088 12197 12255 12259 123364 12467 122589 1236467 12681 12779 12681 12779 12847 12936 12	11954 11986 12016 12016 12017 12017 12152 12198 12290 12152 12290 12233 122468 12256 12256 12256 12256 1226 12365 12468 12568 12682 12780 12845 12937	11955 11987 12017 12068 12128 12128 12129 12227 12257 12257 12257 12257 12257 12257 12366 12478 12478 12478 12562 12684 12737 12846 12875 12906 12938	11956 11988 12018 12069 12129 12161 12298 12258 12258 12258 12258 12367 12455 12479 12511 12531 12662 12685 12754 12847 12847 12847 12847 12847 12939 13035	11969 11989 12019 12070 12130 12162 12299 12299 12299 12299 12293 12334 12368 12456 12480 12512 12544 12611 12641 12641 12777 12755 12848 12877 12908 12970 13036 13065 13065 13065 13169 13169 13169 13169 13226 13292
SVCSUB= 000000 150 39, 41, 51, 57, 67,	3717 2 3923 7 4146 0 5151 3 5869 3 6734	3718 3737 3942 3943 4147 4194 5235 5236 5870 6012 7171 7172 9072 1700 1717 2258 2259 2522 2551 2898 2899 3111 3139	3738 3990 4195 5373 6013 7248	3785 3991 4214 5374 6677 7249	3786 4010 4215 5466 6678 7307	3805 4011 4833 5467 6691 7308	3806 4058 4834 5551 6692 7383	3853 4059 4918 5552 6705 7384	3854 4078 4919 5689 6706 8978	3873 4079 5056 5690 6719 8979	3874 4126 5057 5782 6720 9025
SVCTAG= 000000 156 225 28 30 32 33	3717 3923 7 4146 0 5151 3 5869 3 6734 9071 0# 1699 9 2250 2521 0 2871 7 3110 9 3210 1 3338	1700 1717 2258 2259 2522 2551 2898 2899 3111 3139 3235 3236 3339 3341	1718 2274 2552 2989 3140 3241 3342	2199 2275 2591 2990 3156 3242 3367	2200 2291 2592 3006 3157 3270 3368	2222 2292 2694 3007 3159 3271 3373	2223 2302 2695 3031 3160 3287 3374	2231 2303 2717 3032 3188 3288 3446	2232 2314 2718 3053 3189 3290 3447	2240 2315 2839 3054 3206 3291 3449	2241 2504 2840 3076 3207 3320 3450

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE TABLE -	G 7 291 - USER S	YMBOLS						SEQ 0290
	3514 3685 3868 4006 4156 4361 4694 5041 55291 55754 6634 6889 7144 7375 7627 7933 8639 8950 9118 9691 1021 12298 13232	3515 3732 3869 4057 4372 4695 5046 5299 5756 66891 71429 7628 8027 8037 11022 12680 13233	3517 3733 3883 4021 4160 4373 4794 5047 5357 5851 6638 6892 7430 7722 8033 8645 9021 9708 10308 11511 12681 13271	3518 3747 3884 4161 4468 4792 5307 5857 5857 5857 5857 5857 7723 8349 9251 9709 115683 13272	3549 3748 3748 3748 3748 3748 3748 4209 4469 4805 53608 6961 7477 7778 84740 9791 112684 13293	3550 3751 3888 4070 4480 4818 53673 5858 66883 77730 81336 9271 10515 13070 13294	3566 3752 3937 4024 4281 4900 5429 5429 5674 6701 6701 6701 6701 6701 6701 6701 6701	3567 3800 3938 4025 45275 45121 5430 56702 70293 67027 7293 67027 7293 84441 9068 10706 113073 113073 113073	3573 3801 3952 4089 4228 4576 4906 5122 5435 5680 5996 6715 7008 7299 7527 7830 8137 8536 8842 9108 9324 10063 10707 11906 13074	3574 3815 3953 4092 4229 4587 4907 5436 5745 5745 6716 7300 7533 7831 8537 8848 9109 9353 10064 10769 11907 13179	3681 3816 3956 4093 4311 4588 4974 5218 5438 5746 6450 6729 7367 7534 7925 8543 8849 9114 10710 12294 13180	3682 3819 3957 4141 4312 4682 4975 5223 5439 5751 6003 6452 6730 7136 7368 7620 7926 8237 8544 8943 9115 9436 10145 11017 12295 13182	3684 3820 4005 4142 4360 4683 5040 5224 5533 5752 6070 6453 6888 7137 7374 7621 7932 8238 8638 8944 9117 9437 10303 11018 12297 13183
SVCTST= 000000	1500# 3353 3782 4244 5142 6912 7641 8352 8973 10738 13086	3103 3354 3849 4245 5457 6913 7742 8353 9139 10739	3104 3396 3850 4400 5458 6974 7743 8454 9140 11040	3122 3397 3918 4401 5773 6975 7843 8455 9375 11041	3123 3462 3919 4507 5774 7052 7844 8556 9376 11532	3170 3463 3986 4508 6097 7053 7945 8557 9730 11533	3171 3529 3987 4614 6098 7167 7946 8657 9731 11923	3220 3530 4054 4615 6245 7168 8047 8658 10082 11924	3221 3589 4055 4724 6246 7452 8048 8759 10083 12315	3253 3590 4122 4725 6475 7453 8149 8760 10325 12316	3254 3713 4123 4824 6476 7546 8150 8861 10326 12712	3302 3714 4190 4825 6673 7547 8250 8862 10527 12713	3303 3781 4191 5141 6674 7640 8251 8972 10528 13085
S\$LSYM= 010000 TRADER 002462 G	15086 1500# 2468# 3077# 3306# 4006# 4329# 4981# 5470# 6017# 6889# 7375# 7933# 8562# 9118# 10148# 12298# 1961#	1700# 2510# 3111# 3324# 3733# 4021# 4373# 5047# 5540# 6077# 6892# 7393# 7951# 10308# 12319# 2691	1718# 2530# 3126# 3342# 3748# 4025# 4406# 5061# 5061# 5056# 6080# 6916# 7437# 8035# 8663# 9214# 10329# 12684# 3429	2200# 2557# 3143# 3752# 4074# 4481# 5119# 5614# 6102# 6964# 7440# 8053# 8747# 9258# 10510# 12720# 3443	2223# 2660# 3160# 3374# 3801# 4089# 4513# 5122# 5680# 6203# 6984# 7458# 8137# 8765# 9284# 10531# 13074# 3496	2232# 2708# 3174# 3400# 3816# 4093# 4588# 5154# 5694# 6249# 7015# 7534# 8155# 8849# 9354# 10710# 13088# 3511	2241# 2757# 3192# 3450# 4142# 4620# 5752# 6453# 7058# 7552# 8238# 8867# 9379# 10742# 13183# 3563	2250# 2850# 3210# 3466# 3869# 4157# 4695# 5755# 6480# 7145# 7628# 8256# 8951# 9442# 11022# 13233#	2259# 2899# 3226# 3518# 3884# 4161# 4730# 5786# 6639# 7179# 7646# 8340# 9709# 11044# 13272# 3652	2275# 2990# 3242# 3535# 3888# 4210# 4806# 5364# 5858# 6688# 7242# 7730# 8358# 9037# 9734# 11515#	2292# 3007# 3257# 3553# 3938# 4225# 4837# 5378# 5874# 6702# 7258# 7748# 8442# 9068# 9797# 11535#	2303# 3032# 3274# 3574# 3953# 4229# 4907# 5436# 5934# 6716# 7300# 7831# 8460# 9083# 10064# 11907#	2315# 3054# 3291# 3592# 3957# 4253# 4923# 5439# 6003# 6730# 7317# 7849# 8544# 9115# 10086# 11926#

PARAMET VCDBA.	ER CODI	NG 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE TABLE -	292 - USER S	YMBOLS						SEQ 0291
			6326 11327	6367	6388	6409	6446	6539	6565	6590	6631	6791	11124	11147	11238
RADLD	006310) G	2659#	6367 11418 4425 5807	4532	4639 6039	4749 6754	4858 6799	4945	5083	5175	5262	5400	5491	5578
RADRS	006374	G	2266 4801* 5114* 5431* 5747* 6072* 2262# 5531	2684 4802 5115 5432 5748	4532 5896 2698# 4835* 5152* 5468* 5784* 6753*	4402* 4864 5181 5497 5813	4476* 4902* 5219* 5535* 5853*	4477 4903 5220 5536 5854	4509* 4920* 5237* 5553* 5871*	4583* 4963 5280 5596 5914	4584 5001 5318 5634 5954	4616* 5042* 5359* 5675* 5998*	4690* 5043 5360 5676 5999	4691 5058* 5375* 5691* 6014*	4726* 5101 5418 5734 6057
RAMER	004764		2262# 5531	6073 4466 5604	4573 5671	4680 5743	4792 5849	4898 5924	4971 5994	5038 6068	5110 6831	5215 6849	5288 6867	5355 6886	5427
RAM15 RAM31 RAM47 RAM55	002776 003032 003067 003124	6 6 6	1996# 2001# 2006# 2011# 2849# 9872	4465 4572 4679 4791	5671 4897 5214 5530 5848	4970 5287 5603 5923	5849 5037 5354 5670 5993	5109 5426 5742 6067	6830 6848 6866 6885						
RANST	006640) G	2849# 9872	6180 9935 11478	5848 6316 10019 11792	6377 10269 12183	6397	6433 10613	6554 10813	6579 10908	6619 10993	6780 11110	9517 11133	9580 11210	9664 11298
RDIBF	006426	5 G	11388 2756# 4138 5636 8076 9173	11478 3729 4153 5814 8178 9220	11792 3744 4206 5957 8279 9290	12183 3797 4221 6684 8381 9402	12580 3812 4431 6698 8483 9757	3865 4538 6712 8585 10109	3880 4645 6726 8686 11638	3934 4755 7481 8788 11643	3949 4865 7575 8890 11648	4002 5003 7669 9000 11553	4017 5182 7771 9006 12029	4070 5320 7872 9012 12034	4085 5498 7974 9018 12039
RDIER RDISE RDI15 RDI31 RDI47 RDI59 SARGC=	002706 002743 002517 002554 002612 002650 000003	G G G	12044 1986# 1991# 1966# 1971# 1976# 1981# 1518#	12425 4308 4357 2814 2822 2830 2836 1519#	12430	12435	12440	1523# 2320#			2213# 2350			2271	2282# 2368
recone -	002130	,	2370#	2296# 2376 13218#	2382#	2386	2388#	2397	2404#	2346# 2408	2410#	2416	2338	2364#	2308
SERRN=	002130		2288 2370# 13213# 1500# 2813# 3316# 3624# 4954# 5286# 5976# 6302# 6564# 6955# 7363# 7761# 8090# 8416# 9104# 9467# 9822# 10176#	2487# 2821# 3334# 3637# 4556# 4969# 5308# 5655# 6589# 7003# 7401# 7785# 8111# 8430# 84778# 9163# 9485# 9840#	2497# 2829# 3363# 3651# 4571# 4991# 5339# 6603# 7070# 7425# 7806# 8125# 8802# 9184# 9504# 9859#	1521# 2308# 2386 2517# 2835# 3410# 3664# 4631# 5022# 5353# 5706# 6048# 6352# 60354 7471# 7820# 8168# 8497# 8168# 9197# 9543# 9898#	2537# 2856# 3428# 3677# 4663# 5036# 5725# 6066# 6745# 7117# 7508# 7862# 8192# 8518# 9567# 9922#	2547# 2866# 3442# 4268# 5073# 5073# 5741# 6116# 6764# 7132# 7522# 7886# 8532# 8880# 9247# 9608# 9963#	2573# 3135# 3476# 4290# 4741# 5092# 5425# 5797# 6408# 6790# 7191# 7565# 7907# 8575# 8904# 9267# 9636# 9991#	2583# 3152# 3495# 4307# 4773# 5108# 5481# 5831# 6145# 6810# 7209# 7602# 7921# 8269# 8599# 8925# 9301# 9650# 10005#	2671# 3184# 3510# 4338# 4790# 5165# 5515# 5847# 6160# 6829# 7230# 7616# 7964# 8293# 8620# 8939# 9319# 9687# 10042#	2690# 3202# 3545# 4356# 4848# 5199# 5529# 5885# 6191# 6491# 6847# 7659# 7659# 78314# 8634# 8991# 9392# 9747# 10099#	2713# 3231# 3562# 4417# 4882# 5213# 5567# 5903# 6259# 6865# 7288# 7683# 8009# 8328# 8676# 9043# 9413# 9768# 10121#	2768# 3266# 3601# 4449# 4896# 5251# 5587# 5922# 6523# 6884# 7326# 7704# 8023# 8700# 9057# 9787# 10140# 10423#	2791# 3283# 3612# 4464# 4934# 5271# 5602# 5944# 6288# 6538# 6938# 7718# 8066# 8395# 8721# 9089# 9453# 9808# 10162# 10437#

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE TABLE -	293 - USER S	YMBOLS						SEQ 0292
T\$EXCP= 000000 T\$FLAG= 000040 T\$FREE= 037754	10453# 10702# 11009# 11265# 11507# 11757# 12001# 12240# 12494# 12755# 12968# 13213# 2891# 13281 1500#	10468# 10753# 11056# 11281# 11545# 11771# 12015# 12255# 12512# 12777# 12986# 13217 2893 13300#	10482# 10767# 11066# 11309# 11560# 11804# 12058# 12276# 12526# 12793# 13006# 13218# 2982#	10502# 10787# 11080# 11326# 11579# 11819# 12067# 12545# 12810# 13021# 13021# 13024#	10543# 10830# 11094# 11340# 11593# 11833# 12329# 12329# 12559# 12829# 13036#	10568# 10850# 11123# 11354# 11610# 11849# 12345# 12345# 12592# 12844# 13051#	10583# 10862# 11146# 11.370# 11624# 11864# 12115# 12364# 12607# 12859# 13066#	10597# 10879# 11163# 11399# 11667# 11885# 12129# 12378# 12622# 12874# 13098#	10624# 10893# 11179# 11417# 11676# 11899# 12148# 12395# 12638# 12887# 13111#	10638# 10918# 11195# 11431# 11692# 11936# 12162# 12410# 12651# 12904# 13153#	10654# 10932# 11221# 11445# 11707# 11951# 12195# 12454# 12661# 12923# 13165#	10669# 10946# 11237# 11461# 11724# 11970# 12210# 12463# 12675# 12937# 13175#	10683# 10967# 11251# 11489# 11738# 11984# 12224# 12479# 12732# 12953#
T\$HILI= 000000 T\$HILI= 000017 T\$LAST= 000001 T\$LOLI= 000000 T\$LSYM= 010000	1500# 13213# 1500# 13213# 1500# 2899 3450 3938 4225 5436 6688 7440 8747 11022 13284#	13216 13281# 13215 1700 2990 3518 3953 4229 5439 6702 7534 8849 11515	13218# 13290 13218# 1718 3007 3574 3957 4373 5540 6716 7628 8951 11907	13222 13221 2200 3032 3685 4006 4481 5680 6730 7730 9022 12298	2223 3054 3733 4021 4588 5752 6889 7831 9068 12684	2232 3077 3748 4025 4695 5755 6892 7933 9115 13074	2241 3111 3752 4074 4806 5858 6964 8035 9118 13183	2250 3160 3801 4089 4907 6003 7015 8137 9354 13233	2259 3210 3816 4093 5047 6077 7145 8238 9709 13272	2275 3242 3820 4142 5119 6080 7242 8340 10064	2292 3291 3869 4157 5122 6203 7300 8442 10308	2303 3342 3884 4161 5224 6453 7375 8544 10510	2315 3374 3888 4210 5364 6639 7437 8645 10710
T\$LTNO= 000101 T\$NEST= 177777	1500m 2231m 2306m 2717m 3002m 3126m 3235m 3341m 3530m 3738m 4024m 4191m 4406m 4794m 5057m 5298m 5752m 6674m 6916m 7179m 7429m 7722m 8034m 8353m	1507# 2235# 2314# 2757# 3006# 3139# 3241# 33535# 3747# 3887# 4055# 4468# 4805# 5061# 5357# 5851# 6678# 7234# 7729# 8048# 8358#	1689# 2240# 2468# 3017# 3143# 3358# 3751# 3919# 4059# 4209# 4480# 4825# 5112# 5363# 5607# 5857# 6102# 6687# 7241# 7743# 8053# 8053#	1699# 2504# 2504# 2850# 3056# 3156# 3156# 3156# 3156# 3158# 4215#	1711# 2249# 2510# 2870# 3042# 3159# 3270# 3373# 3566# 3786# 4079# 4224# 4513# 4837# 5121# 5673# 5673# 5673# 7458# 7458# 7458# 7458# 7458# 7458# 7824# 8136# 8455#	1717# 2253# 2521# 2875# 3053# 3171# 3274# 3397# 3573# 3800# 4088# 4228# 4900# 5142# 5679# 6246# 7007# 7292# 7830# 8150# 8460#	1720# 2258# 2530# 2880# 3065# 3174# 3287# 3400# 3590# 3590# 4245# 425# 42	1725# 2262# 2551# 2887# 3076# 3188# 3290# 3446# 3592# 3815# 4253# 4253# 4615# 4615# 4615# 5694# 5694# 5720# 7308# 7308# 7308# 7308# 7308# 7308# 7849# 8543#	2189# 2274# 2557# 2898# 3080# 3192# 3303# 3449# 3681# 3681# 4311# 4620# 4623# 5745# 6452# 6729# 77552# 77552# 78257# 8557#	2199# 2278# 2591# 2909# 3086# 3306# 3463# 3684# 3684# 4329# 4141# 4329# 4682# 4974# 5223# 5467# 5751# 6013# 6476# 7367# 7620# 7932# 8562#	2203# 2291# 2660# 2916# 3104# 3209# 3320# 3466# 4005# 4147# 4360# 4360# 4981# 5236# 5470# 5754# 6488# 7144# 7374# 7627# 7946# 8256# 8638#	2222# 2294# 2694# 2926# 3110# 3221# 3324# 3514# 3718# 3868# 4011# 4156# 4372# 5040# 5240# 5240# 5774# 6634# 6634# 6891# 7168# 7384# 7641# 7951# 8332# 8644#	2226# 2302# 2708# 2989# 3123# 3226# 3338# 3517# 3732# 3874# 4020# 4160# 4401# 4730# 5046# 5291# 5783# 6076# 6638# 6913# 7172# 7393# 7646# 8027# 8027# 8339# 8658#

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE TABLE -	294 - USER S	YMBOLS						SEQ (0293
	8663# 9021# 9214# 9731# 10329# 11511# 12683# 13263# 1507# 1689#	8739# 9026# 9251# 9734# 10506# 11514# 12713# 13270#	8746# 9037# 9258# 9791# 10509# 11533# 12720# 13285#	8760# 9061# 9271# 9797# 10528# 11535# 13070#	8765# 9067# 9284# 10046# 10531# 11903# 13073#	8841# 9072# 9323# 10063# 10706# 11906# 13086#	8848# 9083# 9353# 10083# 10709# 11924# 13088#	8862# 9108# 9376# 10086# 10739# 11926# 13179#	8867# 9114# 9379# 10144# 10742# 12294# 13182#	8943# 9117# 9436# 10148# 11017# 12297# 13185#	8950# 9140# 9442# 10303# 11021# 12316# 13190#	8973# 9151# 9691# 10307# 11041# 12319# 13201#	8979# 9201# 9708# 10326# 11044# 12680# 13231#	
T\$NS0 = 000000 T\$NS1 = 000005	1507# 1689# 2249 2510# 2870 3065# 3341 3782# 4228 5142# 6891 7641# 8339 8973# 10709 13086# 3126#	1720 1699 2253# 2521 2887# 3076 3354# 3819 4245# 5438 6913# 7729 8353# 9117 10739#	1711# 2258 2530# 2898 3104# 3373 3850# 4372 5458# 6963 7743# 8441 9140# 11021	2875 1717 2262# 2551 2909# 3110 3397# 3887 4401# 5754 6975# 7830 8455# 9353 11041#	2880# 2189# 2274 2557# 2916 3123# 3449 3919# 4480 5774# 7014 784	3080 2199 2278# 2591 2926# 3159 3463# 3956 4508# 6079 7053# 7932	3086# 2203# 2291 2660# 2989 3171# 3517 3987# 4587 6098# 7144 7946# 8644 9731#	13185 2222 2294# 2694 3002# 3209 3530# 4024 4615# 6202 7168# 8658# 10063 11924#	13190# 2226# 2302 2708# 3006 3221# 3573 4055# 4694 6246# 7439 8048# 8746 10083# 12297	13285 2231 2306# 2717 3017# 3241 3590# 4092 4725# 6452 7453# 8136 8760# 10307 12316#	2235# 2314 2757# 3031 3254# 3684 4123# 4805 6476# 7533 8150# 8848 10326# 12683	2240 2468# 2839 3042# 3290 3714# 4160 4825# 6638 7547# 8237 8862# 10509 12713#	2244# 2504 2850# 3053 3303# 3751 4191# 5121 6674# 7627 8251# 8950 10526# 13073	
T\$NS2 = 000003	13086# 3126# 3287 3553# 3868 4079# 4360 5057# 5751 6678# 7007 7552# 8231 8867# 9271 10148# 12294 4837# 5357 5874# 7429 13290# 1531 1500#	13182 3139 3306# 3566 3874# 4088 4406# 5118 5783# 6687 7058# 7620 8256# 8943 9284# 10303 12319#	13201# 3143# 3320 3592# 3883 4127# 4468 5151# 5857 6692# 7136 7646# 8332 8979# 9323 10329# 12680 4923#	13231 3156 3324# 3681 3923# 4141 4513# 5223 5870# 6701 7172# 7722 8358# 9021 9379# 10506 12720#	13263# 3174# 3338 3718# 3937 4147# 4575 5236# 6002 6706# 7241 7748# 8434 9026# 9436 10531# 13070 4981# 5533 6017#	13270 3188 3358# 3732 3943# 4156 4620# 5363 6013# 6715 7249# 7824 8460# 9067 9442# 10706 13088#	3192# 3367 3738# 3952 4195# 4682 5374# 6076 6720# 7299 7849# 8536 9072# 9691 10742# 13179	3206 3400# 3747 3991# 4209 4730# 5435 6102# 6729 7308# 7925 8562# 9114 9734# 11017	3226# 3446 3786# 4005 4215# 4794 5467# 6199 6734# 7374 7951# 8638 9151# 9791 11044#	3235 3466# 3800 4011# 4224 4834# 5539 6249# 6888 7384# 8027 8663# 9201 9797# 11511	3257# 3514 3806# 4020 4253# 4906 5552# 6449 6916# 7436 8053# 8739 9214# 10046 11535#	3270 3535# 3815 4059# 4311 4919# 5679 6480# 6959 7458# 8129 8765# 9251 10086# 11903	3274# 3549 3854# 4073 4329# 5046 5690# 6634 6984# 7526 8155# 8841 9258# 10144 11926#	
T\$NS3 = 000003	4837# 5357 5874# 7429	5378# 5927 9037#	4923# 5429 5934# 9061	4974 5470# 5956 9083#	4981# 5533 6017# 9108	5040 5556# 6070	5061# 5607 7179#	5112 5614# 7234	5154# 5673 7258#	5217 5694# 7292	5240# 5745 7317#	5291 5786# 7367	5298# 5851 7393#	
T\$PCNT= 000000 T\$PTAB= 010177 T\$PTHV= 000001 T\$PTNU= 000001 T\$SAVL= 177777	1500#	13291# 13294 13300# 13294#	13300											
T\$SEGL= 177777	1500# 2660# 3139# 3237 3358# 3566# 4470	2468# 2694# 3141 3257# 3367# 3568 4513#	2504# 2696 3143# 3270# 3369 3592# 4575#	2506 2708# 3156# 3272 3400# 3681# 4577	2510# 2717# 3158 3274# 3446# 3683 4620#	2521# 2719 3174# 3287# 3448 4253# 4682#	2523 2757# 3188# 3289 3466# 4311# 4684	2530# 2839# 3190 3306# 3514# 4313 4730#	2551# 2841 3192# 3320# 3516 4329# 4794#	2553 2850# 3206# 3322 3535# 4500# 4796	2557# 2870# 3208 3324# 3549# 4362 4837#	2591# 2872 3226# 3338# 3551 4406# 4900#	2593 3126# 3235# 3340 3553# 4468# 4902	

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	15 PAGE TABLE -	295 - USER S	YMBOLS						SEQ 0294
	4923# 5291# 5609 5934# 7252# 8436 8867# 9693 10329# 11903# 13181 2468# 2839 3257# 3514 4513# 5112 5614# 6199 7824 8460# 9108 9734#	4974# 5293 5614# 5996# 6636 7258# 7620# 8029 8460# 8943# 9253 9734# 10506# 11905	4976 5298# 5673# 5998 6916# 7292# 7622 8053# 8536# 8945 9258# 9791# 10508 11926#	4981# 5357# 5675 6017# 6959# 7294 7646# 8129# 8538 9037# 9271# 9793 10531# 12294#	5040# 5359 5694# 6070# 6961 7317# 7722# 8131 8562# 9061# 9273 9797# 10706# 12296	5042 5378# 5745# 6072 6984# 7367# 7724 8155# 8638# 9063 9284# 10046# 10708 12319#	5061# 5429# 5747 6102# 7007# 7369 7748# 8231# 8640 9083# 9323# 10048 10742# 12680#	5112# 5431 5786# 6199# 7009 7393# 7824# 8233 8663# 9108# 9325 10086# 11017# 12682	5114 5470# 5851# 6201 7058# 7429# 7826 8256# 9739# 9110 9379# 10144# 11019 12720#	5154# 5533# 5853 6249# 7136# 7431 7849# 8332# 8741 9151# 9436# 10146 11044# 13070#	5217# 5535 5874# 6449# 7138 7458# 7925# 8334 8765# 9201# 9438 10148# 11511# 13072	5219 5556# 5927# 6451 7179# 7526# 7927 8358# 8841# 9203 9442# 10303# 11513 13088#	5240# 5607# 5929 6480# 7234# 7528 7951# 8434# 8843 9214# 9691# 10305 11535# 13179#
T\$SEK0= 010000	2468# 2839 3257# 3514 4513# 5112 5614# 6199 7258# 7824 8460# 9108 9734# 11017	2504 2850# 3270 3535# 4575 5154# 5673 6249# 7292 7849# 8536 9151# 9791 11044# 13300#	2510# 2870 3274# 3549 4620# 5217 5694# 6449 7317# 7925 8562# 9201 9797# 11511	2521 3126# 3287 3553# 4682 5240# 5745 6480# 7367 7951# 8638 9214# 10046 11535#	2530# 3139 3306# 3566 4730# 5291 5786# 6634 7393# 8027 8663# 9251 10086# 11903	2551 3143# 3320 3592# 4794 5298# 5851 6916# 7429 8053# 8739 9258# 10144 11926#	2557# 3156 3324# 3681 4837# 5357 5874# 6959 7458# 8129 8765# 9271 10148# 12294	2591 3174# 3338 4253# 4900 5378# 5927 6984# 7526 8155# 8841 9284# 10303 12319#	2660# 3188 3358# 4311 4923# 5429 5934# 7007 7552# 8231 8867# 9323 10329# 12680	2694 3192# 3367 4329# 4974 5470# 5996 7058# 7620 8256# 8943 9379# 10506 12720#	2708# 3206 3400# 4360 4981# 5533 6017# 7136 7646# 8332 9037# 9436 10531# 13070	2717 3226# 3446 4406# 5040 5556# 6070 7179# 7722 8358# 9061 9442# 10706 13088#	2757# 3235 3466# 4468 5061# 5607 6102# 7234 7748# 8434 9083# 9691 10742# 13179
	11017 13282 1500# 3717# 4010# 4614# 5689# 6733# 7843# 9025# 12712#	13300# 3103# 3737# 4054# 4724# 5773# 6912# 7945# 9071# 13085#	3122# 3781# 4058# 4824# 5782# 6974# 8047# 9139#	3170# 3785# 4078# 4833# 5869# 7052# 8149# 9375#	3220# 3805# 4122# 4918# 6012# 7167# 8250# 9730#	3253# 3849# 4126# 5056# 6097# 7171# 8352# 10082#	3302# 3853# 4146# 5141# 6245# 7248# 8454# 10325#	3353# 3873# 4190# 5150# 6475# 7307# 8556# 10527#	3396# 3918# 4194# 5235# 6673# 7383# 8657# 10738#	3462# 3922# 4214# 5373# 6677# 7452# 8759# 11040#	3529# 3942# 4244# 5457# 6691# 7546# 8861# 11532#	3589# 3986# 4400# 5466# 6705# 7640# 8972# 11923#	3713# 3990# 4507# 5551# 6719# 7742# 8978# 12315#
T\$TAGL = 177777 T\$TAGN = 010201 T\$TEMP = 000000	4614# 5689# 6733# 7843# 9025# 12712# 1500# 1500# 2887# 3354# 3874# 4191# 5151# 6476# 7308# 8557# 10528# 1613# 1626# 1639# 1652# 1665# 1678#	1689# 2909# 3397# 3919# 4195# 5236# 6674# 7384# 8658# 10739# 1614# 1627# 1640# 1653#	1711# 2926# 3463# 3923# 4215# 5374# 6678# 7453# 8760# 11041# 1615# 1641# 1654#	2189# 3002# 3530# 3943# 4245# 5458# 6692# 7547# 8862# 11533# 1616# 1629# 1642# 1655#	2203# 3017# 3590# 3987# 4401# 5467# 6706# 7641# 8973# 11924# 1617# 1630# 1643# 1656#	2226# 3042# 3714# 3991# 4508# 5552# 6720# 7743# 8979# 12316# 1618# 1631# 1644# 1657#	2235# 3065# 3718# 4011# 4615# 5690# 6734# 7844# 9026# 12713# 1619# 1632# 1658#	2244# 3104# 3738# 4055# 4725# 5774# 6913# 7946# 9072# 13086# 1633# 1646# 1659# 1672#	2253# 3123# 3782# 4059# 4825# 5783# 6975# 8048# 9140# 1621# 1634# 1647# 1660# 1673#	2262# 3171# 3786# 4079# 4834# 5870# 7053# 8150# 9376# 1622# 1635# 1648# 1661#	2278# 3221# 3806# 4123# 4919# 6013# 7168# 8251# 9731# 13290# 1636# 1649# 1662# 1675#	2294# 3254# 3850# 4127# 5057# 6098# 7172# 8353# 10083# 1624# 1637# 1650# 1663#	2306# 3303# 3854# 4147# 5142# 6246# 7249# 8455# 10326# 13292# 1625# 1638# 1651# 1664#

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)	16-SEP	-81 15: EFERENCE	15 PAGE TABLE -	296 - USER S	YMBOLS						SEQ 0295
	2314# 2916# 3076# 3290# 3681# 3956# 4311# 4974# 5438# 6002# 7367# 7925# 8543# 9114# 10144# 12294#	2504# 2982# 3080# 3320# 3684# 4005# 4360# 5533# 6070# 6888# 7374# 7932# 8638# 9117# 10303# 12297# 13231#	2521# 2983 3110# 3338# 3732# 4020# 4372# 5046# 5539# 6076# 6891# 7429# 8027# 8027# 10307# 12680# 13270#	2551# 2989# 3139# 3341# 3747# 4024# 4468# 5112# 5607# 6959# 7436# 8034# 8739# 9251# 10506# 12683#	2591# 3006# 3156# 3751# 4073# 4480# 5118# 5673# 6199# 6963# 7439# 8129# 8746# 9271# 10509# 12717#	2694# 3024# 3159# 3373# 3800# 4088# 4575# 5121# 5679# 6202# 7007# 7526# 8136# 8841# 9323# 10706# 12718	2717# 3025 3188# 3446# 3815# 4092# 4587# 5217# 5745# 6449# 7014# 7533# 8848# 9353# 10709# 13070#	2839# 3031# 3206# 3449# 3819# 4141# 4682# 5751# 6452# 7136# 7620# 8237# 8943# 9436# 11017# 13073#	2870# 3046# 3209# 3514# 3868# 4156# 4694# 5291# 5754# 6634# 7144# 7627# 8332# 8950# 9691# 11021# 13179#	2875# 3047 3235# 3517# 3883# 4160# 4794# 5357# 5851# 6638# 7722# 8339# 9021# 9708# 11511# 13182#	2891# 3053# 3241# 3549# 3887# 4209# 4805# 5363# 5857# 6687# 7729# 8434# 9061# 9791# 11514# 13185#	2892 3069# 3270# 3566# 3937# 4224# 4900# 5429# 5927# 6701# 7292# 7824# 8441# 9067# 10046# 11903# 13213#	2898# 3070 3287# 3573# 3952# 4228# 4906# 5435# 5996# 6715# 7299# 7830# 8536# 9108# 10063# 11906# 13218#
T\$TEST= 000101	13224# 1500# 3717 4010 4614# 5689 6733 7843# 9025 12712#	3103# 3737 4054# 4724# 5773# 6912# 7945# 9071 13085#	3122# 3781# 4058 4824# 5782 6974# 8047# 9139# 13284	13285# 3170# 3785 4078 4833 5869 7052# 8149# 9375#	3220# 3805 4122# 4918 6012 7167# 8250# 9730#	3253# 3849# 4126 5056 6097# 7171 8352# 10082#	3302# 3853 4146 5141# 6245# 7248 8454# 10325#	3353# 3873 4190# 5150 6475# 7307 8556# 10527#	3396# 3918# 4194 5235 6673# 7383 8657# 10738#	3462# 3922 4214 5373 6677 7452# 8759# 11040#	3529# 3942 4244# 5457# 6691 7546# 8861# 11532#	3589# 3986# 4400# 5466 6705 7640# 8972# 11923#	3713# 3990 4507# 5551 6719 7742# 8978 12315#
T\$TSTM= 1777777	1500# 2299 2468 25466 2695 2848 32333 3453 33453 33453 3463 41661 44667 4952 55668 5790 55668 5790 5790 5790 5790 5790 5790 5790 5790	2200 2303 2474 2552 2850 2978 2978 32450 2978 33568 34561 34568 34568 4477 4577 4677 4847 4968 55786 55786 55786 55786 55786	2210 2311 2486 2557 2712 2857 2715 2715 2715 2715 2715 2715 2715 27	2219 2315 2491 2563 2718 2990 3165 33574 3689 4215 4358 44528 4691 4981 5094 5094 5094 5094 5094 5095 5095 5095	223 2323 2323 2323 2323 2323 2323 2323	2232 2349 2577 2871 2767 2871 3183 3183 3183 3183 3183 3183 3183 3	2241 2357 2582 2582 2789 3038 3189 3189 3189 3189 3189 3189 3189 31	22507 22510	2259 2375 2575 2576 25795 25795 25795 25795 3628 3748 3748 4077 4587 4587 4587 4587 4587 4587 4587 45	2270 2385 25860 2812 2812 2812 2812 3111 3206 33111 33118 33118 33118 33118 33118 3418 4420 4428 4420 4515 5515 5515 5515 5515 5515 5515 551	2275 2396 2530 2670 2823 3126 3315 3315 3315 3315 3414 4430 4793 4793 5164 4793 5164 5164 5164 5164 5164 5164 5164 5164	2287 2407 2536 2675 2828 2946 3134 3221 33544 3650 3801 34463 4463 4463 4463 4463 4463 5057 5169 5298 5554 5654 5654 5654 5654 5654 5654 565	2292 2415 2541 2689 2834 2952 3140 3230 3324 3441 3550 3806 3991 4469 4662 4834 4953 5061 5198 5413 5540 5659 5755 5889 6013

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30 (1046)	16-SEF CROSS R	-81 15:	15 PAGE	297 - USER	7 SYMBOLS						SEQ (0296
	61376 61376 61376 61376 61376 61376 61376 61376 613776 613776 613776 613776 613776 613776 613776 613776 6137777777777	61287 61287	6014927 60149 6014927 60149 6014927 6014927 6014927 6014927 6014927 6014927 60	60150127 601	6136322244192585688779229713241977970663222441925888888888899344977977777788888888888993479710388371112112263566697	60192483 60192483 60192283 60192283 60192283 60192283 60192283 60192283 60192283 60192283 6019	61959 61959	6233508 6233508 6233508 657238265 6677777788888888889935035 10167667 1023910 1023910 103510 10467 1056	623433 643433 643433 643433 643433 643433 643433 6434 64343	6129 62351 6	6118 62356 64356 64356 66749 7719000 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 7719000 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 771900 77190	6263656 6263656 6263656 64629 68836 771308 771308 887637 778318 887637 778318 887637 98643 9915661 991563 9915661 101913	6131 6270 65370 65370 65370 65370 773130 773	

PARAMETER CODING CVCDBA.P11 10-SEP-81	MACY11 15:42	30(1046)		-81 15: EFERENCE			YMBOLS						SEQ O	297
T\$TSTS= 000001	13157 1500# 3782# 5142# 7641# 8973# 13086#	13164 3104# 3850# 5458# 7743# 9140#	13169 3123# 3919# 5774# 7844# 9376#	13174 3171# 3987# 6098# 7946# 9731#	13180 3221# 4055# 6246# 8048# 10083#	13183 3254# 4123# 6476# 8150# 10326#	3303# 4191# 6674# 8251# 10528#	3354# 4245# 6913# 8353# 10739#	3397# 4401# 6975# 8455# 11041#	3463# 4508# 7053# 8557# 11533#	3530# 4615# 7168# 8658# 11924#	3590# 4725# 7453# 8760# 12316#	3714# 4825# 7547# 8862# 12713#	
T\$\$AU = 010022 T\$\$AUT= 010017 T\$\$CLE= 010020 T\$\$DAT= 010200 T\$\$DU = 010021 T\$\$HAR= 010174 T\$\$HW = 010000	3065# 3002# 3017# 13292# 3042# 13201# 1689#	3069 3006 3024 13298 3046 13232 1699	3076 3031 3053											
T\$\$INI= 010016 T\$\$MSG= 010013	2926# 2189# 2274 13290#	2982 2199 2278# 13300	2989 2203# 2291	2222 2294#	2226# 2302	2231 2306#	2235# 2314	2240	2244#	2249	2253#	2258	2262#	
T\$\$PRO= 010015 T\$\$PTA= 010177 T\$\$RPT= 010014 T\$\$SEG= 010000	2909# 13290# 2887# 2468# 2839# 3257# 3514# 4513# 5112# 5614# 6199# 7258# 7824#	13293 2891 2504# 2850# 3270# 3535# 4575# 5154# 5673# 6249# 7292# 7849# 8536# 9151# 9791#	13294# 2898 2510# 2870# 3274# 3549# 4620# 5217# 5694# 6449# 7317# 7925# 8562# 9201# 9797# 11511#	2521# 3126# 3287# 3553# 4682# 5240# 5745# 6480# 7367# 7951# 8638# 9214# 10046# 11535#	2530# 3139# 3306# 3566# 4730# 5291# 5786# 6634# 7393# 8027# 8663# 9251# 10086# 11903#	2551# 3143# 3320# 3592# 4794# 5298# 5851# 6916# 7429# 8053# 8739# 9258# 10144# 11926#	2557# 3156# 3324# 3681# 4837# 5357# 5874# 6959# 7458# 8129# 8765# 9271# 10148# 12294#	2591# 3174# 3338# 4253# 4900# 5378# 5927# 6984# 7526# 8155# 8841# 9284# 10303# 12319#	2660# 3188# 3358# 4311# 4923# 5429# 5934# 7007# 7552# 8231# 8857# 9323# 10329# 12680#	2694# 3192# 3367# 4329# 4974# 5470# 5996# 7058# 7620# 8256# 8943# 9379# 10506# 12?20#	2708# 3206# 3400# 4360# 4981# 5533# 6017# 7136# 7646# 8332# 9037# 9436# 10531# 13070#	2717# 3226# 3446# 4406# 5040# 5556# 6070# 7179# 7722# 8358# 9061# 9442# 10706# 13088#	2757# 3235# 3466# 4468# 5061# 5607# 6102# 7234# 7748# 8434# 9083# 9691# 10742# 13179#	
T\$\$SOF = 010175 T\$\$SUB = 010156	8460# 9108# 9734# 11017# 13263# 3718# 3937 4147# 5223 5870# 6888 9072# 1711# 3104# 3373 3850# 4372 5458# 6963 7743#	13271 3732 3943# 4156 5236# 6002 7172#	3738# 3952 4195# 5363 6013# 7241	3747 3991# 4209 5374# 6076 7249#	3786# 4005 4215# 5435 6678# 7299	3800 4011# 4224 5467# 6687 7308#	3806# 4020 4834# 5539 6692# 7374	3815 4059# 4906 5552# 6701 7384#	3854# 4073 4919# 5679 6706# 7436	3868 4079# 5046 5690# 6715 8979#	3874# 4088 5057# 5751 6720# 9021	3883 4127# 5118 5783# 6729 9026#	3923# 4141 5151# 5857 6734# 9067	
T\$\$SW = 010001 T\$\$TES= 010173	1711# 3104# 3373 3850# 4372 5458# 6963 7743# 8441 9140# 11021 13182	9114 1717 3110 3397# 3887 4401# 5754 6975# 7830 8455# 9353 11041#	3123# 3449 3919# 4480 5774# 7014 7844# 8543 9376# 11514	3159 3463# 3956 4508# 6079 7053# 7932 8557# 9708 11533#	3171# 3517 3987# 4537 6098# 144 946# 8644 9731# 11906	3209 3530# 4024 4615# 6202 7168# 8034 8658# 10063 11924#	3221# 3573 4055# 4694 6246# 7439 8048# 8746 10083# 12297	3241 3590# 4092 4725# 6452 7453# 8136 8760# 10307 12316#	3254# 3684 4123# 4805 6476# 7533 8150# 8848 10326# 12683	3290 3714# 4160 4825# 6638 7547# 8237 8862# 10509 12713#	3303# 3751 4191# 5121 6674# 7627 8251# 8950 10528# 12717	3341 3782# 4228 5142# 6891 7641# 8339 8973# 10709 13073	3354# 3819 4245# 5438 6913# 7729 8353# 9117 10735# 13086#	
T1 007160 G	1613	3103#												

PARAMET CVCDBA	ER CODING P11 10-SEP-81	MACY11 15:42	30(1046)
T10 T11 T12 T12.1 T12.2 T13	010050 G 010154 G 010402 G 010406	1622 1623 1624 3717#	3529# 3589# 3713#
113.1	010426 010446 G 010452	1624 13717# 3737# 1625 3785#	3781#
T13.2 T14 T14.1 T14.2	010472 010514 G 010520 010540	3805# 1626 3853# 3873#	3849#
T15.1 T15.2	010560 G 010564 010604	1627 3922# 3942#	3918#
T16.1 T16.2	010626 G 010632 010652	1628 3990# 4010#	3986#
T17 T17.1 T17.2	010672 G 010676 010716	1629 4058# 4078#	4054#
T18 T18.1 T18.2	010740 G 010744 010764	1630 4126# 4146#	4122#
T19 T19.1 T19.2	011004 G 011010 011030	1631 4194# 4214#	4190#
T2 T20 T21	007166 G 011052 G 011406 G	1614 1632 1633	3122# 4244# 4400#
123 124 125 125.1 125.2	011602 G 011776 G 012172 G 012410 G 012414 012572	1634 1635 1636 1637 4833# 4918#	4507# 4614# 4724# 4824#
125.3 126 126.1 126.2	012414 012572 013070 013242 G 013246 013424 013722 014074 G	5056# 1638 5150# 5235# 5373# 1639	5141#
T27 T27.1 T27.2	014074 G 014100 014256 014554	1639 5466# 5551# 5689#	5457#
T28 T28.1 T28.2 T28.3	014726 G 014732	1640 5782# 5869# 6012#	5773#
T21 T22 T23 T24 T25 T25.1 T25.2 T25.3 T26.1 T26.2 T27.1 T27.2 T27.3 T28.1 T28.3 T28.1 T28.3 T29 T30 T31 T32 T32.1 T32.1 T32.1	015124 015460 015646 G 007252 G 016056 G 016500 G 017000 G 017004 017024 017044	1641 1615 1642 1643 1644 6677# 6705#	6097# 3170# 6245# 6475# 6673#

16-SEP-81 15:15 PAGE 299 CROSS REFERENCE TABLE -- USER SYMBOLS

132.5 017064 6713# 6733# 6733# 71350 017450 6 1645 6912# 71353 017450 6 1646 6735# 71353 017450 6 1646 7752# 71353 017450 6 1646 7752# 71353 017450 6 1646 7752# 71353 017450 020025 6 1646 7752# 71361 020025 7746# 71361 020	CVC	DBA.P11 10-SEP-8	1 15:42	30(1046)	CROSS RI	EFERENCE	TABLE -	- USER S	YMBOLS						SEQ	0
135.4. 020500 7383/# 7452/# 74	T32 T32 T33 T34 T35 T36 T36 T36	.4 017064 .5 017104 017450 G 017550 G 017634 G 020026 G .1 020032 .2 020212 .3 020330	6733# 1645 1646 1647	6912#												
152.3 02434	T38 T39 T40 T41 T42 T43 T44 T45 T46 T47 T48 T49 T50 T51	020500 020626 G 021000 G 021154 G 007340 G 021350 G 021536 G 021730 G 022124 G 022320 G 022506 G 022700 G 02370 G 023456 G 023456 G 023456 G 02444 G 024240 G	1649 1650 1651 1616 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1661 1662 1663 1664 8978#	7546# 7640#												
UNITNB 002362 G 1907# 2949* 2955* 2957 X\$ALWA= 000000 1500# X\$FALS= 000400 1500# X\$OFFS= 000400 1500# X\$TRUE= 000020 1500# \$PATCH 037716 G 13275# . = 037754 1504# 1943# 1954# 2085# 2175# 2892 2983 3025 3047 3070 12718 13248# 13276#	16 161 162 163 164 165 17 18 19	024434 024546 G 025322 G 026242 G 027162 G 027666 G 030274 G 030666 G 031452 G 032710 G 034030 G 035150 G 036242 G 037326 G 007554 G	9071# 1665 1666 1667 1668 1569 1670 1671 1618 1672 1673 1674 1675	9375# 9730#												
SPATCH 037716 G 13275W 1504W 1943W 1954W 2085W 2175W 2892 2983 3025 3047 3070 12718 13248W 13276W	X\$AI X\$F X\$OI X\$TI	= 000200 G TNB 002362 G LWA= 000000 ALS= 000040 FFS= 000400 RUE= 000020	1300#		2955*	2957										
	SPA .	= 037754	1504#	1943#	1954#	2085#	2175#	2892	2983	3025	3047	3070	12718	13248#	13276#	

PARAMETER CODING MACY11 30(1046) 16-SEP-81 15:15 PAGE 301 CROSS REFERENCE TABLE -- USER SYMBOLS

13292 13300

. ABS. 037754 000

ERRORS DETECTED: 0

CVCDBA.BIC,CVCDBA/CRF:SYM/SOL/NL:TOC=SVC/ML,CVCDBA.P11 RUN-TIME: 74 85 6 SECONDS RUN-TIME RATIO: 1069/166=6.4 CORE USED: 21K (42 PAGES)

SEQ 0300