CYRIX Cx486DLC[™] MICROPROCESSOR

Data Sheet

AB6DLC 111

TRINITY TECHNOLOGIES

Sales and Solutions

1261 Oakmead Parkway Sunnyvale, CA 94086 Fax: 408-733-9970 408-733-9000 CYRIX Cx486DLC[™] MICROPROCESSOR

High-Performance 486-Class CPU with Single-Cycle Execution and On-Chip Cache





Introduction

DESIGNED FOR IBM-COMPATIBLE PERSONAL COMPUTERS

- 486SX instruction set compatible
- Runs DOS, Windows and Unix
- 32-bit internal / 32-bit external data path
- 386DX bus compatible
- 40 MHz maximum clock frequency

GRAPHICS ACCELERATOR

- On-board 16-bit hardware multiplier runs graphics faster than 386 and 486
- Ideal for Windows and other graphics-based applications (PC Mag Winmarks = 7x10⁶ pix/sec)

The Cyrix Cx486DLC is a high-performance microprocessor for use in IBM-compatible computers. The Cx486DLC executes the 486SX instruction set and all operating systems designed for this instruction set including DOS, Windows, and Unix.

The Cx486DLC includes a single cycle execution unit and a 32-bit internal data path that couple tightly to the on-chip 1 KByte cache. This enables the Cx486DLC to effectively access the cache two clocks

486-CLASS PERFORMANCE

- Up to 2 times faster than 386DX at same clock frequency
- Landmark 2.0 = 130 MHz at 40 MHz
- Norton SI 6.0 = 66 at 40 MHz
- PM MIPS = 14 at 40MHz
- On-chip instruction and data cache
- High-speed single-cycle execution unit

+ LOW POWER CONSUMPTION

- Software transparent suspend/resume
- Fully static design
- 0.10 mA I_{cc} at 0 MHz and 5 V

faster than a zero wait-state external bus access. As a result, the Cx486DLC typically benchmarks 1.5 to 2 times faster than a 386DX at the same clock frequency.

The Cx486DLC bus interface is compatible with existing 386DX hardware designs. Both hardware and software controls are provided by Cyrix to support the Gx486DLC cache interface and power management features allowing design flexibility with minimal changes to existing systems.



©1992 Copyright Cyrix Corporation. All rights reserved. Printed in the United States of America

Trademark Acknowledgments:

Cyrix is a registered trademark of Cyrix Corporation, Cx486DLC is a trademark of Cyrix Corporation, Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Order Number: 94076-01 Cyrix Corporation 2703 North Central Expressway Richardson, Texas 75080 United States of America

Cyrix Corporation (Cyrix) reserves the right to make changes in the devices or specification described herein without notice. Before design-in or order placement, customers are advised to verify that the information on which orders or design activities are based is current. Cyrix warrants its products to conform to current specifications in accordance with Cyrix' standard warranty. Testing is performed to the extent necessary as determined by Cyrix to support this warranty. Unless explicitly specified by customer order requirements, and agreed to in writing by Cyrix, not all device characteristics are necessarily tested. Cyrix assumes no liability, unless specifically agreed to in writing, for customer's product design or infringement of patents or copyrights of third parties arising from use of Cyrix devices. No license, either express or implied, to Cyrix products are not intended for use in any medical, life saving, or life sustaining systems. Information in this document is subject to change with notice.

CYRIX 486DLC[™] MICROPROCESSOR

High-Performance 486-Class CPU with Single-Cycle Execution and On-Chip Cache



TABLE OF CONTENTS

1. Product Overview

1.1	Introduction	1-1
1.2	Execution Pipeline	1-1
1.3	On-Chip Cache	1-2
1.4	Power Management	1-2
1.5	Signal Summary	1-3

2. Programming interface

2.1	Processor Initialization	2-1
2.2	Instruction Set Overview	2-3
2.3	Register Set	2-4
2.4	Address Spaces	2-30
2.5	Interrupts and Exceptions	2-38
2.6	Shutdown and Halt	2-44
2.7	Protection	2-44
2.8	Virtual 8086 Mode	2-47

3. Bus Interface

3.1	Overview	3-1
3.2	Signal Descriptions	3-3
3.3	Functional Timing	3-13

4. Electrical Specifications

4.1	Electrical Connections	4-1
4.2	Absolute Maximum Ratings	4-2
4.3	Recommended Operating Conditions	4-3
4.4	DC Characteristics	4-4
4.5	AC Characteristics	4-5

5. Mechanical Specifications

5.1	Pin Assignments	5-1
5.2	Package Dimensions	5-5
5.3	Thermal Characteristics	5-6

6. Instruction Set

6.1	General Instruction Format	6-1
6.2	Instruction Fields	6-2
6.3	Flags	6-10
6.4	Clock Counts	6-10

Index Ordering Information















List of Tables and Figures

LIST OF FIGURES

Figure Number

Figure Name

Page

1-1.	Cx486DLC Input and Output Signals	1-3
2-1.	Application Register Set	2-5
2-2.	General Purpose Registers	2-6
2-3.	Segment Selector	2-7
2-4.	EFLAGS Register	2-9
2-5	System Register Set	2-12
2-6.	Control Registers	2-13
2-7.	Descriptor Table Registers	2-15
2-8.	Application and System Segment Descriptors	2-16
2-9.	Gate Descriptor	2-18
2-10	Task Register	2-19
2-11.	32-Bit Task State Segment (TSS) Table	2-20
2-12	16-Bit Task State Segment (TSS) Table	2-21
2-13	Debug Registers	2_24
2-14	Test Registers	2-26
2-15	Memory and I/O Address Snaces	2 30
2-15. 2-16	Offset Address Calculation	2-30
2-10.	Peal Mode Address Calculation	2-32
2-17.	Real Mode Address Calculation	2-33
2-10.	Flotecter Mode Address Calculation	2-34
2-19.		2-34
2-20.		2-30
2-21.	Directory and Page Table Entry (DTE and PTE) Format	2-36
2-22.	Error Code Format	2-40
3-1.	Cx486DLC Functional Signal Groupings	3-1
3-2.	Internal Processor Clock Synchronization	3-13
3-3.	Bus Activity from RESET until First Code Fetch	3-14
3-4.	Fastest Non-Pipelined Read Cycles	3-16
3-5.	Various Non-Pipelined Bus Cycles (no wait states)	3-17
3-6.	Various Non-Pipelined Bus Cycles with Different Numbers of Wait States	3-18
3-7.	Non-Pipelined Bus States	3-19
3-8.	Fastest Pipelined Read Cycles	3-21
3-9.	Various Pipelined Cycles (one wait state)	3-22
3-10.	Fastest Transition to Pipelined Address Following Idle Bus State	3-24
3-11.	Transitioning to Pipelined Address During Burst of Bus Cycles	3-25
3-12.	Complete Bus States	3-26
3-13.	Non-Pipelined Bus Cycles Using BS16#	3-28
3-14.	Pipelining and BS16#	3-29
3-15.	Interrupt Acknowledge Cycles	3-31
3-16.	Non-pipelined Halt Cycle	3-32
3-17.	Pipelined Shutdown Cycle	3-33
3-18.	Non-Pipelined Cache Fills using KEN#	3-34
3-19.	Pipelined Cache Fills using KEN#	3-35
3-20.	Non-Pipelined Cache Fills using KEN# and BS16#	3-36

LIST OF FIGURES (Continued)

Figure Name

Figure	Number
--------	--------

.

3-21.	Masking A20 using A20M# During Burst of Bus Cycles	3-38
3-22.	Requesting Hold from Idle Bus State 3	3-39
3-23.	Requesting Hold from Active Non-Pipelined Bus	3-40
3-24.	Requesting Hold from Active Pipelined Bus	3-41
3-25.	SUSP# Initiated Suspend Mode	3-43
3-26.	Halt Initiated Suspend Mode	3-44
3-27.	Stopping CLK2 During Suspend Mode	3-45
4-1.	Drive Level and Measurement Points for Switching Characteristics 4	ł-6
4-2.	CLK2 Timing Measurement Points 4	ł-7
4-3.	Input Signal Setup and Hold Timing 4	-11
4-4.	Output Signal Valid Delay Timing 4	+-12
4-5.	Data Write Cycle Valid Delay Timing 4	+-12
4-6.	Data Write Cycle Hold Timing 4	I-13
4-7.	Output Signal Float Delay and HLDA Valid Delay Timing	+-13
4-8.	RESET Setup and Hold Timing 4	ł-14
5-1.	Bottom View of Package Pins	5-1
5-2.	Top View of Package Pins	5-2
5-3.	132-Pin PGA Package Dimensions 5	5-5
6-1.	General Instruction Format	5-1

LIST OF TABLES

Table Number

2-1. 2-2.

2-3.

2-4

2-5

2-6

2-7

2-8

2-9

2-10.

2-11.

2-12

2-13

2-11A.

Table Name

Segment Register Selection Rules2-8EFLAGS Bit Definitions2-10CR0 Bit Definitions2-14Segment Descriptor Bit Definitions2-17Gate Descriptor Bit Definitions2-18Configuration Registers Index Assignments2-22Configuration Registers Bit Assignments2-23Non-Cacheable Regions Block Size Field2-24DR6 and DR7 Field Definitions2-25TR6 Attribute Bit Pairs2-28TR3-TR5 Bit Definitions2-29Memory Addressing Modes2-32Directory and Page Table Entry (DTE and PTE) Bit Definitions2-37Interrupt Vector Assignments2-39Evention Charges in Bool Mede2-40

 2-14.
 Directory and Page Table Entry (DTE and PTE) Bit Definitions
 2-37

 2-15.
 Interrupt Vector Assignments
 2-39

 2-16.
 Exception Changes in Real Mode
 2-40

 2-17.
 Error Code Bit Definitions
 2-41

 2-18.
 Interrupt and Exception Priorities
 2-43

 2-19.
 Descriptor Types Used for Control Transfer
 2-46

Page

Page

V





LIST OF TABLES (Continued)

Table Number

Table Name

3-1.	Cx486DLC Signal Summary	3-2
3-2.	Signal States During Reset	3-3
3-3.	Byte Enable Line Definitions	3-4
3-4.	Write Duplication as a Function of BE3# - BE0#	3-4
3-5.	Generating A1-A0 Using BE3#-BE0#	3-5
3-6.	Bus Cycle Types	3-6
3-7.	Signal States During Hold Acknowledge	3-11
3-8.	Signal States During Suspend Mode	3-12
4-1.	Pins Connected to Internal Pull-Up and Pull-Down Resistors	4-1
4-2.	Pins Requiring External Pull-Up Resistors	4-1
4-3.	Absolute Maximum Ratings	4-2
4-4.	Recommended Operating Conditions	4-3
4-5.	DC Characteristics (at Recommended Operating Conditions)	4-4
4-6.	Measurement Points for Switching Characteristics	4-5
4-7.	AC Characteristics for Cx486DLC-25	4-8
4-8.	AC Characteristics for Cx486DLC-33	4-9
4-9.	AC Characteristics for Cx486DLC-40	4-10
5-1.	Signal Names Sorted by Pin Number	5-3
5-2.	Pin Numbers Sorted by Signal Name	5-4
5-3.	Package Thermal Resistance and AirFlow 132-Pin Ceramic PGA Package	5-6
6-1.	Instruction Fields	6-2
6-2.	Instruction Prefix Summary	6-3
6-3.	w Field Encoding	6-4
6-4.	d Field Encoding	6-4
6-5.	reg Field Encoding	6-5
6-6.	mod r/m Field Encoding	6-6
6-6A.	mod r/m Field Encoding Dependent on w Field	6-7
6-7.	mod base Field Encoding	6-8
6-8.	ss Field Encoding	6-8
6-9.	index Field Encoding.	6-8
6-10.	sreg2 Field Encoding	6-9
6-11.	sreg3 Field Encoding	6-9
6-12.	eee Field Encoding	6-9
6-13.	Flag Abbreviations	6-10
6-14.	Action of Instruction on Flag	6-10
6-15.	Clock Count Abbreviations	6-11
6-16.	Instruction Set Summary	6-12

CYRIX Cx486DLC[™] MICROPROCESSOR

High-Performance 486-Class CPU with Single-Cycle Execution and On-Chip Cache



Product Overview

1. **PRODUCT OVERVIEW**

1.1 Introduction

The Cyrix Cx486DLC microprocessor is an advanced 32-bit X86 compatible processor offering high performance and integrated power management on a single chip. The CPU is 486SX instruction set compatible and is backward compatible with the 386DX pinout. This CPU provides up to 2 times the performance of the 386DX at equal clock frequencies. The Cx486DLC is an ideal solution for batterypowered applications in that it typically draws 0.10 mA while the input clock is stopped in suspend mode.

The CPU supports 8, 16 and 32-bit data types and operates in real, virtual 8086 and protected modes. The Cx486DLC supports up to 4 GBytes of physical memory. This microprocessor achieves high performance through use of a highly optimized variable length pipeline combined with a RISC-like single cycle execution unit, an on-chip hardware multiplier and an integrated instruction and data cache.

1.2 Execution Pipeline

The CPU execution path consists of five pipelined stages optimized for minimal instruction cycle times. These five stages are:

- Code Fetch
- Instruction Decode
- Microcode ROM Access
- Execution
- Memory/Register File Write-Back.

These stages have been designed with hardware interlocks which permit successive instruction execution overlap.

The 16-byte instruction prefetch queue fetches code in advance and prepares it for decode, helping to minimize overall execution time. The instruction decoder then decodes four bytes of instructions per clock eliminating the need for a queue of decoded instructions. Sequential instructions are decoded quickly and passed on to the microcode ROM stage of the pipeline. Non-sequential operations do not have to wait for a queue of decoded instructions to be flushed and refilled before execution continues. As a result, both sequential and non-sequential instruction execution times are minimized. The execution stage takes advantage of a RISClike single cycle execution unit and a 16-bit hardware multiplier. The write-back stage provides single cycle 32-bit access to the on-chip cache and posts all writes to the cache and system bus using a two-deep write buffer. Posted writes allow the execution unit to proceed with program execution while the bus interface unit actually completes the write cycle.

On-Chip Cache

1.3 On-Chip Cache

The Cx486DLC on-chip cache maximizes overall performance by quickly supplying instructions and data to the internal execution pipeline. On 386DX systems, an external memory access takes a minimum of two clock cycles (zero wait states). For cache hits, the CPU eliminates these two clock cycles by overlapping cache accesses with normal execution pipeline activity.

The Cx486DLC cache is a 1 KByte write-through unified instruction and data cache. New cache lines are allocated only during memory read cycles. The cache can be configured as directmapped or as 'two-way set associative. The direct-mapped organization is a single set of 256 four-byte lines. When configured as two-way set associative, the cache organization consists of two sets of 128 four-byte lines and uses a Least Recently Used (LRU) replacement algorithm.

1.4 Power Management

The Cx486DLC power management features allow a dramatic reduction in current consumption when the CPU is in suspend mode (typically less than 2 percent of the operating current). Suspend mode is entered either by a hardware or software initiated action. Using the hardware to initiate suspend mode involves a two-pin handshake using the SUSP# and SUSPA# signals. The software initiates suspend mode through execution of the HALT instruction. Once in suspend mode, the CPU power consumption is further reduced by stopping the external clock input. The resulting current draw is typically 0.1 mA. Since the Cx486DLC is a static device, no internal CPU data is lost when the clock input is stopped.

1.5 Signal Summary

The Cx486DLC includes additions to the 386DX signal set which are shown in Figure 1-1. These additions consist of two power management signals (SUSP# and SUSPA#), four cache interface signals (FLUSH#, KEN#, RPLSET, and RPLVAL#), and an A20 mask input (A20M#). The signal set is described in greater detail in Chapter 3.



Figure 1-1. Cx486DLC Input and Output Signals



1. S. 1. 1. S. 1.

CYRIX Cx486DLC[™] MICROPROCESSOR

Programming Interface

High-Performance 486-Class CPU with Single-Cycle Execution and On-Chip Cache





2. PROGRAMMING INTERFACE

In this chapter, the internal operations of the Cx486DLC are described mainly from an application programmer's point of view. Included in this chapter are descriptions of processor initialization, the register set, memory addressing, various types of interrupts and the shutdown and halt process. Also included is an overview of real, virtual 8086, and protected operating modes.

2.1 Processor Initialization

The Cx486DLC is initialized when the RESET signal is asserted. The processor is placed in real mode and the registers listed in Table 2-1 are set to their initialized values. RESET invalidates and disables the Cx486DLC cache, and turns off paging. When RESET is asserted, the Cx486DLC terminates all local bus activity and all internal execution. During the entire time that RESET is asserted, the internal pipeline is flushed and no instruction execution or bus activity occurs.

Approximately 350 to 450 CLK2 clock cycles (additional 2²⁰ + 60 if self-test is requested) after deassertion of RESET, the processor begins executing instructions at the top of physical memory (address location FFFF FFF0h). Because paging is disabled, the linear address is the same as the physical address. When the first intersegment JUMP or CALL is executed, address lines A31-A20 are driven low for code segment-relative memory access cycles. While A31-A20 are low, the Cx486DLC will execute instructions only in the lowest 1MByte of physical address space until system-specific initialization occurs via program execution.



REGISTER	REGISTER NAME	INITIALIZED CONTENTS	COMMENTS
EAX	Accumulator	xxxx xxxxh	0000 0000h indicates self-test
			passed.
EBX	Base	xxxx xxxxh	
ECX	Count	xxxx xxxxh	
EDX	Data	xxxx 0400 + Revision ID	Revision ID = 20h.
EBP	Base Pointer	xxxx xxxxh	
ESI	Source Index	xxxx xxxxh	
EDI	Destination Index	xxxx xxxxh	
ESP	Stack Pointer	xxxx xxxxh	
EFLAGS	Flag Word	0000 0002h	
EIP	Instruction Pointer	0000 FFF0h	
ES	Extra Segment	0000h	Base address set to 0000 0000h.
			Limit set to FFFFh.
CS	Code Segment	F000h	Base address set to 0000 0000h.
			Limit set to FFFFh.
SS	Stack Segment	0000h	•
DS	Data Segment	0000h	Base address set to 0000 0000h.
	×		Limit set to FFFFh.
FS	Extra Segment	0000h	
GS	Extra Segment	0000h	
IDTR	Interrupt Descriptor Table	Base = 0, Limit = 3FFh	
	Register		
CR0	Machine Status Word	0000 0010h	
CCR0	Configuration Control 0	00h	
CCR1	Configuration Control 1	xxxx xxx0 (binary)	
NCR1	Non-Cacheable Region 1	000Fh	4-GByte non-cacheable region.
NCR2	Non-Cacheable Region 2	0000h	
NCR3	Non-Cacheable Region 3	0000h	
NCR4	Non-Cacheable Region 4	0000h	
DR7	Debug Register DR7	0000 0400h	

Table 2-1.	Initialized	Register	Contents
------------	-------------	----------	----------

Note: x = undefined value

2.2 Instruction Set Overview

The Cx486DLC instruction set can be divided into eight types of operations:

Arithmetic Bit Manipulation Control Transfer Data Transfer High-Level Language Support Operating System Support Shift/Rotate String Manipulation

All Cx486DLC instructions operate on as few as 0 operands and as many as 3 operands. A NOP instruction (no operation) is an example of a 0 operand instruction. Two operand instructions allow the specification of an explicit source and destination pair as part of the instruction. These two operand instructions can be divided into eight groups according to operand types:

Register to Register Register to Memory Memory to Register Memory to Memory Register to I/O I/O to Register Immediate Data to Register Immediate Data to Memory

An operand can be held in the instruction itself (as in the case of an immediate operand), in a register, in an I/O port or in memory. An immediate operand is prefetched as part of the opcode for the instruction.

Operand lengths of 8, 16, or 32 bits are supported. Operand lengths of 8 or 32 bits are generally used when executing code written for 386- or 486-class (32-bit code) processors. Operand lengths of 8 or 16 bits are generally used when executing existing 8086 or 80286 code (16-bit code). The default length of an operand can be overridden by placing one or more instruction prefixes in front of the opcode. For example, by using prefixes, a 32-bit operand can be used with 16-bit code or a 16-bit operand can be used with 32-bit code.

Chapter 6 of this manual lists each instruction in the Cx486DLC instruction set along with the associated opcodes, execution clock counts and effects on the FLAGS register.

2.2.1 Lock Prefix

The LOCK prefix may be placed before certain instructions that read, modify, then write back to memory. The prefix asserts the LOCK# signal to indicate to the external hardware that the CPU is in the process of running multiple indivisible memory accesses. The LOCK prefix can be used with the following instructions:

Bit Test Instructions (BTS, BTR, BTC) Exchange Instructions (XADD, XCHG, CMPXCHG) One-operand Arithmetic and Logical Instructions (DEC, INC, NEG, NOT) Two-operand Arithmetic and Logical Instructions (ADC, ADD, AND, OR, SBB, SUB, XOR).

An invalid opcode exception is generated if the LOCK prefix is used with any other instruction, or with the above instructions when no write operation to memory occurs (i. e., the destination is a register).



2.3 Register Set

There are 43 accessible registers in the Cx486DLC and these registers are grouped into two sets. The application register set contains the registers frequently used by application programmers, and the system register set contains the registers typically reserved for use by operating systems programmers.

The application register set is made up of:

Eight 32-bit general purpose registers Six 16-bit segment registers One 32-bit flag register One 32-bit instruction pointer register

The system register set is made up of the remaining registers which include:

Three 32-bit control registers Two 48-bit and two 16-bit system address registers Six 32-bit debug registers Two 8-bit and four 16-bit configuration registers Five 32-bit test registers

Each of the registers is discussed in detail in the following sections.

2.3.1 Application Register Set

The application register set (Figure 2-1) consists of the registers most often used by the applications programmer. These registers are generally accessible and are not protected from read or write access.

The **General Purpose Registers** contents are frequently modified by assembly language instructions and typically contain arithmetic and logical instruction operands. The **Segment Registers** contain segment selectors, which index into tables located in memory. These tables hold the base address for each segment, as well as other information related to memory addressing.

The **Flag Register** contains control bits used to reflect the status of previously executed instructions. This register also contains control bits that effect the operation of some instructions.

The **Instruction Pointer** is a 32-bit register that points to the next instruction that the processor will execute. This register is automatically incremented by the processor as execution progresses.

2.3.1.1 General Purpose Registers

The general purpose registers are divided into four data registers, two pointer registers, and two index registers as shown in Figure 2-2.

Data Registers

The data registers are used by the applications programmer to manipulate data structures and to hold the results of logical and arithmetic operations. Different portions of the general data registers can be addressed by using different names. An "E" prefix identifies the complete 32bit register. An "X" suffix without the "E" prefix identifies the lower16 bits of the register. The lower two bytes of the register can be addressed with an "H" suffix to identify the upper byte or an "L" suffix to identify the lower byte. When a source operand value specified by an instruction is smaller than the specified destination register, the upper bytes of the destination register are not affected when the operand is written to the register.

Register Set



Figure 2-1. Application Register Set

Pointer and Index Registers

The pointer and index registers are listed below:

SI or ESI	Source Index
DI or EDI	Destination Index
SP or ESP	Stack Pointer
BP or EBP	Base Pointer

These registers can be addressed as 16- or 32-bit registers, with the "E" prefix indicating 32 bits. These registers can be used as general purpose

registers, however, some instructions use a fixed assignment of these registers. For example, the string operations always use ESI as the source pointer, EDI as the destination pointer, and ECX as a counter. The instructions using fixed registers include double-precision multiply and divide, I/O access, string operations, translate, loop, variable shift and rotate, and stack operations.

The Cx486DLC processor implements a stack using the ESP register. This stack is accessed during the PUSH and POP instructions, proce-



dure calls, procedure returns, interrupts, exceptions, and interrupt/exception returns. The microprocessor automatically adjusts the value of the ESP during operation of these instructions. The EBP register may be used to reference data passed on the stack during procedure calls. Local data may also be placed on the stack and referenced relative to BP. This register provides a mechanism to access stack data in high-level languages.



Figure 2-2. General Purpose Registers

2.3.1.2 Segment Registers and Selectors

Segmentation provides a means of defining data structures inside the memory space of the microprocessor. There are three basic types of segments: code, data, and stack. Segments are used automatically by the processor to determine the location in memory of code, data, and stack references.

There are six 16-bit segment registers:

- CS Code Segment
- DS Data Segment
- ES Extra Segment
- SS Stack Segment
- FS Additional Data Segment
- GS Additional Data Segment

In real and virtual 8086 operating modes, a segment register holds a 16-bit segment base. The 16-bit segment base is multiplied by 16 and a 16-bit or 32-bit offset is then added to it to create a linear address. The offset size is dependent on the current address size. In real mode and in virtual 8086 mode with paging disabled, the linear address is also the physical address. In virtual 8086 mode with paging enabled, the linear

address is translated to the physical address using the current page tables.

In protected mode, a segment register holds a **segment selector** containing a 13-bit index, a Table Indicator (TI) bit, and a two-bit requested privilege level (RPL) field as shown in Figure 2-3.

The Index points into a **descriptor table** in memory and selects one of 8192 (2¹³) segment descriptors contained in the descriptor table. A **segment descriptor** is an eight-byte value used to describe a memory segment by defining the segment base, the segment limit, and access control information. To address data within a segment, a 16-bit or 32-bit offset is added to the segment's base address. Once a segment selector has been loaded into a segment register, an instruction needs to specify the offset only.

The Table Indicator (TI) bit of the selector, defines which descriptor table the index points into. If TI=0, the index references the Global Descriptor Table (GDT). If TI=1, the index references the Local Descriptor Table (LDT). The GDT and LDT are described in more detail later in this chapter.



Figure 2-3. Segment Selector



Register Set

The Requested Privilege Level (RPL) field contains a 2-bit segment privilege level (00=most privileged, 11= least privileged). The RPL bits are used when the segment register is loaded to determine the Effective Privilege Level (EPL). If the RPL bits indicate less privilege than the program, the RPL overrides the current privilege level and the EPL is the lesser privilege level. If the RPL bits indicate more privilege than the program, the current privilege level overrides the RPL and again the EPL is the lesser privilege level.

When a segment register is loaded with a segment selector, the segment base, segment limit and access rights are also loaded from the descriptor table into a user-invisible or hidden portion of the segment register, i.e., cached on-chip. The CPU does not access the descriptor table again until

another segment register load occurs. If the descriptor tables are modified in memory, the segment registers must be reloaded with the new selector values.

The processor automatically selects a default segment register for memory references. Table 2-2 describes the selection rules. In general, data references use the selector contained in the DS register, stack references use the SS register and instruction fetches use the CS register. While some of these selections may be overridden, instruction fetches, stack operations, and the destination write of string operations cannot be overridden. Special segment override prefixes allow the use of alternate segment registers including the use of the ES, FS, and GS segment registers.

TYPE OF MEMORY REFERENCE	IMPLIED (DEFAULT) SEGMENT	SEGMENT OVERRIDE PREFIX
Code Fetch	CS	None
Destination of PUSH, PUSHF, INT, CALL,	SS	None
PUSHA instructions		
Source of POP, POPA, POPF, IRET,	SS	None
RET instuctions		
Destination of STOS, MOVS, REP	ES	None
STOS, REP MOVS instructions		
Other data references with effective		
address using base regesters of:		
EAX, EBX, ECX,	DS	CS, ES, FS, GS, SS
EDX, ESI, EDI		
EBP,ESP	SS	CS, DS, ES, FS, GS

Table 2-2. Segment Register Selection Rules

Register Set

2.3.1.3 Instruction Pointer Register

The Instruction Pointer (EIP) register contains the offset into the current code segment of the next instruction to be executed. The register is normally incremented with each instruction execution unless implicitly modified through an interrupt, exception or an instruction that changes the sequential execution flow (e.g., jump, call).

2.3.1.4 Flags Register

The Flags Register, EFLAGS, contains status information and controls certain operations on the Cx486DLC microprocessor. The lower 16 bits of this register are referred to as the FLAGS register that is used when executing 8086 or 80286 code. The flag bits are shown in Figure 2-4 and defined in Table 2-3.



Figure 2-4. EFLAGS Register



Table 2-3. EFLAGS Bit Definitions

BIT POSITION	NAME	FUNCTION
0	CF	Carry Flag: Set when a carry (addition) or borrow (subtraction) out of or into the most
		significant bit of the result occurs; cleared otherwise.
2	PF	Parity Flag: Set when the low-order 8 bits of the result contain an <i>even</i> number of ones;
		cleared otherwise.
4	AF	Auxiliary Carry Flag: Set when a carry (addition) or borrow (subtraction) out of or into bit
		position 3 of the result occurs; cleared otherwise.
6	ZF	Zero Flag: Set if result is zero; cleared otherwise.
7	SF	Sign Flag: Set equal to high-order bit of result (0 indicates positive, 1 indicates negative).
8	TF	Trap Enable Flag: Once set, a single-step interrupt occurs after the next instruction
		completes execution. TF is cleared by the single-step interrupt.
9	IF	Interrupt Enable Flag: When set, maskable interrupts (INTR input pin) are acknowledged
		and serviced by the CPU.
10	DF	Direction Flag: When cleared, DF causes string instructions to auto-increment (default) the
		appropriate index registers (ESI and/or EDI). Setting DF causes auto-decrement of the
		index registers to occur.
11	OF	Overflow Flag: Set if the operation resulted in a carry or borrow into the sign bit of the
		result but did not result in a carry or borrow out of the high-order bit. Also set if the
		operation resulted in a carry or borrow out of the high-order bit but did not result in a
		carry or borrow into the sign bit of the result.
12, 13	IOPL	I/O Privilege Level: While executing in protected mode, IOPL indicates the maximum
		current privilege level (CPL) permitted to execute I/O instructions without generating an
		exception 13 fault or consulting the I/O permission bit map. IOPL also indicates the
		maximum CPL allowing alteration of the IF bit when new values are popped into the
		EFLAGS register.
14	NT	Nested Task: While executing in protected mode, NT indicates that the execution of the
		current task is nested within another task.
16	RF	Resume Flag: Used in conjunction with debug register breakpoints. RF is checked at
		instruction boundaries before breakpoint exception processing. If set, any debug fault is
		ignored on the next instruction.
17	VM	Virtual 8086 Mode: If set while in protected mode, the microprocessor switches to virtual
		8086 operation handling segment loads as the 8086 does, but generating exception 13
		faults on privileged opcodes. The VM bit can be set by the IRET instruction (if current
		privilege level=0) or by task switches at any privilege level.
18	AC	Alignment Check Enable: In conjunction with the AM flag in CR0, the AC flag determines
		whether or not misaligned accesses to memory cause a fault. If AC is set, alignment faults
		are enabled.
In the second second	1	

2.3.2 System Register Set

The system register set (Figure 2-5) consists of registers not generally used by application programmers. These registers are typically employed by system level programmers who generate operating systems and memory management programs.

The **Control Registers** control certain aspects of the Cx486DLC microprocessor such as paging, coprocessor functions, and segment protection. When a paging exception occurs while paging is enabled, the control registers retain the linear address of the access that caused the exception.

The **Descriptor Table Registers** and the **Task Register** can also be referred to as system address or memory management registers. These registers consist of two 48-bit and two 16-bit registers. These registers specify the location of the data structures that control the segmentation used by the Cx486DLC microprocessor. Segmentation is one available method of memory management. The **Configuration Registers** are used to control the Cx486DLC on-chip cache operation and power management features. The cache and power management features can be enabled or disabled by writing to these registers. Noncacheable areas of physical memory are also defined through the use of these registers.

The **Debug Registers** provide debugging facilities for the Cx486DLC microprocessor and enable the use of data access breakpoints and code execution breakpoints.

The **Test Registers** provide a mechanism to test the contents of both the on-chip 1 KByte cache and the translation lookaside buffer (TLB). The TLB is used as a cache for translating linear addresses to physical addresses when paging is enabled. In the following sections, the system register set is described in greater detail.









2.3.2.1 Control Registers

The control registers, CR0 through CR3, are shown in Figure 2-6. The CR0 register contains system control flags which control operating modes and indicate the general state of the CPU. The lower 16 bits of CR0 are referred to as the machine status word (MSW). The CR0 bit definitions are described in Table 2-4. The reserved bits in the CR0 should not be modified.

When paging is enabled and a page fault is generated, the CR2 register retains the 32-bit

linear address of the address that caused the fault. CR3 contains the 20-bit base address of the page directory. The page directory must always be aligned to a 4 KByte page boundary, therefore, the lower 12 bits of CR3 should always be equal to zero.

When operating in protected mode, any program can read the control registers. However, only privilege level 0 (most privileged) programs can modify the contents of these registers.



Figure 2-6. Control Registers



Table 2-4. CRO Bit Definitions

BIT POSITION	NAME	FUNCTION
0	PE	Protected Mode Enable: Enables the segment based protection mechanism. If PE=1,
		protected mode is enabled. If PE=0, the CPU operates in real mode, with segment based
		protection disabled, and addresses are formed as in an 8086-class CPU.
1	MP	Monitor Processor Extension: If MP=1 and TS=1, a WAIT instruction causes fault 7. The
		TS bit is set to 1 on task switches by the CPU. Floating point instructions are not affected
		by the state of the MP bit. The MP bit should be set to one during normal operations.
2	EM	Emulate Processor Extension: If EM=1, all floating point instructions cause a fault 7.
3	TS	Task Switched: Set whenever a task switch operation is performed. Execution of a floating
		point instruction with TS=1 causes a device not available (DNA) fault. If MP=1 and TS=1,
		a WAIT instruction also causes a DNA fault.
4	1	Reserved: Do not attempt to modify.
5	0	Reserved: Do not attempt to modify.
16	WP	Write Protect: Protects read-only pages from supervisor write access. The 386-type CPU
		allows a read-only page to be written from privilege level 0-2. The Cx486DLC CPU is
]	compatible with the 386-type CPU when WP=0. WP=1 forces a fault on a write to a read-
		only page from any privilege level.
18	AM	Alignment Check Mask: If AM=1, the AC bit in the EFLAGS register is unmasked and
		allowed to enable alignment check faults. Setting AM=0 prevents AC faults from occurring.
		Reserved: Do not attempt to modify.
29	0	Cache Disable: If CD=1, no further cache fills occur. However, data already present in the
30	CD	cache continues to be used if the requested address hits in the cache. The cache must also
		be invalidated to completely disable any cache activity.
		Paging Enable Bit: If PG=1 and protected mode is enabled (PE=1), paging is enabled.
31	PG	

2.3.2.2 Descriptor Table Registers and Descriptors

Descriptor Table Registers

The Global, Interrupt and Local Descriptor Table Registers (GDTR, IDTR and LDTR), shown in Figure 2-7, are used to specify the location of the data structures that control segmented memory management. The GDTR, IDTR and LDTR are loaded using the LGDT, LIDT and LLDT instructions, respectively. The values of these registers are stored using the corresponding store instructions. The GDTR and IDTR load instructions are privileged instructions when operating in protected mode. The LDTR can only be accessed in protected mode.

48	16 15	0
BASE ADDRESS	LIMIT	GDTR
BASE ADDRESS	LIMIT	IDTR
	SELECTOR	LDTR

Figure 2-7. Descriptor Table Registers

The **Global Descriptor Table Register** (GDTR) holds a 32-bit base address and 16-bit limit for the Global Descriptor Table (GDT). The GDT is an array of up to 8192 8-byte descriptors. When a segment register is loaded from memory, the TI bit in the segment selector chooses either the GDT or the local descriptor table (LDT) to locate a descriptor. The index portion of the selector is used to locate a given descriptor within the descriptor table. The contents of the GDTR are completely visible to the programmer. The first descriptor in the GDT (location 0) is not used by the CPU and is referred to as the "null descriptor". If the GDTR is loaded while operating in 16-bit operand mode, the Cx486DLC accesses a 32-bit base value but the upper 8 bits are ignored resulting in a 24-bit base address.

The Interrupt Descriptor Table Register

(IDTR) holds a 32-bit base address and 16-bit limit for the Interrupt Descriptor Table (IDT). The IDT is an array of 256 8-byte interrupt descriptors, each of which is used to point to an interrupt service routine. Every interrupt that may occur in the system must have an associated entry in the IDT. The contents of the IDTR are completely visible to the programmer.

The **Local Descriptor Table Register** (LDTR) holds a 16-bit selector for the Local Descriptor Table (LDT). The LDT is an array of up to 8192 8-byte descriptors. When the LDTR is loaded, the LDTR selector field indexes an LDT descriptor that must reside in the global descriptor table (GDT). The contents of the selected descriptor



are cached on-chip in the hidden portion of the LDTR. The CPU does not access the GDT again until the LDTR is reloaded. If the LDT description is modified in memory in the GDT, the LDTR must be reloaded to update the hidden portion of the LDTR.

When a segment register is loaded from memory, the TI bit in the segment selector chooses either the GDT or the LDT to locate a segment descriptor. If TI = 1, the index portion of the selector is used to locate a given descriptor within the LDT. Each task in the system may be given its own LDT, managed by the operating system. The LDTs provide a method of isolating a given task's segments from other tasks in the system.

Descriptors

Descriptors are divided into three types: **Application Segment Descriptors** are used to define code, data and stack segments. **System Segment Descriptors** define an LDT segment or a TSS. **Gate Descriptors** define task gates, interrupt gates, trap gates and call gates.

Application Segment Descriptors can be located in either the LDT or GDT. System Segment Descriptors can only be located in the GDT. Dependent on the gate type, gate descriptors may be located in either the GDT, LDT or IDT. Figure 2-8 illustrates the descriptor format for both Application Segment Descriptors and System Segment Descriptors and Table 2-5 lists the corresponding bit definitions.

G D 0	V LIMIT 19-16	P DPL D TYPE BAS	E 23-16 +4
E 15-0		LIMIT 15-0	+0
	E 15-0	E 15-0	G D V LIMIT 19-10 P DPL T TTPL DAS 15-0 LIMIT 15-0 LI

Figure 2-8. Application and System Segment Descriptors

BIT POSITION	MEMORY OFFSET	NAME	DESCRIPTION
31-24	+4	BASE	Segment base address.
7-0	+4		32-bit linear address that points to the beginning of the segment.
31-16	+0		
19-16	+4	LIMIT	Segment limit.
15-0	+0		
23	+4	G	Limit granularity bit:
			0 = byte granularity, $1 = 4$ KBytes (page) granularity.
22	+4	D	Default length for operands and effective addresses.
			Valid for code and stack segments only: $0 = 16$ bit, $1 = 32$ -bit.
20	+4	AVL	Segment available.
15	+4	Р	Segment present.
14-13	+4	DPL	Descriptor privilege level.
12	+4	DT	Descriptor type:
			0 = system, $1 =$ application.
11-8	+4	TYPE	Segment type.
			System descriptor (DT = 0): 0010 = LDT descriptor 1001 = TSS descriptor, task not busy 1011 = TSS descriptor, task busy.
11		Е	Application descriptor (D1 = 1): 0 = data, 1 = executable.
10		C/D	 If E = 0: 0 = expand up, limit is upper bound of segment 1 = expand down, limit is lower bound of segment. If E = 1: 0 = non-conforming 1 = conforming (runs at privilege level of calling procedure).
9		R/W	If $E = 0$: 0 = non-readable. 1 = readable. If $E = 1$: 0 = non-writable. 1 = writable.
8		А	0 = not accessed, 1 = accessed.

Table 2-5. Segment Descriptor Bit Definitions



Gate Descriptors provide protection for executable segments operating at different privilege levels. Figure 2-9 illustrates the format for Gate Descriptors and Table 2-6 lists the corresponding bit definitions.

Task Gate descriptors are used to switch the CPU's context during a task switch. The selector portion of the Task Gate descriptor locates a Task State Segment. Task Gate descriptors can be located in the GDT, LDT or IDT. Interrupt Gate descriptors are used to enter a hardware interrupt service routine. Trap Gate descriptors are used to enter exceptions or software interrupt service routines. Trap Gate and Interrupt Gate descriptors can only be located in the IDT.

Call Gate descriptors are used to enter a procedure (subroutine) that executes at the same or a more privileged level. A Call Gate descriptor primarily defines the procedure entry point and the procedure's privilege level.

31 16	15	14 13	12	11 8	7			0	
OFFSET 31-16	Р	DPL	0	TYPE	0	0	0	PARAMETERS	+4
SELECTOR 15-0				OFFSET 15-0					+0
								13	, 707900

Figure 2-9. Gate Descriptor

Table 2-6. Gate Descriptor Bit Definitions

BIT POSITION	MEMORY OFFSET	NAME	DESCRIPTION
31-16	+4	OFFSET	Offset used during a call gate to calculate the branch target.
15-0	+0		
31-16	+0	SELECTOR	Segment selector used during a call gate to calculate the branch target.
15	+4	Р	Segment present.
14-13	+4	DPL	Descriptor privilege level.
11-8	+4	TYPE	Segment type:
			0100 = 16-bit call gate
			0101 = tack gate
			0110 = 16-bit interrupt gate
			0111 = 16-bit trap gate
			1100 = 32-bit call gate
			1110 = 32-bit interrupt gate
			1111 = 32-bit trap gate.
4-0	+4	Parameters	Number of 32-bit parameters to copy from the caller's stack to the called
			procedure's stack.

2.3.2.3 Task Register

The **Task Register** (TR) holds a 16-bit selector for the current **Task State Segment** (TSS) table as shown in Figure 2-10. The TR is loaded and stored via the LTR and STR instructions, respectively. The TR can only be accessed during protected mode and can only be loaded when the privilege level is 0 (most privileged).

15	0
SELECTOR	
	1708100

Figure 2-10. Task Register



When the TR is loaded, the TR selector field indexes a TSS descriptor that must reside in the global descriptor table (GDT). The contents of the selected descriptor are cached on-chip in the hidden portion of the TR. task. The TR points to the current TSS. The TSS can be either a 286-type 16-bit TSS or a 386/486-type 32-bit TSS as shown in Figures 2-11 and 2-12. An I/O permission bit map is referenced in the 32-bit TSS by the I/O Map Base Address.

During task switching, the processor saves the current CPU state in the TSS before starting a new

· .				
31 16	15	0		
I/O MAP BASE ADDRESS	000000000000000000 T	+64h		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SELECTOR FOR TASK'S LDT	+60h		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GS	+5Ch		
000000000000000000	FS	+58h		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DS	+54h		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SS	+50h		
· 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CS	+4Ch		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ES	+48h		
EL	DI	+44h		
ES	51	+40h		
EB	SP	+3Ch		
ES	SP	+38h		
EB	EBX			
ED	DX	+30h		
EC	Х	+2Ch		
EA	X	+28h		
EFL	EFLAGS			
EI	EIP			
CF	3	+1Ch		
0000000000000000000	SS for CPL = 2	+18h		
ESP for C	CPL = 2	+14h		
000000000000000000000	SS tor CPL = 1	+10h		
ESP for C	ESP for CPL = 1			
000000000000000000000000000000000000000	SS for CPL = 0	+8h		
ESP for C	CPL = 0	+4h		
	BACK LINK (OLD TSS SELECTOR)	+0h		
0 = RESERVED.		1708200		

Figure 2-11. 32-Bit Task State Segment (TSS) Table

Register Set 🛃

SELECTOR FOR TASK'S LDT	+2Ah
DS	+28h
SS	+26h
CS	+24h
ES	+22h
DI	+20h
SI	+1Eh
BP	+16h
SP	+1Ah
BX	+18h
DX	+16h
CX	+14h
AX	+12h
FLAGS	+10h
IP	+Eh
SP FOR PRIVILEGE LEVEL 2	+Ch
SS FOR PRIVILEGE LEVEL 2	+Ah
SP FOR PRIVILEGE LEVEL 1	+8h
SS FOR PRIVILEGE LEVEL 1	+6h
SP FOR PRIVILEGE LEVEL 0	+4h
SS FOR PRIVILEGE LEVEL 0	+2h
BACK LINK (OLD TSS SELECTOR)	+0h
· · · · · · · · · · · · · · · · · · ·	1708800

Figure 2-12. 16-Bit Task State Segment (TSS) Table



2.3.2.4 Configuration Registers

The Cx486DLC provides six internal registers used to configure the internal cache and to enable or disable cache control and power management pins. These registers do not exist on any 80X86 microprocessors. Four of the registers are dedicated to defining non-cacheable areas of memory and the remaining two registers are used for Cx486DLC cache control and power management control as shown in Table 2-7.

Access to the Configuration Registers is achieved by writing the address (referred to as the index) of the register to I/O port 22h. I/O port 23h is then accessed to read or write data from or to the configuration register. Accesses to the on-chip configuration registers do not generate external I/O bus cycles. However, each I/O port 23h operation must be preceded by an I/O port 22h operation, otherwise the second and later I/O port 23h operations are directed off-chip and produce external I/O bus cycles. Accesses to I/O port 22h with an index outside of the C0-CFh range also result in external I/O cycles and do not affect the on-chip configuration registers.

REGISTER NAME	REGISTER INDEX	NUMBER OF BITS IN REGISTER
CCR0	C0h	8
Configuration Control 0		
CCR1	Clh	8
Configuration Control 1		-
Reserved	C2h - C3h	-
NCR1	C4h - C6h	24
Non-Cacheable Region 1	1	
NCR2	C7h - C9h	24
Non-Cacheable Region 2		
NCR3	CAh - CCh	24
Non-Cacheable Region 3		
NCR4	CDh - CFh	24
Non-Cacheable Region 4		
Reserved	D0h - FFh	-

Table 2-7. Configuration Registers Index Assignments

Bit assignments for the configuration registers are listed in Table 2-8. The non-cacheable regions are defined by a starting address and a block size. The non-cacheable region block size ranges from 4 KByte to 4 GByte as shown in Table 9. The starting address of the non-cacheable region is restricted to block size boundary alignment. For example, a 128 KByte non-cacheable block is allowed to have a starting address of 0 KB, 128 KB, 256 KB, etc. This relationship between block size and starting address is true for all block sizes except 4 GBytes. When the block size is set to 4 GBytes, all physical memory is non-cacheable regardless of the setting of the starting address.

REGISTER NAME	REGISTER INDEX	BITS	DESCRIPTION
Configuration Control	C0h	0	NC0: If = 1, sets the first 64 KBytes at each 1 MByte boundary as
(CCR0)			non-cacheable.
4		1	NC1: If = 1, sets 640 KBytes to 1 MByte region as non-cacheable.
		2	A20M: If = 1, enables A20M# input pin.
		3	KEN: If $= 1$, enables KEN# input pin.
		4	FLUSH: If $= 1$, enables FLUSH# input pin.
		5	BARB: If $=1$ enables flushing of internal cache when hold state is
		,	entered.
		6	CO: Selects cache organization:
			0 = 2-way set associative
			1 = direct-mapped
		7	SUSPEND: If = 1, enables SUSP# input and SUSPA# output pins.
			If = 0, output SUSPA# floats.
Configuration Control	Clh	0	RPL: If = 1, enables output pins RPLSET and RPLVAL#.
(CCR1)			If = 0, outputs RPLSET and RPLVAL# float.
		7 - 1	Reserved.
Non-Cacheable	C4h	7 - 0	Address bits A31 - A24 of Region 1 starting address.
Region 1	C5h	7 - 0	Address bits A23 - A16 of Region 1 starting address.
· · · · · · · · · · · · · · · · · · ·	C6h	7 - 4	Address bits A15 - A12 of Region 1 starting address.
		3 - 0	Region 1 Block Size (Table 2-8A).
Non-Cacheable	C7h	7 - 0	Address bits A31 - A24 of Region 2 starting address.
Region 2	C8h	7 - 0	Address bits A23 - A16 of Region 2 starting address.
	C9h	7 - 4	Address bits A15 - A12 of Region 2 starting address.
		3 - 0	Region 2 Block Size (Table 2-8A).
Non-Cacheable	CAh	7 - 0	Address bits A31 - A24 of Region 3 starting address.
Region 3	CBh	7 - 0	Address bits A23 - A16 of Region 3 starting address.
	CCh	7 - 4	Address bits A15 - A12 of Region 3 starting address.
		3 - 0	Region 3 Block Size (Table 2-8A).
Non-Cacheable	CDh	7 - 0	Address bits A31 - A24 of Region 4 starting address.
Region 4	CEh	7 - 0	Address bits A23 - A16 of Region 4 starting address.
	CFh	7 - 4	Address bits A15 - A12 of Region 4 starting address.
		3 - 0	Region 4 Block Size (Table 2-8A).

Table 2-8. Configuration Registers Bit Assignments

Note: All bits are cleared to 0 at reset, except C6h. C6h defaults to 0Fh to set the first non-cacheable region size = 4 GBytes.



BITS 3-0	BLOCK SIZE	BITS 3-0	BLOCK SIZE
0h	Disabled	. 8h	512 KBytes
lh	4 KBytes	9h	1 MBytes
2h	8 KBytes	Ah	2 MBytes
3h	16 KBytes	Bh	4 MBytes
4h	32 KBytes	Ch	8 MBytes
5h	64 KBytes	Dh	16 MBytes
6h	128 KBytes	Eh	32 MBytes
7h	256 KBytes	Fh	4 GBytes

Table 2.0	Non-Cacheable	Perions	Block	Size	Field
1apie 2 -7.	Non-cacheable	Regions	DIOCK	SIZE	rieiu

2.3.2.5 Debug Registers

Six debug registers (DRO-DR3, DR6 and DR7), shown in Figure 13, support debugging on the Cx486DLC. Memory addresses loaded in the debug registers, referred to as "breakpoints", generate a debug exception when a memory access of the specified type occurs to the specified address. A breakpoint can be specified for a particular kind of memory access such as a read or a write. Code and data breakpoints can also be set allowing debug exceptions to occur whenever a given data access (read or write) or code access (execute) occurs. The size of the debug target can be set to 1-byte, 2bytes, or 4-bytes. The debug registers are accessed via MOV instructions which can be executed only at privilege level 0.

33 10	22 98	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 0	9	8	7	6	5	4	3	2	1	0	
LEN 3	R/W 3	I	EN 2	R/	/W 2	LE 1	N	R/	W	LI (EN 0	R	w o	0	0	G D	0 0	0 0	G E	L E	G 3	L 3	G 2	L 2	G 1	L 1	G 0	L 0	DR7
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											DR6																		
BREAKPOINT 3 LINEAR ADDRESS										DR																			
BREAKPOINT 2 LINEAR ADDRESS									DR																				
BREAKPOINT 1 LINEAR ADDRESS											DRI																		
BREAKPOINT 0 LINEAR ADDRESS										DR																			

Figure 2-13. Debug Registers

The debug address registers DR0 - DR3 each contain the linear address for one of four possible breakpoints. Each breakpoint is further specified by bits in the debug control register (DR7). For each breakpoint address in DR0-DR3, there are corresponding fields L, R/W, and LEN in DR7 that specify the type of memory access associated with the breakpoint. The R/W field can be used to specify instruction execution as well as data access breakpoints. Instruction execution breakpoints are always taken before execution of the instruction that matches the breakpoint.

The debug status register (DR6) reflects conditions that were in effect at the time the debug exception occurred. The contents of the DR6 register are not automatically cleared by the processor after a debug exception occurs and, therefore, should be cleared by software at the appropriate time. Table 2-10 lists the bit definitions for the DR6 and DR7 registers.

REGISTER	FIELD	NUMBER OF BITS	DESCRIPTION
DR6	Bi	1	Bi is set by the processor if the conditions described by DRi,
			R/Wi, and LENi occurred when the debug exception occurred,
			even if the breakpoint is not enabled via the Gi or Li bits.
	BT	1	BT is set by the processor before entering the debug handler if a
			task switch has occurred to a task with the T bit in the TSS set.
	BS	1	BS is set by the processor if the debug exception was triggered
			by the single-step execution mode (TF flag in EFLAGS set).
DR7	R/Wi	2	Applies to the DRi breakpoint address register:
			00 - Break on instruction execution only
			01 - Break on data writes only
			10 - Not used
			11 - Break on data reads or writes.
	LENi	2	Applies to the DRi breakpoint address register:
			00 - One byte length
			01 - Two byte length
			10 - Not used
			11 - Four byte length.
	Gi	1	If set to a 1, breakpoint in DRi is globally enabled for all tasks
			and is not cleared by the processor as the result of a task switch.
	Li	1	If set to a 1, breakpoint in DRi is locally enabled for the current
			task and is cleared by the processor as the result of a task switch.
	GD	1	Global disable of debug register access. GD bit is cleared
			whenever a debug exception occurs.

Table 2-10. DR6 and DR7 Field Definitions


Code execution breakpoints may also be generated by placing the breakpoint instruction (INT 3) at the location where control is to be regained. The single-step feature may be enabled by setting the TF flag in the EFLAGS register. This causes the processor to perform a debug exception after the execution of every instruction.

2.3.2.6 Test Registers

The five test registers, shown in Figure 2-14, are used in testing the CPU's translation look-aside buffer (TLB) and on-chip cache. TR6 and TR7 are used for TLB testing, and TR3-TR5 and used for cache testing.

TLB Test Registers

The Cx486DLC TLB is a four-way set associative memory with eight entries per set. Each TLB entry consists of a 24-bit tag and 20-bit data. The 24-bit tag represents the high-order 20 bits of the linear address, a valid bit, and three attribute bits. The 20-bit data portion represents the upper 20 bits of the physical address that corresponds to the linear address.

TR6 is the TLB Test Command Register. TR6 contains a command bit, the upper 20 bits of a linear address, a valid bit and the attribute bits used in the test operation. The contents of TR6 are used to create the 24-bit TLB tag during both write and read (TLB lookup) test operations. The command bit defines whether the test operation is a read or a write.

TR7 is the TLB Test Data Register. TR7 contains the upper 20 bits of the physical address (TLB data field), two LRU bits and a control bit. During TLB write operations, the physical address in TR7 is written into the TLB entry selected by the contents of TR6. During TLB lookup operations, the TLB data selected by the contents of TR6 is loaded into TR7.

Tables 2-11 and 2-12 list the bit definitions for the TR6 and TR7 registers.



Figure 2-14. Test Registers

Table 2-11. TR6 and TR7 Bit De	efinitions
--------------------------------	------------

REGISTER NAME	BIT POSITION	DESCRIPTION
TR6	31-12	Linear address.
		TLB lookup: The TLB is interrogated per this address. If one and only one match
		occurs in the TLB, the rest of the fields in TR6 and TR7 are updated per the matching
		TLB entry.
		TLB write: A TLB entry is allocated to this linear address.
	11	Valid bit (V).
		TLB write: If set, indicates that the TLB entry contains valid data. If clear, target
		entry is invalidated.
	10-9	Dirty attribute bit and its complement (D, D#). (Refer to Table 2-11A).
	8-7	User/supervisor attribute bit and its complement (U, U#). (Refer to Table 2-11A).
	6-5	Read/write attribute bit and its complement (R, R#). (Refer to Table 2-11A).
	0	Command bit (C).
		If = 0: TLB write.
		If = 1: TLB lookup.
TR7	31-12	Physical address.
		TLB lookup: data field from the TLB.
		TLB write: data field written into the TLB.
	11	Page-level cache disable bit (PCD).
		Corresponds to the PCD bit of a page table entry.
	10	Page-level cache write-through bit (PWT).
		Corresponds to the PWT bit of a page table entry.
	9-7	LRU bits.
		TLB lookup: LRU bits associated with the TLB entry prior to the TLB lookup.
		TLB write: ignored.
	4 ·	PL bit.
		TLB lookup: If = 1, read hit occurred. If = 0, read miss occurred.
		TLB write: If = 1, REP field is used to select the set. If = 0, the pseudo-LRU
		replacement algorithm is used to select the set.
	3-2	. Set selection (REP).
		TLB lookup: If $PL = 1$, set in which the tag was found. If $PL = 0$, undefined data.
		TLB write: If PL = 1, selects one of the four sets for replacement. If PL=0, ignored.



BIT (B)	BIT COMPLEMENT (B#)	EFFECT ON TLB LOOKUP	EFFECT ON TLB WRITE
0	0	Do not match.	Undefined.
0	1	Match if the bit is 0.	Clear the bit.
1	0	Match if the bit is 1.	Set the bit.
1	1	Match is the bit is 1 or 0.	Undefined.

Table 2-11/	A. TR6	Attribute	Bit Pairs
-------------	--------	-----------	------------------

Cache Test Registers

The Cx486DLC on-chip cache is a two-way set associative memory with 128 entries per set. Each TLB entry consists of a 23-bit tag, 32-bit data, and four valid bits. The 23-bit tag represents the high-order 23 bits of the physical address. The 32-bit data represents the four bytes of data currently in memory at the physical address represented by the tag. The four valid bits indicate which of the four data bytes actually contain valid data. The Cx486DLC contains three test registers that allow testing of its internal cache. Using these registers, cache test writes and reads may be performed. Cache test reads allow inspection of the data, valid bits and the LRU bit for the cache entry. Cache test writes cause the data in TR3 to be written to the selected set and line in the cache. For data to be written to the allocated line, the valid bits for the line must be set prior to the write of the data. Bit definitions for the cache test registers are shown in Table 2-12.

Table 2-12. TR3-TR5 Bit Definitions

REGISTER NAME	BIT POSITION	DESCRIPTION
TR3	31-10	Cache data.
		Cache read: data accessed from the cache.
		Cache write: to be written into the cache.
TR4	31-9	Tag address.
		Cache read: tag address from which data is read.
;		Cache write: data written into the tag address of the selected line.
	7	LRU.
		Cache read: the LRU bit associated with the cache line.
		Cache write: ignored.
	6-3	Valid bits.
		Cache reads: four valid bits for the accessed line (one bit per byte).
		Cache writes: valid bits written into the line.
TR5	10-4	Line Selection. Selects one of 128 lines.
	2	
	2	Set selection.
		If $= 0$: set 0 is selected.
		II = 1: set 1 is selected.
	1-0	Control bits. These bits control reading or writing the cache.
		If = 00: Ignored.
		If = 01: Cache write.
		If = 10: Cache read.
	·	If = 11: Cache flush (marks all entries as invalid).



2.4 Address Spaces

The Cx486DLC can directly address either memory or I/O space. Figure 2-15 illustrates the range of addresses available for memory address space and I/O address space. For the Cx486DLC, the addresses for physical memory range between 0000 0000h and FFFF FFFFh (4 GBytes). The accessible I/O addresses space ranges between 0000 0000h and 0000 FFFFh (64 KBytes). The coprocessor communication space exists in upper I/O space between 8000 00F8h and 8000 00FFh. These coprocessor I/O ports are automatically accessed by the CPU whenever an ESC opcode is executed. The I/O locations 22h and 23h are used for Cx486DLC configuration register access.



Figure 2-15. Memory and I/O Address Spaces

PRELIMINARY

2.4.1 I/O Address Space

The Cx486DLC I/O address space is accessed using IN and OUT instructions to addresses referred to as "ports". The accessible I/O address space is 64 KBytes and can be accessed as 8-bit, 16-bit or 32-bit ports. The execution of any IN or OUT instruction causes the M/IO# pin to be driven low, thereby selecting the I/O space instead of memory space for loading or storing data. The upper 8 address bits are always driven low during IN and OUT instruction port accesses.

The Cx486DLC configuration registers reside within the I/O address space at port addresses 22h and 23h and are accessed using the standard IN and OUT instructions. The configuration registers are modified by writing the index of the configuration register to port 22h and then transferring the data through port 23h. Accesses to the on-chip configuration registers do not generate external I/ O cycles. However, each port 23h operation must be preceded by a port 22h write with a valid index value. Otherwise the second and later port 23h operations are directed off-chip and generate external I/O cycles without modifying the on-chip configuration registers. Also, writes to port 22h outside of the Cx486DLC index range (C0h to CFh) result in external I/O cycles and do not effect the on-chip configuration registers. Reads of port 22h are always directed off-chip.

2.4.2 Memory Address Space

The Cx486DLC directly addresses up to 4 GBytes of physical memory. Memory address space is accessed as bytes, words (16-bits) or doublewords (32-bits). Words and doublewords are stored in consecutive memory bytes with the low-order byte located in the lowest address. The physical address of a word or doubleword is the byte address of the low-order byte. With the Cx486DLC, memory can be addressed using nine different addressing modes. These addressing modes are used to calculate an offset address often referred to as an effective address. Depending on the operating mode of the CPU, the offset is then combined using memory management mechanisms to create a physical address that actually addresses the physical memory devices.

Memory management mechanisms on the Cx486DLC consist of segmentation and paging. Segmentation allows each program to use several independent, protected address spaces. Paging supports a memory subsystem that simulates a large address space using a small amount of RAM and disk storage for physical memory. Either or both of these mechanisms can be used for management of the Cx486DLC memory address space.

2.4.2.1 Offset Mechanism

The offset mechanism computes an offset (effective) address by adding together up to three values: a base, an index and a displacement. The base, if present, is the value in one of eight 32-bit general registers at the time of the execution of the instruction. The index, like the base, is a value that is determined from one of the 32-bit



general registers (except the ESP register) when the instruction is executed. The index differs from the base in that the index is first multiplied by a scale factor of 1, 2, 4 or 8 before the summation is made. The third component added to the memory address calculation is the displacement which is a value of up to 32-bits in length supplied as part of the instruction. Figure 2-16 illustrates the calculation of the offset address.

Nine valid combinations of the base, index, scale factor and displacement can be used with the Cx486DLC instruction set. These combinations are listed in Table 2-13. The base and index both refer to contents of a register as indicated by [Base] and [Index].



Figure 2-16. Offset Address Calculation

ADDRESSING MODE	BASE	INDEX	SCALE FACTOR (SF)	DISPLACEMENT (DP)	OFFSET ADDRESS (OA) CALCULATION
Direct				X	OA = DP
Register Indirect	x				OA = [BASE]
Based	x			X	OA = [BASE] + DP
Index		x		Х	OA = [INDEX] + DP
Scaled Index		x	x	х	OA = ([INDEX] * SF) + DP
Based Index	x	x			OA = [BASE] + [INDEX]
Based Scaled	х	x	х		OA = [BASE] + ([INDEX] * SF)
Index					
Based Index with	x	x		X	OA = [BASE] + [INDEX] + DP
Displacement					
Based Scaled	х	x	x	x	OA = [BASE] + ([INDEX] * SF) + DP
Index with					
Displacement					

Table 2-13. Memory Addressing Modes

PRELIMINARY

2.4.2.2 Real Mode Memory Addressing

In real mode operation, the Cx486DLC only addresses the lowest 1 MByte (2²⁰) of memory. To calculate a physical memory address, the 16-bit segment base address located in the selected segment register is multiplied by 16 and then the 16-bit offset address is added. The resulting 20-bit address is then extended with 12 zeros in the upper address bits to create the 32-bit physical address. Figure 2-17 illustrates the real mode address calculation. Physical addresses beyond 1 MByte cause a segment limit overrun exception.

The addition of the base address and the offset address may result in a carry. Therefore, the resulting address may actually contain up to 21 significant address bits that address memory in the first 64 KBytes above 1 MByte.

2.4.2.3 Protected Mode Memory Addressing

In protected mode three mechanisms calculate a physical memory address (Figure 2-18).

- **Offset Mechanism** that produces the offset or effective address as in real mode.
- Selector Mechanism that produces the base address.
- Optional Paging Mechanism that translates a linear address to the physical memory address.

The offset and base address are added together to produce the linear address. If paging is not used, the linear address is used as the physical memory address. If paging is enabled, the paging mechanism is used to translate the linear address into the physical address. The offset mechanism is described earlier in this section and applies to both real and protected mode. The selector and paging mechanisms are described in the following paragraphs.



Figure 2-17. Real Mode Address Calculation



Figure 2-18. Protected Mode Address Calculation

Selector Mechanism

Memory is divided into an arbitrary number of segments, each containing usually much less than the 2^{32} byte (4 GByte) maximum.

The six segment registers (CS, DS, SS, ES, FS and GS) each contain a 16-bit selector that is used when the register is loaded to locate a segment descriptor in either the global descriptor table (GDT) or the local descriptor table (LDT). The segment descriptor defines the base address, limit

and attributes of the selected segment and is cached on the Cx486DLC as a result of loading the selector. The cached descriptor contents are not visible to the programmer. When a memory reference occurs in protected mode, the linear address is generated by adding the segment base address in the hidden portion of the segment register to the offset address. If paging is not enabled, this linear address is used as the physical memory address. Figure 2-19 illustrates the operation of the selector mechanism.



Figure 2-19. Selector Mechanism

PRELIMINARY

Paging Mechanism

The paging mechanism supports a memory subsystem that simulates a large address space with a small amount of RAM and disk storage. The paging mechanism either translates a linear address to its corresponding physical address or generates an exception if the required page is not currently present in RAM. When the operating system services the exception, the required page is loaded into memory and the instruction is then restarted. Pages are always 4 KBytes in size and are aligned to 4 KByte boundaries.

A page is addressed by using two levels of tables as illustrated in Figure 2-20. The upper 10 bits of the 32-bit linear address are used to locate an entry in the **page directory table**. The page directory table acts as a 32-bit master index to up to 1K individual second-level page tables. The selected entry in the page directory table, referred to as the directory table entry, identifies the starting address of the second-level **page table**. The page directory table itself is a page and is therefore aligned to a 4 KByte boundary. The physical address of the current page directory is stored in the CR3 control register, also referred to as the Page Directory Base Register (PDBR).

Bits 12-21 of the 32-bit linear address, referred to as the Page Table Index, locate a 32-bit entry in the second-level page table. This Page Table Entry (PTE) contains the base address of the desired page frame. The second-level page table addresses up to 1K individual page frames. A second-level page table is 4 KBytes in size and is itself a page. The lower 12 bits of the 32-bit linear address, referred to as the Page Frame Offset (PFO), locate the desired data within the page frame.

Since the page directory table can point to 1K page tables, and each page table can point to 1K of page frames, a total of 1M of page frames can be implemented. Since each page frame contains 4 KBytes, up to 4 GBytes of virtual memory can be addressed by the Cx486DLC with a single page directory table.



In addition to the base address of the page table or the page frame, each Directory Table Entry or Page Table Entry contains attribute bits and a present bit as illustrated in Figure 2-21 and listed in Table 2-14.



Figure 2-20. Paging Mechanism



Figure 2-21. Directory and Page Table Entry (DTE and PTE) Format

BIT POSITION	FIELD NAME	DESCRIPTION	
. 31 - 12	BASE	Specifies the base address of the page or page table.	
	ADDRESS		
11 - 9		Undefined and available to the programmer.	
8 - 7		Reserved and not available to the programmer.	
6	D	Dirty Bit. If set, indicates that a write access has occurred to the	
		page (PTE only, undefined in DTE).	
5	А	Accessed Flag. If set, indicates that a read access or write access has	
		occurred to the page.	
4	PCD	Page Caching Disable Flag. If set, indicates that the page is not	
		cacheable in the on-chip cache.	
3		Reserved and not available to the programmer.	
2	U/S	User/Supervisor Attribute. If set (user), page is accessible at all privilege	
		levels. If clear (supervisor), page is accessible only when	
		CPL ≤=2.	
1	W/R	Write/Read Attribute. If set (write), page is writable. If clear (read),	
		page is read only.	
0	Р	Present Flag. If set, indicates that the page is present in RAM memory,	
		and validates the remaining DTE/PTE bits. If clear, indicates that the	
		page is not present in memory and the remaining DTE/PTE bits can be	
		used by the programmer.	

Table 2-14. Directory and Page Table Entry (DTE and PTE) Bit Definitions

If the present bit (P) is set in the DTE, the page table is present and the appropriate page table entry is read. If P=1 in the corresponding PTE (indicating that the page is in memory), the accessed and dirty bits are updated (if necessary) and the operand is fetched. Both accessed bits are set (DTE and PTE), if necessary, to indicate that the table and the page have been used to translate a linear address. The dirty bit (D) is set before the first write is made to a page. The present bits must be set to validate the remaining bits in the DTE and PTE. If either of the present bits are not set, a page fault is generated when the DTE or PTE is accessed. If P=0, the remaining DTE/PTE bits are available for use by the operating system. For example, the operating system can use these bits to record where on the hard disk the pages are located. A page fault is also generated if the memory reference violates the page protection attributes.



Translation Look-Aside Buffer

The translation look-aside buffer (TLB) is a cache for the paging mechanism and replaces the two-level page table lookup procedure for cache hits. The TLB is a four-way set associative 32-entry page table cache that automatically keeps the most commonly used page table entries in the processor. The 32-entry TLB, coupled with a 4K page size, results in coverage of 128 KBytes of memory addresses.

The TLB must be flushed when entries in the page tables are changed. The TLB is flushed whenever the CR3 register is loaded. An individual entry in the TLB can be flushed using the INVLPG instruction.

2.5 Interrupts and Exceptions

An interrupt or exception changes the sequential flow of a program by transferring program control to a service routine. Both software and hardware interrupts can occur. Software interrupts occur as the result of execution of an INT instruction. Hardware interrupts occur in response to an external interrupt request on the non-maskable interrupt (NMI) or maskable interrupt (INTR) input pins. Exceptions occur as the result of the execution of an instruction that provokes an exception condition. For example, an illegal opcode or a stack fault generates an exception.

When the Cx486DLC services an interrupt or exception, the current program's address and flags are pushed onto the stack to allow resumption of execution of the interrupted program. In protected mode, the processor also saves an error code for some exceptions. Program control is then transferred to the interrupt handler (also called the interrupt service routine). Upon execution of an IRET at the end of the service routine, program execution resumes at the interrupted instruction.

The Cx486DLC accepts up to 256 different interrupts. Each interrupt has a corresponding vector. The vector number is used by the Cx486DLC to locate an entry in the interrupt descriptor table (IDT). In real mode, each IDT entry is a four-byte far pointer to the entry point of the corresponding interrupt service routine. In protected mode, each IDT entry is an eight-byte descriptor. The IDTR register specifies the beginning address and limit of the IDT. Following reset, the IDTR contains a base address of 0h with a limit of 3FFh.

The IDT can be located anywhere in physical memory as determined by the IDTR register. The IDT may contain different types of descriptors: interrupt gates, trap gates and task gates. Interrupt gates are used mostly to enter a hardware interrupt handler. Trap gates are generally used to enter an exception interrupt handler or software interrupt handler. If an interrupt gate is used, the Interrupt Enable Flag (IF) in the EFLAGS register is cleared before the interrupt handler is entered. Task gates are used to make the transition to a new task.

Exceptions and the hardware NMI have assigned vectors in the range from 0-31, as shown in Table 2-15. Not all of these first 32 vectors are used by the Cx486DLC, however, unassigned vectors are reserved and should not be used. The vectors for the hardware INTR interrupts are generated by external hardware. In response to an unmasked INTR, the Cx486DLC issues interrupt acknowledge bus cycles used to read the value of the vector from external hardware. Any vector in the range from 32 to 255 may be used. Software INT instructions include the vector as part of the instruction opcode.

2.5.1 Exceptions

Exceptions can be classified in three different categories depending on the way they are reported and if the instruction which first caused the exception can be restarted. Table 2-15 lists the exception type for each of the Cx486DLC exceptions.

Fault exceptions are reported for the current instruction. The instruction is nullified and the fault is reported with the CPU in a state which permits the faulting instruction to be restarted.

Trap exceptions are reported immediately after the execution of the instruction that caused the exception. The instruction pointer restored after execution of the service routine points to the instruction following the instruction that caused the trap. Software interrupt instructions also operate like trap exceptions.

Abort exceptions are caused by a very severe system error. The catastrophic nature of the error does not always allow sufficient information to determine the precise location of the instruction causing the problem and does not allow restart of the program.

INTERRUPT VECTOR	FUNCTION	EXCEPTION TYPE
0	Divide error	FAULT
1	Debug exception	TRAP*
2	NMI interrupt	
3	Breakpoint	TRAP
4	Interrupt on overflow	TRAP
5	BOUND range exceeded	FAULT
6	Invalid opcode	FAULT
7	Device not available	FAULT
8	Double fault	ABORT
9	Coprocessor segment overrun	ABORT
10	Invalid TSS	FAULT
11	Segment not present	FAULT
12	Stack fault	FAULT
13	General protection fault	FAULT
14	Page fault	FAULT/TRAP
15	Reserved	
16	Coprocessor error	FAULT
17	Alignment check exception	FAULT
18-31	Reserved	
32-255	Maskable hardware interrupts	TRAP
0-255	Programmed interrupt	TRAP

 Table 2-15. Interrupt Vector Assignments

*Note: Some debug exceptions may report both traps on the previous instruction and faults on the next instruction.



2.5.1.1 Exceptions in Real Mode

Many of the exceptions described in Table 2-15 are not applicable in real mode. Exceptions 10, 11, and 14 do not occur in real mode. Other exceptions have slightly different meanings in real mode as listed in Table 2-16.

VECTOR NUMBER	PROTECTED MODE FUNCTION	REAL MODE FUNCTION
8	Double fault	Interrupt table limit overrun.
10	Invalid TSS	
11	Segment not present	
12	Stack fault	SS segment limit overrun.
13	General protection fault	CS, DS, ES, FS, GS segment limit overrun.
14	Page fault	

Table 2-16. Exception Changes in Real Mode

Note: -- = does not occur

2.5.1.2 Error Codes

When operating in protected mode, the following exceptions generate a 16-bit error code:

Double Fault Alignment Check Invalid TSS Segment Not Present Stack Fault General Protection Fault Page Fault The error code format is shown in Figure 2-22 and the error code bit definitions are listed in Table 2-17. Bits 15-3 (selector index) are not meaningful if the error code was generated as the result of a page fault. The error code is always zero for double faults and alignment check exceptions.



Figure 2-22. Error Code Format

PRELIMINARY

FAULT TYPE	SELECTOR INDEX (BITS 15-3)	\$2 (BIT 2)	S1 (BIT 1)	SO (BIT O)
Page Fault	Reserved	Fault caused by:	Fault occurred	Fault occurred during:
		0 = not present page.	during:	0 = supervisor access.
		1 = page-level	0 = read access.	1 = user access.
		protection vioation.	1 = write access.	
IDT Fault	Index of faulty	Reserved 1 If		If set exception
	IDT selector			occurred while trying
				to invoke exception or
				hardware interrupt
				handler.
Segment	Index of faulty	TI bit of faulty	0	If set exception
Fault	selector	selector		occurred while trying
				to invoke exception or
				hardware interrupt
				handler.

Table 2-17. Error Code Bit Definitions



2.5.2 Hardware Interrupts

Hardware interrupts are classified as either maskable or non-maskable. In most cases, hardware interrupts are serviced after the current instruction is completed. After the interrupt handler is finished, execution continues in the original program with the instruction immediately following the interrupted instruction.

Non-maskable interrupts provide a method of servicing very high priority interrupts. When the NMI input is asserted, the CPU automatically transfers program control to the interrupt service routine corresponding to vector 2. Since the interrupt vector is fixed and is supplied internally, no interrupt acknowledge bus cycles are performed.

While executing the NMI service routine, the Cx486DLC microprocessor does not service any further NMI requests until an interrupt return (IRET) instruction is executed or the processor is reset. If another NMI occurs while currently servicing an NMI, its presence is saved for servicing after execution of the next IRET instruction. It is recommended that an interrupt gate be used for the NMI in order to disable nested maskable interrupts. Execution of an IRET instruction in the maskable interrupt handler allows the NMI to be re-enabled.

Hardware maskable interrupts occur when the INTR pin is asserted and the Interrupt Enable Flag (IF) bit is set to 1 in the EFLAGS register. The processor only responds to maskable interrupts between instructions (string instructions have an interrupt window between memory moves that allows interrupts during long string moves). When an interrupt occurs, the processor reads an 8-bit vector supplied by external system hardware. This vector selects which of the 256 possible interrupt handlers is executed in response to the interrupt.

2.5.3 Software Interrupts

The third type of interrupt/exception for the Cx486DLC microprocessor is the software interrupt. An INT n instruction causes the processor to execute the interrupt service routine pointed to by the nth vector in the interrupt table. Execution of the interrupt service routine occurs regardless of the state of the IF flag in the EFLAGS register.

The one-byte INT 3, or breakpoint interrupt, is a particular case of the two-byte INT n interrupt. By inserting this one-byte instruction in a program, the user can set breakpoints in his program that can be used during debug.

The last type of software interrupt is the singlestep trap. The single-step feature is enabled by setting the TF flag in the EFLAGS register. This causes the processor to generate a debug exception after the execution of every instruction.

2.5.4 Interrupt and Exception Priorities

Hardware interrupts are generated external to the CPU. Maskable interrupts produced on the INTR pin and non-maskable interrupts produced on the NMI input are recognized between instructions. When NMI and maskable INTR interrupts are both detected at the same instruction boundary, the Cx486DLC microprocessor services the NMI interrupt first.

Exceptions are generated internal to the CPU. The Cx486DLC checks for exceptions in parallel with instruction decoding and execution. Several exceptions can result from a single instruction. However, only one exception is generated upon each attempt to execute the instruction. Each exception service routine should make the appropriate corrections to the instruction and then

Inte	rrup	ts a	nC -	xce	pľi	ons

the pages where the TSS resides is not currently in

As the Cx486DLC executes instructions, it follows a consistent policy for prioritizing exceptions and

hardware interrupts as listed in Table 2-18.

PRIORITY	DESCRIPTION	NOTES
1	Debug traps and faults from previous	Includes single-step trap and data breakpoints
	instruction.	specified in the debug registers.
2	Debug traps for next instruction.	Includes instruction execution breakpoints
		specified in the debug registers.
3	Non-maskable hardware interrupt.	Caused by NMI asserted.
4	Maskable hardware interrupt.	Caused by INTR asserted and $IF = 1$.
5	Faults resulting from fetching the next	Includes segment not present, general protection
	instruction.	fault and page fault.
6	Faults resulting from instruction decoding.	Includes illegal opcode, instruction too long, or
		privilege violation.
7	WAIT instruction and $TS = 1$ and $MP = 1$.	Device not available exception generated.
8	ESC instruction and $EM = 1$ or $TS = 1$.	Device not available exception generated.
9	Coprocessor error exception.	Caused by ERROR# asserted.
10	Segmentation faults (for each memory	Includes segment not present, stack fault, and
	reference required by the instruction) that	general protection fault.
	prevent transferring the entire memory	
	operand.	
11	Page Faults that prevent transferring the	
	entire memory operand.	· ·
12	Alignment check fault.	

Table 2-18. Interrupt and Exception Priorities

memory.

restart the instruction. In this way, exceptions can be serviced until the instruction executes properly.

The Cx486DLC supports instruction restart after

partially not present. A TSS can be partially not present if the TSS is not page aligned and one of

all faults, except when an instruction causes a task switch to a task whose task state segment (TSS) is



2.6 Shutdown and Halt

The **halt instruction** (HLT) stops program execution and prevents the processor from using the local bus until restarted. The Cx486DLC then enters a low-power suspend mode. NMI, INTR with interrupts enabled (IF bit in EFLAGS=1), or RESET forces the CPU out of the halt state. If interrupted, the saved code segment and instruction pointer specify the instruction following the HLT.

Shutdown occurs when a severe error is detected that prevents further processing. An NMI input can bring the processor out of shutdown if the IDT limit is large enough to contain the NMI interrupt vector (at least 000Fh) and the stack has enough room to contain the vector and flag information (i.e., stack pointer is greater than 0005h). Otherwise, shutdown can only be exited by a processor reset.

2.7 Protection

Segment protection and page protection are safeguards built into the Cx486DLC protected mode architecture which deny unauthorized or incorrect access to selected memory addresses. These safeguards allow multitasking programs to be isolated from each other and from the operating system. Page protection is discussed earlier in this chapter in section 2.4. This section concentrates on segment protection.

Selectors and descriptors are the key elements in the segment protection mechanism. The segment base address, size, and privilege level are established by a segment descriptor. Privilege levels control the use of privileged instructions, I/O instructions and access to segments and segment descriptors. Selectors are used to locate segment descriptors. Segment accesses are divided into two basic types, those involving code segments (e.g, control transfers) and those involving data accesses. The ability of a task to access a segment depends on:

- the segment type
- the instruction requesting access
- the type of descriptor used to define the segment
- the associated privilege levels (described below).

Data stored in a segment can be accessed only by code executing at the same or a more privileged level. A code segment or procedure can only be called by a task executing at the same or a less privileged level.

2.7.1 Privilege Levels

The values for privilege levels range between 0 and 3. Level 0 is the highest privilege level (most privileged), and level 3 is the lowest privilege level (least privileged). The privilege level in real mode is effectively 0.

The **Descriptor Privilege Level** (DPL) is the privilege level defined for a segment in the segment descriptor. The DPL field specifies the minimum privilege level needed to access the memory segment pointed to by the descriptor.

The **Current Privilege Level** (CPL) is defined as the current task's privilege level. The CPL of an executing task is stored in the hidden portion of the code segment register and essentially is the DPL for the current code segment.

The **Requested Privilege Level** (RPL) specifies a selector's privilege level and is used to distinguish between the privilege level of a routine actually accessing memory (the CPL), and the privilege

level of the original requestor (the RPL) of the memory access. The lesser of the RPL and CPL is called the effective privilege level (EPL). Therefore, if RPL = 0 in a segment selector, the effective privilege level is always determined by the CPL. If RPL = 3, the effective privilege level is always 3 regardless of the CPL.

For a memory access to succeed, the effective privilege level (EPL) must be at least as privileged as the descriptor privilege level (EPL \leq DPL). If the EPL is less privileged than the DPL (EPL > DPL), a general protection fault is generated. For example, if a segment has a DPL = 2, an instruction accessing the segment only succeeds if executed with an EPL \leq 2.

2.7.2 I/O Privilege Levels

The **I/O Privilege Level** (IOPL) allows the operating system executing at CPL=0 to define the least privileged level at which IOPL-sensitive instructions can unconditionally be used. The IOPL-sensitive instructions include CLI, IN, OUT, INS, OUTS, REP INS, REP OUTS, and STI. Modification of the IF bit in the EFLAGS register is also sensitive to the I/O privilege level.

The IOPL is stored in the EFLAGS register. An I/O permission bit map is available as defined by the 32-bit Task State Segment (TSS). Since each task can have its own TSS, access to individual I/O

ports can be granted through separate I/O permission bit maps.

If CPL \leq IOPL, IOPL-sensitive operations can be performed. If CPL > IOPL, a general protection fault is generated if the current task is associated with a 16-bit TSS. If the current task is associated with a 32-bit TSS and CPL > IOPL, the CPU consults the I/O permission bitmap in the TSS to determine on a port-by-port basis whether or not I/O instructions (IN, OUT, INS, OUTS, REP INS, REP OUTS) are permitted, and the remaining IOPL-sensitive operations generate a general protection fault.

2.7.3 Privilege Level Transfers

A task's CPL can be changed only through intersegment control transfers using gates or task switches to a code segment with a different privilege level. Control transfers result from exception and interrupt sevicing and from execution of the CALL, JMP, INT, IRET and RET instructions.

There are five types of control transfers that are summarized in Table 2-19. Control transfers can be made only when the operation causing the control transfer references the correct descriptor type. Any violation of these descriptor usage rules causes a general protection fault.



TYPE OF CONTROL TRANSFER	OPERATION TYPES	DESCRIPTOR REFERENCED	DESCRIPTOR TABLE
Intersegment within the same privilege level.	JMP, CALL, RET, IRET*	Code Segment	GDT or LDT
Intersegment to the same or a more	CALL	Call Gate	GDT or LDT
privileged level.	Interrupt Instruction,	Trap or Interrupt	IDT
Interrupt within task (could change CPL	Exception, External	Gate	
level).	Interrupt		
Intersegment to a less privileged level	RET, IRET*	Code Segment	GDT or LDT
(changes task CPL).			
Task Switch via TSS	CALL, JMP	Task State Segment	GDT
Task Switch via Task Gate	CALL, JMP	Task Gate	GDT or LDT
	IRET**, Interrupt	Task Gate	IDT
	Instruction, Exception,	÷	
	External Interrupt		

Table 2-19.	Descriptor Ty	pes Used for	Control Transfer
-------------	----------------------	--------------	-------------------------

* NT (Nested Task bit in EFLAGS) = 0

** NT (Nested Task bit in EFLAGS) = 1

Any control transfer that changes the CPL within a task results in a change of stack. The initial values for the stack segment (SS) and stack pointer (ESP) for privilege levels 0, 1, and 2 are stored in the TSS. During a JMP or CALL control transfer, the SS and ESP are loaded with the new stack pointer and the previous stack pointer is saved on the new stack. When returning to the original privilege level, the RET or IRET instruction restores the less-privileged stack.

2.7.3.1 Gates

Gate descriptors provide protection for privilege transfers among executable segments. Gates are used to transition to routines of the same or a more privileged level. Call gates, interrupt gates and trap gates are used for privilege transfers within a task. Task gates are used to transfer between tasks.

Gates conform to the standard rules of privilege. In other words, gates can be accessed by a task if the effective privilege level (EPL) is the same or more privileged than the gate descriptor's privilege level (DPL).

2.7.4 Initialization and Transition To Protected Mode

The Cx486DLC microprocessor switches to Real Mode immediately after RESET. While operating in real mode, the system tables and registers should be initialized. The GDTR and IDTR must point to a valid GDT and IDT, respectively. The size of the IDT should be at least 256 bytes, and the GDT must contain descriptors which describe the initial code and data segments.

The processor can be placed in protected mode by setting the PE bit in the CRO register. After enabling protected mode, the CS register should be loaded and the instruction decode queue should be flushed by executing an intersegment JMP. Finally, all data segment registers should be initialized with appropriate selector values.

2.8 Virtual 8086 Mode

Both Real Mode and Virtual 8086 (V86) Mode are supported by the Cx486DLC CPU allowing execution of 8086 application programs and 8086 operating systems. V86 Mode allows the execution of 8086-type applications, yet still permits use of the Cx486DLC protection mechanism. V86 tasks run at privilege level 3. Upon entry, all segment limits are set to FFFFh (64K) as in real mode.

2.8.1 Memory Addressing

While in V86 mode, segment registers are used in an identical fashion to Real Mode. The contents of the segment register are multiplied by 16 and added to the offset to form the segment base linear address.

The Cx486DLC CPU permits the operating system to select which programs use the V86 address mechanism and which programs use protected mode addressing for each task.

The Cx486DLC also permits the use of paging when operating in V86 mode. Using paging, the 1-MByte address space of the V86 task can be mapped to anywhere in the 4-GByte linear address space of the Cx486DLC CPU. As in real mode, linear addresses that exceed 1 MByte cause a segment limit overrun exception.

The paging hardware allows multiple V86 tasks to run concurrently, and provides protection and operating system isolation. The paging hardware must be enabled to run multiple V86 tasks or to relocate the address space of a V86 task to physical address space greater than 1 MByte.

2.8.2 Protection

All V86 tasks operate with the least amount of privilege (level 3) and are subject to all of the Cx486DLC protected mode protection checks. As a result, any attempt to execute a privileged instruction within a V86 task results in a general protection fault.

In V86 mode, a slightly different set of instructions are sensitive to the I/O privilege level (IOPL) than in protected mode. These instructions are: CLI, INT n, IRET, POPF, PUSHF, and STI. The INT3, INTO and BOUND variations of the INT instruction are not IOPL sensitive.



2.8.3 Interrupt Handling

To fully support the emulation of an 8086-type machine, interrupts in V86 mode are handled as follows. When an interrupt or exception is serviced in V86 mode, program execution transfers to the interrupt service routine at privilege level 0 (i.e., transition from V86 to protected mode occurs) and the VM bit in the EFLAGS register is cleared. The protected mode interrupt service routine then determines if the interrupt came from a protected mode or V86 application by examining the VM bit in the EFLAGS image stored on the stack. The interrupt service routine may then choose to allow the 8086 operating system to handle the interrupt or may emulate the function of the interrupt handler. Following completion of the interrupt service routine, an IRET instruction restores the EFLAGS register (restores VM=1) and segment selectors and control returns to the interrupted V86 task.

2.8.4 Entering and Leaving V86 Mode

V86 mode is entered from protected mode by either executing an IRET instruction at CPL = 0 or by task switching. If an IRET is used, the stack must contain an EFLAGS image with VM=1. If a task switch is used, the TSS must contain an EFLAGS image containing a 1 in the VM bit position. The POPF instruction cannot be used to enter V86 mode since the state of the VM bit is not affected. V86 mode can only be exited as the result of an interrupt or exception. The transition out must use a 32-bit trap or interrupt gate which must point to a non-conforming privilege level 0 segment (DPL = 0), or a 32-bit TSS. These restrictions are required to permit the trap handler to IRET back to the V86 program.



3. BUS INTERFACE

3.1 Overview

The following paragraphs describe the Cx486DLC input and output signals. The discussion of these signals is arranged by functional groups as shown in Figure 3-1. Table 3-1 gives a brief description of each of the Cx486DLC signals.



Figure 3-1. Cx486DLC Functional Signal Groupings

PRELIMINARY



SIGNAL	SIGNAL NAME	SIGNAL GROUP
A20M#	ADDRESS BIT 20 MASK	
A31-A2	ADDRESS BUS LINES	Address Bus
ADS#	ADDRESS STROBE	Bus Cycle Control
BE3# - BEO#	BYTE ENABLES	Address Bus
BS16#	BUS SIZE 16	Bus Cycle Control
BUSY#	PROCESSOR EXTENSION BUSY	Coprocessor Interface
CLK2	2X CLOCK INPUT	
D31-D0	DATA BUS	
D/C#	DATA/CONTROL	Bus Cycle Definition
ERROR#	PROCESSOR EXTENSION ERROR	Coprocessor Interface
FLUSH#	CACHE FLUSH	Internal Cache Interface
INTR	MASKABLE INTERRUPT REQUEST	Interrupt Control
HLDA	HOLD ACKNOWLEDGE	Bus Arbitration
HOLD	HOLD REQUEST	Bus Arbitration
LOCK#	BUS LOCK	Bus Cycle Definition
KEN#	CACHE ENABLE	Internal Cache Interface
M/IO#	MEMORY/INPUT-OUTPUT	Bus Cycle Definition
NA#	NEXT ADDRESS REQUEST	Bus Cycle Control
NMI	NON-MASKABLE INTERRUPT REQUEST	Interrupt Control
PEREQ	PROCESSOR EXTENSION REQUEST	Coprocessor Interface
READY#	BUS READY	Bus Cycle Control
RESET	RESET	
RPLSET	REPLACEMENT SET	Internal Cache Interface
RPLVAL#	REPLACEMENT SET VALID Internal Cache Interface	
SUSP#	SUSPEND REQUEST Power Management	
SUSPA#	SUSPEND ACKNOWLEDGE	Power Management
W/R#	WRITE/READ	Bus Cycle Definition

Table 3-1. Cx486DLC Signal Summary

The "#" (pound) symbol following a signal name indicates that when the signal is in its active (asserted) state, the signal is at a logic low level. When the # is not present at the end of a signal name, the logic high level represents the active state. The following two sections describe the signals and their functional timing characteristics. Additional signal information may be found in Chapter 4, Electrical Specifications. Chapter 4 documents the DC and AC characteristics for the signals including voltage levels, propagation delays, setup times and hold times. Specified setup and hold times must be met for proper operation of the Cx486DLC.

3.2 Signal Descriptions3.2.1 2X Clock Input

The **2X Clock Input (CLK2)** signal is the basic timing reference for the Cx486DLC microprocessor. The CLK2 input is internally divided by two to generate the internal processor clock. The external CLK2 is synchronized to a known phase of the internal processor clock by the falling edge of the RESET signal. External timing parameters are defined with respect to the rising edge of CLK2.

3.2.2 Reset

Reset is an active high input signal that, when asserted, suspends all operations in progress and places the Cx486DLC into a reset state. RESET is a level-sensitive synchronous input and must meet specified setup and hold times to be recognized by the Cx486DLC properly. The Cx486DLC begins executing instructions at physical address location FFFF FFF0h approximately 400 CLK2s after RESET is driven inactive (low). While RESET is active all other input pins are ignored. The remaining signals are initialized to their reset state during the internal processor reset sequence. The reset signal states for the Cx486DLC are shown in Table 3-2.

Table 3-2. Signal States During Reset

SIGNAL NAME	SIGNAL STATE DURING RESET	
A20M#	Ignored	
A31-A2	1	
ADS#	1	
BE3# - BE0#	0	
BS16#	Ignored	
BUSY#	Ignored	
D31-D0	Float	
D/C#	1	
ERROR#	Ignored	
FLUSH#	Ignored	
HLDA	0	
HOLD	Ignored	
INTR	Ignored	
KEN#	Ignored	
LOCK#	1	
М/ІО#	0	
NA#	Ignored	
NMI	Ignored	
PEREQ	Ignored	
READY#	Ignored	
RESET	Input Recognized	
RPLSET	Float	
RPLVAL#	Float ,	
SUSP#	Ignored	
SUSPA#	Float	
W/R#	0	





3.2.3 Address Bus

The **Address Bus (A31-A2)** signals are threestate outputs that provide physical memory or I/O port addresses. All address lines can be used for addressing physical memory allowing a 4-GByte address space (0000 0000h to FFFF FFFh). During I/O port accesses, except for coprocessor accesses, A31-A16 are driven low. This allows for a 64 KByte I/O address space (0000 0000h to 0000 FFFFh).

During coprocessor I/O accesses, A30 - A16 are driven low and A31 is driven high to allow it to be used by external logic to generate a coprocessor select signal. Consequently, for coprocessor I/O cycles the Cx486DLC drives address 8000 00F8h with command transfers and address 8000 00FCh with data transfers. Address lines A31 - A2 float while the CPU is in hold acknowledge.

Byte Enables (BE3# - BE0#), shown in Table 3-3, are three-state outputs that determine which bytes within the 32-bit data bus will be transferred during a memory or I/O access. During a memory write, one or both of the upper bytes (D and C) of the data bus may be duplicated in the lower bytes (B and A) of the bus. This duplication is dependent on BE3#-BE0# as listed in Table 3-4.

Table 3-3. Byte Enable Line Definitions

BYTE ENABLE LINE	BYTE TRANSFERRED
BEO#	D7 - D0
BE1#	D15 - D8
BE2#	D23 - D16
BE3#	D31 - D24

BE3#-BEO#	D31-D24	D23-D16	D15-D8	D7-D0	DUPLICATED DATA
0000	D	С	В	А	no
0001	D	С	В	x	no
0011	D	С	D	С	yes
0111	D	х	D	x	yes
1000	х	С	В	А	no
1001	х	С	В	x	no
1011	х	С	x	С	yes
1100	х	х	В	A	no
1101	х	X	В	x	no
1110	x	х	x	A	no

Table 3-4. Write Duplication as a Function of BE3# - BEO#

Note: BE3#-BE0# combinations not listed, do not

occur during Cx486DLC bus cycles

A = logical write data D7-D0

B = logical write data D15-D8

C = logical write data D23-D16

D = logical write data D31-D24

x = not defined

Generating A1-A0 using BE3#-BE0# can be achieved by using the following equations:

$$A0 = (BE0\# \bullet BE2\#) + (BE0\# \bullet \overline{BE1\#})$$

A1 = $BEO# \bullet BE1#$

The relationship between A1-A0 and BE3#-BE0# is shown in Table 3-5.

Table 3-5. Generating A1-A0 Using BE3#-BEO#

A31-A2	A1	AO	BE3#	BE2#	BE1#	BEO#
	0	0	X	Х	Х	0
	0	1	x	х	0	1
	1	0	x	0	1	1
	1	1	0	1	1	1

x = don't care

3.2.4 Data Bus

The **Data Bus (D31 - D0)** signals are three-state bidirectional signals which provide the data path between the Cx486DLC and external memory and I/O devices. The data bus inputs data during memory read, I/O read and interrupt acknowledge cycles and outputs data during memory and I/O write cycles. Data read operations require that specified data setup and hold times be met for correct operation. The data bus signals are high active and float while the CPU is in a hold acknowledge state.

3.2.5 **Bus Cycle Definition**

The bus cycle definition signals consist of four three-state outputs (M/IO#, D/C#, W/R#, LOCK#). These outputs define the bus cycle type for the operation being performed as listed in Table 3-6. M/IO#, D/C# and W/R# are the primary bus cycle definition signals and are valid

when ADS# (Address Strobe) is active. During non-pipelined cycles, the LOCK# output is driven valid along with M/IO#, D/C# and W/R#. During pipelined addressing, LOCK# is driven valid at the beginning of the bus cycle, which is after ADS# becomes active for that cycle. The bus cycle definition signals are active low and float while the Cx486DLC is in a hold acknowledge state.

Memory/IO (M/IO#) distinguishes between memory and I/O operations. This signal indicates that the current bus cycle is a memory read or write. When M/IO# is not asserted the current bus cycle is an I/O read or write.

Data/Control (D/C#) distinguishes between data and control operations. This signal indicates that the current bus cycle is a data transfer to or from memory or I/O. When D/C# is not asserted the current bus cycle involves a control function such as halt, interrupt servicing or code fetch.

Write/Read (W/R#) distinguishes between write and read bus cycles. This signal indicates that the current bus cycle is a write to memory or I/O. When W/R# is not asserted the current bus cycle is a memory or I/O read operation.

LOCK# is an active low output which, when asserted, indicates that other system bus masters are denied access to control of the system bus. The LOCK# signal may be explicitly activated during bus operations by including the LOCK prefix on certain instructions. LOCK# is always asserted during descriptor updates, interrupt acknowledge sequences and when executing the XCHG instruction. The Cx486DLC does not enter the hold acknowledge state in response to HOLD while the LOCK# input is active.



M/10#	D/C#	W/R#	LOCK#	BUS CYCLE TYPE	
0	0	0	0	Interrupt Acknowledge	
0	0	0	1		
0	0.	1	X		
0	1	X	0		
0	1	0	1	I/O Data Read	
0	1	1	1	I/O Data Write	
1	0	X	0		
1	0	0	1	Memory Code Read	
1	0	1	1	Halt: A31 - A2 = 0h, BE3# - BE0# = 1011	
				Shutdown: A31 - A2 = 0h, BE3# - BE0# = 1110	
1	1	0	0	Locked Memory Data Read	
1	1	0	1	Memory Data Read	
1	1	1	0	Locked Memory Data Write	
1	1	1	1	Memory Data Write	

Table 3-6. Bus Cycle Types

X = don't care, -- = does not occur

3.2.6 Bus Cycle Control

The bus cycle control signals (ADS#, BS16#, NA#, READY#) allow the Cx486DLC to indicate the beginning of a bus cycle and allow system hard-ware to control address pipelining, bus cycle termination timing, and bus sizing.

Address Strobe (ADS#) is an active low, threestate output which indicates that the Cx486DLC has driven a valid address (A31 - A2, BE3# - BEO#) and bus cycle definition (M/IO#, D/C#,W/R#) on the appropriate Cx486DLC output pins. During nonpipelined bus cycles, ADS# is active for the first clock of the bus cycle. During address pipelining, ADS# is asserted during the previous bus cycle and remains asserted until READY# is returned for that cycle. ADS# floats while the Cx486DLC is in a hold acknowledge state. **Ready (READY#)** is an active low input which is driven by the system hardware to indicate that the current bus cycle can be terminated. During a read cycle, assertion of READY# indicates that the system hardware has presented valid data to the CPU. When READY# is sampled active, the Cx486DLC latches the input data and terminates the cycle. During a write cycle, READY# assertion indicates that the system hardware has accepted the Cx486DLC output data. READY# must be asserted to terminate every bus cycle, including halt and shutdown indication cycles.

Next Address Request (NA#) is an active low input used to request address pipelining. Assertion of this input by the system hardware indicates it is prepared to accept new bus cycle definition and address signals (M/IO#, D/C#, W/R#, A31-A2, BE3# - BE0#) from the microprocessor even if the current bus cycle has not been

PRELIMINARY

terminated by assertion of READY#. If the Cx486DLC has an internal bus request pending and the NA# input is sampled active, the next bus definition and address signals are driven onto the bus.

Bus Size 16 (BS16#) is an active low input that allows connection of the 32-bit Cx486DLC data bus to an external 16-bit data bus. When this input is activated, the microprocessor performs multiple bus cycles to couple read and write accesses from devices that cannot provide (accept) 32 bits of data in a single cycle. During bus cycles with BS16# active, data is transferred using data bus signals D15-D0 only.

3.2.7 Interrupt Control

The interrupt control input signals (INTR, NMI) allow the execution of the Cx486DLC's current instruction stream to be interrupted and suspended.

Maskable Interrupt Request (INTR) is an active high level-sensitive input which causes the processor to suspend execution of the current instruction stream and begin execution of an interrupt service routine. The INTR input can be masked (ignored) through the Flags Register IF bit. When not masked, the Cx486DLC responds to the INTR input by performing two locked interrupt acknowledge bus cycles. The second interrupt acknowledge cycle reads an 8-bit value, the interrupt vector, from an external interrupt controller. The 8-bit interrupt vector indicates the interrupt level that caused generation of the INTR and is used by the CPU to determine the beginning address of the interrupt service routine. To assure recognition of the INTR request, INTR

must remain active until the start of the first interrupt acknowledge cycle.

Non-maskable Interrupt (NMI) Request is a rising edge sensitive input which causes the processor to suspend execution of the current instruction stream and begin execution of an NMI interrupt service routine. The NMI interrupt service request cannot be masked by software. Asserting NMI causes an interrupt which internally supplies interrupt vector 2h to the CPU core. External interrupt acknowledge cycles are not necessary since the NMI interrupt vector is supplied internally.

Once NMI processing has started, no additional NMIs are processed until after execution of the next IRET instruction (typically at the end of the NMI service routine). If NMI is re-asserted prior to execution of the IRET instruction, one and only one NMI rising edge is stored and is processed after execution of the next IRET. If an unmasked INTR occurs during the NMI service routine, the INTR is serviced and execution returns to the NMI service routine following the next IRET. If a HALT instruction is executed within the NMI service routine, the Cx486DLC restarts execution only in response to RESET or an unmasked INTR. NMI does not restart CPU execution under this condition.

The Cx486DLC samples NMI at the beginning of each phase 2. To assure recognition, NMI must be inactive for at least eight CLK2 periods and then be active for at least eight CLK2 periods. Additionally, specified setup and hold times must be met to guarantee recognition at a particular clock edge.





3.2.8 Internal Cache Interface

The internal cache interface signals (KEN#, FLUSH#, RPLSET, RPLVAL#) are used to indicate cache status and control caching activity.

Cache Enable (KEN#) is an active low input which indicates that the data being returned during the current cycle is cacheable. When KEN# is active and the Cx486DLC is performing a cacheable code fetch or memory data read cycle, the cycle is transformed into a cache fill. Use of the KEN# input to control cacheability is optional. The non-cacheable region registers can also be used to control cacheability. Memory addresses specified by the non-cacheable region registers are not cacheable regardless of the state of KEN#. *I/O* accesses, locked reads and interrupt acknowledge cycles are never cached.

During any 32-bit cache fill cycle with KEN# asserted, the Cx486DLC ignores the state of the byte enables (BE3# - BEO#) and always writes four bytes of data into the cache. If BS16# is asserted during a cache fill cycle that requires two 16-bit transfers and KEN# is active, KEN# must be asserted for both 16-bit cycles to cause a cache fill to occur. The KEN# input is ignored following reset and can be enabled using the KEN bit in the CCR0 configuration register. **Cache Flush (FLUSH#)** is an active low input which invalidates (flushes) the entire cache. Use of FLUSH# to maintain cache coherency is optional. The cache may also be invalidated during each hold acknowledge cycle by setting the BARB bit in the CCR0 configuration register. The FLUSH# input is ignored following reset and can be enabled using the FLUSH bit in the CCR0 configuration register.

Replacement Set (RPLSET) is an output indicating which set in the cache is currently undergoing a line replacement. This signal is meaningful only when the internal cache is configured as two-way set associative. The RPLSET output is disabled (three-state) following reset and can be enabled using the RPL bit in the CCR1 configuration register.

Replacement Set Valid (RPLVAL#) is an active low output driven during a cache fill cycle to indicate that RPLSET is valid for the current cycle. RPLVAL# and RPLSET provide external hardware the capability of monitoring the cache LRU replacement algorithm. The RPLVAL# output is disabled (three-state) following reset and can be enabled using the RPL bit in the CCR1 configuration register.

3.2.9 Address Bit 20 Mask

Address Bit 20 Mask (A20M#) is an active low input which causes the Cx486DLC to mask (force low) physical address bit 20 when driving the external address bus or performing an internal cache access. Asserting A20M# emulates the 1 MByte address wrap around that occurs on the 8086. The A20 signal is never masked when paging is enabled regardless of the state of the A20M# input. The A20M# input is ignored following reset and can be enabled using the A20M bit in the CCR0 configuration register.

3.2.10 Coprocessor Interface

The data bus, address bus and bus cycle definition signals, as well as the coprocessor interface signals (PEREQ, BUSY#, ERROR#), are used to control communication between the Cx486DLC and a coprocessor. Coprocessor or ESC opcodes are decoded by the Cx486DLC and the opcode and operands are then transferred to the coprocessor via I/O port accesses to addresses 8000 00F8h, and 8000 00FCh. 8000 00F8h functions as the control port address and 8000 00FCh is used for operand transfers. Additional handshaking is provided using the three dedicated control signals described below.

Coprocessor Request (PEREQ) is an active high input which indicates the coprocessor is ready to transfer data to or from the CPU. The coprocessor may assert PEREQ in the process of executing a coprocessor instruction. The Cx486DLC internally stores the current coprocessor opcode and performs the correct data transfers to support coprocessor operations using PEREQ to synchronize the transfer of required operands. PEREQ is internally connected to a pull-down resistor to prevent this signal from floating active when left unconnected.

Coprocessor Busy (BUSY#) is an active low input from the coprocessor which indicates to the Cx486DLC that the coprocessor is currently executing an instruction and is not yet able to accept another opcode. When the Cx486DLC processor encounters a WAIT instruction or any coprocessor instruction which operates on the coprocessor stack (e.g. load, pop, arithmetic operation), BUSY# is sampled. BUSY# is continually sampled and must be recognized as inactive before the CPU will supply the coprocessor with another instruction. However, the following coprocessor instructions are allowed to execute even if BUSY# is active since these instructions are used for coprocessor initialization and exception clearing:

FNINIT

FNCLEX

BUSY# is internally connected to a pull-up resistor to prevent it from floating active when left unconnected.

Coprocessor Error (ERROR#) is an active low input used to indicate that the coprocessor generated an error during execution of a coprocessor instruction. ERROR# is sampled by the Cx486DLC processor whenever a coprocessor instruction is executed. If ERROR# is sampled active, the processor generates exception 16 which is then serviced by the exception handling software.



Certain coprocessor instructions do not generate an exception 16 even if ERROR# is active. These instructions, which involve clearing coprocessor error flags and saving the coprocessor state, are listed below:

> FNINIT FNCLEX FNSTSW FNSTCW FNSTENV FNSAVE

ERROR# is internally connected to a pull-up resistor to prevent it from floating active when left unconnected.

3.2.11 Bus Arbitration

The bus arbitration (HOLD, HLDA) signals allow the Cx486DLC to relinquish control of its local bus when requested by another bus master device. Once the processor has relinquished its bus (three-stated), the bus master device can then drive the local bus signals.

Hold Request (HOLD) is an active high input used to indicate that another bus master requests control of the local bus. After recognizing the HOLD request and completing the current bus cycle or sequence of locked bus cycles, the Cx486DLC responds by floating (three-state) the local bus and asserting the hold acknowledge (HLDA) output. A31-A2, ADS#, BE3#-BE0#, D31-D0, D/C#, LOCK#, M/IO#, RPLSET, RPLVAL# and W/R# are floated while HLDA is asserted.

Once HLDA is asserted, the bus remains granted to the requesting bus master until HOLD becomes inactive. When the Cx486DLC recognizes HOLD is inactive, it simultaneously drives the local bus and drives HLDA inactive. External pull-up resistors may be required on some of the Cx486DLC tri-state outputs to guarantee that they remain inactive while in a hold acknowledge state.

The HOLD input is not recognized while RESET is active. If HOLD is asserted while RESET is active, RESET has priority and the Cx486DLC places the bus into an idle state instead of a hold acknowledge state. The HOLD input is also recognized during suspend mode provided the CLK2 input has not been stopped. HOLD is level-sensitive and must meet specified setup and hold times for correct operation.

Hold Acknowledge (HLDA) is an active high output which indicates that the Cx486DLC is in a hold acknowledge state and has relinquished control of its local bus. While in the hold acknowledge state, the Cx486DLC drives HLDA active and continues to drive SUSPA#. The other Cx486DLC outputs, A31-A2, ADS#, BE3#-BE0#, D31-D0, D/C#, LOCK#, M/IO#, RPLSET, RPLVAL# and W/R# are in a high-impedance state allowing the requesting bus master to drive these signals. If the on-chip cache can satisfy bus requests, the Cx486DLC continues to operate during hold acknowledge states.

The processor deactivates HLDA when the HOLD request is driven inactive. The Cx486DLC stores one NMI rising edge during a hold acknowledge state for processing after HOLD is inactive. The FLUSH# input is also recognized during a hold acknowledge state. If SUSP# is asserted during a hold acknowledge state, the Cx486DLC may or may not enter suspend mode depending on the state of the internal execution pipeline. Table 3-7 summarizes the state of the Cx486DLC output signals during hold acknowledge.

SIGNAL NAME	SIGNAL STATE DURING HOLD ACKNOWLEDGE		
A20M#	Recongnized Internally		
A31-A2	Float		
ADS#	Float		
BE3# - BE0#	Float		
BS16#	Ignored		
BUSY#	Ignored		
D31-D0	Float		
D/C#	Float		
ERROR#	Ignored		
FLUSH#	Input Recognized		
HLDA	1		
HOLD	Input Recognized		
INTR	Ignored		
KEN#	Ignored		
LOCK#	Float		
M/IO#	Float		
NA#	Ignored		
NMI	Input Recognized		
PEREQ	Ignored		
READY#	Ignored		
RESET	Input Recognized		
RPLSET	Float		
RPLVAL#	Float		
SUSP#	Input Recognized		
SUSPA#	Driven		
W/R#	Float		

Table 3-7. Signal States During Hold Acknowledge

3.2.12 Power Management

Two power management signals allow the Cx486DLC to enter and exit suspend mode. Suspend mode can also be entered as the result of

executing a HALT instruction. Suspend mode circuitry allows the Cx486DLC to consume minimal power while maintaining the entire internal CPU state.

Suspend Request (SUSP#) is an active low input which requests that the Cx486DLC enter suspend mode. After recognizing SUSP# is active, the processor completes execution of the current instruction, any pending decoded instructions and associated bus cycles. In addition, the Cx486DLC waits for the coprocessor to indicate a not busy condition (BUSY# = 1) before entering suspend mode and asserting suspend acknowledge (SUSPA#). During suspend mode, internal clocks are stopped and only the logic associated with monitoring RESET, HOLD and FLUSH# remains active. With SUSPA# asserted, the CLK2 input to the Cx486DLC can be stopped in either phase. Stopping the CLK2 input further reduces current consumption of the Cx486DLC.

To resume operation, the CLK2 input is restarted (if stopped), followed by deassertion of the SUSP# input. The processor then resumes instruction fetching and begins execution in the instruction stream at the point it had stopped. The SUSP# input is level-sensitive and must meet specified setup and hold times to be recognized at a particular clock edge. The SUSP# input is ignored following reset and can be enabled using the SUSP bit in the CCR0 configuration register.

The **Suspend Acknowledge (SUSPA#)** output indicates that the Cx486DLC has entered suspend mode as a result of SUSP# assertion or execution of a HALT instruction. If SUSPA# is asserted and the CLK2 input is switching, the Cx486DLC continues to recognize RESET, HOLD and FLUSH#. If suspend mode was entered as the result of a HALT instruction, the



Cx486DLC also continues to monitor the NMI input and an unmasked INTR input. Detection of INTR or NMI forces the Cx486DLC to exit suspend mode and begin execution of the appropriate interrupt service routine. The CLK2 input to the processor may be stopped after SUSPA# has been asserted to further reduce the current consumption of the Cx486DLC. The SUSPA# output is disabled (floated) following reset and can be enabled using the SUSP bit in the CCR0 configuration register.

Table 3-8 shows the state of the Cx486DLC signals when the device is in suspend mode.

SIGNAL NAME	SIGNAL STATE DURING SUSP# INITIATED SUSPEND MODE	SIGNAL STATE DURING HALT INITIATED SUSPEND MODE	
A20M#	Ignored	Ignored	
A31-A2	1	1	
ADS#	1	1	
BE3#-BEO#	0	0	
BS16#	Ignored	Ignored	
BUSY#	Ignored	Ignored	
D31-D0	Float	Float	
D/C#	1	1	
ERROR#	Ignored	Ignored	
FLUSH#	Input Recognized	Input Recognized	
HLDA	0	0	
HOLD	Input Recognized	Input Recognized	
INTR	Latched	Input Recognized	
KEN#	Ignored	Ignored	
LOCK#	1	1	
М/Ю# .	0	0	
NA#	Ignored	Ignored	
NMI	Ignored	Input Recognized	
PEREQ	Ignored	Ignored	
READY#	Ignored	Ignored	
RESET	Input Recognized	Input Recognized	
RPLSET	Driven	Driven	
RPLVAL#	Driven	Driven	
SUSP#	Input Recognized	Ignored	
SUSPA#	1	1	
W/R#	0	0	

Table 3-8. Signal States During Suspend Mode

3.3 Functional Timing

3.3.1 Reset Timing and Internal Clock Synchronization

RESET is the highest priority input signal and is capable of interrupting any processor activity when it is asserted. When RESET is asserted, the Cx486DLC aborts any bus cycle. Idle, hold acknowledge and suspend states are also discontinued and the reset state is established. RESET is used when the Cx486DLC microprocessor is powered up to initialize the CPU to a known valid state and to synchronize the internal CPU clock with external clocks.

RESET must be asserted for at least 15 CLK2 periods to ensure recognition by the Cx486DLC microprocessor. If the self-test feature is to be

invoked, RESET must be asserted for at least 80 CLK2 periods. RESET pulses less than 15 CLK2 periods may not have sufficient time to propagate throughout the Cx486DLC and may not be recognized. RESET pulses less than 80 CLK2 periods followed by a self-test request may incorrectly report a self-test failure when no true failure exists.

Provided the RESET falling edge meets specified setup and hold times, the internal processor clock phase is synchronized as illustrated in Figure 3-2. The internal processor clock is half the frequency of the CLK2 input and each CLK2 cycle corresponds to an internal CPU clock phase. Phase 2 of the internal clock is defined to be the second rising edge of CLK2 following the falling edge of RESET.



Figure 3-2. Internal Processor Clock Synchronization


Following the falling edge of RESET (and after self-test if it was requested), the Cx486DLC CPU performs an internal initialization sequence for approximately 400 CLK2 periods. The Cx486DLC self-test feature is invoked if the BUSY# input is an active low state when RESET falls inactive. The selftest sequence requires approximately (2²⁰ + 60) CLK2 periods to complete. Even if the self-test indicates a problem, the Cx486DLC microprocessor attempts to proceed with the reset sequence. Figure 3-3 illustrates the bus activity and timing during the Cx486DLC reset sequence.

Upon completion of self-test, the EAX register contains 0000 0000h if the Cx486DLC microprocessor passed its internal self-test with no problems detected. Any non-zero value in the EAX register indicates that the microprocessor is faulty.



Figure 3-3. Bus Activity from RESET until First Code Fetch

3.3.2 Bus Operation

The Cx486DLC microprocessor communicates with the external system through separate, parallel buses for data and address. This is commonly called a demultiplexed address/data bus. This demultiplexed bus eliminates the need for address latches required in multiplexed address/data bus configurations where the address and data are presented on the same pins at different times.

Cx486DLC instructions can act on memory data operands consisting of 8-bit bytes, 16-bit words or 32-bit double words. The Cx486DLC bus architecture allows for bus transfers of these operands without restrictions on physical address alignment. Any byte boundary alignment is permissible. Operands not aligned on a word boundary may require more than one bus cycle to transfer the operand. This feature is transparent to the programmer.

The Cx486DLC data bus (D31-D0) is a bidirectional bus which can be configured as either a 16-bit or 32-bit wide bus as determined by BS16#. The bus is 16-bits wide when BS16# is asserted. When 32-bits wide, memory and I/O space are physically addressed as arrays of 32-bit double words.

The Cx486DLC drives the data bus during write bus cycles and the external system hardware drives the data bus during read bus cycles. Every bus cycle begins with the assertion of the address strobe (ADS#). ADS# indicates that the Cx486DLC has issued a new address and new bus cycle definition signals. A bus cycle is defined by four signals: M/IO#, W/R#, D/C# and LOCK#. M/IO# defines if a memory or I/O operation is occurring, W/R# defines the cycle to be read or write, and D/C# indicates whether a data or control cycle is in effect. LOCK# indicates that the current cycle is a locked bus cycle. Every bus cycle completes when the system hardware returns READY# asserted.

The Cx486DLC performs the following bus cycle types:

Memory Read Locked Memory Read Memory Write Locked Memory Write I/O Read (or coprocessor read) I/O Write (or coprocessor write)

Interrupt Acknowledge (always locked) Halt/Shutdown

When the Cx486DLC microprocessor has no pending bus requests, the bus enters the idle state. There is no encoding of the idle state on the bus cycle definition signals, however, the idle state can be identified by the absence of further assertions of ADS# following a completed bus cycle.

3.3.2.1 Bus Cycles using Non-Pipelined Addressing

Non-Pipelined Bus States

The shortest time unit of bus activity is a bus state, commonly called T states. A bus state is one internal processor clock period (two CLK2 periods) in duration. A complete data transfer occurs during a bus cycle, composed of two or more bus states.

The first state of a non-pipelined bus cycle is called T1. During phase one (first CLK2) of T1, the address bus and bus cycle definition signals are driven valid and, to signal their availability, address strobe (ADS#) is simultaneously asserted.



The second bus state of a non-pipelined cycle is called T2. T2 terminates a bus cycle with the assertion of the READY# input and valid data is either input or output depending on the bus cycle type. The fastest Cx486DLC microprocessor bus

cycle requires only these two bus states. READY# is ignored at the end of the T1 state.

Three consecutive bus read cycles, each consisting of two bus states, are shown in Figure 3-4.



Figure 3-4. Fastest Non-Pipelined Read Cycles

Non-Pipelined Read and Write Cycles

Any bus cycle may be performed with nonpipelined address timing. Figure 3-5 shows a mixture of read and write cycles with nonpipelined address timing. When a read cycle is performed, the Cx486DLC microprocessor floats its data bus and the externally addressed device then drives the data. The Cx486DLC microprocessor requires that all data bus pins be driven to a valid logic state (high or low) at the end of each read cycle, when READY# is asserted. When a read cycle is acknowledged by READY# asserted in the T2 bus state, the Cx486DLC CPU latches the information present at its data pins and terminates the cycle.

When a write cycle is performed, the data bus is driven by the Cx486DLC CPU beginning in phase two of T1. When a write cycle is acknowledged, the Cx486DLC write data remains valid throughout phase one of the next bus state to provide write data hold time.



Figure 3-5. Various Non-Pipelined Bus Cycles (no wait states)





Non-Pipelined Wait States

Once a bus cycle begins, it continues until acknowledged by the external system hardware using the Cx486DLC READY# input. Acknowledging the bus cycle at the end of the first T2 results in the shortest possible bus cycle, requiring only T1 and T2. If READY# is not immediately asserted however, T2 states are repeated indefinitely until the READY# input is sampled active. These intermediate T2 states are referred to as wait states. If the external system hardware is not able to receive or deliver data in two bus states, it withholds the READY# signal and at least one wait state is added to the bus cycle. Thus, on an address by address basis the system is able to define how fast a bus cycle completes.

Figure 3-6 illustrates non-pipelined bus cycles with one wait state added to cycles 2 and 3. READY# is sampled inactive at the end of the first T2 state in cycles 2 and 3. Therefore, the T2 state is repeated until READY# is sampled active at the end of the second T2 and the cycle is then terminated. The Cx486DLC ignores the READY# input at the end of the T1 state.





The bus states and transitions for non-pipelined addressing are illustrated in Figure 3-7. The bus transitions between four possible states: T1, T2, Ti, and Th. Active bus cycles consist of T1 and T2 states, with T2 being repeated for wait states. Bus cycles always begin with a single T1 state. T1 is always followed by a T2 state. If a bus cycle is not acknowledged during a given T2 and NA# is inactive, T2 is repeated resulting in a wait state. When a cycle is acknowledged during T2, the following state is T1 of the next bus cycle if a bus request is pending internally. If no internal bus request is pending, the Ti state is entered. If the



Figure 3-7. Non-Pipelined Bus States





HOLD input is asserted and the Cx486DLC is ready to enter the hold acknowledge state, the Th state is entered.

Due to the demultiplexed nature of the bus, the address pipelining option provides a mechanism for the external hardware to have an additional T state worth of access time without inserting a wait state. After the reset sequence and following any idle bus state, the processor always uses nonpipelined address timing. Pipelined or nonpipelined address timing is then determined on a cycle-by-cycle basis using the NA# input. When address pipelining is not used, the address and bus cycle definition remain valid during all wait states. When wait states are added and it is desirable to maintain non-pipelined address timing, it is necessary to negate NA# during each T2 state of the bus cycle except the last one.

3.3.2.2 Bus Cycles using Pipelined Addressing

The address pipelining option allows the system to request the address and bus cycle definition of the next internally pending bus cycle before the current bus cycle is acknowledged with READY# asserted. If address pipelining is used, the external system hardware has an extra T state of access time to transfer data. The address pipelining option is controlled on a cycle-by-cycle basis by the state of the NA# input.

Pipelined Bus States

Pipelined addressing is always initiated by asserting NA# during a non-pipelined bus cycle. Within the non-pipelined bus cycle, NA# is sampled at the beginning of phase 2 of each T2 state and is only acknowledged by the Cx486DLC during wait states. When address pipelining is acknowledged, the address (BE3# - BE0#, and A31 - A2) and bus cycle definition (W/R#, D/C#, and M/IO#) of the next bus cycle are driven before the end of the non-pipelined cycle. The address strobe output (ADS#) is asserted simultaneously to indicate validity of the above signals. Once in effect, address pipelining is maintained in successive bus cycles by continuing to assert NA# during the pipelined bus cycles.

As in non-pipelined bus cycles, the fastest bus cycles using pipelined address require only two bus states. Figure 3-8 illustrates the fastest read cycles using pipelined address timing. The two bus states for pipelined addressing are T1P and T2P or T1P and T2I. The T1P state is entered following completion of the bus cycle in which the pipelined address and bus cycle definition information was made available and is the first bus state of every pipelined bus cycle.

Within the pipelined bus cycle, NA# is sampled at the beginning of phase 2 of the T1P state. If the Cx486DLC has an internally pending bus request and NA# is asserted, the T1P state is followed by a T2P state and the address and bus cycle definition for the next pending bus request is made available. If no pending bus request exists, the T1P state is followed by a T2I state regardless of the state of NA# and no new address or bus cycle information is driven.

The pipelined bus cycle is terminated in either the T2P or T2I state with the assertion of the READY# input and valid data is either input or output depending on the bus cycle type. READY# is ignored at the end of the T1P state.



Figure 3-8. Fastest Pipelined Read Cycles

Pipelined Read and Write Cycles

Any bus cycle may be performed with pipelined address timing. When a read cycle is performed, the Cx486DLC microprocessor floats its data bus and the externally addressed device then drives the data. When a read cycle is acknowledged by READY# asserted in either the T2P or T2I bus state, the Cx486DLC CPU latches the information present at its data pins and terminates the cycle.

When a write cycle is performed, the data bus is driven by the Cx486DLC CPU beginning in phase two of T1P. When a write cycle is acknowledged, the Cx486DLC write data remains valid throughout phase one of the next bus state to provide write data hold time.

Pipelined Wait States

Once a pipelined bus cycle begins, it continues until acknowledged by the external system hardware using the Cx486DLC READY# input. Acknowledging the bus cycle at the end of the first T2P or T2I state results in the shortest possible pipelined bus cycle. If READY# is not immediately asserted, however, T2P or T2I states are repeated indefinitely until the READY# input is sampled active. Additional T2P or T2I states are referred to as wait states.

Figure 3-9 illustrates pipelined bus cycles with



Functional Timing

one wait state added to cycles 1 through 3. Cycle 1 is a pipelined cycle with NA# asserted during T1P and a pending bus request. READY# is sampled inactive at the end of the first T2P state in cycle 1. Therefore, the T2P state is repeated until READY# is sampled active at the end of the second T2P and the cycle is then terminated. The

Cx486DLC ignores the READY# input at the end of the T1P state. Note that ADS#, the address and the bus cycle definition signals for the pending bus cycle are all valid during each of the T2P states. Also, asserting NA# more than once during the cycle has no additional effects. Pipelined addressing can only output information for



Figure 3-9. Various Pipelined Cycles (one wait state)

the very next bus cycle.

Cycle 2 in Figure 3-9 illustrates a pipelined cycle, with one wait state, where NA# is not asserted until the second bus state in the cycle. In this case, the CPU enters the T2 state following T1P because NA# is not asserted. During the T2 state, the Cx486DLC samples NA# asserted. Because a bus request is pending internally and READY# is not active, the CPU enters the T2P state and asserts ADS#, valid address and bus cycle definition information for the pending bus cycle. The cycle is then terminated by an active READY# at the end of the T2P state.

Cycle 3 of Figure 3-9 illustrates the case where no internal bus request exists until the last state of a pipelined cycle with wait states. In cycle 3, NA# is asserted in T1P requesting the next address. Because the CPU does not have an internal bus request pending, the T2I state is entered. However, by the end of the T2I state, a bus request exists. Because READY# is not asserted, a wait state is added. The CPU then enters the T2P state and asserts ADS#, valid address and bus cycle definition information for the pending bus cycle. As long as the CPU enters the T2P state at some point during the bus cycle, pipelined addressing is maintained. NA# need only be asserted once during the bus cycle to request pipelined addressing.

Initiating and Maintaining Pipelined Cycles

Pipelined addressing is always initiated by asserting NA# during a non-pipelined bus cycle with at least one wait state. The first bus cycle following RESET, an idle bus or a hold acknowledge state is always non-pipelined. Therefore, the Cx486DLC always issues at least one non-pipelined bus cycle following RESET, idle or hold acknowledge before pipelined addressing takes effect.

Once a bus cycle is in progress and the current address has been valid for one entire bus state, the NA# input is sampled at the end of every phase one until the bus cycle is acknowledged.



Once NA# is sampled active, the Cx486DLC microprocessor is free to drive a new address and bus cycle definition on the bus as early as the next bus state and as late as the last bus state in the cycle.

Figure 3-10 illustrates the fastest transition possible to pipelined addressing following an idle bus state. In Cycle 1, the next address is driven during state T2P. Thus, Cycle 1 makes the transition to pipelined address timing, since it begins with T1 but ends with T2P. Because the address for Cycle 2 is available before Cycle 2 begins, Cycle 2 is called a pipelined bus cycle and it begins with a T1P state. Cycle 2 begins as soon as READY# asserted terminates Cycle 1.



Figure 3-10. Fastest Transition to Pipelined Address Following Idle Bus State

Figure 3-11 illustrates transitioning to pipelined addressing during a burst of bus cycles. Cycle 2 makes the transition to pipelined addressing. Comparing Cycle 2 to Cycle 1 of Figure 3-10 illustrates that a transition cycle is the same whenever it occurs consisting of at least T1, T2 (NA# is asserted at that time), and T2P (provided

the Cx486DLC microprocessor has an internal bus request already pending). T2P states are repeated if wait states are added to the cycle. Cycles 2, 3, and 4 in Figure 3-11 show that once address pipelining is achieved it can be maintained with two-state bus cycles consisting only of T1P and T2P.



Figure 3-11. Transitioning to Pipelined Address During Burst of Bus Cycles



Once a pipelined bus cycle is in progress, pipelined timing is maintained for the next cycle by asserting NA# and detecting that the Cx486DLC microprocessor enters T2P during the current bus cycle. The current bus cycle must end in state T2P for pipelining to be maintained in the next cycle. T2P is identified by the assertion of ADS#. Figures 3-10 and 3-11 each show pipelining ending after Cycle 4. This occurred because the Cx486DLC CPU did not have an internal bus request prior to the acknowledgment of Cycle 4.

The complete bus state transition diagram, including operation with pipelined address is given in Figure 3-12. This is a superset of the diagram for nonpipelined address. The three additional bus states for pipelined address are shown in heavier circles.



Figure 3-12. Complete Bus States

3.3.2.3 Bus Cycles Using BS16#

Assertion of BS16# during a bus cycle effectively changes the Cx486DLC 32-bit data bus into a 16bit data bus. Although slower, the 16-bit data bus usually requires less hardware interface circuitry and generally offers greater compatibility with 16bit devices.

Non-Pipelined Cycles

With BS16# asserted all operand transfers physically occur on data bus lines D15-D0. With BS16# asserted during a 32-bit non-pipelined read or write access additional bus cycles are issued by the CPU to transfer the data.

For data reads with only the two upper bytes selected (BE3# and/or BE2# asserted), data is read from D15-D0.

For data writes with only the two upper bytes selected (BE3# and/or BE2# asserted), data is duplicated on D15-D0 and no further action is required.

For data reads with all four bytes selected (at least BE1#, BE2# asserted and perhaps BE0# and/or BE3# also asserted), the CPU performs two 16-bit read cycles using data lines D15-D0. Lines D31-D16 are ignored.

Data writes with all four bytes selected: (at least BE1#, BE2# asserted and perhaps BE0# and/or BE3# also asserted). The CPU performs two 16bit write cycles using data lines D15-D0. Bytes 0 and 1 (corresponding to BE0# and BE1#) are sent on the first bus cycle and bytes 2 and 3 (corresponding to BE2# and BE3#) are sent on the second bus cycle. BE0# and BE1# are always negated during the second 16-bit bus cycle. Figure 3-13 illustrates two non-pipelined bus cycles using BS16#.

Pipelined Cycles

The input signal "NA#" is a request to the CPU to drive the address, byte enables and bus status signals for the next bus cycle as soon as they become internally available. "Pipelining" this address allows the system logic to anticipate the next bus cycle operation.

The CPU cannot acknowledge both address pipelining and BS16# for the same bus cycle. If NA# is already sampled when BS16# is asserted, the data bus remains 32-bits wide. If NA# and BS16# are sampled asserted in the same window, NA# is ignored and BS16# remains effective (that is the data bus becomes 16-bits wide). Figure 3-14 illustrates the interaction between NA# and BS16#.





Figure 3-13. Non-Pipelined Bus Cycles Using BS16#



Figure 3-14. Pipelining and BS16#



3.3.3 Locked Bus Cycles

When the LOCK# signal is asserted, the Cx486DLC microprocessor does not allow other bus master devices to gain control of the system bus. LOCK# is driven active in response to executing certain instructions with the LOCK prefix. The LOCK prefix allows indivisible read/modify/write operations on memory operands. LOCK# is also active during Interrupt Acknowledge Cycles (described next).

LOCK# is activated on the CLK2 edge that begins the first locked bus cycle and is deactivated when READY# is returned at the end of the last locked bus cycle. When using non-pipelined addressing, LOCK# is asserted during phase 1 of T1. When using pipelined addressing, LOCK# is driven valid during phase 1 of T1P.

Figures 3-4 through 3-6 illustrate LOCK# timing during non-pipelined cycles and Figures 3-8 through 3-11 cover the pipelined address case.

3.3.4 Interrupt Acknowledge (INTA) Cycles

The Cx486DLC microprocessor is interrupted by an external source via an input request on the INTR input (when interrupts are enabled). The Cx486DLC microprocessor responds with two locked interrupt acknowledge cycles. These bus cycles are similar to read cycles. Each cycle is terminated by READY# sampled active as shown in Figure 3-15.

The state of A2 distinguishes the first and second interrupt acknowledge cycles. The address driven during the first interrupt acknowledge cycle is 4h (A31-A3=0, A2=1, BE3#-BE1#=1, and BE0#=0.). The address driven during the second interrupt acknowledge cycle is 0h (A31-A2=0, BE3#-BE1#=1, and BE0#=0).

To assure that the interrupt acknowledge cycles are executed indivisibly, the LOCK# output is asserted from the beginning of the first interrupt acknowledge cycle until the end of the second interrupt acknowledge cycle. Four idle bus states (Ti) are always inserted by the Cx486DLC microprocessor between the two interrupt acknowledge cycles.

The interrupt vector is read at the end of the second interrupt cycle. The vector is read by the Cx486DLC microprocessor from D7-D0 of the data bus. The vector indicates the specific interrupt number (from 0-255) requiring service. Throughout the balance of the two interrupt cycles D31-D0 float. At the end of the first interrupt acknowledge cycle, any data presented to the Cx486DLC is ignored.



Figure 3-15. Interrupt Acknowledge Cycles



3.3.5 Halt and Shutdown Cycles

Halt Indication Cycle

Executing the HLT instruction causes the Cx486DLC execution unit to cease operation. Signaling its entrance into the halt state, a halt indication cycle is performed. The halt indication cycle is identified by the state of the bus cycle definition signals (M/IO#=1, D/C#=0, W/R#=1, LOCK#=1) and an address of 2h (A31-A2=0, BE3#=1, BE2#=0, BE1#-BE0#=1). The halt indication cycle must be acknowledged by READY# asserted. A halted Cx486DLC microprocessor resumes execution when INTR (if interrupts are enabled), NMI, or RESET is asserted. Figure 3-16 illustrates a non-pipelined halt cycle.



Figure 3-16. Non-pipelined Halt Cycle

Shutdown Indication Cycle

Shutdown occurs when a severe error is detected that prevents further processing. Signaling its entrance into the shutdown state, a shutdown indication cycle is performed. The shutdown indication cycle is identified by the state of the bus cycle definition signals (M/IO#=1, D/C#=0, W/R#=1, LOCK=1) and an address of 0h (A31-A1 = 0, BE3#-BE1#=1, BE0#=0). The shutdown indication cycle must be acknowledged by READY# asserted. A shut down Cx486DLC microprocessor resumes execution only when NMI or RESET is asserted. Figure 3-17 illustrates a shutdown cycle using pipelined addressing.



Figure 3-17. Pipelined Shutdown Cycle



Functional Timing

3.3.6 Internal Cache Interface 3.3.6.1 Cache Fills

Any unlocked memory read cycle can be cached by the Cx486DLC. The Cx486DLC automatically does not cache accesses to memory addresses specified by the non-cacheable region registers. Additionally, the KEN# input can be used to enable caching of memory accesses on a cycle-bycycle basis. The Cx486DLC acknowledges the KEN# input only if the KEN enable bit is set in the CCR0 configuration register. As shown in Figures 3-18 and 3-19, the Cx486DLC samples the KEN# input one CLK2 before READY# is sampled active. If KEN# is asserted and the current address is not set as non-cacheable per the non-cacheable region registers, then the Cx486DLC fills four bytes of a line in the cache with the data present on the data bus pins. The states of BE3#-BE0# are ignored if KEN# is asserted for the cycle.





If the RPL bit in the CCR1 configuration register is set, then the RPLSET and RPLVAL# output signals are driven by the Cx486DLC during cache fill cycles. RPLSET is only meaningful if the cache is configured as two-way set associative. RPLSET indicates which set in the cache is undergoing a line replacement. RPLVAL# indicates that the Cx486DLC will perform a cache fill to the indicated set with the data present on the data bus pins at the time READY# is sampled active. However, if KEN# is enabled and sampled inactive, the data is not cached and the line in the set indicated by RPLSET is not overwritten.

Figures 3-18 and 3-19 illustrate RPLVAL# and RPLSET functional timing for non-pipelined cache fills and pipelined cache fills respectively. RPLVAL# is driven at the same time and for the same duration as the ADS# output for the cache fill cycle. RPLSET is driven one CLK2 after



Figure 3-19. Pipelined Cache Fills using KEN#



RPLVAL# is driven regardless of whether or not the current bus cycle is pipelined.

If BS16# is asserted along with KEN# during a read operation, the Cx486SLC may perform two consecutive reads to complete a cache line

fill. Each read operation with BS16# asserted provides two bytes of data on D15-D0 to fill the 4-byte cache line. KEN# must be asserted along with BS16# for both cycles in order for the cache fill to occur. This is illustrated in Figure 3-20.



Figure 3-20. Non-Pipelined Cache Fills using KEN# and BS16#

3.3.6.2 Flushing the Cache

To maintain cache coherency with external memory, the Cx486DLC cache contents should be invalidated when previously cached data is modified in external memory by another bus master. The Cx486DLC invalidates the internal cache contents during execution of the INVD and WBINVD instructions, following assertion of HLDA if the BARB bit is set in the CCR0 configuration register, or following assertion of FLUSH# if the FLUSH bit is set in CCR0.

The Cx486DLC samples the FLUSH# input on the rising edge of CLK2 corresponding to the beginning of phase 2 of the internal processor clock. If FLUSH# is asserted, the Cx486DLC invalidates the entire contents of the internal cache. The actual point in time where the cache is invalidated depends upon the internal state of the execution pipeline.

FLUSH# must be asserted for at least two CLK2 periods and must meet specified setup and hold times to be recognized on a specific CLK2 edge.

For maximum performance, FLUSH# should only be asserted for the minimum time reguired. Each phase 2 edge where FLUSH# is sampled asserted causes the CPU to slow execution and invalidate the cache contents. The CPU invalidates the cache even if a cache invalidation had just occurred during the previous clock cycle.

3.3.7 Address Bit 20 Masking

The Cx486DLC internal cache addressing must be forced to emulate 8086 1 MByte wrap-around addressing when system logic emulates the wraparound addressing and data within the 64 KByte wrap-around area resides in the Cx486DLC internal cache. The Cx486DLC emulates the wrap-around addressing if the A20 bit is set in the CCR0 configuration register and the A20M# input is asserted. Both the address bit 20 input to the internal cache and the external A20 pin are masked (zeroed) when the A20M# input is asserted.

As shown in Figure 3-21, the Cx486DLC samples the A20M# input on the rising edge of CLK2 corresponding to the beginning of phase 2 of the internal processor clock. If A20M# is asserted and paging is not enabled, the Cx486DLC masks the A20 signal internally starting with the next cache access and externally starting with the next bus cycle. If paging is enabled, the A20 signal is not masked regardless of the state of A20M#. A20 remains masked until the access following detection of an inactive state on the A20M# pin. A20M# must be asserted for a minimum of two CLK2 periods and must meet specified setup and hold times to be recognized on a specific CLK2 edge.

An alternative to using the A20M# pin is provided by the NC0 bit in the CCR0 configuration register. The Cx486DLC automatically does not cache accesses to the first 64 KBytes and to the first 64 KBytes at each 1 MByte boundary if the NC0 bit is set. This prevents data within the wrap-around memory area from residing in the internal cache and thus eliminates the need for masking A20 to the internal cache.





Figure 3-21. Masking A20 using A20M# During Burst of Bus Cycles

•

3.3.8 Hold Acknowledge State

The hold acknowledge state provides the mechanism for an external device in a Cx486DLC system to acquire the Cx486DLC system bus while the Cx486DLC is held in an inactive bus state. This allows external "bus masters" to take control of the Cx486DLC bus and directly access system hardware in a shared manner with the Cx486DLC. The Cx486DLC continues to execute instructions out of the cache (if enabled) until a system bus cycle is required. The hold acknowledge state (Th) is entered in response to assertion of the HOLD input. In the hold acknowledge state, the Cx486DLC microprocessor floats all output and bi-directional signals, except for HLDA and SUSPA#. HLDA is asserted as long as the Cx486DLC CPU remains in the hold acknowledge state and all inputs except HOLD, FLUSH#, SUSP# and RESET are ignored.

Th may be entered directly from a bus idle state, as in Figure 3-22, or after the completion of the current physical bus cycle if the LOCK# signal is



Figure 3-22. Requesting Hold from Idle Bus State



not asserted, as in Figures 3-23 and 3-24. The CPU samples the HOLD input on the rising edge of CLK2 corresponding to the beginning of phase 1 of the internal processor clock. HOLD must meet specified setup and hold times to be recognized at a given CLK2 edge.

The hold acknowledge state is exited in response to the HOLD input being negated. The next bus state is an idle state (Ti) if no bus request is pending, as in Figure 3-22. If a bus request is internally pending, as in Figures 3-23 and 3-24, the next bus state is T1. Th is also exited in response to RESET being asserted. If HOLD



Figure 3-23. Requesting Hold from Active Non-Pipelined Bus

remains asserted when RESET goes inactive, the Cx486DLC enters the hold acknowledge state before performing any bus cycles provided HOLD is still asserted when the CPU is ready to perform its first bus cycle.

If a rising edge occurs on the edge-triggered NMI input while in the Th state, the event is remembered as a non-maskable interrupt 2 and is serviced when the Th state is exited.



Figure 3-24. Requesting Hold from Active Pipelined Bus



Functional Timing

3.3.9 Coprocessor Interface

The coprocessor interface consists of the data bus, address bus, bus cycle definition signals, and the coprocessor interface signals (BUSY#, ERROR# and PEREQ). The Cx486DLC automatically accesses dedicated coprocessor I/O addresses 8000 00F8h, and 8000 00FCh to transfer opcodes and operands to/from the coprocessor whenever a coprocessor instruction is decoded. Coprocessor cycles can be either read or write and can be either non-pipelined or pipelined. Coprocessor cycles must be terminated by READY# and, as with any other bus cycle, can be terminated as early as the second bus state of the cycle.

BUSY#, ERROR# and PEREQ are asynchronous level-sensitive inputs used to synchronize CPU and coprocessor operation. All three signals are sampled at the beginning of phase 1 and must meet specified setup and hold times to be recognized at a given CLK2 edge.

3.3.10 Power Management

SUSP# Initiated Suspend Mode

The Cx486DLC enters suspend mode when the SUSP# input is asserted and execution of the current instruction, any pending decoded instructions and associated bus cycles are completed. The Cx486DLC also waits for the coprocessor to indicate a not busy status (BUSY# = 1) prior to entering suspend mode. The SUSPA# output is then asserted. The Cx486DLC responds to SUSP# and asserts SUSPA# only if the SUSP bit is set in the CCR0 configuration register.

Figure 3-25 illustrates the Cx486DLC functional timing for SUSP# initiated suspend mode. SUSP# is sampled on the phase 2 CLK2 rising edge and must meet specified setup and hold times to be recognized at a particular CLK2 edge. The time from assertion of SUSP# to activation of SUSPA# varies depending on which instructions were decoded prior to assertion of SUSP#. The minimum time from SUSP# sampled active to SUSPA# asserted is 2 CLK2s. As a maximum, the Cx486DLC may execute up to two instructions and associated bus cycles prior to asserting SUSPA#. The time required for the Cx486DLC to

deactivate SUSPA# once SUSP# has been sampled inactive is 4 CLK2s.

If the Cx486DLC is in a hold acknowledge state and SUSP# is asserted, the processor may or may not enter suspend mode depending on the state of the Cx486DLC internal execution pipeline. If the Cx486DLC is in a SUSP# initiated suspend state and the CLK2 input is not stopped, the processor recognizes and acknowledges the HOLD input and stores the occurrence of FLUSH#, NMI and INTR (if enabled) for execution once suspend mode is exited.



Figure 3-25. SUSP# Initiated Suspend Mode



Halt Initiated Suspend Mode

The Cx486DLC also enters suspend mode as a result of executing a HLT instruction. The SUSPA# output is asserted no more than 17 CLK2s following READY# sampled active for the halt bus cycle as shown in Figure 3-26. Suspend mode is then exited upon recognition of an NMI

or an unmasked INTR. SUSPA# is deactivated 12 CLK2s after sampling of an active NMI or unmasked INTR. If the Cx486DLC is in a halt initiated suspend mode and the CLK2 input is not stopped, the processor recognizes and acknowledges the HOLD input and stores the occurrence of FLUSH# for execution once suspend mode is exited.



Figure 3-26. Halt Initiated Suspend Mode

Stopping the Input Clock

Because the Cx486DLC is a static device, the input clock (CLK2) can be stopped and restarted without loss of any internal CPU data. CLK2 can be stopped in either phase 1 or phase 2 of the clock and either in a logic high or logic low state. However, entering suspend mode prior to stopping CLK2 dramatically reduces the CPU current requirements. Therefore, the recommended sequence for stopping CLK2 is to initiate Cx486DLC suspend mode, wait for assertion of SUSPA# by the processor and then stop the input clock. The Cx486DLC remains suspended until CLK2 is restarted and suspend mode is exited as described above. While CLK2 is stopped, the Cx486DLC can no longer sample and respond to any input stimulus including the HOLD, FLUSH#, NMI, INTR and RESET inputs. Figure 3-27 illustrates-the recommended sequence for stopping CLK2 using SUSP# to initiate suspend mode. CLK2 should be stable for a minimum of 10 clock periods before SUSPA# is deasserted.



Figure 3-27. Stopping CLK2 During Suspend Mode

3-46

CYRIX Cx486DLC" MICROPROCESSOR

Electrical Specifications

High-Performance 486-Class CPU with Single-Cycle Execution and On-Chip Cache





4. ELECTRICAL SPECIFICATIONS

4.1 Electrical Connections

4.1.1 Power and Ground Connections and Decoupling

Due to the high frequency of operation of the Cx486DLC, it is necessary to install and test this device using standard high frequency techniques. The high clock frequencies used in the Cx486DLC and its output buffer circuits can cause transient power surges when several output buffers switch output levels simultaneously. These effects can be minimized by filtering the DC power leads with low-inductance decoupling capacitors, using low impedance wiring, and by utilizing all of the 20 V_{CC} and 21 GND pins.

4.1.2 Pull-Up/Pull-Down Resistors

Table 4-1 lists the input pins which are internally connected to pull-up and pull-down resistors. The pull-up resistors are connected to V_{cc} and the pull-down resistors are connected to V_{ss} . When unused, these inputs do not require connection to external pull-up or pull-down resistors.

Table 4-1. Pins Connected to Internal Pull-Up and Pull-Down Resistors

SIGNAL	PIN	RESISTOR
A20M#	F13	20-k Ω pull-up
BS16#	C14	20-k Ω pull-up
BUSY#	B9	$20-k\Omega$ pull-up
ERROR#	A8	$20-k\Omega$ pull-up
FLUSH#	E13	$20-k\Omega$ pull-up
KEN#	B12	$20-k\Omega$ pull-up
PEREQ	C8	20-k Ω pull-down
SUSP#	A4	20-k Ω pull-up

It is recommended that the ADS# and LOCK# output pins be connected to pull-up resistors, as indicated in Table 4-2. The external pull-ups guarantee that the signals will remain negated during hold acknowledge states.

Table 4-2. Pins Requiring External Pull-Up Resistors

SIGNAL	PIN	EXTERNAL RESISTOR
ADS#	E14	20-k Ω pull-up
LOCK#	C10	20-k Ω pull-up





4.1.3 Unused Input Pins

All inputs not used by the system designer and not listed in Table 4-1 should be connected either to ground or to V_{cc} . Connect active-high inputs to ground through a 20 k Ω (± 10%) pull-down resistor and active-low inputs to V_{cc} through a 20 k Ω (± 10%) pull-up resistor to prevent possible spurious operation.

4.1.4 N/C Designated Pins

Pins designated N/C should be left disconnected. Connecting an N/C pin to a pull-up resistor, pulldown resistor, or an active signal could cause unexpected results and possible circuit malfunctions.

4.2 Absolute Maximum Ratings

The following table lists absolute maximum ratings for the Cx486DLC microprocessor. Stresses beyond those listed in Table 4-3 may cause permanent damage to the device. These are stress ratings only and do not imply that operation under any conditions other than those listed under "Recommended Operating Conditions" (Table 4-4) is possible. Exposure to conditions beyond Table 4-3 may (1) reduce device reliability and (2) result in premature failure even when there is no immediately apparent sign of failure. Prolonged exposure to conditions at or near the absolute maximum ratings (Table 4-3) may also result in reduced useful life and reliability.

PARAMETER	MIN	MAX	UNITS	NOTES
Case Temperature	-65°	+110°	С	Power Applied
Storage Temperature	-65°	+150°	С	No Bias
Supply Voltage, V _{cc}	-0.5	6.5	V	With Respect to V _{ss}
Voltage On Any Pin	-0.5	V _{cc} + 0.5	V	With Respect to V_{ss}^{v}
Input Clamp Current, I _{1K}		10	mA	Power Applied
Output Clamp Current, I _{ok}		25	mA	Power Applied

Table 4-3. Absolute Maximum Ratings

4.3 Recommended Operating Conditions

The following table presents the recommended operating conditions for the Cx486DLC.

PARAMETER		Cx486DLC		UNITE	NOTEC
		MIN	MAX	UNIIS	NUTES
T _c	Case Temperature	0°	+85°	С	Power Applied
V_{cc}	Supply Voltage	4.75	5.25	V	With Respect to V _{ss}
VIH	High Level Input	2.0	V _{cc} + 0.3	V	
V _{IL}	Low Level Input	-0.3	0.8	V	
V _{ilc}	CLK2 Input LOW	-0.3	0.8	V	
	Voltage				
V _{IHC}	CLK2 Input HIGH	3.7	V _{cc} + 0.3	V	
	Voltage				
I _{oh}	Output Current		-1.0	mA	$V_{OH} = V_{OH(min)}$
	(High)				
I _{ol}	Output Current		5.0	mA	$V_{OL} = V_{OL(max)}$
	(Low)				
I_{1K}	Input Clamp		+10	mA	$V_{IN} < V_{SS}$ or
	Current				$V_{IN} > V_{CC}$
I _{ок}	Output Clamp		+25	mA	$V_{OUT} < V_{SS}$ or
	Current				$V_{OUT} > V_{CC}$

Table 4-4. Recommended Operating Conditions

Δ


DC Characteristics 4.4

Table 4-5. DC Characteristics (at Recommended Operating Conditions)

		Cx48	6DLC			
	PARAMETER	MIN	MAX	UNITS	NOTES	
V _{ol}	Output Low Voltage I _{OL} = 5 mA		0.45	V		
V _{oh}	Output High Voltage I _{OH} = -1 mA I _{OH} = -0.2 mA	2.4 V _{cc} - 0.5		V		
I _{LI}	Input Leakage Current For all pins except those listed in Table 4-1.		±15	μА	$0 < V_{IN} < V_{CC}$	
I _{IH}	Input Leakage Current PEREQ		200	μA	V _{IN} = 2.4 Note 1	
I	Input Leakage Current A20M#, BS16#, BUSY#, ERROR#, FLUSH#, KEN#, SUSP#		- 400	μA	V _{IL} = 0.45V Note 2	
I _{cc}	Active I _{cc} 25 MHz (CLK2 = 50 MHz) 33 MHz (CLK2 = 66 MHz) 40 MHz (CLK2 = 80 MHz)	Typical: 435 520 560	500 650 700	mA mA mA		
I _{CCSM}	Suspend Mode I _{cc} 25 MHz (CLK2 = 50 MHz) 33 MHz (CLK2 = 66 MHz) 40 MHz (CLK2 = 80 MHz)	Typical: 5.0 7.5 10.0	10.0 15.0 20.0	mA mA mA	Note 3	
I _{ccss}	Standby I _{cc} 0 MHz (Suspended/CLK2 Stopped)	Typical: 100	250	μA	Note 3 $f = 1$ MHz (Note 4)	
C _{IN} C _{OUT}	Output or I/O Capacitance		10	рг pF	$f_c = 1 \text{ MHz} (\text{Note 4})$ $f_c = 1 \text{ MHz} (\text{Note 4})$	
C _{CLK}	CLK2 Capacitance		20	pF	$f_c = 1 \text{ MHz} \text{ (Note 4)}$	

Notes: 1. PEREQ input has an internal pull-down resistor.

2. A20M#, B\$16#, BUSY#, ERROR#, FLUSH#, KEN#, and SUSP# inputs each have an internal pull-up resistor.

3. All inputs at 0.4 or V_{cc} -0.4 (CMOS levels). All inputs held static, (except CLK2 as indicated). All outputs unloaded (static $I_{OUT} = 0$ mA). 4. Not 100% tested.

4.5 AC Characteristics

Tables 4-7, 4-8 and 4-9 list the AC characteristics including output delays, input setup requirements, input hold requirements and output float delays. These measurements are based on the measurement points identified in Figures 4-1 and 4-2. The rising clock edge reference level V_{REFC} and other reference levels are shown in Table 4-6 below. Input or output signals must cross these levels during testing.

Figure 4-1 shows output delay (A and B) and input setup and hold times (C and D). Input setup and hold times (C and D) are specified minimums, defining the smallest acceptable sampling window a synchronous input signal must be stable for correct operation.

The outputs: A31-A2, ADS#, BE3#-BE0#, D/C#, HLDA, LOCK#, M/IO#, RPLVAL#, and W/R# change only at the beginning of phase one (Figure 4-1). D31-D0 (write cycles), RPLSET and SUSPA# change at the beginning of phase two.

The inputs: BUSY#, D31-D0 (read cycles), ERROR#, HOLD, PEREQ, and READY# are sampled at the beginning of phase one (Figure 4-1). A20M#, BS16#, FLUSH#, INTR, KEN#, NA#, NMI, and SUSP# are sampled at the beginning of phase two.

SYMBOL	Cx486DLC	UNITS
V _{REFC}	2	V
V _{REF}	1.5	V
V _{IHC}	V _{cc} - 0.8	V
V _{ILC}	0.8	V
V _{IHD}	3	V
V _{ild}	0	V ·

Table 4-6. Measurement Points for Switching Characteristics





Figure 4-1. Drive Level and Measurement Points for Switching Characteristics

AC Characteristics



Figure 4-2. CLK2 Timing Measurement Points



Table 4-7. AC Characteristics for Cx486DLC-25

$V_{cc} = 5.0 V \pm 5\%$,	$T_c = 0^\circ$ to 85°C
	C

		25	MHz		NOTES	
SYMBOL	PARAMETER	MIN (ns)	MAX (ns)	FIGURE		
T1	CLK2 Period	20		4-2	Note 1	
T2a	CLK2 High Time	7		4-2	Note 2	
T2b	CLK2 High Time	4		4-2	Note 2	
T3a	CLK2 Low Time	7		4-2	Note 2	
T3b	CLK2 Low Time	5		4-2	Note 2	
T4	CLK2 Fall Time		7	4-2	Note 2	
T5	CLK2 Rise Time		7	4-2	Note 2	
T6	A31- A2 Valid Delay	4	21	4-4, 4-7	$C_{\rm L} = 50 \rm pF$	
_T7	A31- A2 Float Delay	4	30	4-6	Note 3	
T8	BE3# - BE0#, LOCK# Valid Delay	4	21	4-4, 4-7	$C_{\rm L} = 50 \rm pF$	
Т9	BE3# - BE0#, LOCK# Float Delay	4	30	4-6	Note 3	
T10	ADS#, D/C#, M/IO#,	4	21	4-4, 4-7	$C_{\rm L} = 50 \rm pF$	
	RPLVAL#, W/R# Valid Delay					
T11	ADS#, D/C#, M/IO#,	4	30	4-7	Note 3	
	RPLVAL#, W/R# Float Delay					
T12	D31-D0 Write Data, RPLSET,	7	27	4-4, 4-5	$C_{L} = 50 \text{ pF}, \text{ Note 5}$	
	SUSPA# Valid Delay					
T12a	D31-D0 Write Data Hold Time	2		4-6		
T13	D31-D0 Write Data, RPLSET	4	22	4-7	Note 3	
	Float Delay	<u> </u>		1		
T14	HLDA Valid Delay	4	22	4-7	$C_{L} = 50 \text{ pF}$	
115	A20M#, FLUSH#, KEN#, NA#,	5		4-3	Note 4	
716	SUSP# Setup Time			1.2		
116	A20M#, FLUSH#, KEN#, NA#,	3		4-3	Note 4	
T17	SUSP# Hold Time	-7		1.2		
11/	BS16# Setup Time			4-3		
T10	BS10# Hold Time	<u> </u>		4-3		
119	READY# Setup Time	9		4-3		
T20	D21 D0 Dead Data Cature Time			4-3		
T21	D31 D0 Read Data Hold Time	5		4.3		
T23	HOLD Setup Time	0		4-3		
T24	HOLD Setup Time	3		4-3		
T25	RESET Setup Time	8		4-8		
T26	RESET Hold Time	3		4-8		
T27	NML INTR Setup Time	6		4-3	Note 4	
T28	NML INTR Hold Time	6		4-3	Note 4	
T29	PEREO, ERROR#, BUSY#	6		4-3	Note 4	
	Setup Time					
T30	PEREO, ERROR#, BUSY#	5		4-3	Note 4	
	Hold Time					

Notes are located on page 4-11

Table 4-8. AC Characteristics for Cx486DLC-33

		33	MHz		NOTES	
SYMBOL	PARAMETER	MIN (ns)	MAX (ns)	FIGURE		
T1	CLK2 Period	15		4-2	Note 1	
T2a	CLK2 High Time	6.25		4-2	Note 2	
T2b	CLK2 High Time	4.5		4-2	Note 2	
T3a	CLK2 Low Time	6.25		4-2	Note 2	
T3b	CLK2 Low Time	4.5		4-2	Note 2	
T4	CLK2 Fall Time		4	4-2	Note 2	
T5	CLK2 Rise Time		4	4-2	Note 2	
T6	A31- A2 Valid Delay	4	15	4-4, 4-7	$C_{1} = 50 \text{ pF}$	
T7	A31- A2 Float Delay	4	20	4-6	Note 3	
T8	BE3# - BE0#, LOCK# Valid Delay	4	15	4-4, 4-7	$C_{1} = 50 \text{ pF}$	
Т9	BE3# - BE0#, LOCK# Float Delay	4	20	4-6	Note 3	
T10	ADS#, D/C#, M/IO#,	4	15	4-4, 4-7	$C_{1} = 50 \text{ pF}$	
	RPLVAL#, W/R# Valid Delay					
T11	ADS#, D/C#, M/IO#,	4	20	4-7	Note 3	
	RPLVAL#, W/R# Float Delay					
T12	D31-D0 Write Data, RPLSET,	7	24	4-4, 4-5	$C_1 = 50 \text{ pF}, \text{Note 5}$	
	SUSPA# Valid Delay			1		
T12a	D31-D0 Write Data Hold Time	2		4-6		
T13	D31-D0 Write Data, RPLSET	4	17	4-7	Note 3	
	Float Delay					
T14	HLDA Valid Delay	4	20	4-7	$C_{1} = 50 \text{ pF}$	
T15	A20M#, FLUSH#, KEN#, NA#,	5		4-3	Note 4	
	SUSP# Setup Time					
T16	A20M#, FLUSH#, KEN#, NA#,	2		4-3	Note 4	
	SUSP# Hold Time					
T17	BS16# Setup Time	5		4-3		
T18	BS16# Hold Time	2		4-3		
T19	READY# Setup Time	7		4-3		
T20	READY# Hold Time	4		4-3		
T21	D31-D0 Read Data Setup Time	5		4-3		
T22	D31-D0 Read Data Hold Time	3		4-3		
T23	HOLD Setup Time	7		4-3		
T24	HOLD Hold Time	2		4-3		
T25	RESET Setup Time	5		4-8		
T26	RESET Hold Time	2		4-8		
T27	NMI, INTR Setup Time	5		4-3	Note 4	
T28	NMI, INTR Hold Time	5		4-3	Note 4	
T29	PEREQ, ERROR#, BUSY#	5		4-3	Note 4	
	Setup Time					
T30	PEREQ, ERROR#, BUSY#	4		4-3	Note 4	
	Hold Time	1				

 $V_{cc} = 5.0 \text{ V} \pm 5\%$, $T_c = 0^\circ \text{ to } 85^\circ \text{C}$

Notes are located on page 4-11



Table 4-9. AC Characteristics for Cx486DLC-40

		40	MHz		NOTES	
SYMBOL	PARAMETER	MIN (ns)	MAX (ns)	FIGURE		
T1	CLK2 Period	12.5		4-2	Note 1	
T2a	CLK2 High Time	5		4-2	Note 2	
T2b	CLK2 High Time	3.25		4-2	Note 2	
T3a	CLK2 Low Time	5		4-2	Note 2	
T3b	CLK2 Low Time	3.25		4-2	Note 2	
T4	CLK2 Fall Time		4	4-2	Note 2	
T5	CLK2 Rise Time		4	4-2	Note 2	
T6	A31- A2 Valid Delay	3	12.5	4-4, 4-7	$C_1 = 50 \text{pF}$	
T7	A31- A2 Float Delay	3	17	4-7	Note 3	
T8	BE3# - BE0#, LOCK# Valid Delay	3	12.5	4-4, 4-7	$C_1 = 50 \text{pF}$	
T9	BE3# - BE0#, LOCK# Float Delay	3	-17	4-7	Note 3	
T10	ADS#, D/C#, M/IO#,	3	12.5	4-4, 4-7	$C_{1} = 50 \text{ pF}$	
	RPLVAL#, W/R# Valid Delay					
T11	ADS#, D/C#, M/IO#,	3	17	4-7	Note 3	
	RPLVAL#, W/R# Float Delay					
T12	D31-D0 Write Data, RPLSET,	5	20	4-4, 4-5	$C_{\rm L} = 50 \text{ pF}, \text{ Note 5}$	
	SUSPA# Valid Delay				_	
T12a	D31-D0 Write Data Hold Time	2		4-6		
T13	D31-D0 Write Data, RPLSET	3	14.5	• 4-7	Note 3	
	Float Delay					
T14	HLDA Valid Delay	3	17	4-7	$C_1 = 50 \text{ pF}$	
T15	A20M#, FLUSH#, KEN#, NA#,	5		4-3	Note 4	
	SUSP# Setup Time					
T16	A20M#, FLUSH#, KEN#, NA#,	2		4-3	Note 4	
	SUSP# Hold Time					
T17	BS16# Setup Time	5		4-3		
T18	BS16# Hold Time	2		4-3		
T19	READY# Setup Time	5		4-3		
T20	READY# Hold Time	3		4-3		
T21	D31-D0 Read Data Setup Time	5		4-3		
T22	D31-D0 Read Data Hold Time	3		4-3		
T23	HOLD Setup Time	4		4-3		
T24	HOLD Hold Time	2		4-3		
T25	RESET Setup Time	4.5		4-8		
T26	RESET Hold Time	2		4-8		
T27	NMI, INTR Setup Time	5		4-3	Note 4	
T28	NMI, INTR Hold Time	5		4-3	Note 4	
T29	PEREQ, ERROR#, BUSY#	5		4-3	Note 4	
	Setup Time					
T30	PEREQ, ERROR#, BUSY#	3		4-3	Note 4	
	Hold Time					

 $V_{cc} = 5.0 V \pm 5\%$, $T_c = 0^{\circ} \text{ to } 85^{\circ}\text{C}$

Notes are located on page 4-11

Notes for Tables 4-7, 4-8 and 4-9:

- 1. Input clock can be stopped, therefore minimum CLK2 frequency is 0 MHz.
- 2. These parameters are not tested. They are guaranteed by design characterization.
- 3. Float condition occurs when maximum output current becomes less than I_{LI} in magnitude. Float is not 100% tested.
- 4. The following inputs are allowed to be asynchronous to CLK2: A20M#, BUSY#, ERROR#, FLUSH#, INTR, NMI and PEREQ. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.
- 5. T12 minimum time is not 100% tested.



Figure 4-3. Input Signal Setup and Hold Timing

PRELIMINARY





Figure 4-4. Output Signal Valid Delay Timing



Figure 4-5. Data Write Cycle Valid Delay Timing

AC Characteristics

4











Figure 4-8. RESET Setup and Hold Timing

6

CYRIX Cx486DLC[™] MICROPROCESSOR

Mechanical Specifications

High-Performance 486-Class with Single-Cycle Execution and On-Chip Cache





5. MECHANICAL SPECIFICATIONS

68

5.1 Pin Assignments

The pin assignments for the Cx486DLC are shown as viewed from the pin side in Figure 5-1 and as viewed from the top side (component side when mounted on a P.C. board) in Figure 5-2. The signal names are listed in Tables 5-1 and 5-2, sorted by pin number and signal name respectively.



Figure 5-1. Bottom View of Package Pins





Figure 5-2. Top View of Package Pins

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
No.	Name	No.	Name	No.	Name	No.	Name	No.	Name	No.	Name
A1	VCC	В9	BUSY#	D3	A9	Hl	A17	L13	D8	N7	VCC
A2	VSS	B10	W/R#	D12	VCC	H2	A18	L14	D6	N8	D23
A3	A3	B11	VSS	D13	NA#	H3	A19	M1	A26	N9	D21
A4	SUSP#	B12	KEN#	D14	HOLD	H12	D0	M2	A29	N10	D17
A5	VCC	B13	BE2#	El	A14	H13	Dl	М3	VCC	N11	D16
A6	VSS	B14	VSS	E2	A13	H14	D2	M4	VSS	N12	D12
A7	VCC	C1	A8	E3	A12	J1	A20	M5	D31	N13	D11
A8	ERROR#	C2	A7	E12	BE0#	J2	VSS	M6	D28	N14	D9
A9	VSS	C3	A6	E13	FLUSH#	J3	VSS	M7	VCC	P1	A30
A10	VCC	C4	A2	E14	ADS#	J12	VSS	M8	VSS	P2	VCC
A11	D/C#	C5	VCC	F1	A15	J13	VSS	M9	D20	Р3	D30
A12	M/IO#	C6	RPLSET	F2	VSS	J14	D3	M10	VSS	P4	D29
A13	BE3#	C7	RPLVAL	F3	VSS	К1	A21	M11	D15	Р5	D26
A14	VCC	C8	PEREQ	F12	CLK2	K2	A22	M12	D10	P6	VSS
B1	VSS	C9	RESET	F13	A20M#	К3	A25	M13	VCC	P7	D24
• В2	A5	C10	LOCK#	F14	VSS	K12	D7	M14	HLDA	P8	VCC
В3	A4	C11	VSS	G1	A16	K13	D5	N1	A27	P9	D22
B4	SUSPA#	C12	VCC	G2	VCC	K14	D4	N2	A31	P10	D19
В5	VSS	C13	BE1#	G3	VCC	L1	A23	N3	VSS	P11	D18
B6	N/C	C14	BS16#	G12	VCC	L2	A24	N4	VCC	P12	D14
B7	INTR	D1	A11	G13	READY#	L3	A28	N5	D27	P13	D13
В8	NMI	D2	A10	G14	VCC	L12	VCC	N6	D25	P14	VSS a

Table 5-1. Signal Names Sorted by Pin Number



Signal	Pin										
Name	No.										
A2	C4	A23	L1	D4	K14	D26	P5	SUSP#	A4	VSS	A2
A3	A3	A24	L2	D5	K13	D27	N5	SUSPA#	B4	VSS	A6
A4	B3	A25	К3	D6	L14	D28	M6	VCC	Al	VSS	A9
A5	B2	A26	M1	D7	K12	D29	P4	VCC	A5	VSS	B1
A6	C3	A27	N1	D8	L13	D30	Р3	VCC	A7	VSS	B5
A7	C2	A28	L3	D9	N14	D31	M5	VCC	A10	VSS	B11
A8 -	C1	A29	M2	D10	M12	ERROR#	A8	VCC	A14	VSS	B14
A9	D3	A30	P1	D11	N13	FLUSH#	E13	VCC	C5	VSS	C11
A10	D2	A31	N2	D12	N12	HLDA	M14	VCC	C12	VSS	F2
A11	Dl	ADS#	E14	D13	P13	HOLD	D14	VCC	D12	VSS	F3
A12	E3	BEO#	E12	D14	P12	INTR	B7	VCC	G2	VSS	F14
A13	E2	BE1#	C13	D15	M11	KEN#	B12	VCC	G3	VSS	J2
A14	E1	BE2#	B13	D16	N11	LOCK#	C10	VCC	G12	VSS	J3
A15	F1	BE3#	A13	D17	N10	M/IO#	A12	VCC	G14	VSS	J12
A16	Gl	BS16#	C14	D18	P11	NA#	D13	VCC	L12	VSS	J13
A17	H1	BUSY#	B9	D19	P10	N/C	B6	VCC	M3	VSS	M4
A18	H2	CLK2	F12	D20	М9	NMI	B8	vcc	M7	VSS	M8
A19	Н3	D/C#	A11	D21	N9	PEREQ	C8	VCC	M13	VSS	М10
A20	J1	DO	H12	D22	P9	READY#	G13	VCC	N4	VSS	N3
A20M#	F13	Dl	H13	D23	N8	RESET	С9	VCC	N7	VSS	P6
A21	K1	D2	H14	D24	P7	RPLSET	C6	VCC	P2	VSS	P14
A22	К2	D3	J14	D25	N6	RPLVAL	C7	VCC	P8	W/R#	B10

Table 5-2. Pin Numbers Sorted by Signal Name



Package Dimensions

5.2 Package Dimensions

Figure 5-3. 132-Pin PGA Package Dimensions



5.3 Thermal Characteristics

The Cx486DLC is designed to operate when case temperature is between 0° - 85° C. The case temperature is measured on the top center of the package. The maximum die temperature $(T_{j_{max}})$ and the maximum ambient temperature $(T_{a_{max}})$ can be calculated using the following equations.

where:

T_{imax}	 Maximum average junction temperature (°C)
T _c	= Case temperature at top center of package (°C)
P _{max}	= Maximum device power dissipation (W)
θ_{ic}	= Junction-to-case thermal resistance (°C/W)
T _{a max}	= Maximum ambient temperature (°C)
T,	= Average junction temperature (°C)
$\hat{\boldsymbol{\theta}_{ja}}$	= Junction-to-ambient thermal resistance (°C/W)

Values for θ_{j_a} and θ_{j_c} are given in Table 5-3 for various airflows for the 132-lead ceramic pin grid array package.

AIRFLOW	THERMAL RESISTANCE (°C/W)				
(FT/MIN)	θ_{ja}	$\theta_{_{jc}}$			
0	20	3			
100	18	3			
250	14	3			
500	10	3			

Table 5-3. Package Thermal Resistance and AirFlow 132-Pin Ceramic PGA Package

PRELIMINARY

5-6

CYRIX Cx486DLC MICROPROCESSOR

High-Performance 486-Class CPU with Single-Cycle Execution and On-Chip Cache





Instruction Set Summary

6. INSTRUCTION SET

This section summarizes the Cx486DLC instruction set and provides detailed information on the instruction encodings. All instructions are listed in the Instruction Set Summary Table (Table 6-16), which provides information on the instruction encoding, which flags are effected, and the instruction clock counts for each instruction. The clock count values are based on the assumptions described in section 6.3.

6.1 General Instruction Format

All of the Cx486DLC machine instructions follow the general instruction format shown in Figure 6-1. These instructions vary in length and can start at any byte address. An instruction consists of one or more bytes that can include: prefix byte(s), at least one opcode byte(s), mod r/m byte, s-i-b byte, address displacement byte(s) and immediate data byte(s). An instruction can be as short as one byte and as long as 15 bytes. If there are more than 15 bytes in the instruction a general protection fault (error code of 0) is generated.



Figure 6-1. General Instruction Format



6.2 Instruction Fields

The general instruction format shows the larger fields that make up an instruction. Certain instructions have smaller encoding fields that vary according to the class of operation. These fields define information such as the direction of the operation, the size of the displacements, register encoding and sign extension. All the fields are described in Table 6-1 and the subsequent paragraphs provide greater detail.

FIELD NAME	DESCRIPTION	NUMBER OF BITS
Prefix	Specifies segment register override, address and operand size, repeat	1 byte / prefix
	elements in string instruction, LOCK# assertion.	
Opcode	Identifies instruction operation.	1 or 2 bytes
w	Specifies if data is byte or full size (full size is either 16 or 32 bits).	1
d	Specifies direction of data operation.	1 .
S	Specifies if an immediate data field must be sign-extended.	1
reg	General register specifier.	3
mod r/m	Address mode specifier.	2 for mod; 3 for r/m
SS	Scale factor for scaled index address mode.	2
index	General register to be used as index register.	3
base	General register to be used as base register.	2
sreg2	Segment register for CS, SS DS and ES.	2
sreg3	Segment register for CS, SS, DS ES FS and GS.	3
eee	Control, debug and test register specifier.	3
Address	Address displacement operand.	1, 2 or 4 bytes
displacement		
Immediate data	Immediate data operand.	1, 2 or 4 bytes

Table 6-1. Instruction Fields

6.2.1 Prefixes

Prefix bytes can be placed in front of any instruction. The prefix modifies the operation of the next instruction only. When more than one prefix is used, the order is not important. There are five type of prefixes as follows:

- 1. Segment Override explicitly specifies which segment register an instruction will use.
- 2. Address Size switches between 16- and 32-bit addressing. Selects the inverse of the default.
- 3. Operand Size switches between 16- and 32-bit addressing. Selects the inverse of the default.

- 4. Repeat is used with a string instruction which causes the instruction to be repeated for each element of the string.
- 5. Lock is used to assert the hardware LOCK# signal during execution of the instruction.

Table 6-2 lists the encodings for each of the available prefix bytes. The operand size and address size prefixes allow the individual overriding of the default value for operand size and effective address size. The presence of these prefixes select the opposite (non-default) operand size and/or effective address size as the case may be.

PREFIX	ENCODING	DESCRIPTION
ES:	26h	Overide segment default, use ES for memory operand
CS:	2Eh	Overide segment default, use CS for memory operand
SS:	36h	Overide segment default, use SS for memory operand
DS:	3Eh	Overide segment default, use DS for memory operand
FS:	64h	Overide segment default, use FS for memory operand
GS:	65h	Overide segment default, use GS for memory operand
Operand Size	66h	Make operand size attribute the inverse of the default
Address Size	67h	Make address size attribute the inverse of the default
LOCK	F0h	Assert LOCK# hardware signal.
REPNE	F2h	Repeat the following string instruction.
REP/REPE	F3h	Repeat the following string instruction.

Table 6-2. Instruction Prefix Summary



6.2.2 Opcode Field

The opcode field is either one or two bytes in length and specifies the operation to be performed by the instruction. Some operations have more than one opcode, each specifying a different form of the operation. Some opcodes name instruction groups. For example, opcode 0x80 names a group of operations that have an immediate operand, and a register or memory operand. The group opcodes use an opcode extension field of 3 bits in the following byte, called the MOD R/M byte, to resolve the operation type. Opcodes for the entire Cx486DLC instruction set are listed in the Instruction Set Summary Table. The opcodes are given in hex values unless shown within brackets ([]). Values shown in brackets are binary values.

6.2.3 w Field

The 1-bit w field indicates the operand size during 16- and 32- bit data operations.

w FIELD OPERAND SIZE 16-BIT DATA OPERATIONS		OPERAND SIZE 32-BIT DATA OPERATIONS	
0.	8 Bits	8 Bits	
1	16 Bits	32 Bits	

Table 6-3. w Field Encoding

6.2.4 d Field

The d field determines which operand is taken as the source operand and which operand is taken as the destination.

d FIELD	DIRECTION OF OPERATION	SOURCE OPERAND	DESTINATION OPERAND
0	Register> Register/Memory	reg	mod r/m or mod ss-index-base
1	Register/Memory> Register	mod r/m or mod ss-index-base	reg

Table 6-4. d Field Encoding

6.2.5 reg Field

The reg field determines which general registers are to be used. The selected register is dependent on whether 16- or 32- bit operation is current and the status of the "w" bit.

reg	16-BIT OPERATION w Field Not Present	32-BIT OPERATION w Field Not Present	16-BIT OPERATION w=0	1 6-BIT OPERATION w= 1	32-BIT OPERATION w=0	32-BIT OPERATION w= 1
000	AX	EAX	AL	AX	AL	EAX
001	CX	ECX	CL	CX	CL	ECX
010	DX	EDX	DL	DX	DL	EDX
011	BX	EBX	BL	BX	BL	EBX
100	SP	ESP	AH	SP	AH	ESP
101	BP	EBP	СН	BP	CH	EBP
110	SI	ESI	DH	SI	DH	ESI
111	DI	EDI	BH	DI	BH	EDI

Table 6-5. reg Field Encoding



6.2.6 mod and r/m Fields

The mod and r/m sub-fields, within the mod r/m byte, select the type of memory addressing to be used. Some instructions use a fixed addressing mode (e.g., PUSH or POP) and therefore, these

fields are not present. Table 6-6 lists the addressing method when 16-bit addressing is used and a mod r/m byte is present. Some mod r/m field encodings are dependent on the w field and are shown in Table 6-6A.

mod r/m	16-BIT ADDRESS MODE with mod r/m Byte	32-BIT ADDRESS MODE with mod r/m Byte and No s-i-b Byte Present
00 000	DS:[BX+SI]	DS:[EAX]
00 001	DS:[BX+DI]	DS:[ECX]
00 010	SS:[BP+SI]	DS:[EDX]
00 011	SS:[BP+DI]	DS:[EBX]
00 100	DS:[SI]	s-i-b is present (See 6.2.7)
00 101	DS:[DI]	DS:[d32]
00 110	DS:[d16]	DS:[ESI]
00 111	DS:[BX]	DS:[EDI]
01 000	DS:[BX+SI+d8]	DS:[EAX+d8]
01 001	DS:[BX+DI+d8]	DS:[ECX+d8]
01 010	SS:[BP+SI+d8]	DS:[EDX+d8]
01 011	SS:[BP+DI+d8]	DS:[EBX+d8]
01 100	DS:[SI+d8]	s-i-b is present (See 6.2.7)
01 101	DS:[DI+d8]	SS:[EBP+d8]
01 110	SS:[BP+d8]	DS:[ESI+d8]
01 111	DS:[BX+d8]	DS:[EDI+d8]
10 000	DS:[BX+SI+d16]	DS:[EAX+d32]
10 001	DS:[BX+DI+d16]	DS:[ECX+d32]
10 010	SS:[BP+SI+d16]	DS:[EDX+d32]
10 011	SS:[BP+DI+d16]	DS:[EBX+d32]
10 100	DS:[SI+d16]	s-i-b is present (See 6.2.7)
10 101	DS:[DI+d16]	SS:[EBP+d32]
10 110	SS:[BP+d16]	DS:[ESI+d32]
10 111	DS:[BX+d16]	DS:[EDI+d32]
11 000-11 111	See Table 6-6A	See Table 6-6A

Table 6-6. mod r/m Field Encoding

PRELIMINARY

6

mod r/m	16-BIT OPERATION w=0	1 6-BIT OPERATION w=1	32-BIT OPERATION w=0	32-BIT OPERATION w= 1
11 000	AL	AX	AL	EAX
11 001	CL	CX	CL	ECX
11 010	DL	DX	DL	EDX
11 011`	BL	BX	BL	EBX
11 100	AH	SP	AH	ESP
11 101	CH	BP	CH	EBP
11 110	DH	SI	DH	ESI
11111	BH	DI	BH	EDI

Table 6-6A. mod r/m Field Encoding Dependent on w Field

PRELIMINARY



6.2.7 mod and base Fields

In Table 6-6A, the note "s-i-b present" for certain entries forces the use of the mod and base field as listed in Table 6-7.

Table 6-7. mod	base F	Field	Encoding
----------------	--------	-------	----------

mod base	32-BIT ADDRESS MODE with mod r/m and s-i-b Bytes Present	
00 000	DS:[EAX+(scaled index)]	
00 001	DS:[ECX+(scaled index)]	
00 010	DS:[EDX+(scaled index)]	
00 011	DS:[EBX+(scaled index)]	
00 100	SS:[ESP+(scaled index)]	
00 101	DS:[d32+(scaled index)]	
00 110	DS:[ESI+(scaled index)]	
00 111	DS:[EDI+(scaled index)]	
01 000	DS:[EAX+(scaled index)+d8]	
01 001	DS:[ECX+(scaled index)+d8]	
01 010	DS:[EDX+(scaled index)+d8]	
01 011	DS:[EBX+(scaled index)+d8]	
01 100	SS:[ESP+(scaled index)+d8]	
01 101	SS:[EBP+(scaled index)+d8]	
01 110	DS:[ESI+(scaled index)+d8]	
01 111	DS:[EDI+(scaled index)+d8]	
10 000	DS:[EAX+(scaled index)+d32]	
10 001	DS:[ECX+(scaled index)+d32]	
10 010	DS:[EDX+(scaled index)+d32]	
10 011	DS:[EBX+(scaled index)+d32]	
10 100	SS:[ESP+(scaled index)+d32]	
10 101	SS:[EBP+(scaled index)+d32]	
10 110	DS:[ESI+(scaled index)+d32]	
10 111	DS:[EDI+(scaled index)+d32]	

6.2.8 ss Field

The ss field (Table 6-8) specifies the scale factor used in the offset mechanism for address calculation. The scale factor multiplies the index value to provide one of the components used to calculate the offset address.

ss FIELD	SCALE FACTOR	
00	xl	
01	x2	
10	x4 .	
11	x8	

Table 6-8. ss Field Encoding

6.2.9 index Field

The index field (Table 6-9) specifies the index register used by the offset mechanism for offset address calculation. When no index register is used (index field = 100), the ss value must be 00 or the effective address is undefined.

Table 6-9. index Field Encoding

index FIELD	INDEX REGISTER
000	EAX
001	ECX
010	EDX
011	EBX
100	none
101	EBP
110	ESI
111	EDI

6

6.2.10 sreg2 Field

The sreg2 field (Table 6-10) is a 2-bit field that allows one of the four 286-type segment registers to be specified.

6.2.11 sreg3 Field

The sreg3 field (Table 6-11) is 3-bit field that is similar to the sreg2 field, but allows use of the FS and GS segment registers.

Table 6-11. sreg3 Field Encoding

sreg2 FIELD	SEGMENT REGISTER SELECTED
00	ES
01	CS
10	SS
11	DS

Table 6-10. sreg2 Field Encoding

sreg3 FIELD	SEGMENT REGISTER SELECTED
000	ES a state
001	CS
010	SS
011	DS
100	FS
101	GS
110	undefined
111	undefined

6.2.12 eee Field

The eee field is used to select the control, debug and test registers as indicated in Table 6-12. The values shown in Table 6-12 are the only valid encodings for the eee bits.

eee FIELD	REGISTER TYPE	BASE REGISTER
000	Control Register	CRO
010	Control Register	CR2
011	Control Register	CR3
000	Debug Register	DRO
001	Debug Register	DR1
010	Debug Register	DR2
011	Debug Register	DR3
110	Debug Register	DR6
111	Debug Register	DR7
011	Test Register	TR3
100	Test Register	TR4
101	Test Register	TR5
110	Test Register	TR6
111	Test Register	TR7

Table 6-12. eee Field Encoding



6.3 Flags

The Instruction Set Summary Table lists nine flags that are affected by the execution of instuctions. The conventions shown in Table 6-13 are used to identify the different flags. Table 6-14 lists the conventions used to indicate what action the instuction has on the particular flag.

ABBREVIATION	NAME OF FLAG
OF	Overflow Flag
DF	Direction Flag
IF	Interrupt Enable Flag
TF	Trap Flag
SF	Sign Flag
ZF	Zero Flag
AF	Auxiliary Flag
PF	Parity Flag
CF	Carry Flag

Table 6-13. Flag Abbreviations

Table 6-14. Action of Instruction on Flag

INSTUCTION TABLE SYMBOL	ACTION
x	Flag is modified by the instruction.
-	Flag is not changed by the instruction.
0	Flag is reset to "0".
1	Flag is set to "1".

6.4 Clock Counts

6.4.1 Assumptions

The following assumptions have been made in presenting the clock count values for the individual instructions:

- 1. The instruction has been prefetched, decoded and is ready for execution.
- 2. Bus cycles do not require wait states.
- 3. There are no local bus HOLD requests delaying processor access to the bus.
- 4. No exceptions are detected during instruction execution.
- If an effective address is calculated, it does not use two general register components. One register, scaling and displacement can be used within the clock count shown. However, if the effective address calculation uses two general register components, add 1 clock to the clock count shown.
- 6. All clock counts assume aligned 32-bit memory/IO operands for cache miss counts.
- If instructions access a misaligned 32-bit operand address, add 2 clocks for read or write and add 4 clock counts for read and write.

6.4.2 Abbreviations

The clock counts listed in the Instruction Set Summary Table are grouped by operating mode and whether there is a register/cache hit or a cache miss. In some cases, more than one clock count is shown in a column for a given instruction, or a variable is used in the clock count. The abbreviations used for these conditions are listed in Table 6-15.

CLOCK COUNT SYMBOL	EXPLANATION
/	Register operand/memory operand.
n	Number of times operation is repeated.
L	Level of the stack frame.
1	Condition jump taken conditional jump not taken.
\	$CPL \leq IOPL \setminus CPL > IOPL.$

Table	6-15.	Clock	Count	Abb	reviations
-------	-------	-------	-------	-----	------------

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Cache Hit Miss	Reg/ Cache Cache Hit Miss	Real Protected Mode Mode
AAA ASCII Adjust AI after Add	37		4	4	
And ASCH August AL Gat Aug					
AAD ASCII Adjust AX before Divide	D5 0A	x x - x -	4	4	
AAM ASCII Adjust AX after Multiply	D4 0A	x x - x -	16	16	
AAS ASCII Adjust AL after Subtract	3F	x - x	4	4	
ADC Add with Carry Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	1 [00dw] [11 reg r/m] 1 [000w] [mod reg r/m] 1 [001w] [mod reg r/m] 8 [00sw] [mod 010 r/m]# 1 [010w] #	x x x x x x	1 3 5 3 5 1/3 5 1	1 3 5 3 5 1/3 5 1	b h
ADD Integer Add Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	0 [00dw] [11 reg r/m] 0 [000w] [mod reg r/m] 0 [001w] [mod reg r/m] 8 [00sw] [mod 000 r/m]# 0 [010w] #	x x x x x x	1 3 5 3 5 1/3 5 1	l 3 5 3 5 1/3 5 1	b h
AND Boolean AND Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	2 [00dw] [11 reg r/m] 2 [000w] [mod reg r/m] 2 [001w] [mod reg r/m] 8 [00sw] [mod 100 r/m]# 2 [010w] #	0 x x - x 0	1 3 5 3 5 1/3 5 1	1 3 5 3 5 1/3 5 1	b h
ARPL Adjust Requested Privilege Level From Register/Memory	63 [mod reg r/m]	x		6/10 10	a h

Instruction Cot Summary

= immediate data ++ = 16-bit displacement + = 8-bit displacement +++ = 32-bit displacement (full)

Table 6.16

- x = modified = unchanged

Advancing the Standards Instruction Set Summary

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	L CLOCK NT	PROTE MODE COU	CTED CLOCK NT	P	NOTES		
		OF DF IF TF SF ZF AF PF CF	CF Reg/ C Cache Hit /		Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode		
BOUND <i>Check Array Boundaries</i> If Out of Range (Int 5) If In Range	62 [mod reg r/m]		11+int 11		ll+int ll		b,e	g,h,j,k,r		
DCE Com Dis Formend							h	h		
Register/Memory, Register	0F BC [mod reg r/m]		5/7+n	9+n	5/7+n	9+n		11		
			· · ·							
BSR Scan Bit Reverse Register/Memory, Register	0F BC [mod reg r/m]	X	5/7+n	9+n	5/7+n	9+n	b	h		
		. '			· · · · · · · · · · · · · · · · · · ·					
BSWAP Byte Swap	0F C [1 reg]		4		4					
			·		1		1 ,	1.		
BI 1651 Bit Register/Memory Immediate	0F BA [mod 100 r/m]#		3/4	5	3/4	5	D	11		
Register/Memory, Register	OF A3 [mod reg r/m]		3/6	7	3/6	7				
BTC Test Bit and Complement		x		-			b	h		
Register/Memory, Immediate	0F BA [mod 111 r/		4/5	6	4/5	6				
Register/Memory, Register	BB [mod reg r/m]	1	5/8	9	5/6	9				
BTB Test Dit and Deced	(1	h		
BIR Test Bit and Reset	0E PA [mod 110 r/m]#	x	4/5	6	4/5	6	D	n		
Register/Memory, Register	0F B3 [mod reg r/m]		5/8	9	5/8	9				
BTS Test Bit and Set	·	x					b	h		
Register/Memory	0F BA [mod 101 r/m]		3/5	. 6	3/5	6				
Register (short form)	0F AB [mod reg r/m]		4/7	8	4/7	8				
	# = immediate data ++ = + = 8-bit displacement +++ =	16-bit displacement x = modified 32-bit displacement (full) - = unchang	d jed							

Instruction Set Summary

6-13

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	LL CLOCK NT	PROTE MODE (COU	CTED LOCK NT	P	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
CALL Subroutine Call Direct Within Segment Register/Memory Indirect Within Segment Direct Intersegment Call Gate to Same Privilege Call Gate to Different Privilege No P Call Gate to Different Privilege x P's 16-bit Task to 16-bit TSS 16-bit Task to 32-bit TSS 16-bit Task to 786 Task 32-bit Task to 16-bit TSS	E8 +++ FF [mod 010 r/m] 9A [unsigned full offset, selector]		7 8/9 12	10	7 8/9 30 41 83 81+4x 235 262 179 238	10 41 83 81+4x 235 265 182 238	b	h,j,k,r
32-bit Task to 32-bit TSS 32-bit Task to V86 Task Indirect Intersegment Call Gate to Same Privilege Call Gate to Different Privilege No P Call Gate to Different Privilege Level x P's 16-bit Task to 16-bit TSS 16-bit Task to 16-bit TSS 16-bit Task to 12-bit TSS 32-bit Task to 12-bit TSS 32-bit Task to 12-bit TSS 32-bit Task to V86 Task	FF [mod 011 r/m]		14	17	265 182 14 43 85 86+4x 237 264 181 240 267 184	268 185 34 43 85 86+4x 240 270 187 243 273 190		
SE DA TUSA TO TO TUSA	L	1					L	
CBW Convert Byte to Word	98		3		3			
CDQ Convert Doubleword to Quadword	99		1		1		[
CLC Clear Carry Flag	F8	0	1		1			
CLD Clear Direction Flag	FC	- 0	1		1			
CLI Clear Interrupt Flag	FA	0	7		7			m
CLTS Clear Task Switched Flag	0F 06		5		5		с	1
P = Parameters	# = immediate data ++ = + = 8-bit displacement +++ =	16-bit displacement x = modified 32-bit displacement (full) - = unchange	d .			L	•	

÷



PRELIMINARY

INSTRUCTION OPCODE			FLAGS									RE/ MODE COU	AL CLOCK NT	PROTECTED MODE CLOCK COUNT		NOTES		
		C)F	DF	IF	TF	S	FZ	F Ø	NF I	PF (CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
														r	1	1		r
CMC Complement the Carry Flag	F5		-	-	-	-	-				- 3	x		l	1			
CMP Compare Integers Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	3 [10dw] [11 reg r/m] 3 [101w] [mod reg r/m] 3 [100w] [mod reg r/m] 8 [00sw] [mod 111 r/m]# 3 [110w] #	X	<u> </u>	_	-	-	x			x	x	x	1 3 3 1/3	5 5 5	1 3 3 1/3	5 5 5	b	h
minediate to Accumulator	5 [110w] #									_			1	L	1.			
CMPS Compare String	A [011w]	х		-	-	-	x	X	: :	x	x	x	7	8	7	8	b	h
CMPXCHG Compare and Exchange Register1, Register2 Memory, Register	0F B [000w] [11 reg2 reg1] 0F B [000w] [mod reg r/m]) X		-	-	-	x	>	: :	x	x	x	5	8	57	8		
CWD Convert Word to Doubleword	99		-	-	-	-	-			-		-	1		1			
CWDE Convert Word to Doubleword Extended	98		-	-	-	-	-			-		-	3		3			
DAA Decimal Adjust AL after Add	27 •	-		-	-	-	x	х	: 3	x	x	x	4		4			
DAS Decimal Adjust AL after Subtract	2F	-			-	-	x	x		x	x	x	4		4			
DEC Decrement by 1 Register/Memory Register (short form)	F [111w] [mod 001 r/m] 4 [1 reg]	2	4	-	-	-	x	2	K	x	x	-	1/3 1	5	1/3 1	5	b	h
DIV Unsigned Divide Accumulator by Register/Memory Divisor: Byte Word Doubleword	F [011w] [mod 110 r/m]		-	-	-	-	-			-		-	14/15 22/23 38/30	17 24 40	14/15 22/23 38/39	17 24 40	b,e	e,h

Instruction Set Summary

67)

.

6-15

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	AL CLOCK NT	PROTE MODE (COU	CTED CLOCK NT	NOTES	
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
ENTER Enter New Stack Frame	C8 ++ [8-bit Level]						b	h
Level = 0			7		7			
Level = 1			10	10	10	10		
Level (L) > 1			6+4*L	6+4*L	6+4*L	6+4*L		
HIT Halt	E4		3		3			1
	17		5	1			I	
IDIV Integer (Signed) Divide							b,e	e,h
Accumulator by Register/Memory	F [0F1w] [mod 111 r/m]		1000		10.00			
Divisor: Byte			19/20	22	19/20	22		
word			27/28	29	27/28	29		
Doubleword			43/44	47	43/44	47	L	
IMUL Integer (Signed) Multiply		x x	r				b	h
Accumulator by Register/Memory	F [011w] [mod 101 r/m]							
Multiplier: Byte			3/5	7	3/5	7		
Word	-		3/5	7	3/5	7		
Doubleword	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		7/9	13	7/9	13		
Register with Register/Memory	OF AF [mod reg r/m]							
Multiplier: Byte			3/5	7	3/5	7		
Word			3/5	7	3/5	7		
Doubleword			7/9	13	7/9	13		
Register/Memory with Immediate to Register?	6 [10s1] [mod reg r/m] #			15		15		
Multiplier: Byte	o [rost] [mod reg (/m] "		3/5	7	3/5	7		
Word			3/5	7	3/5	7		
Doubleword			7/0	13	7/0	13		
	I		119	15	113	15		
IN Input from I/O Port					[[m
Fixed Port	E [010w] [port number]		16	16	6\19	6\20		
Variable Port	E [110w]		16	16	6\19	6\20		
	,,				L	0.00	L	1
INC Increment by 1		x x x x x -					b	h
Register/Memory	F [111w] [mod 000 r/m]	1	1/3	5	1/3	5		
Register (short form)	4 [0 reg]		1 1		1			

6-16

PRELIMINARY

+ = 8-bit displacement +++ = 32-bit displacement (full) - = unchanged

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	AL CLOCK NT	PROTE MODE (COU	CTED CLOCK NT	NOTES		
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode	
INS Input String from I/O Port	6 [110w]		20	20	6/19	6/20	b	h, m	
INT Software Interrupt INT i Protocted Moder	CD [i]	- x 0	14	16			b,e	g,j,k,r	
Interrupt or Trap to Same Privilege Interrupt or Trap to Different Privilege 16-bit Task to 16-bit TSS by Task Gate 16-bit Task to 32-bit TSS by Task Gate 16-bit Task to V86 by Task Gate 32-bit Task to 16-bit TSS by Task Gate 32-bit Task to 32-bit TSS by Task Gate 32-bit Task to 32-bit TSS by Task Gate 82-bit Task to S86 by Task Gate 86 to 16-bit TSS by Task Gate 86 to Privilege 0 by Trap Gate/Int Gate INT 3	СС		14	16	49 77 233 260 177 236 263 180 236 263 93	50 78 234 264 181 237 267 184 237 267 94			
Protected Mode: Interrupt or Trap to Same Privilege Interrupt or Trap to Different Privilege 16-bit Task to 16-bit TSS by Task Gate 16-bit Task to 32-bit TSS by Task Gate 132-bit Task to V86 by Task Gate 32-bit Task to 16-bit TSS by Task Gate 32-bit Task to V86 by Task Gate 22-bit Task to V86 by Task Gate V86 to 16-bit TSS by Task Gate V86 to 32-bit TSS by Task Gate V86 to 22-bit TSS by Task Gate V86 to Privilege 0 by Trap Gate/Int Gate					49 77 233 260 177 236 263 180 236 263 263 93	50 78 234 264 181 237 267 184 237 267 94			
Continued on the next page									

٠

-7

.

PRELIMINARY

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	L CLOCK NT	PROTE MODE (COU	CTED CLOCK NT	P	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
INT Software Interrupt (Continued)		x 0					b,e	g,j,k,r
INTO	CE							
If OF==0			1	1	1	1		
If OF==1 (IN1 4)			15	17				
Protected Mode:	1				10			
Interrupt or Trap to Same Privilege					49	50		
Interrupt of Irap to Different Privilege						18		
16 bit Task to 32 bit TSS by Task Gale					255	254		1
16 bit Task to V86 by Task Gale					200	101		
32 bit Task to 16 bit TSS by Task Gate					. 1//	101		
32-bit Task to 32-bit TSS by Task Gale					250	251		
32-bit Task to V86 by Task Gate					180	10/		
V86 to 16-bit TSS by Task Gate					236	237		
V86 to 32-bit TSS by Task Gate					250	267		
V86 to Privilege 0 by Trap Gate/Int Gate			i i		93	94	i i	
								L
INVD Invalidate Cache	0F 08		4		4			
INVLPG Invalidate TLB Entry	0F 01 [mod 111 r/m]	<u> </u>	4		4			
			I				r	<u> </u>
IRE1 Interrupt Return	CF	x x x x x x x x x x						g,h,j,k,r
Real Mode	1		14	14				
Protected Mode:					21	22		
Within Task to Same Privilege	1		{ }		31	33	1	
within Task to Different Privilege					220	70		
10-DIL TASK IO 10-DIL TASK			(229	232		
10-Dil Task 10 32-Dil 135					172	170		
32 bit Task to 16 bit TSS					113	735		
32-bit Task to 32-bit TSS					2.52	255	}	
32-bit Task to V86 Task					176	182	·	

6-18

.

PRELIMINARY

= immediate data
 + = 8-bit displacement

x = modified - = unchanged

++ = 16-bit displacement +++ = 32-bit displacement (full)

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	AL CLOCK NT	PROTE MODE (COU	CTED CLOCK NT	N	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
JB/JNAE/JC Jump on Below/Not Above or Equal/								r
8-bit Displacement	72 +		6 1		6 1]
Full Displacement	0F 82 +++		6 1		6 1			
IBE/INA Jump on Below or Equal/Not Above							Γ	r
8-bit Displacement	76 +		6 1		6 1			
Full Displacement	0F 86 +++		6 1		6 1			
JCXZ Jump on CX Zero	E3 +		7 3		7 3			r
		a						
JE/JZ Jump on Equal/Zero	-							r
8-bit Displacement	74 +		61		61			
Full Displacement	0F 84 +++		6 1		6 1			
HECYZ Lumm on ECV 7 and			712		712	r	r	
JECAZ Jump on ECA Zero	E3 +		13		/ 3			r
					·		Т	-
S Lit Displayer and	70		611		611			r
8-bit Displacement	/C +		611		611			
run Displacement	UF 8C +++		011			l	L	I
II F/ING Jump on Less or Equal/Not Greater	T				1		1	r
8-bit Displacement	7F +		611		611			
Full Displacement	0F 8F +++		611		611			
								I
	# = immediate data ++ + = 8-bit displacement +++	= 10-bit displacement x = modified = 32-bit displacement (full) - = unchang	1 ged					

Instruction Set Summary

- 7

6-19
INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		N	NOTES	
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode	
				,	•				
JMP Unconditional Jump							b	h,j,k,r	
Short	EB +		6		6				
Direct within Segment	E9 +++		6		6				
Register/Memory Indirect Within Segment	FF [mod 100 r/m]		6/8	10	6/8	10		-	
Direct Intersegment	EA [full offset, selector]		9		26				
Call Gate Same Privilege Level					31	37			
16-bit Task to 16-bit TSS					238	238			
16-bit Task to 32-bit TSS					265	268			
16-bit Task to V86 Task	1				182	185			
32-bit Task to 16-bit TSS					241	241			
32-bit Task to 32-bit TSS					268	271			
32-bit Task to V86 Task					185	188			
Indirect Intersegment	FF [mod 101 r/m]		11	14	30	30			
Call Gate Same Privilege Level					39	39			
16-bit Task to 16-bit TSS					240	243			
16-bit Task to 32-bit TSS					267	273			
16-bit Task to V86 Task					184	190			
32-bit Task to 16-bit TSS					243	246			
32-bit Task to 32-bit TSS •					270	276			
32-bit Task to V86 Task					187	193		I	
INDUATION Lumm on Not Polow/Abour or	T		1		1				
Faugl/Net Carry	4		611		611			1	
8 hit Displacement	73		611		611				
S-bit Displacement	0F 83		011		011				
	01 03 +++		L		1		1	l	
INBE/JA Jump on Not Below or Equal/Above				(r	
8-bit Displacement	77 +		6 1		6 1			1	
Full Displacement	0F 87 +++		6 1		6 1				
JNE/JNZ Jump on Not Equal/Not Zero								r	
8-bit Displacement	75 +		61		6 1				
Full Displacement	0F 85 +++		6 1		6 1		1		
INI ACE Jump on Not Level (vegtor or Egical	Т						1		
Shit Displacement			611		611			r	
o-on Displacement			611		611				
	1 UI: 0D +++	_ I	011		011		I		

+ = 8-bit displacement +++ = 32-bit displacement (full) - = unchanged

PRELIMINARY

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	AL CLOCK NT	PROTE MODE C COU	CTED CLOCK NT	N	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
		······						
JNLE/JG Jump on Not Less or Equal/Greater 8-bit Displacement Full Displacement	7F + 0F 8F+++		6 1 6 1		6 1 6 1			r
		· · ·			1		1	
SNO Jump on Not Overflow 8-bit Displacement Full Displacement	71 + 0F 81+++		6 1 6 1		6 1 6 1			r
	1				1	r	<u> </u>	
8-bit Displacement Full Displacement	7B + 0F 8B+++		6 1 6 1		6 1 6 1			r
JNS Jump on Not Sign 8-bit Displacement Full Displacement	79 + 0F 89+++		6 1 6 1		6 1 6 1			r
							_	
JO Jump on Overflow 8-bit Displacement Full Displacement	70 + 0F 80+++		6 1 6 1		6 1 6 1			r
JP/JPE Jump on Parity/Parity Even 8-bit Displacement Full Displacement	7A + 0F 8A+++		6 1 6 1		6 1 6 1			r
<u> </u>	······································							
JS Jump on Sign 8-bit Displacement Full Displacement	78 + 0F 88+++		6 1 6 1		6 1 6 1			r
ATTE Logd Ald with Elgen	OF		-	1	1 2		1	
LARF Load Ari with Flags	96		2	J	2	1	ļ	l
LAR Load Access Rights From Register/Memory	0F 02 [mod reg r/m]	x			11/12	14	a	g,h,j,p
	# = immediate data ++ = + = 8-bit displacement +++ =	16-bit displacement x = modified 32-bit displacement (full) - = unchang	ł ged					

6-21

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		N	NOTES	
		OF DF IF TF SF IF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode	
							<u> </u>		
LDS Load Pointer to DS	C5 [mod reg r/m]		6	7	19	20	b	h,i,j	
			·				т		
LEA Load Effective Address	8D [mod reg r/m]				1				
With Index Register			3		3				
	L		I		1	I	I	I	
LEAVE Leave Current Stack Frame	C9		3	4	3	4	b	h	
	•		L			L	1		
LES Load Pointer to ES	C4 [mod reg r/m]		6	7	19	20	b	h,i,j	
LFS Load Pointer to FS	OF B4 [mod reg r/m]		6	7	19	20	b	h,i,j	
LGDT Load GDT Register	0F 01 [mod 010 r/m]		9	9	9	9	b,c	h,l	
				_					
LGS Load Pointer to GS	0F B5 [mod reg r/m]		6	7	19	20	b	h,i,j	
							T		
LIDT Load IDT Register	0F 01 [mod 011 r/m]		9	9	9	9	b,c	h,l	
LLDT Load LDT Register							a	g,h,j,l	
From Register/Memory	0F 00 [mod 010 r/m]				16/17	18	1		
MCW Logd Mashing Status Word					1		ha	h1	
From Register/Memory	0F 01 [mod 110 r/m]		5	8	5	8	D,C	11,1	
			· · · · · · · · · · · · · · · · · · ·		·I	L	L	1	
LODS Load String	A [110w]		4	4	4	4	b	h	
~				• · · · · · · · · · · · · · · · · · · ·	<u> </u>		L		
LOOP Offset Loop/No Loop	E2 +		9 3		9 3			r	
A A	L						L	J	
LOOPNZ/LOOPNE Offset	E0 +		9 3		9 3			r	
	# = immediate data ++ =	16-bit displacement x = modified					•		

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	LL CLOCK NT	PROTE MODE COU	CTED CLOCK NT	P	lotes
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
LOOPZ/LOOPE Offset	E1 +		9 3		9 3			r
LSL Load Segment Limit From Register/Memory	0F 03 [mod reg r/m]	X			14/15	17	a	g,h,j,p
LSS Load Pointer to SS	0F B2 [mod reg r/m]		6	7	19	20	a	h,i,j
LTR Load Task Register From Register/Memory	0F 00 [mod reg r/m]				16/17	18	a	g,h,j,l
MOV Move Data Register to Register/Memory Register/Memory to Register Immediate to Register/Memory Immediate to Register (short form) Memory to Accumulator (short form) Accumulator to Memory (short form) Register/Memory to Segment Register Segment Register to Register/Memory	8 [100w] [mod reg r/m] 8 [101w] [mod reg r/m] C [011w] [mod 000 r/m] # B [w reg] # A [000w] +++ A [001w] +++ 8E [mod sreg3 r/m] 8C [mod reg r/m]		1/2 1/2 1/2 1 2 1/2 2/3 1/2	2 4 2 4 2 5 2	1/2 1/2 1/2 1 2 1/2 15/16 1/2	2 4 2 4 2 18 2	b	h,ij
MOV Move tolfrom Control/Debug/Test Regs Register to CR0/CR2/CR3 CR0/CR2/CR3 to Register Register to DR0-DR3 DR0-DR3 to Register Register to DR6-DR7 DR6-DR7 to Register Register to TR3-5 TR3-5 to Register Register to TR6-TR7 TR6-TR7 to Register	0F 22 [11 eee reg] 0F 20 [11 eee reg] 0F 23 [11 eee reg] 0F 23 [11 eee reg] 0F 23 [11 eee reg] 0F 21 [11 eee reg] 0F 21 [11 eee reg] 0F 26 [11 eee reg]		11/3/3 1/3/3 1 3 1 3 5 5 1 3		11/3/3 1/3/3 1 3 1 3 5 5 5 1 3			1
MOVS Move String	A [010w]		5	5	5	5	b	h

6-23

-

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	AL CLOCK NT	PROTE MODE COU	CTED CLOCK NT	N	IOTES
· · · · · · · · · · · · · · · · · · ·		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
			I		1		<u> </u>	
MOVSX Move with Sign Extension Register from Register/Memory	0F B [111w] [mod reg r/m]		1/3	5	1/3	5	Ь	h
MOV7X Move with Zero Extension					T		h	h
Register from Register/Memory	0F B [011w] [mod reg r/m]		2/3	5	2/3	5		
	· · · · ·		•					
MUL Unsigned Multiply Accumulator with Register/Memory	F [011w] [mod 100 r/m]	x x					b	h
Multiplier - Byte			3/5	7	3/5	7		
- Word - Doubleword			3/5 7/9	7	3/5	7		
		<u> </u>						I
NEG Negate Integer	F [011w] [mod 011 r/m]	x x x x x x	1/3	5	1/3	5	b	h
NOP No Operation	90		3		3			
		e 		··	·····		1	
NOT Boolean Complement	F [011w] [mod 010 r/m]		1/3	5	1/3	5	b	h
OP Boolean OP		0					Ь	h
Register to Register	0 [10dw] [11 reg r/m]		1		1			
Register to Memory	0 [100w] [mod reg r/m]		3	5	3	5		
Memory to Register	0 [101w] [mod reg r/m]		3	5	3	5		
Immediate to Register/Memory	8 [000w] [mod 001 r/m] #		1/3	5	1/3	5		
Immediate to Accumulator	0 [110w] #		1					
OUT Output to Port					1		[m
Fixed Port	E [011w] [port number]		18	18	4\17	4\18		
Variable Port	E [111w]		18	18	4\17	4\18		
OUTS Output String	6 [111w]		20	20	6\19	6\19	b	h,m
	# = immediate data ++ = 1	6-bit displacement x = modified						

PRELIMINARY

6-24

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	L CLOCK NT	PROTE MODE C COU	CTED CLOCK NT	N	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
					1		1	1
Register/Memory Register (short form) Segment Register (ES, CS, SS, DS)	8F [mod 000 r/m] 5 [1 reg] [000 sreg2 110]		3/5 3 4	4/5 4 5	3/5 3 18	4/5 4 19	D	n,1,]
Segment Register (ES, CS, SS, DS, FS, GS)	0F [10 sreg3 001]		4	5	18	19		
POPA Pan All General Registers	61		18	18	18	18	b	h
1011 10 In Other Managesters	01		10		10	10	L	
POPF Pop Stack into FLAGS	9D	x x x x x x x x x x	4	5	4	5	b	h,n
DDEELV DVTEC								
Assert Hardware LOCK Prefix Address Size Prefix	F0 67							III
Operand Size Prefix Segment Override Prefix	66							
DS ES	3E 26							
FS GS SS	64 65 36							
PUSH Push Value onto Stack Register/Memory	FF [mod 110 r/m]		2/4	4	2/4	4	b	h
Segment Register (ES, CS, SS, DS) Segment Register (ES, CS, SS, DS, FS, GS)	5 [0 reg] [000 sreg2 110] 0F [10 sreg3 000]		2 2 2	2 2 2	2 2 2	2		
Immediate	6 [10s0] #		2	2	2	2		
PUSHA Push All General Registers	60		17	17	17	17	b	h
PUSHF Push FLAGS Register	9C		2	2	2	2	b	h
	# = immediate data++ =+ = 8-bit displacement+++ =	16-bit displacement x = modified 32-bit displacement (full) - = unchang	l jed					

67

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	L CLOCK NT	PROTE MODE COU	CTED CLOCK NT	NOTES	
		OF DF IF TF SF ZI AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
RCL Rotate Through Carry Left Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 010 r/m] D [001w] [mod 010 r/m] C [000w] [mod 010 r/m] #	x x	9/9 9/9 9/9	10 10 10	9/9 9/9 9/9	10 10 10	b	h
		L	515					I
RCR Rotate Through Carry Right Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 011 r/m] D [001w] [mod 011 r/m] C [000w] [mod 011 r/m] #	x x	9/9 9/9 9/9	10 10 10	9/9 9/9 9/9	10 10 10	b	h
REP INS Input String	F2 6 [110w]		20+9n	20+9n	5+9n \ 18+9n	5+9n \ 19+9n	b	h,m
DED LODE Logd String	E2 4 [110m]		4.50	4.5-	4.50	4.5-	L .	
REF LODS Loud String	FZ A [110w]		++JII	4+311	4+JII	4+311		<u> </u>
REP MOVS Move String	F2 A [010w]		5+4n	5+4n	5+4n	5+4n	b	h
REP OUTS Output String	F2 6 [111w]		20+4n	20+4n	5+4n \ 18+4n	5+4n \ 19+4n	b	h,m
REP STOS Store String	F2 A [101w]		3+4n	3+4n	3+4n	3+4n	b	h
REPE CMPS Compare String (Find non-match)	F3 A [011w]	x x x x x x	5+8n	5+8n	5+8n	5+8n	b	h
REPE SCAS Scan String (Find non-AI/AX/EAX)	F3 A [111w]	x x x x x x	4+5n	4+6n	4+5n	4+6n	b	h
					I			L
REPNE CMPS Compare String (Find match)	F2 A [011w]	x x x x x x	5+8n	5+8n	5+8n	5+8n	b	h
REPNE SCAS Scan String	F2 A [111w]	x x x x x x	4+5n	4+6n	4+5n	4+6n	b	h

= immediate data
+ = 8-bit displacement

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	AL CLOCK INT	PROTE MODE C COU	CTED CLOCK NT	N	OTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
	1						1	- 1. : 1
KE1 Return from Subroutine	C3		10		10		D	g,n,j,ĸ,r
Within Segment Adding Immediate to SP			10		10			
Intercoment	CZ ++		13	13	26	26		
Intersegment Adding Immediate to SP			13	13	20	20		
Protected Mode: Different Privilege Level	CATI		15	1.5	20	21		
Intercoment					61	64		
Intersegment Adding Immediate to SP					61	64		
Intersegnent Adding Inintediate to St		I	I			01	L	l
ROL Rotate Left		x x					b	h
Register/Memory by 1	D [000w] [mod 000 r/m]		2/4	6	2/4	6		
Register/Memory by CL	D [001w] [mod 000 r/m]		3/5	7	3/5	7		
Register/Memory by Immediate	C [000w] [mod 000 r/m] #		2/4	6	2/4	6		
		1					1.	·
ROR Rotate Right		x x					b	h
Register/Memory by 1	D [000w] [mod 001 r/m]		2/4	6	2/4	6		
Register/Memory by CL	D [001w] [mod 001 r/m]		3/5	7	' 3/5	7		
Register/Memory by Immediate	C [000w] [mod 001 r/m] #		2/4	6	2/4	6		
	- <u></u>							
SAHF Store AH in FLAGS	9E	x x x x x	2		2			
		· · · · · · · · · · · · · · · · · · ·		·				
SAL Shift Left Arithmetic		x x x - x x					b	h
Register/Memory by 1	[D [000w] [mod 100 r/m]		2/4	6	2/4	6		
Register/Memory by CL	D [001w] [mod 100 r/m]		3/5	7	3/5	7		
Register/Memory by Immediate	C [000w] [mod 100 r/m] #		2/4	6,	2/4	6		
· · ·	1	I		1			r	
SAR Shift Right Arithmetic		x x x - x x					b	h
Register/Memory by 1	D [000w] [mod 111 r/m]		2/4	6	2/4	6		
Register/Memory by CL	D [001w] [mod 111 r/m]		3/5	7	3/5	7		
Register/Memory by Immediate	C [000w] [mod 111 r/m] #	L	2/4	5	2/4	6	<u> </u>	
	·							
SBB Integer Subtract with Borrow		x x x x x x					b	h
Register to Register	1 [10dw] [11 reg r/m]		· 1 .		1			
Register to Memory	1 [100w] [mod reg r/m]		3	5	3	5		
Memory to Register	1 [101w] [mod reg r/m]		3	5	3	5		
Immediate to Register/Memory	8 [00sw] [mod 011 r/m] #		1/3	5	1/3	5		
Immediate to Accumulator (short form)	1 [110w] #	1	1		, 1		1	

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	AL CLOCK NT	PROTE MODE (COU	CTED CLOCK NT	N	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
					<u></u>			
SCAS Scan String	A [111w]	x x x x x x	5	5	5	5	b	h
SETB/SETNAE/SETC Set Byte on Below/Not								h
Above or Equal/Carry To Register/Memory	0E 92 [mod 000 r/m]		2/2	2	2/2	2		
To negliter memory						2	L	I
SETBE/SETNA Set Byte on Below or				[1			h
Equal/Not Above								
Fo Register/Memory	0F 96 [mod 000 r/m]		2/2	2	2/2	2		
SETE/SETZ Set Byte on Equal/Zero								h
Го Register/Memory	0F 94 [mod 000 r/m]		2/2	2	2/2	2		
							1	
SETL/SETNGE Set Byte on Less/Not Greater								h
or Equal Fo Register/Memory	0F 9C [mod 000 r/m]		2/2	2	2/2	2		
to register memory							1	
SETIE/SETNG Set Byte on Less or Equal/Not				<u> </u>	1		T	h
Greater								
Го Register/Memory	0F 9E [mod 000 r/m]		2/2	2	2/2	2		
	· · · · · · · · · · · · · · · · · · ·			-				-
SETNB/SETAE/SETNC Set Byte on Not								h
Below/	0F 93 [mod 000 r/m]		2/2	2	2/2	2		
Above or Equal/Not Carry					J			I
i o register/ivielitory		······					1	
SETNBE/SETA Set Byte on Not Below or								h
Equal/Above To Register/Memory	0F 97 [mod 000 r/m]		2/2	2	2/2	2		
to report interiory	or sr mod ooo miij	. 1				<u> </u>	I	L
SETNE/SETNZ Set Bute on Not Equal/Not							T	h
								11
Zero					1		1	1

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	AL CLOCK INT	PROTE MODE (COU	CTED CLOCK NT	M	IOTES
	OF DF IF TF SF ZF AF PF CF Ca	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode	
CETSU CETCE C. D. C. N. L. M.					T		1	L.
or Faual								n
To Register/Memory	0F 9D [mod 000 r/m]		2/2	2	2/2	2		
SETNLE/SETG Set Byte on Not Less or								h
Equal/Greater To Register/Memory	0F 9F [mod 000 r/m]		2/2	2	2/2	2		
			L					I
SETNO Set Byte on Not Overflow			20		20	_		h
To Register/Memory	0F 91 [mod 000 r/m]	;	2/2	2	2/2			l
SETNP/SETPO Set Byte on Not	1		T					h
Parity/Parity Odd								
To Register/Memory	0F 9B [mod 000 r/m]		2/2	2	2/2	2		
SETNS Set Byte on Not Sign		1	[1			h
To Register/Memory	0F 99 [mod 000 r/m]		2/2	2	2/2	2		
SETO Set Bute on Overflow	· · · · · · · · · · · · · · · · · · ·	T		[·	r		1	h
To Register/Memory	0F 90 [mod 000 r/m]		2/2	2	2/2	2		
			1		·····		1	
SETP/SETPE Set Byte on Parity/Parity Even To Register/Memory	0F 9A [mod 000 r/m]		2/2	2	2/2	2		h
	1		L	I	<u> </u>	L	-L	I
SETS Set Byte on Sign			20		2.0	_		h
To Register/Memory	0F 98 [mod 000 r/m]			2	2/2			
SGDT Store GDT Register	1				1		b,c	h
To Register/Memory	0F 01 [mod 000 r/m]		6	6	6	6		
	# = immediate data ++ = + = 8-bit displacement +++ =	16-bit displacement x = modified 32-bit displacement (full) - = unchang	d red					

INSTRUCTION	OPCODE	FLAGS	RE/ MODE COU	AL CLOCK NT	PROTE MODE COU	CTED CLOCK NT	R	IOTES
·		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
SHL Shift Left Logical Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 100 r/m] D [001w] [mod 100 r/m] C [000w] [mod 100 r/m] #	x x x - x x	1/3 2/4 1/3	5 6 7	1/3 2/4 1/3	5 6. 7	b	h
SHLD Shift Left Double Register/Memory by Immediate Register/Memory by CL	0F A4 [mod reg r/m] # 0F A5 [mod reg r/m]	x x - x x	1/3 3/5	5 7	1/3 3/5	5 7		
SHR Shift Right Logical Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 101 r/m] D [001w] [mod 101 r/m] C [000w] [mod 101 r/m] #	x x x - x x	1/3 2/4 1/3	5 6 7	1/3 2/4 1/3	5 6 7	b	h
SHRD Shift Right Double Register/Memory by Immediate Register/Memory by CL	0F AC [mod reg r/m] # 0F AD [mod reg r/m]	x x - x x	1/3 3/5	5 7	1/3 3/5	5 7		
SIDT Store IDT Register To Register/Memory	0F 01 [mod 001 r/m]		6	6	6	6	b,c	h
SLDT Store LDT Register To Register/Memory	0F 00 [mod 000 r/m]				1/2	2	a	h
SMSW Store Machine Status Word	0F 01 [mod 100 r/m]		1/2	2	1/2	2	b,c	h,l
STC Set Carry Flag	F9	1	1		1			
STD Set Direction Flag	FD	- 1	1	[1		[
STI Set Interrupt Flag	FB	1	7		7			m

6-30

PRELIMINARY

.

INSTRUCTION	OPCODE	FLAGS	REA MODE COU	L CLOCK NT	PROTE MODE C COU	CTED CLOCK NT	R	IOTES
		OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
STOS Store String	A [101w]		3	3	3	3	b	h
STR Store Task Register To Register/Memory	0F 00 [mod 001 r/m]				1/2	2	a	h
SUB Integer Subtract Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	2 [10dw] [11 reg r/m] 2 [100w] [mod reg r/m] 2 [101w] [mod reg r/m] 8 [00sw] [mod 101 r/m] # 2 [110w] #	x x x x x x	1 3 1/3 1	5 5 5	1 3 1/3 1	5 5 5	b	h
TEST <i>Test Bits</i> Register/Memory and Register Immediate Data and Register/Memory Immediate Data and Accumulator	8 [010w] [mod reg r/m] F [011w] [mod 000 r/m] # A [100w]#	0 x x - x 0	1/3 1/3 1	5 5	1/3 1/3 1	5 5	b	h
VERR Verify Read Access To Register/Memory	0F 00 [mod 100 r/m]	x			9/10	12	a	g,h,j,p
VERW Verify Write Access To Register/Memory	0F 00 [mod 101 r/m]	x			9/10	12	a	g,h,j,p
WAIT Wait Until FPU Not Busy	9B		5	5	5	5		
WBINVD Write-Back and Invalidate Cache	0F 09		4		4			
XADD Exchange and Add Register1, Register2 Memory, Register	0F C [000w] [11 reg2 reg1] 0F C [000w] [mod reg r/m]	x x x x x x	3 6	6	3 6	6		
	# = immediate data ++ = + = 8-bit displacement +++ =	16-bit displacement x = modified 32-bit displacement (full) - = unchang	l ed					

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZIF AF PF CF	REAL MODE CLOCK COUNT		PROTECTED MODE CLOCK COUNT		NOTES	
			Reg/ Cache Hit	Cache Miss	Reg/ Cache Hit	Cache Miss	Real Mode	Protected Mode
XCHG Exchange Register/Memory with Register Register with Accumulator	8 [011w] [mod reg r/m] 9 [0 reg]		3/4 3	4	3/4 3	. 4	b,f	f,h
XLAT Translate Byte	D7		3	5	3	5		h
XOR Boolean Exclusive OR		0 x x - x 0					b	h
Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	3 [00dw] [11 reg r/m] 3 [000w] [mod reg r/m] 3 [001w] [mod reg r/m] 8 [00sw] [mod 110 r/m] # 3 [010w] #		1 3 1/3 1	5 5 5	1 3 3 1/3 1	5 5 5		

Instruction Notes for Instruction Set Summary

Notes a through c apply to Real Address Mode only:

- a. This is a Protected Mode instruction. Attempted execution in Real Mode will result in exception 6 (invalid op-code).
- b. Exception 13 fault (general protection) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum CS, DS, ES, FS, or GS segment limit (FFFFH). Exception 12 fault (stack segment limit violation or not present) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum SS limit.
- c. This instruction may be executed in Real Mode. In Real Mode, its purpose is primarily to initialize the CPU for Protected Mode.

Notes e through g apply to Real Address Mode and Protected Virtual Address Mode:

- e. An exception may occur, depending on the value of the operand.
- f. LOCK# is automatically asserted, regardless of the presence or absence of the LOCK prefix.
- g. LOCK# is asserted during descriptor table accesses.

Notes h through r apply to Protected Virtual Address Mode only:

- h. Exception 13 fault will occur if the memory operand in CS, DS, ES, FS, or GS cannot be used due to either a segment limit violation or an access rights violation. If a stack limit is violated, an exception 12 occurs.
- i. For segment load operations, the CPL, RPL, and DPL must agree with the privilege rules to avoid an exception 13 fault. The segment's descriptor must indicate "present" or exception 11 (CS, DS, ES, FS, GS not present). If the SS register is loaded and a stack segment not present is detected, an exception 12 occurs.
- j. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK# to maintain descriptor integrity in multiprocessor systems.
- k. JMP, CALL, INT, RET, and IRET instructions referring to another code segment will cause an exception 13, if an applicable privilege rule is violated.
- 1. An exception 13 fault occurs if CPL is greater than 0 (0 is the most privileged level).
- m. An exception 13 fault occurs if CPL is greater than IOPL.
- n. The IF bit of the flag register is not updated if CPL is greater than IOPL. The IOPL and VM fields of the flag register are updated only if CPL = 0.
- o. The PE bit of the MSW (CR0) cannot be reset by this instruction. Use MOV into CRO if desiring to reset the PE bit.
- p. Any violation of privilege rules as apply to the selector operand does not cause a Protection exception, rather, the zero flag is cleared.
- q. If the coprocessor's memory operand violates a segment limit or segment access rights, an exception 13 fault will occur before the ESC instruction is executed. An exception 12 fault will occur if the stack limit is violated by the operand's starting address.
- r. The destination of a JMP, CALL, INT, RET, or IRET must be in the defined limit of a code segment or an exception 13 fault will occur.

PRELIMINARY

INDEX

A

AC Characteristics, 4-5 Address bus, 3-4 offset calculation, 2-32 space, 2-30

В

Bus arbitration, 3-10 cycles, pipelined addressing, 3-20 interface, 3-1 operation, 3-15 states, complete diagram, 3-26 states, non-pipelined, 3-15 Byte Enable Lines, 3-4

C —

Cache Interface, 3-8, 3-34 flushing, 3-37 signals, 3-8 timing, 3-34 Clock count assumptions, 6-10 input, 3-3 measurement points, 4-7 stopping, 3-45 Coprocessor Interface, 3-9, 3-42

D -----

Data Bus, 3-5 DC Characteristics, 4-4 Descriptor Table, 2-7 Descriptors, 2-16

E -----

Exceptions, 2-38

G -----

Gate Descriptors, 2-18 Gates, 2-46 Halt and Shutdown, 2-44, 3-32 Hold Acknowledge, 3-10, 3-39

Н·

I/O Space, 2-30
Initialization, 2-1
Instruction Set, 6-1
Interrupt Acknowledge Cycles, 3-30
Interrupts

exceptions, 2-39
general, 2-38
INTR, NMI, 3-7
hardware/software, 2-42
priorities, 2-42

Lock Prefix, 2-3 Locked Bus Cycles, 3-30

M ----

Maximum Ratings, 4-2 Mechanical Drawing, 5-5 Memory Space, 2-30 Mode memory addressing modes, 2-32 protected, addressing in, 2-33 real, addressing in, 2-33 suspend, 3-42 suspend, halt initiated, 3-44 virtual 8086, 2-47

0 --

Offset Address Calculation, 2-32 Operating Conditions 4-3

P -----

Package Drawing, 5-5 Paging Mechanism, 2-35 Pin Assignments, 5-1 Pins, Unused Inputs, 4-2 Pipelined Bus States, 3-20 Pipelined Wait States, 3-21

INDEX

Power and Ground Considerations, 4-1 Power Management, 3-11 Privilege Level, 2-8, 2-44 Protection, Segment, 2-44 Pull-Up and Pull-Down Resistors, 4-1

R

Registers application set of, 2-4 cache configuration, 2-22 cache test, 2-28 control, 2-13 data, 2-4 debug, 2-24 descriptor table, 2-15 flags, 2-9 global descriptor table, 2-15 interrupt descriptor table, 2-15 instruction pointer, 2-9 local descriptor table, 2-15 pointer and index, 2-5 segment, 2-7 system set of, 2-11 task, 2-19 test, 2-26 Requested Privilege Level, 2-8 Reset setup and hold timing, 4-14 signal status during, 3-3 timing, 3-13

S Segment Selector, 2-7 Segment Descriptor, 2-7 Selector Mechanism, 2-34 Selectors, 2-7 Setup and Hold Timing, 4-11 Signals A20M#, 3-9, 3-37 ADS#, 3-6 BS16#, 3-27 BUSY#, 3-9 D/C#, 3-5 ERROR#, 3-9 FLUSH#, 3-8 HLDA, 3-10 HOLD, 3-10 INTR, 3-7 KEN#, 3-8 LOCK#, 3-5 M/IO#, 3-5 NA#, 3-6 NMI, 3-7 PEREQ, 3-9 READY#, 3-6 RPLSET, 3-8 RPLVAL#, 3-8 SUSP#, 3-11 SUSPA#, 3-11 W/R#, 3-5 Signal Summary, 3-2 Signals Unique to Cx486DLC, 1-3

Ĩ.

Thermal Characteristics, 5-6 Translation Look-Aside Buffer, 2-38

W--

Wait States, Non-Pipelined, 3-18

Ordering Information



The currently available Cyrix Cx486DLC part numbers are listed below:

PART NUMBER	DESCRIPTION
Cx486DLC-33GP	33 MHz, PGA Package
Cx486DLC-40GP	40 MHz, PGA Package

SALES OFFICES

US

Cyrix Corporation 2703 North Central Exprressway Richardson, TX 75080 Tel: (214) 234-8387 Fax: (214) 699-9857

Taiwan & Hong Kong

ACCEL Technology Corp. 3F-1, 678 Tun-Hua S. Rd. Taipei, Taiwan, R.O.C. Tel: 886-02-755-2838 Fax: 886-02-708-0878

Japan

Cyrix KK 7F Nisso 11 Bldg, 2-3-4 Shin-Yokohama, Koh-Hoku-Ku Yokohama, 222 Japan Tel: 81-45-471-1661 Fax: 81-45-471-1666

Europe

Cyrix Europe HQ 603 Delta Business Park Welton Road Swindon SN5 7XF UK Tel: 44 (793) 417779 Fax: 44 (793) 417788

Canada

Kaytronics 5800 Thimens Blvd. Ville St. Laurent Quebec H4S-1S5 Tel: (514) 745-6800 Fax: (514) 745-5858



2703 North Central Expressway • Richardson, Texas 75080 • (214) 234-8387

Printed in the USA Printed on Recycled Paper

May 1992

Order Number 94076-01



2703 North Central Expressway Richardson, Texas 75080