ComputerAutomation NAKED MINI. Division

18651 Von Karman, Irvine, California 92715 Telephone: (714) 833-8830 TWX: 910-595-1767

OMEGA

ASSEMBLY SYSTEM

96007-00E3

August 1976

REVISION HISTORY

Rivision

A0

Al Thru E2

E3

August 1976

Issue Date

Comments

,

Original Issue

Misc. Updates

Eliminates references to Omega 3/05

TABLE OF CONTENTS

Paragraph

C

C

N#

3.6

3.7

3.8

Page

. 3--7

. 3-8

. 3-9

. .

. .

. . .

. . .

. . .

.

	Section 1. THE OMEGA ASSEMBLY SYSTEM
1.1	INTRODUCTION
1.2	ASSEMBLER DEVICES
1.3	SYNTAX NOTATION
1.4	SOURCE STATEMENT FORMAT
	Section 2. OPERAND EXPRESSIONS
2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5	TERMS2-2Self-Defining Terms2-2Symbolic Terms2-4Defined Terms2-4Undefined Terms2-4Absolute Terms2-5
2.1.6 2.1.7	Relocatable Terms
2.2 2.2.1	COMPLEX EXPRESSIONS
2.3	ABSOLUTE AND RELOCATABLE EXPRESSIONS
2.4	OPERAND EXPRESSION PREFIXES
	Section 3. CODING MACHINE INSTRUCTIONS
3.1	CLASS 1: WORD REFERENCE
3.2	CLASS 2: BYTE IMMEDIATE
3.3	CLASS 3: CONDITIONAL JUMP
3.4	CLASS 4: SINGLE REGISTER BIT CHANGE
3.5	CLASS 5: REGISTER AND CONTROL

CLASS 6: INPUT/OUTPUT.

CLASS 8: BYTE REFERENCE. .

CLASS 7: DOUBLE REGISTER BIT CHANGE.

.

iii

C

TABLE OF CONTENTS (Cont'd)

Paragra	ph								Page
3.9	CLASS 9:	DOUBLE REGISTER	ARITHMETIC	•••	•••	• •	••	•••	3-11
3.10	CLASS 10:	STACK REFERENC	E						3-12

Section 4. ASSEMBLER CONTROL

End of Source Program (END)	·2
End of Input Segment (up-arrow) 4-	·2
Heading Title (TITL)	•3
New Page (period)	.3
Comment Line (asterisk)	•3
Machine Instruction Set (MACH) 4-	•4
Conditional Assembly Control (IFT/IFF/ENDC) 4-	·5
Define New Op Code (\$class)	·6
Subroutine Structure Mnemonics (CALL/ENT/RTN) 4-	.9

Section 5. SYMBOL AND DATA DEFINITION

Data Definition (DATA)	•		•	•	•				•	•	•			•	•	•	5-2
Equate Symbol Value (EQU)	•	•		•		•	•	•		•	•	•	•	•	•		5-3
Set Variable Value (SET).				•	•	•	•	•		•	•	•	•		•	•	5-4
Reserve Storage (RES)	•					•					•					•	5-5
Text Definition (TEXT)	•		•	•	•	•	•	•	•	•		•		•	•		5-6
Byte Address Constant (BAC)						_										5-7

Section 6. LOCATION CONTROL

Absolute Object Code (ABS)	•				•	•			•				•	6-2
Relocatable Object Code (REL)		. •			•	•	•			•	•	•	•	6-3
Origin of Object Code (ORG) .	•	•	•	•	•	•	•	•	•	•	•	•	•	6-4

Section 7. OBJECT PROGRAM LINKAGE

Entry Declaration (NAM/SNAM)	•	•			•	•		•	•	7-2
External Declaration (EXTR)	•	•	 •		•			•		7-3
Demand Load (LOAD)	•			•		•	•	•		7-4
Reserve Chain Link (CHAN)	•	•	 •	•	•	•		•	•	7-6
Example of Chain Structure and Usage	э.	•		•				•	•	7-7
External Reference Constant (REF/SR	EF)	•				•	•			7-8

Section 8. LITERALS

Allocate Literal Pool	(LPOOL)		•		•	•		•	•	•	•	•	•			8-	•4
-----------------------	---------	--	---	--	---	---	--	---	---	---	---	---	---	--	--	----	----

TABLE OF CONTENTS (Cont'd)

Paragraph

Page

Section 9. SCRATCHPAD LITERALS

Section 10. INTERPRETATION OF THE ASSEMBLY LISTING

Section 11. SAMPLE ASSEMBLY LISTING

Section 12. EDITING AND ASSEMBLING A SOURCE PROGRAM

CONNECT DEVICE (C)			•		•	•	•	•	•		•	•	•			12-2
INITIALIZE (I)		•	•	•	•	•		•	•				•	•		12-2
RESTART			•			•		•						•		12-3
END OF MEMORY SET (E)	•		•		•	•				•						12-3
READ INPUT (R)					•		•				•					12-4
SKIP INPUT (S)				•	•		•	•	•							12-4
ADD AFTER BUFFER LINE (A) .		•			•				•	•			•	•	•	12-6
DELETE BUFFER LINES (D)				•	•		•		•	•	•	•				12-6
BUFFER CLEAR (B)			•			•		•		•						12-8
LIST BUFFER LINES (L)					•	•										12-8
PUNCH BUFFER LINES (P)		•	•		•	•		•	•		•					12-8
RESET LAST INPUT LINE NUMBER	Ł	(T)	•	•					•	•				•		12-9
MEMORY AVAILABLE DISPLAY (M)							•									12-10
EXECUTE ASSEMBLER (X)		•			•			•			•		•			12-11
OMEGA PROGRAM VARIABLES		•	•	•	•											12-13
OMEGA COMMAND SUMMARY		•	•						•				•			12-14

Section 13. MESSAGES ON THE TELETYPE

Appendix A. ASCII CHARACTER SET

Appendix B. MACHINE INSTRUCTION SETS

Appendix C. LSI-2 INSTRUCTIONS

Appendix D. LSI-3/05 INSTRUCTIONS

v



Section 1

THE OMEGA ASSEMBLY SYSTEM

1.1 INTRODUCTION

This publication describes the assembler language for Computer Automation 16-bit minicomputers and millicomputers, and the three stand-alone programs which convert this language into object code.

<u>OMEGA2</u> is the general-purpose assembler for all models of the LSI-2 and ALPHA-16. It runs on an LSI-2 (or an ALPHA-16) with a minimum configuration of 8K of memory and one ASR-33 Teletype (or an equivalent device).

Support is provided for this additional hardware:

Memory, to a maximum of 32K Card Reader Line Printer High Speed Paper Tape Reader/Punch

<u>OMEGA3</u> is a cross-assembler -- a variant of OMEGA2 which can be executed only on an LSI-2, but which generates object code executable only on an LSI-3/05. The paper tape Object Program is usually loaded into a 3/05 with the LAMBDA3 Object Loader.

Because the source language defined for these two programs is identical, this publication uses the name OMEGA or the phrase "the assembler" to denote whichever assembler is being used to accomplish the translation from Source Program to Object Program, and designates the assembler by name -- OMEGA2 or OMEGA3 -- only when there is, in fact, a meaningful distinction to be made.

OMEGA is called an "assembly system" because it includes a conversational Source Program editor, as well as a two-pass assembler. A Source Program can be constructed in memory, either from pieces of existing programs, or from scratch, and then assembled. The new Source Program, the corresponding Object Program, or both, can be punched out for future use.

Editing commands are entered thru the Teletype; listing and punching can be directed dynamically to any attached device. Input can be switched back and forth from the Teletype keyboard to a card reader, to a paper tape reader, and to the memory containing the newly-constructed Source Program.

The OMEGA editing commands are described in detail in Section 12, which includes a Command Summary chart suitable for use at the Teletype.

1.2 ASSEMBLER DEVICES

Source Input Device

During the editing or assembly of a program, OMEGA obtains statements to be processed from the Source Input Device.

The maximum length of a Source Input record is 80 bytes. A keyboard or paper tape record is terminated with a Carriage Return; extraneous Line Feeds, Rubouts, and Nulls are dropped during input.

Input supplied during the editing process is terminated with a record which starts with an Up-Arrow or a Slash. Input supplied during the assembly process is terminated with an END statement.

If a Source Input record starts with an Up-Arrow, OMEGA halts. The operator then readies another segment of input on the same device, and hits the RUN switch.

Listing Device

The assembly process, and the List command during the editing process, generate printed output on the Listing Device. A page of output is usually 66 lines of 72 characters each. These values can be changed, as explained under Omega Program Variables.

Sections 10 and 11 contain a sample Assembly Listing, and a detailed explanation of the layout.

Punch Output Device

The generation of an Object Program, and the Punch command during the editing process, generate records on the Punch Output Device.

A punched Object Program is in a format acceptable to LAMBDA2 or LAMBDA3. Section 7 explains why some tapes may not be directly usable by BLD or Autoload without first being processed thru LAMBDA.

A punched Source Program is in a format acceptable to OMEGA thru the Source Input Device.



1.3 SYNTAX NOTATION

This reference manual adopts a familar meta-linguistic notation to specify the valid syntax for each type of source statement. Each statement type is displayed as if it were a card located flush with the left edge of the narrative text; the distinction between the various fields will be self-evident from their contents and horizontal spacing.

Syntax elements which begin with a capital letter, but are otherwise in lower case, are generic terms, and are explained in the corresponding narrative.

A syntax element in upper case is a fixed part of the language.

An element surrounded by square brackets is optional.

A vertical stack indicates a choice of one entry from the stack.

Three periods following a right square bracket indicate an arbitrary repetition of the contents of the last pair of brackets.

The following syntax chart illustrates the complete notation:

 [Label]
 MNEM
 [Operand [, Operand]...
 [Comments]]



1.4 SOURCE STATEMENT FORMAT

Each source statement occupies the first 72 bytes of an isolated logical input record; any bytes remaining are discarded. Each statement is in the usual free-form arrangement --four variable-length fields delimited by blank columns.

Label Field

The Label Field starts in Column 1 of each source statement. If Column 1 is blank, then the Label Field is said to be empty, and ends with the first non-blank character -- that is, with the start of the Operation Field.

If Column 1 is not blank, then every column up to the next blank is either a Label or some type of assembler directive, such as a Comment Line, a New Page, or a New Op Code Definition.

If Column 1 is an alphabetic character, then the field contains a Label -- the name of a symbol or variable. The alphabetic character may be followed by 0 thru 5 alphanumeric characters, followed in turn by at least one more blank.

Operation Field

The Operation Field starts with the first non-blank column after the Label Field. It contains a character string identical in structure to a Label -- 1 to 6 alphanumeric characters, the first of which must be alphabetic. This string is called a <u>Mnemonic</u>, and indicates a machine instruction, a New Op Code, or an assembler directive.

Except for a directive, any Mnemonic can have its meaning changed at any point thru facilities built into the assembler language.

At least one blank column must follow the Mnemonic; an arbitrary number of blanks may be used to separate the Operation Field from the next field.

Operand Field

The existence of the Operand Field depends upon the definition of the Mnemonic used in the Operation Field. For some Mnemonics, no operands are meaningful, and the assembler never processes any source statement columns to the right of the Operation Field. For other Mnemonics, one or more operands are always required, and the assembler expects them to start with the first non-blank column after the Operation Field.

There are two types of statements which sometimes have an Operand Field, and sometimes do not:

END directives LPOOL directives

For these, the programmer must either supply an Operand Field, or leave the rest of the source statement blank.

Each operand is of arbitrary length, and is determined by the nature of the source statement involved; the only restrictions are:

1. Single Quote characters must be paired.

2. Blanks and commas cannot occur outside of quoted text strings.

3. The last operand cannot extend past Column 72. The assembler does not allow continuation of the Operand Field onto another logical input record.

Each operand is separated from the next by a comma, and the last operand -- unless it extends to Column 72 -- must be followed by at least one blank column.

Comments Field

The Comments Field starts with the first non-blank column after the previous field, and extends to the rightmost column of the source statement. The assembler does not process the Comments Field, except to align it for a formatted listing.

If a given Mnemonic always requires an Operand Field, the Comments Field is not shown on syntax charts in this publication, because it cannot affect the validity of a statement.

If a Mnemonic never involves an Operand Field, the syntax chart may show the generic element Comments to emphasize that no operands are recognized.

For the few statement types which allow a Comments Field only if an Operand Field is also present, the syntax chart will show this construction:

	Label	Mnemonic	Operand	Comments	
1					

Statement Fields as Listed

The assembler reformats each source statement before listing it, to provide uniform, more readable columns. If the source statements are keypunched on 80-column cards, the usual coding practice is to use the same fixed columns maintained on the listing:

01 06	Label Field
07	Blank
08 13	Operation Field
14	Blank
15 72	Operand Field
24 72	Comments Field (if Column 23 is blank)
73 80	Discarded on Input

\bigcirc

Section 2

OPERAND EXPRESSIONS

Each operand of an assembler language source statement may be a simple term -- a number or name -- or it may be a complex expression -- a formula consisting of several terms and operators.

This section is devoted to the various ways of coding terms and expressions. Subsequent sections will refer to the categories established here.

2-1



2.1 TERMS

A term may be characterized in several different ways:

Self-Defining or Symbolic Defined or Undefined Absolute or Relocatable

2.1.1 Self-Defining Terms

A self-defining term represents an immediately available value in one of these notations:

Decimal Number Octal Number Hexadecimal Number Character Value

Decimal Numbers

A decimal number consists of 1 thru 5 decimal digits. It is distinguished from an octal number by having no leading zeros. The largest acceptable decimal number is 32767.

Octal Numbers

An octal number consists of 1 thru 7 octal digits -- the characters 0 thru 7. It is distinguished from a decimal number by having <u>at least one leading zero</u>. The largest acceptable octal number is 017777.

Hexadecimal Numbers

A hexadecimal number consists of 1 thru 4 hexadecimal digits -- the characters 0 thru 9 and A thru F. It is distinguished from a symbolic term by having a colon prefixed. The largest acceptable hexadecimal number is :FFFF.

Character Values

A character value consists of 1 or 2 ASCII characters. The value is delimited with a preceding and a following Single Quote (or Apostrophe) character. If a Single Quote is actually part of the value, it must be represented by two successive Single Quotes. Printable ASCII characters, and their corresponding hexadecimal values, are charted in Appendix A of this publication.



Here are some examples of self-defining terms: Decimal Numbers: 1 70 777 32000 Octal Numbers: 0 03 0777 Hexadecimal Numbers: :0 :E :64 :OFF :FFFF Character Values: 'A' 1 * 1 'XX' 1 1 'T ' ' T'

C

C



2.1.2 Symbolic Terms

A symbol is the name of a value defined by the assembly process. Ordinarily, a symbol consists of 1 thru 6 alphanumeric characters. As in most programming languages, the first character of a symbolic name must be alphabetic -- that is, in the ASCII character range A thru Z.

The assembler accepts embedded colons in symbolic names, but the use of colons is reserved for CA-supplied software.

One symbolic name has a special construction. An isolated character \$ -- or <u>Currency</u> <u>Symbol</u> -- represents the current value of the Location Counter at the point where the \$ is referenced.

2.1.3 Defined Terms

A defined term has a value known to the assembler. A self-defining term is, of course, defined by its own representation. At any point within an assembly, a term is <u>predefined</u> if its nominal value has already been conclusively determined. The <u>nominal value</u> of a symbol is the value it will have after load processing if the relocation bias is specified to be zero.

Each use of a symbol before it becomes defined is called a <u>forward reference</u>. Because the assembler performs two passes over the Source Program, forward references are allowed in almost all contexts. However, certain directives which control Pass 1 processing will accept only predefined terms.

A symbol may be declared <u>External</u> by certain directives. An External symbol is considered a kind of forward reference which does not become defined until load time. An External reference may be used in certain restricted contexts, as specified in the detailed descriptions of each assembly language feature.

2.1.4 Undefined Terms

If a symbolic name is found to be neither defined, nor declared External, at the end of an assembly, it is considered <u>undefined</u>. Reference to an undefined term is usually an error, and the source statement is flagged on the listing.

Undefined terms may appear without error in SPAD statements, and in statements skipped by an IFT False or an IFF True.

\mathbb{C}

2.1.5 Absolute Terms

An absolute term has the same value during the assembly as it will have after load processing, regardless of the relocation bias specified to the loader. It follows that self-defining terms are always absolute.

Symbolic terms are established as absolute if they are defined in certain ways. For example, a symbol defined thru a SET or EQU to an absolute expression is absolute. Similarly, a symbol defined as the Label of a statement within range of an ABS directive is absolute.

2.1.6 Relocatable Terms

A relocatable term has a nominal value during the assembly, but the value is subject to change during load processing. It follows that Externals are always considered relocatable.

Symbolic terms are established as relocatable if they are defined in certain ways. For example, a symbol defined thru a SET or EQU to a relocatable expression is relocatable. Similarly, a symbol defined as the Label of a statement within range of a REL directive is relocatable.

2.1.7 Unary Operators

The value represented by a term, whether self-defining or symbolic, may be adjusted by a unary operator prefixed to the term when it is the first in an expression.

Unary Plus (+)

A + character prefixed to a term has no effect upon its value. It may be used to emphasize that a term does not have a Unary Minus prefixed, or for any similar clarification of the source statement.

Unary Minus (-)

A - character prefixed to a term indicates 2's complementation of the signed arithmetic value of the term.

Here are some examples of unary operators:

Expression	Word Value in Hex
1	:0001
+1	:0001
-1	:FFFF

Assume that WN is a relocatable symbol with a nominal value of +1:

WN	:0001
+WN	:0001

This expression is an error, because it violates the rules explained under <u>Absolute</u> and Relocatable Expressions:

-WN

\bigcirc

2.2 COMPLEX EXPRESSIONS

Terms are combined into complex expressions by using <u>binary operators</u>. An expression is always evaluated from left to right.

As expression evaluation proceeds from left to right, the current partial result of the evaluation, or <u>intermediate value</u>, is maintained as 16-bit binary number. An incoming term is limited to a 16-bit absolute or 15-bit relocatable value, as is the final evaluated result, or expression value.

As relocatable terms enter the expression evaluation, they cause the intermediate value to fluctuate between absolute and relocatable, according to rules explained in a following section. The nature of the final result determines whether the entire evaluated expression is called an <u>absolute expression</u> or a <u>relocatable expression</u>, and whether its Load Attribute is Absolute or Relocatable.

To clarify the discussion which follows, these symbols are adopted:

V The intermediate value of the expression evaluation process

- T The leftmost unevaluated term, about to enter the expression evaluation
- ABS Any absolute value, either intermediate or final

REL Any relocatable value, either intermediate or final

2.2.1 Binary Operators

Addition (V+T)

The expression V+T indicates the arithmetic addition of the values of V and T.

Subtraction (V-T)

The expression V-T indicates the arithmetic subtraction of the value of T from V.

\bigcirc

2.3 ABSOLUTE AND RELOCATABLE EXPRESSIONS

As expression evaluation proceeds, an assembler artifact called R (for Relocation Factor) is associated with the current intermediate value V. At any point in the evaluation, R has some signed numeric value.

It is the manipulation of R which determines whether or not an expression is acceptable to the assembler, and whether the final expression is absolute or relocatable.

These are the rules for determining R at any intermediate or final point.

- 1. Set the initial value of R to 0.
- 2. If the very first term of the expression is relocatable, set R = 1. For -REL, set R = -1.
- 3. As the evaluation proceeds, for each V+REL, set R = R+1.
- 4. For each V-REL, set R = R-1.

At any point, R = 0 indicates that the intermediate or final value is absolute.

If R is not 0, the intermediate or final value is relocatable.

When the evaluation is completed, R must be either 0 or 1. Any other final R is an error.

2.4 OPERAND EXPRESSION PREFIXES

For some classes of machine instructions and assembler directives, the entire operand expression may be immediately preceded by certain characters which indicate a machine Addressing Mode. The effect of each prefix is held off until the assembler has obtained a final expression value.

The prefix characters are:

- * Indirect Address
- @ Indexed

*@ Indirect Post-Indexed

The assembler also accepts this special prefix for Word Reference operands only:

= Literal Pool Reference

This prefix cannot be used for Byte Reference instructions. Refer to Sections 3 and 8 for details.



Section 3

CODING MACHINE INSTRUCTIONS

This section presents the valid assembler language syntax for each standard machine instruction. The instructions are divided into Syntax Classes, corresponding to the number of operands and to the Addressing Modes which are meaningful at machine level.

Syntax Class	Machine Function
1	Word Reference
2	Byte Immediate
3	Conditional Jump
4	Single Register Bit Change
. 5	Register and Control
6	Input/Output
7	Double Register Bit Change
8	Byte Reference
9	Double Register Arithmetic
10	Stack Reference

For each class, the rules for the source statement Operand Field are specified. Examples are given, to aid the programmer in visualizing the connection between an abstract syntax chart and a real Source Program.

An alphabetical list of every standard machine instruction mnemonic -- and which Syntax Class it falls into -- is included in this publication as Appendix B.

The machine instruction functions are described in the relevant Computer Handbooks:

LSI-2 Series Minicomputer Handbook, Publication 91-20400-00 LSI-3/05 Series Millicomputer Handbook, Publication 91-10005-00









Label Mnemonic Operand

Operand Field

Exactly one expression.

Any absolute value equivalent to the range :00 thru :FF.

External not allowed.

Examples

C

1. Self-defining decimal operand:

CAI 16

2. Self-defining character value operand:

CAI 'Z'

3. Symbolic Operand:

BANG	EQU	'!'
	CAI	BANG

3-3

3.3 CLASS 3: CONDITIONAL JUMP

Label Mnemonic Operand

Operand Field

Exactly one expression. (For special case of LSI-2 mnemonic JOC, refer to Appendix C)

Any absolute or relocatable value in the range

\$-63 thru \$+64

External not allowed.

Examples

1. Symbolic operand:

JAZ PARTY

2. Explicit relative location:

JAZ \$-7



3.4 CLASS 4: SINGLE REGISTER BIT CHANGE

Label Mnem

Mnemonic Operand

Operand Field

Exactly one expression.

Any absolute value, within the limits of the instruction function:

0 thru 15 for BAO and BXO 1 thru 6 for SIN 1 thru 8 for Shifts

External not allowed.

Examples

1. Self-defining operand:

LRA 6

2. Symbolic operand:

SZ	EQU	7
	LRA	SZ

			ComputerAutomation
3.5 CLASS	S 5: REGIS	TER AND CONTROL	
Label	Mnemonic	[Comments]	
Operand F	ield		
None. Cor	nments may i	immediately follow the Op	eration Field.
Fyamplog			
Label	mpomonia	no operanda commenta.	
COPY	, шленопіс,	TRANSFER Y TO A	,
0011	IAA	INANSFER A TO A	
		~	
			i
	f e		
	с.		
	а, , , , , , , , , , , , , , , , , , , ,		• •
	~		



3.6 CLASS 6: INPUT/OUTPUT

Label Mnemonic

Operand, Operand

Operand Field

Either 1 or 2 operands.

Each operand must be an absolute value.

Externals not allowed.

If only 1 operand is used, its value specifies the combined bits of the Device Address and Function Code.

If 2 operands are used, the first specifies the 5-bit Device Address, and the second specifies the 3-bit Function Code.

Examples

1. One hex operand:

SEA :3C

2. Two decimal operands:

SEA

7,4

3. Two symbolic operands:

TTY	EQU	7
INIT	EQU	4
	SEA	TTY,INIT
i		

 \mathbb{C}

3.7 CLASS 7: DOUBLE REGISTER BIT CHANGE

Label

Mnemonic Operand

Operand Field

Exactly one expression.

Any absolute value, from 1 to 16.

External not allowed.

Examples

1. Self-Defining Operand:

LRR 6

2. Symbolic Operand:

SZ	EQU	7
	LRR	SZ





Operand Field

Exactly one expression.

Any absolute or relocatable value, except for the cases described on the next page. External not allowed.

Addressing Mode Prefix

No	Prefix	Direct	
*		Indirect	Address
@		Indexed	
*@		Indirect	Post-Indexed

Expression Evaluation for Class 8

Each self-defining term represents a byte address value.

LDAB :04

addresses the 4th byte of memory.

Each symbolic term represents a word address value, and is multiplied by 2 before expression evaluation:

Q	EQU	7
FLD	TEXT	'WXYZ'
	LDAB	Q
	STAB	FLD

The LDAB addresses the 7th word of memory, or the 14th byte. Similarly, the word value of FLD, whether absolute or relocatable, must be doubled to produce a byte value.

LDAB FLD+3

addresses a location 3 bytes after the byte location of FLD -- the character 'Z' in the assembled text.

Operand Locations Not Acceptable

For reasons explained in the section on Scratchpad Literals, the assembler rejects a Byte Reference instruction which attempts Explicit Indirect Addressing of a location which is beyond Direct Addressing Range:

XXXB *ABSBIG

in which ABSBIG is Absolute, but higher than directly addressable Scratchpad;

XXXB *RELFAR

in which RELFAR is Relocatable, but beyond Direct Relative Addressing Range of the Byte Reference instruction.

Examples

 \cap

1. Direct:

LDAB	:34
STAB	ABC+2

2. Indirect:

	STAB	*PTR
PTR	BAC	CHAR+1

3. Indexed:

LDAB	@:34
STAB	@TABLE

4. Indirect Post-Indexed:

LDAB *@:34

(At Word Location :34)

BAC CHAR+1

[Label]	Mnemonic	[*]Operand	
Operand F	ield		
Exactly o	ne expression	1.	
Any absolu	ite or reloca	atable value.	
External a	allowed.		
No prefix * Examples	Direct Indirect A	Address	
1. Direct	::		
	MPY	JKL+3	
2. Indire	ect:		
	DVD	*DVSR	
-			

C

C

3.10 CLASS 10: STACK REFERENCE

[Label]	Mnomonia	Operand	, @]
Laber	Finemonic	Operand	,+

Operand Field

Exactly one expression, optionally followed by an Addressing Mode Specification.

Any absolute or relocatable value.

External allowed.

Addressing Mode Specification

No specification	Direct (Value of Pointer)
, @	Indexed (Pointer + Index Register)
,+	Pop (Increment Pointer After Access)
·, -	Push (Decrement Pointer Before Access)

Examples

1. Direct:

EMAS STK

2. Indexed:

		IORS	STK,@
3.	Pop:		
		LDAS	STK,+

4. Push:

STXS

STK,-



Section 4

ASSEMBLER CONTROL

The types of statements described in this section are not machine instructions, but directives -- they cause the assembler itself to take some action, or to recognize certain information presented to it.

The result is some variation in the assembly process -- either in the way the Source Program is translated, or in the appearance of the Assembly Listing, or both.

End of Source Program (END)

 Label
 END
 Operand
 [Comments]]

This directive terminates the assembly of the Source Program.

If a Source Program contains at least one LPOOL statement, a Literal Pool may be allocated by the assembler when an END is reached. The Pool will appear on the listing, and in the generated object code, <u>before</u> the END. Further details may be found in the section on <u>Literal Pools</u>.

The optional label of an END statement has the current value and Load Attribute of the Location Counter, <u>after</u> any Literal Pool generation. Unless a currently effective Location Control Directive has disturbed the continuity of the object code -- for example, a backward ORG -- the label on an END is the address of the first word following the end of the Object Program.

The optional operand specifies an execution-time Transfer Address. The operand may be any absolute or relocatable expression with predefined terms, except that reference to an External is not allowed.

The assembler communicates the Transfer Address -- or the fact that one was not specified -- to the loader. When a program is executed, the resolved Transfer Address receives initial control.

If several different Transfer Addresses are available in a number of Object Programs being loaded together, the loader will use the last Transfer Address processed.

The programmer should observe that no Comments may be used in an END statement which has no Operand.

End of Input Segment (up-arrow)

Comments

This directive indicates the end of the current physical segment of the Source Input. The directive consists of an up-arrow in Column 1 of a source statement. The assembler displays "PAUSE" and halts the computer. The operator readies the next segment of Source Input and hits RUN.



Heading Title (TITL)

TITL Title

This directive supplies the title which appears in the page heading of the assembly listing. Starting exactly one blank after the last letter of TITL, the remaining characters of the source statement are taken to be the desired title. The title is initially blank, and each new title completely replaces the previous one.

A TITL statement is never listed. At the point where it would have appeared on the listing, the effect of a New Page directive is simulated.

New Page (period)

.Comments

Ň

This directive causes the next line listed to appear on a new page if at least 3 lines have appeared on the current page. It consists of a period in Column 1 of the source statement. The statement itself is never listed, and the Comments are ignored.

Comment Line (asterisk)

*Comments

A Comment Line appears on the assembly listing, but is not otherwise processed. The directive consists of an asterisk in Column 1 of the source statement. Any combination of printable characters and blanks may follow.

4-3

Machine Instruction Set (MACH)

MACH Operand

This directive is meaningful only for a Source Program assembled with OMEGA2, not with OMEGA3. It specifies the machine for which the program is intended, so the assembler can disallow those standard machine instruction mnemonics which would not be meaningful.

Each disallowed Mnemonic is flagged "O" as if it were an invalid Operation Field. However, the Operand Field is still processed correctly, and the generated object code is still the right code for the instruction.

The required operand must be an absolute expression with predefined terms. The binary value of the operand may specify any combination of the following machines:

<u>Bit</u>	Hex Value	Instruction Set
02	:04	LSI-2
01	:02	LSI-1
00	:01	ALPHA-16

The instruction subset common to all machines is always valid, and is equivalent to an explicit MACH value of binary 000.

The assembler initially sets the MACH value to binary OlO. Each MACH value is retained until replaced by the next.

An appendix to this publication specifies the members of each machine instruction set.

4-4



Conditional Assembly Control (IFT/IFF/ENDC)

IFT	Operand
IFF	Operand
ENDC	Comments

These directives specify whether a group of source statements is to be processed or discarded. Conditional assembly begins each time an IFT or IFF statement is encountered, and ends when the corresponding ENDC is found.

The required operand of an IF statement is an absolute expression with predefined terms. The operand is always analyzed for its Truth Value:

0 means False 1 means True Any other value means True

IFT means Assemble If True. All the statements bounded by an IFT and its corresponding ENDC are assembled if the operand of the IFT is True, and skipped otherwise.

IFF means Assemble If False. All the statements bounded by an IFF and its corresponding ENDC are assembled if the operand of the IFF is False, and skipped otherwise.

If the value of V is True, the LDA/LDX statements in the following example will be assembled, and the STA/STX statements will be discarded without being processed at all.

IFT	V
LDA	FLDA
LDX	FLDX
ENDC	
*	
IFF	V
STA	FLDA
STX	FLDX
ENDC	

Conversely, if the value of V is False, the LDA/LDX statements will be skipped, and the STA/STX statements will be assembled.

Every IF must have corresponding ENDC somewhere below it. An IFT True or an IFF False with a missing ENDC will not affect the assembly, but will be flagged. An IFT False or an IFF True with no ENDC, however, will skip all the way to the END statement.

Define New Op Code (\$class)

\$class Mnemonic :hhhh

This directive communicates to the assembler the Mnemonic to be used for a new machine instruction (or a variant of an existing one), and specifies the object code to be generated by the new Mnemonic.

The directive consists of a Currency character in Column 1 of the source statement. This character is never used in Column 1 for any other purpose. The immediately following 1 or 2 columns contain the Class Number of a standard assembler Syntax Class.

The detailed operand requirements for each Syntax Class are described in another section. The machine level representations of the operands are described in the Appendix for each machine. The Syntax Classes and their most distinctive features are summarized in the following table.

Class Number	Words Generated	Machine Function	Operands Allowed	Indirect Mode	Indexed Mode	Other Mode
1	1	Word Reference	l	*	0	=
2	1	Byte Immediate	ſ			
3	1	Conditional Jump	2			
4	1	Single Register	1			1
5	1	Register and Control	LO			
6	1	Input/Output	2			ż
7	1	Double Register	1			-
8	1	Byte Reference	1	*	Ø	4.
9	2	Double Register Arithmetic	1	*		÷
10	2	Stack Reference	1		0	+ or -

The \$class directive must appear in the Source Program before any statements which generate object code.

OMEGA3 does not accept \$7, \$9, and \$10.


The New Op Code Mnemonic may replace any existing Mnemonic for a machine instruction or a previously defined New Op Code. The new Mnemonic cannot replace a standard assembler directive.

The required operand is a 4-digit hexadecimal number. It specifies which bits in the first word of the generated object code are to be forced to 1's by the assembler. This bit pattern is called the Skeleton of the instruction.

The operands used with the New Op will determine the final appearance of the object code. Appendices C and D describe how the contents of certain bit fields are either calculated from the operand values, or set by various Address Mode specifications.

As examples of defining a New Op Code, some Skeletons built into the assembler for convenient coding of LSI-2 instructions will be reconstructed.

The following two statements are equivalent:

\$

JMP WAIT

WAIT has no operands, so it must be in Class 5. JMP \$ is a Class l instruction, with one operand, and generates a fixed word of code, :F600. The New Op Code is thus defined by:

\$5 WAIT :F600

The following two statements are equivalent:

JMP *NAME RTN NAME

Both RTN and JMP require exactly one Word Reference operand; both are in Class 1. The Skeleton for JMP, flagged Indirect, is :F100. The definition of RTN, therefore, is:

\$1 RTN :F100

Finally, consider the following sequence, which might be used to transfer control in a uniform way to external subroutines:

JST *\$+1 DATA SUBR

Suppose a New Op Code were desired, so the two lines could always be replaced by:

DO SUBR

DO has exactly one operand. The generated object code must be \underline{two} words long, and must contain the address of the operand in the second word. Syntax Class 9 fits the intended source statement format.

The existing machine instructions in Class 9 are used for Double Register Arithmetic functions, but the machine level functions of a New Op need not be related to the functions of any other instruction in the same class.

The Skeleton for JST *\$+1 is the fixed word :FB00. The New Op Code definition is:

\$9

:FB00

DO

Subroutine Structure Mnemonics (CALL/ENT/RTN)

[Label]	CALL	Name
Name	ENT	Comments
Label	RTN	Name

These Mnemonics provide a uniform way to communicate with a closed subroutine. They are not directives, and may be replaced by other definitions.

CALL is used as an executable operation, equivalent to the machine instruction JST. It performs two functions:

1. Store the Return Link -- the address of the next instruction after the CALL -- at the effective memory location of the operand.

2. Transfer control to the first word after the stored Return Link.

The operand of a CALL may be any operand valid for a Word Reference instruction. Ordinarily, the name of an ENT is used. If the name has been declared External, an implicit indirect reference thru a Literal Pool or thru Scratchpad might be used. An explicit indirect reference thru a REF is another possibility.

ENT is used as the destination of a CALL and of a RTN. The generated machine code is not intended for inline execution; it is simply a word of storage reserved for the Return Link by assembling a HLT instruction. The first executable instruction in the subroutine is coded immediately following the ENT. The ENT name may be local to the program, or declared a Primary or Secondary Entry as needed.

RTN is used to return to the calling program. It is equivalent to JMP *Name, and will perform an unconditional transfer of control indirectly thru the Return Link. The operand of a RTN is therefore identical to the name of the corresponding ENT.

4 - 9



Section 5

SYMBOL AND DATA DEFINITION

The directives in this section are used to generate non-executable object code, and to define symbols as the names of locations or values within the Source Program.

The directives DATA, TEXT, and BAC correspond to the three data types which are meaningful at machine level:

Word Value, or Word Address Byte Value, or Character String Byte Address

The directives EQU and SET use terms or expressions to assign values to symbols. EQU fixes a symbolic value for the entire Source Program; SET allows the symbolic value to vary.

Data Definition (DATA)

Label

DATA

[*]Operand[,[*]Operand]...

The DATA directive allocates storage for a number of words, and specifies the contents of each word.

The optional label is the location of the first allocated word.

The DATA statement requires at least one operand. Each operand may be any absolute or relocatable expression. The contents of a generated word may be flagged as an Indirect Address, by prefixing the corresponding operand expression with an asterisk.

An External symbol may be used as an operand. No Indirect Address prefix is accepted for an External reference.

The operands may be supplied in an arbitrary mixture of absolute, relocatable, direct, and indirect values. Reference to the Location Counter -- the symbol \$ -- within an operand expression is taken to be the location of the specific word generated by that operand.

А

R

x

DATA \$,R,*R+3,*\$

· · · ·

DATA

DATA SUB1,SUB2

Statement A generates 6 words, each containing an absolute value. The nominal location and the 16-bit contents of each word appear on a separate line of the assembly listing.

0,-132,'LP',*:FF,32767,\$-A

Statement R generates 4 words of relocatable data. The first 2 words contain the same value -- the relocatable address of R -- and the last 2 words both contain the indirect address of R+3.

If the names SUB1 and SUB2 are declared to be External in the Source Program, then the 2 words generated by statement X will not show any values on the listing. Later processing of the Object Program by the loader will insert correct values in the loworder 15 bits of each word.



Equate Symbol Value (EQU)

Name EQU Operand

This directive is used to define a symbol and its value without allocating any storage to the symbol. EQU statements may be used anywhere in the Source Program, but they are particularly useful in defining symbols which will be used extensively as terms in expressions.

The name of the symbol to be defined is specified in the required Label Field, and must be unique among all the symbols in the Source Program.

The EQU statement requires exactly one operand. The operand may be any absolute or relocatable expression, except that reference to an External is not allowed. Forward references are acceptable, but a directive which requires predefined operands (such as an ORG or an IF) cannot use a symbolic term defined by an EQU with forward references.

This example uses EQU to establish the destination of a jump without attaching a label to a line of executable code. This technique facilitates modification of the Source Program.

	JMP	DEST
*	*	
*	*	
DEST	EQU	\$

The size of a table may be assigned a symbol this way:

TAB	DATA	0,2,4,6,8
TABSZE	EQU	\$ - TAB

An arbitrary ASCII character, especially a non-printable one, may be given a symbolic name as a coding convenience:

CR *	EQU *	:8D
*	*	
	CAI	CR

Set Variable Value (SET)

Name SET Operand

This directive is used to define or to redefine the value of a symbol. SET statements may be used anywhere in the Source Program, but they are particularly useful in the control of conditional assembly.....

The name of the symbol, or <u>SET Variable</u>, to be affected is specified in the required Label Field. A SET Variable name is unusual in this respect: it may be used in the Label Field of more than one source statement without being rejected as a multiple definition. On the contrary, a SET Variable has exactly one definition at any given point in the Source Program, but that definition is replaced completely by another SET for the same variable, even if the new SET has an invalid operand.

The name of a SET Variable must not appear in the Label Field of any type of statement except a SET statement; such an appearance would constitute multiple definition.

The SET statement requires exactly one operand. The operand may be any absolute or relocatable expression, except that reference to an External is not allowed. Forward references are acceptable, but a directive which requires predefined operands (such as an ORG or an IF) cannot use a symbolic term defined by a SET with forward references.

As an example of using a SET Variable to control conditional assembly, suppose that special debugging code -- perhaps a coded halt -- is scattered throughout the Source Program, and is always surrounded by an IFT/ENDC pair:

IFT	TEST
STOP	:77
ENDC	TEST

To determine whether or not a specific part of the program would be assembled with an embedded STOP, either of these statements could be inserted into the Source Program in as many different places as needed:

TEST	SET	0	NO DEBUGGING STOPS
TEST	SET	1	INCLUDE DEBUGGING STOPS

SET Variables are sometimes useful when a particular coding techniqu['] -- for example, heavy use of backward jumps to nearby labels -- adds too many entrie: to the Symbol Table, leaving insufficient room for accumulated Literals. In the following code, each Jump instruction has the same operand, but the value of the operand, and therefore the assembled machine code, corresponds to the closest <u>preceding</u> SET for the symbol BACK. Observe that forward Jumps cannot be coded with SET Variables.

BACK *	SET *	\$
*	*	
*	JAG *	BACK
BACK	SET	\$
*	*	
*	*	
	JXZ	BACK

Reserve Storage (RES)

RES

Label

The RES directive allocates storage for a number of words. It may also be used to fill all of the allocated words with a uniform value.

Count ,Value

0

\$

The optional label is the location of the first allocated word. The required Count specifies the number of words to be allocated. The Count must be an absolute expression with predefined terms. The value of the expression may be zero only if no Value is supplied. The following two statements are equivalent:

TAG RES TAG EQU

The optional Value operand specifies the uniform contents of every allocated word. The Value must be an <u>absolute</u> expression. Any combination of terms may be used, except that reference to an External is not allowed. The following RES statement is equivalent to the entire series of DATA statements shown.

TAG	RES	3,:FF
*	*	
TAG	DATA	:FF
	DATA	:FF
	DATA	:FF

Note that a repeated DATA statement may have a <u>relocatable</u> expression as its operand, but that a RES is more convenient to code if the desired storage contents represent an absolute value.

If a Value field is not supplied, neither the assembler nor the loader will alter the reserved locations. This facilitates either a source overlay, in which the RES locations are part of a backward ORG, or an object overlay, in which the loader does not disturb existing values in memory while loading object code allocated by a RES with no Value specification.



Text Definition (TEXT)

Label TEXT 'String'

The TEXT directive allocates storage for a number of words, and specifies the contents of these words as a single ASCII character string.

The optional label is the location of the first word of allocated storage, which always starts at the first available word location, even though the storage is filled with byte values.

The required operand is an arbitrary string of ASCII characters, including any desired blanks and non-printable characters. The string must be delimited with a preceding and a following Single Quote or Apostrophe character.

If a character in the generated string must itself be a Single Quote, it is represented by two successive Single Quotes in two columns of the source statement. This should not be confused with a single character called Double Quote, which has no special significance in a TEXT string, and is therefore useful in punctuating assembled messages.

The characters in the TEXT string each represent one 8-bit byte, and are packed into successive words until the string is exhausted. The assembler will fill the low-order bits of the last word, if necessary, with :AO, an ASCII blank.

TAGTEXT'THIS IS A SIMPLE MESSAGE'WHATTEXT''''''' COMMENT

The contents of the two words starting at WHAT will be blank/quote/quote/blank:

:A0A7 :A7A0

Each word generated by a TEXT statement appears on a new line of the assembly listing.

Byte Address Constant (BAC)

 Label
 BAC
 Operand
 , Operand

The BAC directive allocates storage for a number of words, and specifies that the contents of each word is the address of a byte location.

The optional label is the location of the first allocated word.

The BAC statement requires at least one operand. Each operand may be any absolute or relocatable expression, except that reference to an External is not allowed.

Each <u>self-defining</u> term in a BAC operand is used without change during evaluation of the operand expression. For example,

BAC :05

references the fifth byte of memory, and the word generated for the BAC contains :0005.

Each symbolic term, even if it was defined by a SET or EQU to a self-defining term, is always considered a word value, and is multiplied by 2 before evaluation of the operand expression.

Q	EQU	7
FLD	TEXT	'WXYZ'
	BAC	Q
	BAC	FLD

Each of these BAC operands is a symbolic term. The first references the <u>seventh</u> word of memory, which is the <u>fourteenth</u> byte; the generated word contains :000E. Similarly, the value of FLD, whether absolute or relocatable, must be doubled to groduce a byte value.

An odd-numbered byte -- that is, the low-order byte within a given word-- may be referenced by using an odd self-defining term in the operand expression:

BAC FLD+1,FLD+3

This statement will generate two words, containing the byte addresses of the characters "X" and "Z" in the assembled text.



Section 6

LOCATION CONTROL

The directives in this section specify a new value for the Location Counter -- the nominal location of the object code -- and for the Load Attribute -- Absolute or Relocatable.

The segment of code following each directive is called the <u>range</u> of the directive. A range terminates with the next Location Control directive, or with an END statement.

Within a given range, the symbol \$ (which represents the current value of the Location Counter), or a symbol defined as the Label of a storage allocation or a machine instruction, acquires the Load Attribute of that range. Similarly, a Label defined by a simple reference to \$ has the same Load Attribute as \$, and the same as the current range:

TAG	EQU	\$
TAG	SET	\$

A label defined with an EQU or a SET to a multi-term expression, however, acquires the Load Attribute of the evaluated expression, regardless of the current range.



Absolute Object Code (ABS)

ABS

Operand

This directive sets the Load Attribute to Absolute, and the Location Counter to the value of the operand. The result is a segment of object code which is loaded to begin at a fixed location in memory.

The required operand is an absolute expression with predefined terms. The expression must have a positive (or zero) value.

The source statements shown here are the first few lines of the assembler itself. They begin at location :0000 Absolute, so the generated object code will always occupy the first 6 words of memory.

	ABS	0	
	STOP	:99	POWER UP INTERRUPT
	JMP	*NXTP	TO EDITOR
CORLM	RES	1	CALCULATED HIGH MEMORY LIMIT
MCHDEF	DATA	2	DEFAULT VALUE OF MACH
LINES	DATA	-53	LINES PER PAGE - 13 (NEGATIVE)
CHARS	DATA	-72	CHARACTERS PER LINE (NEGATIVE)



Relocatable Object Code (REL)

REL Operand

This directive sets the Load Attribute to Relocatable, and the Location Counter to the value of the operand. The result is a segment of code which is loaded to begin at a location calculated as the sum of:

1. The REL operand value, plus

- 2. The Relocation Bias parameter supplied to the loader, plus
- 3. The next available location in memory, as REL code accumulates in the successive Object Programs being loaded together.

The Location column on the assembly listing contains the nominal location for each word in a Relocatable range -- that is, relative to the REL operand.

The required operand is an expression with predefined terms. The Load Attribute of the evaluated expression may be either Absolute or Relocatable.

For almost all applications, the following technique is appropriate for the main program, and for each separately assembled subprogram.

TITL	PROGRAM XXX VERSION VV
NAM	XXX AND OTHERS AS NEEDED
REL	0
*	
*	REST OF PROGRAM
*	
END	(TRANSFER ADDRESS IF NEEDED)

This technique defers until load time the question of where in memory the program will be executed. If fixed absolute memory locations are desired later, the Object Program can be loaded, then punched out with the Binary Dump utility.



Origin of Object Code (ORG)

ORG Operand

This directive sets the Location Counter to the value of the operand. It does <u>not</u> alter the current Load Attribute. The result is a segment of code which is loaded to begin at a location discontinuous From the previous segment, but with the same bias applied.

The Location column on the assembly listing reflects the discontinuity in nominal location caused by an ORG.

The required operand is an expression with predefined terms. In particular, no term may be a forward reference -- this error often occurs when pieces of a Source Program are rearranged. The Load Attribute of the expression must be consistent with the ABS or REL range into which the ORG itself falls.

A forward ORG is equivalent to a RES with no second operand -- no specification of a value to be filled in. This sequence reserves two card input buffers:

CARDSZ	EQU	80
BUFF1	EQU	\$
	ORG	BUFF1+CARDSZ
BUFF2	EQU	\$
	ORG	BUFF2+CARDSZ
REST	EQU	\$

A backward ORG is used to overlay, at load time, an area previously defined. The same location may be ORG'd back to as many times as needed. The last value assembled will be the last one inserted by the loader.

The following sequence generates 256 consecutive words filled with binary l's; then ORGs back to the 64th word and clears it; then ORGs forward past the end of the table, so unrelated data can follow.

TABLE *	RES	256,:FFFF
TABZRO	ORG DATA ORG	TABLE+63 0 TABLE+256
*		
MORE	DATA	2,4,8,16

A common coding error, and a difficult error to detect, is a backward ORG without a later forward ORG, or without enough code-generating statements to bring the Location Counter forward as far as intended. If the last ORG were omitted in the preceding example, all of TABLE beyond TABZRO would be destroyed at load time by the data starting at MORE.



Section 7

OBJECT PROGRAM LINKAGE

The directives in this section are used to establish communication between separate Object Programs. They generate records on the Punch Output which contain distinctive Loader Type Codes, meaningful to LAMBDA2 and LAMBDA3.

An Object Program which contains a Loader Type Code corresponding to any directive in this section cannot be loaded with BLD2, BLD3, or Autoload. However, the Object Program can be processed thru LAMBDA and BDP (or thru OS:LNK) to produce a new tape acceptable to BLD or Autoload.

 $\mathbf{\Omega}$

Entry Declaration (NAM/SNAM)

NAM

SNAM

Name [, Name]... Name [, Name]...

These directives are used to declare that certain names are to be made available to the loader for possible matching against unresolved Externals in other programs. Each name must be defined somewhere within the assembly, either as a relocatable or as an absolute symbol. The name may be defined with an EQU statement, but it must not be a SET Variable.

NAM declares each name to be a Primary Entry. A Primary Entry which matches an unresolved Primary External will force selection of the program which contains the Primary Entry. A Primary Entry may also be resolved against a matching Secondary External, once both programs have already been selected.

SNAM declares each name to be a Secondary Entry. A Secondary Entry will never force selection, but it will be available for matching against an unresolved Primary or Secondary External, once both programs have already been selected.

All the Primary Entries in an Object Program must be presented to the loader before the Object Program is processed. Therefore, the assembler imposes a restriction upon the placement of NAM statements (but not SNAM statements) in a Source Program -- they must appear before any machine instructions, and before any directive which generates object output, including EXTR, LOAD, REL, and ABS. The recommended placement for NAM statements is at the very beginning of the Source Program, preceded only by TITL and Comment Line statements.



External Declaration (EXTR)

EXTR

Name, Name ...

This directive is used to declare that certain names may eventually appear as Entries in other programs selected during load processing. Each name must be acceptable as a label, but must not be defined anywhere in the assembly.

EXTR declares each name to be a Primary External. An unresolved Primary External which matches a Primary Entry will force selection of the program which contains the Primary Entry. An unresolved Primary External may also be resolved against a matching Secondary Entry, once the program containing the Secondary Entry has already been selected.

The mere appearance of a name in an EXTR statement is not sufficient to create an unresolved External. The name must actually be referenced somewhere in the assembly before it is considered unresolved.

Because the value of an External Name is not available to the assembler, a symbol declared in an EXTR statement can be used only in certain restricted contexts:

Word Reference machine instruction (Class 1) Double Register Arithmetic machine instruction (Class 9) Stack Reference machine instruction (Class 10) DATA statement SPAD statement

An External Name cannot be used as a term in a complex expression, but it can be used in isolation in a context where an expression would be acceptable. Neither a Unary Plus nor a Unary Minus can be prefixed, nor is an asterisk (indicating an Indirect Address) valid as a prefix.

Here are examples of all the contexts in which an External Name can appear.

EXTR *	SUBR	DECLARATION
LDA	SUBR	CLASS 1, DIRECT
LDA	=SUBR	CLASS 1, LITERAL
LDA	@SUBR	CLASS 1, DIRECT INDEXED
MPY	SUBR	CLASS 9
XORS	SUBR	CLASS 10
DATA	SUBR	DATA OPERAND
SPAD	SUBR	SPAD NAME



Demand Load (LOAD)

LOAD

Name, Name...

This directive is used to create unresolved Primary Externals. Typically, each name is resolved against a matching Primary or Secondary Entry by the loader.

A name declared in an EXTR is a Primary External, but is not considered unresolved unless the name is actually referenced somewhere in the assembly. No such reference is needed for a LOAD name.

A name declared in a REF is an unresolved Primary External, but each REF allocates a word of storage, and a name cannot appear in more than one REF in an assembly. No storage is consumed by a LOAD, and a name can appear in any number of LOAD statements.

Suppose these two subprograms are placed on an Object Program Library:

*	SUB	AC
	NAM	XA
	REL	0
	SNAM	XC
XA	EQU	\$
XC	EQU	\$
*	*	
*	*	
,	END	
*	SUB	В
	NAM	XB
	REL	0
ХВ	EQU	\$
*	*	
*	*	
-	END	•



This main program is assembled, and submitted to the loader first:

*	MAIN	
	REL	0
	LOAD	XL
*	*	
*	*	
XA	SREF	
XB	SREF	
XC	SREF	
	END	

One, and only one, of these two segments is submitted to the loader \underline{after} MAIN, and before AC and B:

*	XL VERSION	A		*	XL VERSION	В
	NAM	XL			NAM	XL
XL	RES	0		XL	RES	0
	LOAD	XA			LOAD	XB
	END	,	•		END	

1 1

If XL Version A is used, MAIN is loaded with Subprogram AC. References to both XA and XC are resolved. References to XB are left unresolved.

If XL Version B is used, MAIN is loaded with Subprogram B. References to XB are resolved. References to both XA and XC are left unresolved.

Two points are of particular interest here:

- 1. MAIN has no use for XL itself. Except for the LOAD, no statement in MAIN even references XL. What MAIN wants is some combination of XA, XB, and XC.
- 2. XL occupies no storage at all. It is not really a subprogram, but a technique to control the loading process.

The use of a name in a LOAD statement does not constitute a definition of a symbol within the current Source Program. The same name could be defined as a Label (or as a SET Variable) within the current assembly, and would have no connection with the information in the LOAD statement. If such a Label were also declared in a NAM or SNAM statement, however, it would be available to the loader for possible matching against the name in the LOAD statement, just as if it appeared in some other Object Program.



Reserve Chain Link (CHAN)

Label CHAN

* Identifier

This directive facilitates the creation of a type of data structure known as a "chain" or "linked list" or "threaded <u>list.</u>" An example of chain structure and usage follows this description.

For each use of the CHAN directive, the assembler reserves one word of storage. The optional label is the location of this word, and may be used in any context as if it were the label of a RES directive.

The required operand, called the <u>Identifier</u>, consists of 1 to 6 alphanumeric characters, the first of which must be alphabetic. Embedded colons are permitted by the assembler, but should be reserved for CA-supplied software.

All CHAN directives having precisely the same Identifier contribute storage to one specific chain structure at load time, regardless of whether the directives appeared in one assembly or in several programs loaded together.

The use of a particular alphanumeric string as an Identifier does not constitute a definition of a symbol. The Identifier, as such, cannot appear in any statement other than a CHAN. In theory, the same string could be used as the label of a statement, and references to that label would be valid. In practice, using the same string both as a chain Identifier and as an ordinary label is confusing and in-advisable.

An optional asterisk may be prefixed to the Identifier. At load time, a high-order "1" bit will be set in the word reserved by the CHAN directive. The meaning attached to this bit is defined by the user's own chain-processing routine.

The words which belong to a specific chain -- its <u>links</u> -- are filled in at load time. It must be understood that the mere appearance of a chain Identifier is not sufficient reason for a given program to be selected by the loader; which programs are selected, and which are not, is governed solely by resolution of External references, to which the CHAN directive contributes nothing.

When a word reserved by the CHAN directive is encountered, its high-order bit is set according to the user's specification, and the remaining 15 bits are made a direct storage address. For a particular chain, the very first link processed is set to :0000 or :8000. This zeroed link is called the tail of the chain.

The second link in each chain contains the storage address of the tail; the third link contains the address of the second link; and so on, until no links remain in the program. It is the responsibility of the program to know where the last link, or <u>head</u> of the chain, is located. This implies careful control over the order in which Object Programs, and the CHAN directives within them, are presented to the loader.

Example of Chain Structure and Usage

inter a

This chain is created by the CHAN and DATA directives shown:



PROGRAM	А	*	PROGRAM	В	*	PROGRAM	С
CHAN	W		CHAN	W		CHAN	W
DATA	0	B01	DATA	0	C1	DATA	0
DATA	0	B02	DATA	0	C2	DATA	0
		*	STORAGE				
		*	UNRELATED				
		*	TO CHAIN W				
			CHAN	*W			
		B11	DATA	0			
	PROGRAM CHAN DATA DATA	PROGRAM A CHAN W DATA O DATA O	PROGRAM A * CHAN W DATA O BO1 DATA O BO2 * * * B11	PROGRAM A * PROGRAM CHAN W CHAN DATA 0 B01 DATA DATA 0 B02 DATA * STORAGE * UNRELATED * TO CHAIN W CHAN B11 DATA	PROGRAMA*PROGRAMBCHANWCHANWDATA0BO1DATA0DATA0BO2DATA0*STORAGE*UNRELATED*TOCHAN*WB11DATA0	PROGRAMA*PROGRAMB*CHANWCHANWDATA0B01DATA0C1DATA0B02DATA0C2*STORAGE*UNRELATED**TO CHAIN WCHAN*WB11DATA0	PROGRAMA*PROGRAMB*PROGRAMCHANWCHANWCHANDATA0B01DATA0C1DATADATA0B02DATA0C2DATAATA0STORAGE*UNRELATED*TO CHAIN WCHAN*WB11DATA0C*

The chain is processed by this program, which must be loaded last:

AHDW	DATA	HEADW	
HEADW	CHAN	W	HEAD OF CHAIN W
*			
	LDX	AHDW	INITIALIZE POINTER
LOOPW	LDX	@0	X NOW CONTAINS A LINK
	LLX	1	ELIMINATE POSSIBLE
	LRX	1	FLAG FROM LINK WORD
	JXZ	ENDW	IF LINK = 0, NO MORE PROCESSING
*			
*	PROCESS DATA	A AT @1 AND (2 HERE
*	FLAG MAY BE	CHECKED BY 1	REFERENCE TO @0
*			
	JMP	LOOPW	

EQU \$

ENDW



External Reference Constant (REF/SREF)

Name	REF	Comments
Name	SREF	Comments

These directives are used to declare that certain names are to be considered both internal and external references, so that explicit linkage to another program may be used.

Within the assembly, the name is recognized as the label of a single word of storage, which is reserved just as if the statement had used RES 1 rather than REF or SREF. The name, therefore, must not appear in the label field of any other statement in the assembly.

At load time, the name is presented to the loader as an unresolved External. If a matching Entry becomes available in another Object Program, the word reserved by the REF or SREF is filled in with the direct address of the Entry.

The statement sequence shown here involves an implicit indirect link thru a word in a Literal Pool or -- if no such word is available within addressing range -- a word in Scratchpad:

EXTR SUBR JST SUBR

The following sequence allows the programmer to control explicitly the storage allocation for the link, or even to build a table of External pointers:

SUBR REF JST *SUBR

A REF statement creates an unresolved Primary External. An SREF statement creates an unresolved Secondary External.



Section 8

--- LITERALS

A Literal is a word of storage, allocated for the operand of a Word Reference or Byte Reference machine instruction. Unlike a word allocated by a DATA statement, the exact location of a Literal is chosen not by the programmer, but by the assembler itself. In certain cases, the fact that a Literal was required is unknown to the programmer until the assembly listing is available for inspection.

A collection of Literals, grouped together in one area of memory, is called a Literal Pool. The programmer can exercise some control over the location and size of a Literal Pool, but again the assembler makes some of the decisions by itself.

Two coding techniques always generate Literals. One is an Explicit Literal operand -that is, the source statement operand expression is prefixed by an = sign. Rather than writing:

ADD K1000

and remembering several pages later to include:

K1000 DATA 1000

the programmer writes:

 $\sum_{i=1}^{n}$

(7.). 1949 ADD =1000

and lets the assembler allocate the storage, fill in the value, and adjust the machine instruction address.

The other technique which predictably needs a Literal is a reference to a name already declared External, and thus beyond any possible Direct Relative Addressing Range. Typically, a subroutine call is involved:

EXTR *	SUBR
JST	SUBR

The assembler makes the machine instruction indirect, and allocates a word in a Literal Pool for the subroutine address. The result is the same as if the programmer had written something like:

r *XSUBR
IR SUBR
TA SUBR

A related coding technique may or may not generate a Literal. In this case, backward reference is made to a location which has already been defined. If the assembler calculates that the location falls too far back for Direct Relative Addressing, the machine instruction is made indirect, and an intermediate link is created in a Literal Pool.

PARTA *	EQU *	\$
*	*	
PARTB	EQU *	\$
*	*	
CYCLE	JMP	PARTA

If the code in PARTA and PARTB is still under development, the distance between CYCLE and PARTA may fluctuate in and out of JMP range with each re-assembly. This fact is ordinarily of no concern to the programmer, because the assembler will decide for itself which Addressing Mode is needed.

The need for each Literal arises within a segment of executable instructions. This is exactly where the assembler can not allocate storage for the Literal, which is a word of data. Instead, Literals accumulate until the programmer designates an appropriate location for them with an LPOOL directive.

This process leads to the fourth, and final, coding sequence which can generate a Literal. Again, the assembler's helpfulness in the calculation of Relative Addressing Ranges is involved.

LOOP	LDA LDX	FLDB =1000
*	*	1000
	JMP	LOOP
*	*	
	LPOOL	
FLDA	DATA	0,2,4,6,8,10
FLDB	DATA	0
*	*	
*	*	

When the assembler first processes the source statement labelled LOOP, the reference to FLDB is still undefined. It is not an External, but it is a forward reference, and may or may not prove to be out of range. The assembler provisionally decides that a Literal would guarantee access to FLDB, makes the LDA indirect, and adds the Literal to the current accumulation. The Explicit Literal in the LDX also joins the accumulation.

The programmer finishes writing executable code, and begins some DATA statements. But first, to provide for the Explicit Literals in the last piece of code, and perhaps some other accumulated Literals, LPOOL is inserted. Among the words immediately allocated under the LPOOL, the assembler includes one for the reference to FLDB, another for =1000.

Now the assembler finds out where FLDB is, in relation to LOOP. If FLDB is out of range, the Literal Pool entry really was needed, and the indirection already set in the LDA is the only way to access FLDB.

Suppose, however, that FLDB turns out to be within range of the LDA. The instruction is made direct to save execution time. The Literal Pool word, which would have been a pointer to FLDB, is left unfilled.

The allocated storage remains in the program. Removing the allocation would involve reassembly of the entire Source Program.



Literals take up storage. Techniques which generate Literals may use the storage efficiently, and they may not. Only the programmer, not the assembler, can make that decision.

To summarize, these techniques may generate Literals for Word Reference or Byte Reference instructions:

- 1. Prefixing an operand with an = sign.
- 2. Reference to a location known to be External.
- 3. Backward reference to a location beyond Direct Relative Backward Addressing Range.
- 4. Forward reference to a location not defined before the next LPOOL statement.

Allocate Literal Pool (LPOOL)

r -		r	r	
Label	LPOOL	Operand	Comments	
L _		L. –		
			· · ·	

This directive informs the assembler that it may allocate storage for whatever Literals have been accumulated. The optional label is the location of the first allocated word.

No words are allocated if no Literals have been accumulated. Even the use of an Explicit Literal between one LPOOL and the next does not always require a new Literal Pool entry.

A *	LDA *	=1000
B * ·	LDA *	=500*2
Ll *	LPOOL	
*	*	
C *	LDA *	=4*250
L2	LPOOL	

The Literal for =1000 in Literal Pool Ll, originally created for instruction A, is shared with instruction B -- the assembler can see that the same value is involved, even if the source expression looks different. Furthermore, when C is processed, the assembler checks for a matching value in all the Pools within <u>backward</u> range before it assumes that a new value will be needed in a <u>forward</u> Pool. This can result in very efficient sharing of Literal Pool allocations, if the programmer places LPOOL statements judiciously.

For C to share the Literal created for A, the starting location of the Pool at Ll must be within the Relative Backward Addressing Range of C. It is not sufficient that the word allocated for the =1000 be within range; the entire Pool must be close enough.

If Ll is not within range of C, a new Literal also containing =4*250 (that is, =1000) becomes part of the forward Pool at L2. The new value is available for sharing with instructions beyond L2 but within range of it.

The optional operand of an LPOOL statement is an absolute expression with predefined terms and a value greater than zero. It specifies the maximum number of words allowed in this Literal Pool, regardless of how many Literals have been accumulated. If more words are needed, the leftover Literals will be held for the next available Literal Pool.

The programmer should observe that no Comments may be used in an LPOOL statement which has no operand.

If an assembly contains at least one LPOOL statement, than all the Literals still accumulated when the END statement is reached are allocated just as if the END were immediately preceded by an LPOOL. A dummy statement of LPOOL 1 at the start of the assembly is sufficient to activate this provision for leftover Literals.

If an assembly contains no LPOOL statements at all, then no Literal Pools are ever generated. Instead, every instruction which would have used Relative Addressing into a nearby Literal Pool is set for Indirect Scratchpad Addressing. All of the Literals are converted into Scratchpad Literals, which are described in the next section of this manual.



Section 9

SCRATCHPAD LITERALS

A <u>Scratchpad Literal</u> is a word of storage allocated by the loader, and available to a Word Reference or Byte Reference instruction thru Scratchpad Addressing Mode. The need for a Scratchpad Literal is determined during the assembly process, and communicated from the assembler to the loader thru a distinctive Loader Type Code in the generated Object Program.

Two coding techniques result in Scratchpad Literals. The more common situation is that a Literal Pool Reference, either explicit or implicit, was used, but that no Literal Pool space was available within range of the instruction which involved the reference. This includes the extreme case of a Source Program which never uses an LPOOL at all, such as a program originally coded for CA-supplied assemblers lacking such a directive.

If at least one LPOOL statement is found in a Source Program, it is assumed that the programmer wanted to minimize or eliminate any requirement for Scratchpad Literals. Therefore, the assembler will attach a Warning Flag to every Class 1 or Class 8 instruction which needed a Scratchpad Literal only because no LPOOL was within Relative Addressing Range.

Certain ways of using instructions <u>always</u> need Scratchpad Literals, and will not be flagged. Specifically, a Word Reference or Byte Reference operand with the prefix @ -- which indicates Indexed Addressing -- will always be generated with a Scratchpad Literal for indirect linkage if the operand value is either:

1. Relocatable, or

2. Absolute, but higher than the machine limit for Direct Indexed Addressing (:3F for the 3/05, :FF for the other machines).

Even a combination of Literal Pool entries and Scratchpad Literals cannot guarantee that a Byte Reference instruction has access to every location in memory. The assembler rejects a Byte Reference instruction with Explicit Indirect Addressing if its operand (presumably the location of a Byte Address Constant) is not within <u>Direct</u> Addressing Range. Neither a Scratchpad link nor a Literal Pool word can be used to access the BAC, and thru it the actual data, because only one level of Indirect Addressing is available when the machine is in Byte Mode.

Scratchpad Literal Only (SPAD)

SPAD

This directive declares that certain names are to be excluded from ordinary Literal Pool allocation. If at least one term of the operand expression of a Word Reference or Byte Reference instruction is an SPAD name, and the assembler finds that a Literal is needed, then the Literal will go into the Scratchpad Literal Pool.

Name, Name ...

Each name may be local to the assembly, or it may be declared External, or it may never appear at all. An SPAD name may appear in a number of different SPAD statements. An SPAD statement only affects other statements after it, not before.

An SPAD name is usually declared because the programmer is using LPOOL directives, but anticipates that frequent references to a certain name would generate a considerable number of unshared words in many different Literal Pools. In this situation, a Scratchpad Literal is more conservative of storage, because the loader eliminates duplicate values before allocating the Scratchpad Literal Pool.



Section 10

INTERPRETATION OF THE ASSEMBLY LISTING

This section describes the information on the assembly listing. A sample listing follows the description.

Page headings have already been discussed under TITL. Two kinds of lines appear in the body of the listing, Error Lines and Statement Lines.

Error Lines

An Error Line starts with two asterisks and a blank. Various <u>flags</u> follow, each of which represents an error in the source statement on the immediately preceding line. The specific meaning of each flag is listed for ready reference at the end of this section.

At the very end of the listing, this message appears:

yyyy ERRORS eeee

The number yyyy is the total number of lines with Error Flags. The number eeee is a <u>chainback</u> pointer. The last source statement which caused an Error Flag was statement eeee on the listing. The Error Line under that statement contains a chainback to the next-to-last statement which caused an Error Flag, and so on back to the first Error Flag, which is easily recognized by its lack of a chainback pointer.

Statement Lines

A Statement Line is divided into 7 uniform columns, separated by one or two blanks:

- 1. Line Number
- 2. Location
- 3. Value

- 4. Label Field
- 5. Operation Field
- 6. Operand Field
- 7. Comments Field



Line Number

This column identifies each source statement.

Location

The current value of the Location Counter appears in this column.

Value

The result of assembling each statement is shown here. If a machine instruction or a directive generates object code, each word appears on a new line, so the Location column can be updated. If a statement simply evaluates an expression, the final value appears as a 16-bit word.

The Value column also supplies information about Literals. For an LPOOL statement, the number of words allocated in the Literal Pool is given. For a reference to an entry in a Literal Pool, the location of the word is shown below the object code. For a Scratchpad Literal, the value passed to the loader -- that is, the operand expression value -- is shown.

Source Statement Fields

The remaining columns on the assembly listing contain the four fields of the original source statement, spread into uniform columns.

Symbol Table

The main assembly listing is followed, on a new page, by the names and values of all the Symbols and SET Variables in the Source Program. The names are alphabetized, and displayed 4 across. Each name is followed by its 16-bit value. To the left of a name, these flags may appear:

- M Multiple Definitions
- U Undefined Symbol
- X External or Entry

If LPOOL directives were used, the alphabetized entries will be preceded by messages of this form:

LPOOL@ hhhh

That is, "Literal Pool at location hhhh." Every Literal Pool, including the implicit one before the END statement, will be identified in order of appearance.

Error Flags

- A Absolute expression was required, but operand here is Relocatable. Value of operand expression is not an acceptable value for this Mnemonic Destination of a Conditional Jump is out of range.
- C ENDC not paired with an IFT or IFF. IFT or IFF range still open when END was reached -- ENDC missing.
- D Operand reference to a symbol with multiple definitions.
- E Expression could not be evaluated -- value forced to :0000 Absolute.
- L Label Field unacceptable.
- M Multiple definition of a symbol.
- 0 Operation Field unacceptable -- processed as if HLT.
- P Pass 2 out of synch -- probable error in hardware or software.
- R Relocation Factor unacceptable -- value forced to :0000 Absolute.
- S Syntax error in operand expression.
- T Self-defining term too large -- value forced to :0000 Absolute.
- U Undefined symbol was referenced.
- W Warning -- this Word Reference or Byte Reference instruction needs a Scratchpad Literal. (This flag appears if a Source Program contains at least one LPOOL statement. The same warning appears if no LPOOL statements were used, but the hardware SENSE switch is ON during Pass 2 processing.)
- OV Overflow of an intermediate value beyond 16-bit maximum. Statement processing was unsuccessful because of Symbol Table overflow.

\bigcirc	PAGE	0001		SAMPLE	ASSEMB	LY LISTIN	G FOR OMEGA
· •	0000					*******	****
	0002			.		SECTION	11
	0005			· .		0001100	14
	0004			*			ACCEMPLY LISTINC
	0005			*		- SAMPLE	ASSEMBLE LIGITING
	0006			*			
	0007			*****	******	*****	* * * * * * * * * * * * * * * * * * * *
	8000			*			
	0009				NAM	MAIN	
	0010	0000			REL	0	
	0011			*			
	0012	ι.	0000	MAIN	EQU	\$	
	0013			*			
	0014		0002	ABS	EQU	+2	ABSOLUTE
	0015		0.00	*			
	0014	0000	8805		ADD	ABS	
	0010	0000	3445		ADD	- ABS	
	0.0.1.1	0001	0440		490		•
^	0.0.4.		0021		A A T	ADS	
	8100	5000	0802		AAI	ANO	
	0019	0005	1500		JAB	AHS	ì
	* * A						
	0020	0004	4513		AIH	ABS,3	
	1500	0005	8804		ADDB	ABS	
	0055	•		*			
	0023	0006	0002		DATA	ABS,ABS+	3, *ABS
		0007	0005				
•		8000	8008				
	0024	0009	0004		BAC	ABS.ABS+	3
	004.4	0004	0007				
	0025	0.000	0002	SETVAR	SET	ABS	
	0.02.1	0000	ADUN	UL FRA	LOX	SETVAR	
	0020		0037		LUA	- OLIVAN	
		0.000			CIID	- 496+7-4	4 C
	1 500	0000	01 90		oun	= A 0 3 + 7 - A	
			0028				
	8500			*			ADDAL HAS DEMOND SCRATCHDAD
	0059		1234	ABSBIG	EQU	:1234	ABSULUTE BETUND SURATUPPAD
_	0030			*			
	0031	0000	8898		ADD	ABSBIG	
			0059				
	0032	OOUE	8 A 9 A		ADD	=ABSBIG	
			0029				
	0033	000F	0800		AAI	ABSBIG	
	** Δ		0019				
	0034	0010	1200		JAG	ABSBIG	
	+ + A		0033		0110		
	0076	0011	1500		A T R	ABSBIG. 4	4
		0011	4 3 9 0		A 10	HOUDIOFD	
	** A		0054			ADCHTC	
	0056	0012	0897		4000	A N O N 1 0	
			0.05A				
	0037	· · · · · · ·		*	n . T :		
	0038	0013	1234		1) 4 1 4	ABSBIG, A	102010+2, * AB2010
		0014	1237				• • • • • • • • • • • • • • • • • • •
· •		0015	9234				
	0039	0016	2468		BAC	ABSBIG,A	USBIG+3

PAGE	0005					
	0017	2468				
0040		1234	SETVAR	SET	ABSBIG	
0041	0018	025A		LDX	=SFTVAR	
		0029				
0042	0019	8F 8F		SUB	=ABSBIG+	7-ARSBIG
	• •	8500				
0045			*			
0044		FFFE	NABS	EQÚ	- 2	NEGATIVE ABSOLUTE
0045			*			
0046	0014	8800		ADD	NABS	
** +		0035				
0047	001B	BASE		ADD	=NABS	`
		0028				
0048	0010	0800		ΑΑΙ	NABS	
** Δ	0010	0046				
0049	0010	1200		JAG	NABS	
+ + A	0010	0048			1	
0050	0016	4500		ATB	NABS	
• • •	0010	0049				
0.051	0016	вняс		ADDB	NABS	
0031	0011	00000			11.00	
0050		005.0	*			
0052	0020	FFFF	2	υλΓλ	NARS NAP	S+3. *NAES
0005	0020			MATA		
	0021					
	0000			HAC	NARS NAH	35+3
0054	0000	FLEE		1) 4 (.	11 A (1 (1 # / A)	
0.055	0024		SETVAD	SET	NABS	
	0035	TEL ADUS	OF TVAN		-SETVAR	
90.00	0025				- 01, 1 V P N	
0057	0036	9020 90291		SHR	- NARS+7-	NARS
0017	VVen	01.01		000	-440011	
0059		0020	.			
			~ _			
0059		0004	- 	ເອດດເ		
0060	0007	0000	נרו			
	0021	0002				
	0020	1720				
	0029	1734				
	A SUU	2400 ECEL				
	0028	E E E E E				
2014	0020	rrrÇ				
0061		0003	* 021	6011	MAIN+2	RELOCATABLE
0062		0002	4.C.L.	E. 9.0	MATNIC	NELVERINGEL
0065	0.0.25	0.050	*	A D D	DEI	
0054	0020	0/74 8/00		400 ADD		
0065	UNGE	0470		A())		
0.0.1	0.0.25	0047		1	DEI	
0066	0021		- -	4 A T	N C. L.	
* * A	0020	1 2 4 4			DÉI	
0067	0050			JA12 A T D	NCL DEI 2	
0068	0051	4500		A 1 D	NC L # 3	
** A		0066		A 10 D (0	05	
0069	0052	BAIL		AUUB	RFL.	

C

\frown	PAGE	0003		SAMPLE	ASSEM	BLY
	0070			*		
	0071	0033	5000		DATA	REL REL + 3 . * REL
		0034	0005			
		0035	8002			
	0072	0036	0004		BAC	RELAREL + 5
		0037	0007			
	0073		5000	SETVAR	SET	REI
	0074	0038	428E		LDX	= SETVAR
			0047		2.97	
	0075	0039	8007		SUB	RFI +7-RFI
	0076			*		
	0077				FXTR	SUBR
	0078			*	27.1	
	0079	0034	8880		ADD	SUBR
			0048			
	0080	0038	8ABC		ADD	= SUBR
			0048			
	0081	0030	0800		ΑΑΙ	SUBR
	** E		0068		• • •	
	60082	0030	1200		JAG	SUBR
	** F		0081		•	
	0083	0.0 3 F	4500		ATB	SUBR. 3
	* * A		0082		·· 10	500K # 1
	0084	0.0.3E	8800		ADDB	SUBR
\frown	** F		0083		4000	
(0085		V · O .	*		
	0056	0040		~	ΝΔΤΔ	SHRP. SHRRAT ASHDD
	• • • • •	0041		,		500% J 500% V 5 J × 500K
	** F	• • • •	0.084			
	-	0042	8000			
	** F		0086			
	0087	0043	0000		HAC	SHRD SHRWAZ
	** F		0.086			
		0044	0000			
	** E		0087			
	0088	1	0000	SETVAR	SET	SUBR
én.	** t		0087			
	0089	0045	A000		L D X	= SETVAR
	** U		0088			
	0090	0046	8C00		SHB	SUBR+7-SUBR
	** E		0089			
	0091		-,	*		
	5600			*		
	0093		0003	691	EP001	
		0047	0002		L1 000.	
		0048	0000			
		0049				
	0094	~ ~ 1		*		
	0095		4567	RELEAR	Fall	MAIN+:4567 RELOCATARIE OUT OF RANCE
-	0096		· . · · ·	*		SETERATION RELOCETABLE SUI OF RANGE
	0097	004A	8900		A ;) ()	RELEAR
			4567			
	** A		0090			

					• •	
PAGE	0004		SAMPLE	ASSEMB	LY LISTING	FOR UMEGA
0098	004B	8800		ADD	=RELFAR	
1		4567				
* * A		0097				
0099	004C	0800		AAL	RELFAR	
** A		0098				
0100	0040	1200		JAG	RELFAR	·
** A		0099				
0101	004F	4500		ALB	RELFAR, 3	l,
* * A		0100				
0102	004F	8900		ADDB	RELFAR	
	• • •	8 A C E				
* * A		0101				
0103			*			
0104	0050	4567		DATA	RELFAR, PEL	FAR+B, *RELFAR
••••	0051	456A			•	
	0052	0567				
0105	0053	BACE		BAC	RELEAR, REL	FAR+3
n°.	0054	8401			• • •	
1106	,031	4567	SETVAR	SET	RELEAR	
0107	0055	A 000	0211	I D X	=SETVAR	
0107		4567		200		
* * ^		0102				
0108	0056	8651		SUB	=ABS+7-ABS	
0100	00,00	0028				
0100		0000	*			
0110			*			
0110				STATEM	ENT IS A ME	W PAGE DIRECTIVE ()
VIII			~ NI_^ I	UTAILM		H FROM NINCOLLER (*)

CONDITIONAL ASSEMBLY DEMONSTRATION 0113 0114 SET 1 0001 FRUE 0115 SET 0000 FALSE 0116 0117 * TAKE 7 SOURCE STATEMENTS LIKE THIS --0118 * τv 1+T 0119 STOP :77 0120 ENDC 1510 NOP 551.0 IFF T۰V 0123 STOP :88 0124 ENDC 0125 0126 SET TRUE 0127 0001 T۷ * FIRST, WITH TV = TRUE 8510 0129 \mathbb{Z}^{2} TV IFT 0001 0130 :77 STOP 0057 3C77 0131 ENDC 0132 NOP 0000 0058 0133 0137 FALSE SET 0000 TV 0138 * NOW, THE SAME 7 STATEMENTS WITH TV = FALSF 0139 0140 NOP 0000 0144 0059 IFF TV 0000 0145 STOP :88 3088 0146 005A ENDC 0147 0148 NOTE THE JUMP IN THE LINE NUMBER 0149 WHEN SOMETHING IS SKIPPFD 0150
PAGE THE NEXT STATEMENT WILL LEAVE NO LITERAL POOL WITHIN FORWARD RANGE OF THE STATEMENTS FOR 'RELEAR' -- BUT SUME OF THOSE STATEMENTS WILL BE ABLE TO USE FXISTING VALUES IN POOL LP2 \$+:100 ORG 015R ADD 015P = 0 ADD ΔΑΙ JAG 015E * * A AIB 0,3 015F ADDB DATA 0, 0+3, *0BAC 0, 0+3SETVAR SET =SETVAR LDX SUB =0+7-058.48 016A WORD AFTER END OF THIS PROGRAM DATA ENDTAG HERE COMES AN IMPLICIT LPOOL BEFORE END 016C ENDTAG END MAIN 0029 FRR0R5 0163

Ĵ					0007		100010	0140	ABSUIC	122/
	LPOULD	7500			0047		LPUUL	0107	AUSHIG	10.24
	ARS	9002		ENDTAG	016D		FALSE	0000	LP1	0057
	ç q j	0047	x	MAIN	0000		NABS	FFFF	RELFAR	4567
	REL	0002	,.	SETVAR	0000	X	SUHR	0000	TRUE	0001
	ΤV	0000			to the suffrage when					

C



Section 12

EDITING AND ASSEMBLING A SOURCE PROGRAM

This section describes the commands used to edit and assemble a Source Program. The commands are conversational -- OMEGA requests a command and some parameters with a question mark, and immediately either accepts or rejects the response.

Each command line on the Teletype is terminated with a Period. If OMEGA rejects the command, it will type out a Back-Arrow. Similarly, typing in a Back-Arrow indicates that the current command line should be abandoned without processing.

In the command descriptions, lowercase letters imply some number, and an underline indicates a type-out from OMEGA.

Two kinds of source statement lines are manipulated by commands: Input Lines, and Buffer Lines.

An Input Line Number is a decimal number between 1 and 32767. Leading zeroes are optional.

The <u>Buffer</u> is the memory above OMEGA used to build an edited Source Program. A command which refers to the Buffer can use a Buffer Line Number as low as 0 -- that is, just before the first line in the Buffer -- and as high as the current number of the final line. Because the Final Line Number is not always known exactly, the letter F can be used instead.

CONNECT DEVICE (C)

CId. COd. CLd.

The C command connects an OMEGA logical device to a physical device, or to the Buffer. You can make all the connections just once, after loading OMEGA, or you can change a connection whenever OMEGA asks for a new command.

Source Input Devices:

11	Teletype		Keyboard				
12	Teletype	Paper	Tape	Reader			

12 HS Paper Tape Reader I3

Card Reader 14

15

Buffer (as Input for X command) 16 Card Reader with Distributed I/O

17 HS Paper Tape Reader with Distributed I/O

10 Punch EOF Now

Punch Output Devices:

01 Teletype Punch

02 -----03 HS Paper Tape Punch 04 HS Paper Tape Punch with Distributed I/O

00 (No Punch Output)

List Output Devices:

Ll	Teletype Printer
Ь2	Data Products Printer
L3	Centronics Printer
L4	Data Products Printer with Distributed I/C
L5	Centronics Printer with Distributed I/O

(No List Output) L0

You can enter several connections with one C command, by using one blank after each device:

CI4 O3 L2.

CI1 OO.

When OMEGA is first loaded, automatic connections are made to the Teletype, equivalent to this command:

CI2 Ol Ll.



INITIALIZE (I)

I.

The I command initializes OMEGA for input and editing. The Buffer is cleared, and the last Input Line Number is set to Q. This command has no effect upon the Device Connections or the High Memory Limit.

An I command is automatically simulated when OMEGA is first loaded, and when an E command is entered.

RESTART

You can restart OMEGA at any time, and make it abandon any reading, printing, punching, or assembly in progress. No initialization is done for a restart; the Buffer, the Input Line Count, the Device Connections, and the High Memory Limit are intact.

There are three ways to cause a restart:

On an LSI-2, hit INT. On an ALPHA-16, hit AUTO. On all machines, hit STOP, set P to :0100, clear STOP, and hit RUN.

OMEGA will respond immediately with "?" and wait for the next command.

SET END OF MEMORY (E)

Ehhhh.

The E command resets OMEGA's High Memory Limit. When OMEGA is first loaded, it determines the size of memory, subtracts 16 words to allow for your bootstrap loader, and calls the result the end of available memory. If you want to protect more high memory than 16 words, enter a new hexadecimal address.

The E command triggers an automatic I command, clearing the Buffer and setting the last Input Line Number to 0.

If you need an E command every time you load OMEGA, you should probably create a new version of OMEGA with a fixed High Memory Limit. Refer to section on OMEGA Program Variables.

For LSI-3/05 with Software Console loaded, setting the end of memory below the Software Console will preserve the accessability of machine console.



READ INPUT (R)

Rm.

The R command reads thru Input Line m, and adds the lines to the Buffer. If Input Line m has already been passed, the command is rejected.

The last Input Line added is typed out for verification. If the end of the Source Input is found before Line m is reached, this message is also typed:

END OF TAPE: LINE NO mmmm

You can read in all of the Source Input by entering R9999. Alternatively, you can read the Source Input one piece at a time, with S or A commands between the R commands, as illustrated on the opposite page.

SKIP INPUT (S)

Sm n. Sm.

The S command skips over Input Lines m thru n (inclusive), or -- for Sm. -- skips only Line m. If Input Line m has already been passed, the command is rejected.

If Line m is not the very next Input Line, all of the Source Input up to -- but not including -- Line m is read and added to the Buffer, as if an R command had been entered first.

The first and last Input Lines skipped are typed out for verification.

After an S command, you can replace the skipped lines immediately with an A command, or continue with more R and S commands, as illustrated on the opposite page.

				,						
	:	(INPUT)		(TI	ELETYPI	E)			(BUFFE	R)
INPUT	(LINE	: 001)	<u>?</u> R5.				0001	INPUT	(LINE	001)
INPUT	(LINE	: 002)					0002	INPUT	(LINE	002)
INPUT	(LINE	: 003)					0003	INPUT	(LINE	003)
INPUT	(LINE	: 004)					0004	INPUT	(LINE	004)
INPUT	(LINE	: 005)					0005	INPUT	(LINE	005)
				INPUT	(LINE	005)			:	
INPUT	(LINE	: 006)	<u>?</u> S9	13.	2		0006	INPUT	(LINE	006)
INPUT	(LINE	: 007)			l.		0007	INPUT	(LINE	007)
INPUT	(LINE	: 008)					0008	INPUT	(LINE	008)
				INPUT	(LINE	009)				
INPUT	(LINE	009)			i					
INPUT	(LINE									
INPUT	(LINE				1					
INPUT	(LINE									
INPUT	(LINE	(013)		INPUT	(LINE	013)			·	
-	/	214	<u>?</u> R15	•						
INPUT	(LINE	014)					0009	INPUT	(LINE	014)
INPUT	(LINE	015)		INPUT	(LINE	015)	0010	INPUT	(LINE	015)

?

C

C



ADD AFTER BUFFER LINE (A)

Am.

The A command opens the keyboard so you can insert Buffer Lines immediately after Buffer Line m. Type in successive lines of the Source Program, and end each line with a Carriage Return. To terminate the additions, enter a Carriage Return alone.

Backspace over typing errors with one or more Back-Arrows. Cancel a whole line by ending it with a Back-Arrow and a Carriage Return.

To insert lines before the first line currently in the Buffer, use AO. To add lines after the final line in the Buffer, use AF.

Remember that additions force re-numbering of all the Buffer Lines after the added lines, as illustrated on the opposite page. Add groups of lines from the bottom up.

DELETE BUFFER LINES (D)

Dm n. Dm.

The D command deletes Buffer Lines m thru n (inclusive), or -- for Dm. -- deletes only Line m.

To delete the final line in the Buffer, use DF. To clear the entire Buffer, enter D1 F. The entire Buffer is also cleared when you enter the commands I, E, or B.

To replace a group of lines, first delete, then add:

2D41 42. ?A40. REPLACEMENT FOR OLD 41 cr REPLACEMENT FOR OLD 42 cr cr ?

Remember that deletions force re-numbering of all the Buffer Lines after the deleted lines, as illustrated on the opposite page. Delete groups of lines from the bottom up.

	(BUF	FER)			(TELETYPE)
	•	•			· · · · · · · · · · · · · · · · · · ·
0001	INPUT	(LINE	001)		
0002	INPUT	(LINE	002)		
0003	INPUT	(LINE	003)		
0004	INPUT	(LINE	004)		
0005	INPUT	(LINE	005)		
0006	INPUT	(LINE	006)		
0007	INPUT	(LINE	007)		
	INPUT	(LINE	008)		
→0009	INPUT	(LINE	014)		
0010	INPUT	(LINE	015)		
				<u>?</u> D8 9.	
0001	INPUT	(LINE	001)		Virit A.
0002	INPUT	(LINE	002)		1
.0003	INPUT	(LINE	003)		
0004	INPUT	(LINE	004)		4 m
0005	INPUT	(LINE	005)		1
0006	INPUT	(LINE	006)		
0007	INPUT	(LINE	007)		
0008	INPUT	(LINE	015)		
				<u>?</u> A6.	
				INSERTION	l cr
				INSERTION	2 cr
				cr	
				<u>?</u>	
0001	INPUT	(LINE	001)		
0002	INPUT	(LINE	002)		
0003	INPUT	(LINE	003)		
0004	INPUT	(LINE	004)		
0005	INPUT	(LINE	005)		
0006	INPUT	(LINE	006)		
0007	INSERI	NION 1			
0008	INSERI	TION 2			
0009	INPUT	(LINE	007)		
0010	INPUT	(LINE	015)		

C

())

12-7

BUFFER CLEAR (B)

в.

The B command deletes all the lines in the Buffer. The commands I and E also clear the Buffer completely.

LIST BUFFER LINES (L)

Lm n. Lm.

The L command lists Buffer Lines m thru n (inclusive), or -- for Lm. -- lists only Line m. To list the final line in the Buffer, use LF. To list the entire Buffer, enter Ll F.

Each L command produces a new formatted listing. Each Buffer Line is preceded by its current Line Number. Each page has 54 printed lines and 11 blank lines. If Device L is connected to a Teletype, the final (or only) page is not formatted. This saves paper if the listing is less than one page long.

PUNCH BUFFER LINES (P)

The P command punches Buffer Lines m thru n (inclusive), or -- for P m. -- punches Line m only. Note the blank required before the specification for m.

Each line punched is terminated with the sequence:

Carriage Return Line Feed Null

This sequence makes manual splicing easier, and is also suitable for re-entering the tape to OMEGA.

To punch the final line in the Buffer, use P F.

Some blank leader will be included if you follow the letter P with an L.

An Up-Arrow and some blank trailer will be included if you follow the P (or the L) with a T. The Up-Arrow represents End-of-Tape to OMEGA. If the tape is later reentered with an R command, reading will stop at the Up-Arrow. If the tape is fed directly into an X command, the Up-Arrow will allow another piece of input to be used, unless an END statement was on the current piece.

To punch a complete program from the Buffer for future use, enter:

?PLT 1 F.

Pmn. Pm.



RESET LAST INPUT LINE NUMBER (T)

Tm.

The T command is used to re-synchronize the Input Line Numbers with an assembly listing, or with your latest listing of the Buffer Lines. This is quite useful when you're building a new program from several pieces of tape, or when a series of R and S commands has allowed the Source Input to get out of synch with the Buffer.

OMEGA uses the Line Number in the command as the number of the last Input Line already passed. The next line about to be accessed by an R or S command is therefore m + 1.

The value of m can be 0, making the next Input Line into Line Number 1. This setting is made automatically for any of these conditions:

OMEGA just loaded. I command entered. E command entered.



MEMORY AVAILABLE DISPLAY (M)

Μ.

The M command simply asks OMEGA to type out the amount of memory still available between the fixed part of the assembler and the High Memory Limit. The number displayed is the decimal count of the words (not bytes) left for building Buffer Lines, Symbol Table entries, and Literal Pools.

If a source statement is added to the Buffer with an R or an S command, every two characters consume one word of memory. A Carriage Return is appended to each line, but extra blanks between the fields are compressed out.

A statement added to the Buffer with an A command is not compressed, and should be typed in with only one blank separating adjacent fields. Similarly, a source statement fed directly to an X command thru the Teletype keyboard is not compressed as it is when read from other devices.

After an X command is entered, and assembly begins, each new Label, SET Variable, New Op Code Definition, or Literal needs 4 words of memory.

If the memory available is exhausted during Buffer editing, this message appears on the Teletype:

BUFFER FULL: LAST SOURCE LINE IS mmmm

An M command would show a very low number of words left. Either delete a substantial number of characters from the Buffer (perhaps a page of Comment Lines, or a piece of the Source Program not currently needed); or punch out a partial Source Program, clear the Buffer, build the rest of the program, punch it out, initialize OMEGA, and assemble from the complete tape:

?PL 1 F. ?B. ? (T, R, S, A, and D commands) ?PT 1 F. ?I. ?CL3 I3. ?X.

EXECUTE ASSEMBLER (X)

Х	
Х	Έ.
Х	Ľ.
Х	2.

The X command ends the interactive editing of a Source Program, and begins an actual assembly. No more commands are accepted until an END statement has been processed.

If the Buffer is not empty, you can connect it to Device I and assemble your edited program directly:

<u>?CI5</u> L3 O3. ?X.

To protect you against destroying an edited Buffer, OMEGA will not accept an X command if Device I is connected to anything except the Buffer, as long as the Buffer has some lines in it. For an assembly from cards or paper tape after an editing session, initialize OMEGA, connect the reader, and start the assembly:

?I. ?CI3 L3 O3. ?X.

 \mathbf{T}

A normal assembly, requested with a simple X command, does three things:

1. Performs two passes over the Source Input.

2. Generates a complete listing.

3. Punches one Object Program followed by an EOF.

You can suppress all printed output by connecting Device L to 0, or all punched output by connecting Device 0 to 0:

?CL0. ?CO0.

You can restrict the listing to only Error Lines by inserting the letter E before the period in the command:

?XE.

If each new Object Program you're punching is part of an Object Program Library tape, you don't want an EOF following each program. Specify Library Format for the Object Program by inserting the letter L before the period:

?XL.

OMEGA will immediately punch one EOF on its output tape whenever you enter this special command:

?CI0.

This lets you use a consistent XL command for a series of assemblies, and explicitly supply the punched EOF later.

Once an assembly has terminated, you can produce another copy of the printed and punched output by requesting OMEGA to repeat Pass 2 only:

<u>?</u>X2.

Connections may be changed before each X2 command. For example, you may want another listing, but not another punched Object Program:

2CI5 L3 O3. 2XL. 2CO0. 2X2.

The modifiers E, L, and 2 can be combined in any order after the X and before the period:

XEL. X2E. XLE2.

\mathbb{C}

OMEGA PROGRAM VARIABLES

Certain fixed locations in low memory contain values which control the operation of OMEGA. Each value may be changed immediately after loading OMEGA, and a new paper tape which preserves the modifications may be punched with BDP, the Binary Dump Program.

High Memory Limit

When OMEGA is first loaded and executed, the high end of memory is determined, :0010 is subtracted, and the result is stored at location :0002 Absolute. Unless an E command is used to change the value later, OMEGA will use the stored address as the upper limit of its available memory.

To prevent OMEGA from making the initial calculation, replace the JST at location :0100 Absolute with a NOP. Set location :0002 Absolute to the new fixed High Memory Limit.

MACH Value

If no MACH statement is supplied to OMEGA2, it uses the initial contents of location :0003 Absolute as the MACH value. The distributed version of OMEGA2 has :0002 -- binary 010 -- at this location, indicating the LSI-l instruction set.

Lines per Page

The maximum number of lines in the body of a page is carried as a negative number in location :0004 Absolute. The distributed version of OMEGA uses :FFCB, or -53. This value allows 13 lines for the top and bottom margins, and for the page heading and title.

Characters per Line

The maximum number of characters on each line of the assembly listing is carried as a negative number in location :0005 Absolute. The distributed version of OMEGA uses :FFB8, or -72.

OMEGA COMMAND SUMMARY

CONTROL

I.	Initialize OMEGA clear Buffer and reset last Input Line read to 0.
в.	Buffer clear.
Ehhhh.	End of memory set to hexadecimal address.
М.	Memory available displayed in decimal words.
х.	Execute assembler.
XE.	Error list only.
XL.	Library Format for Object Program no EOF.
X2.	Pass 2 again.

BUFFER EDITING

Am.	Add after Line m.
Dm.	Delete Line m.
Dm n.	Delete Lines m thru n.
Lm.	List Line m.
Lm n.	List Lines m thru n.
Pm.	Punch Line m.
Pmn.	Punch Lines m thru n.
PL m n.	With leader.
PT m n.	With trailer.
PLT m n.	With leader and trailer

INPUT EDITING

Rm. Read thru Line m, and add to end of Buffer.
Sm. Skip Line m, after reading thru Line m-1.
Sm n. Skip Lines m thru n, after reading thru Line m-1.
Tm. Reset last Input Line read to m.

LOGICAL DEVICES

Cd. Connect devices:

Source Input

Punch Output

00 No Punching

- I1Teletype KeyboardOlTeletypeI2Teletype Paper TapeO2N/AI3HS Paper TapeO3HS Paper Tape
- I4 Card Reader
- 15 Buffer Lines to X.
- I6 Card Reader (DIO)
- 17 HS Paper Tape (DIO)
- IO EOF Now

List Ou.put

- Ll Teletype
- L2 Data Products
- L3 Centronics
- O4 HS Paper Tape (DIO) L4 Data Products (DIO)
 - L5 Centronics (DIO)
 - LO No Listing



Section 13

MESSAGES ON THE TELETYPE

OMEGAn (rr)

CAUSE: OMEGA has begun execution. Revision level of the program is rr. ACTION: None.

FEED ME: RUN

CAUSE: The assembler could not save the source statements read during Pass 1, because the Symbol Table needed the memory. ACTION: Reposition the Source Program tape to the start of the last program read, and hit RUN.

PAUSE

CAUSE: Input ended with an up-arrow, indicating that more is to follow. ACTION: Ready the next piece of input, and hit RUN.

PUNCH ON, RUN. AT HALT OFF, RUN.

CAUSE: The Teletype punch is about to be used. ACTION: Turn on the punch and hit RUN. At the next machine halt, turn off the punch and hit RUN again.

RECORD GT 80 CHARACTERS

CAUSE: An assembler language source statement was expected, but the tape record was too long. The unacceptable tape is probably either an improperly delimited header, or an Object Program.

ACTION: Correct the problem, and enter appropriate commands to continue editing or assembly.

NO 'END' DIRECTIVE

CAUSE: Input to an X command has reached EOF before an END statement was processed. ACTION: Edit the input into acceptable format, and repeat the assembly.

Appendix A

0

D

ASCII Character Set

	Hex				Hex	
Graphic	Value	Card Code		Graphic	Value	Card Code
Blank	· A 0	Plank		Δ	$\cdot C1$	10 1
DIalik	. AU	Dialik		,A D	.01	12-1
,	• 1	11-9-8		D C	:02	12-2
11	· A1	7_8			.03	12 - 3
#	· A 2	2-8		D	:04	12-4
¢	· A 3	J-0 11 2 0		E	:05	12-5
φ O	· A4 · A5	11-3-8	, ž	r C	.: 06	12-0
0	• A C	0-4-8		G i	:07	12-7
<u>م</u>	. A0	12	4 	F1	:08	12-8
	: A (5-8		1	: 09	12-9
	: A8	12-5-8		J	: CA	11-1
)	: A 9	11-5-8		ĸ	: CB	11-2
*	: AA	11-4-8		L	: CC	11 - 3
+	: AB	12 - 6 - 8		М	: CD	11-4
,	: AC	0-3-8		N	: CE	11-5
-	: AD	11		0	: C F	11-6
•	:AE	12 - 3 - 8				
/	:AF	0-1		Р	: D 0	11-7
14 Mar 10				Q	:D1	11-8
0	: B0	0 .		R	: D 2	11-9
1	: B1	1		S	: D 3	0-2
2	: B2	2		Т	: D 4	0-3
3	: B3	3		U	:D5	0-4
4	:B4	4		V	: D 6	0-5
5	:B5	5		W	: D7	0-6
6	: B6	6		Х	: D8	0-7
7	: B7	7		Y	:D9	0-8
8	: B8	8		Z	:DA	0-9
-9	:B9	9				
				ſ	: DB	() - 2 - 8
:	: BA	2-8		L N	: DC	11-7-8
•	: BB	11-6-8		ì	: DD	0-5-8
<	: BC	12-4-8			: DE	12 - 2 - 8
= .	: BD	6-8		· •	: DF	12-7-8
>	: BE	0-6-8				
?	: BF	0-7-8				
Q	: C0	4-8		×		

A-1

Appendix B

C

10

,

MACHINE INSTRUCTION SETS

AAI 2 X X X X ADD 1 X X X X X ADDB 8 X X X X X ADDS 10 X X X X X ADDS 10 X X X X X AIB 6 X X X X X AIN 6 X X X X X AIA 4 X X X X X AIA 4 X X X X X AIA 4 X X X X X AIX 4 X X X X X AND 1 X X X X AND 1 X X X X ANX 5 X X X X ARA	Assembler Mnomonia	Syntax Class	Alpha	LSI-1	LSI-2	LSI-3/05
AAI 2 X X X X X ADD 1 X X X X X X ADDB 8 X X X X X X X ADDS 10 X X X X X X X X AIB 6 X X X X X X X AIA 4 X X X X X X AIA 4 X X X X X AIA 4 X X X X AIX 4 X X X X AND 1 X X X X AND 5 X X X X AOB <th< td=""><td>miemonic</td><td>Class</td><td>10</td><td></td><td>/10, /20</td><td>;</td></th<>	miemonic	Class	10		/10, /20	;
ADD 1 X X X X X ADDB 8 X X X X X ADDS 10 X X X X X AIB 6 X X X X X AIN 6 X X X X X AIA 4 X X X X AND 1 X X X X AND 1 X X X X ANDS 10 X X X X ARA 4 X X X X	AAI	2		x	x	X
ADDBBXXXXXXADDS10XXXXXAIB6XXXXXAIN6XXXXXALA4XXXXXALA4XXXXXALA4XXXXXALX4XXXXXAND1XXXXXAND1XXXXXANDB8XXXXXANDB10XXXXXAND5XXXXXAOB6XXXXXARA4XXXXXARA4XXXXXARA4XXXXXARA4XXXXXARX4XXXXXBAO4XXXXXBAO4XXXXXBSA5XXXXBSA5XXXXBSA5XXXXBSA5XXXXBSA5X<	ADD	1	x	x	x	x
ADDS 10 X X X X X X X AIB 6 X X X X X X AIN 6 X X X X X X AIA 4 X X X X X X ALA 4 X X X X X X ALX 4 X X X X X ANA 5 X X X X AND 1 X X X X ANDB 8 X X X X ANDS 10 X X X X ANT 6 X X X X AOB 6 X X X X ARA 4 X X X X ARA 4 X X X X ARA 4 X X X <	ADDB	8	x	x	x	x
ARB 6 X X X X X X AIN 6 X X X X X X AIA 4 X X X X X X ALA 4 X X X X X X ALA 4 X X X X X X ALX 4 X X X X X AND 1 X X X X X AND 5 X X X X X ARA 4 X X X X X <td>ADDS</td> <td>10</td> <td></td> <td>**</td> <td>X</td> <td>**</td>	ADDS	10		**	X	**
AIN 6 X X X X X X X ALA 4 X X X X X X X ALX 4 X X X X X X ALX 4 X X X X X X ALX 4 X X X X X AND 1 X X X X X AND 5 X X X X X AND 5 X X X X ARP 5 X X X X ARN 6 X X X X BOA<	AIB	6	x	x	x	x
AIA 4 X X X X X X ALX 4 X X X X X X AIA 5 X X X X X AND 1 X X X X X ANDB 8 X X X X X ANDB 8 X X X X X ANDB 8 X X X X X ANDS 10 X X X X X ANX 5 X X X X AOB 6 X X X X ARM 4 X X X X ARA 4 X X X X ARM 5 X X X X ARM 6 X X X X BAO 4 X X X X X	AIN	6	x	x	X	x
ALX 4 X X X X ANA 5 X X X X AND 1 X X X X AND 1 X X X X AND 1 X X X X ANDB 8 X X X X ANDS 10 X X X X ANDS 10 X X X X AND 6 X X X X AOB 6 X X X X AOT 6 X X X X ARA 4 X X X X ARX 4 X X X X BAO 4 X <td>ALA</td> <td>4</td> <td>x</td> <td>x</td> <td>x</td> <td>21</td>	ALA	4	x	x	x	21
ANA 5 X X X X X AND 1 X X X X X ANDB 8 X X X X X ANDB 8 X X X X X ANDS 10 X X X X X ANDS 10 X X X X X ANDS 10 X X X X X ANX 5 X X X X X ANDB 6 X X X X X ANT 5 X X X X X ANT 5 X X X X X ARA 4 X X X X X ARA 4 X X X X X ARA 4 X X X X X ARA 2 X	ALX	4	x	X	x	
AND1XXXXXXANDB8XXXXXANDS10XXXXANX5XXXXAOB6XXXXAOT6XXXXARA4XXXXARA4XXXXARA4XXXXARA4XXXXARA4XXXXARA4XXXXARX4XXXXARX4XXXXAXP5XXXXBAO4XXXXBCA5XXXXBSA5XXXXBSA5XXXXBXO4XXXXCAI2XXXXCID5XXXX	ANA	5	X	X	X	
ANDB3XXXXXANDS10XXXANX5XXXAOB6XXXAOT6XXXARA4XXXARM5XXXARP5XXXARP5XXXARP5XXXARP5XXXARP5XXXARD5XXXARD6XXXBAO4XXXBAO4XXXBSA5XXXBSA5XXXBXO4XXXCAI2XXXCAR5XXXCAR5XXXBAO4XXX	AND	1	X	X	X	x
ANDS10XXXANDS10XANX5XXXAOB6XXXAOT6XXXARA4XXXARM5XXXARM5XXXARX4XXXARX4XXXARX4XXXARX2XXXAXI2XXXAXM5XXXAXP5XXXBAO4XXXBOT6XXXBSA5XXXBSA5XXXCAI2XXXCAI2XXXCAI5XXXCID5XXX	ANDB	8	x	x	X	X
ANX 5 X X X X AOB 6 X X X X X AOT 6 X X X X X ARA 4 X X X X X ARA 4 X X X X ARM 5 X X X X ARM 5 X X X X ARM 5 X X X X ARX 4 X X X X ARX 4 X X X X ARX 4 X X X X AXI 2 X X X X AXM 5 X X X X BAO 4 X X X X BCX 5 X X X X BSA 5 X X X X	ANDS	· 10		71	x	21
ANX 5 X X X X X AOB 6 X X X X X X AOT 6 X X X X X ARA 4 X X X X ARM 5 X X X ARP 5 X X X ARP 5 X X X AXI 2 X X X X AXI 2 X X X X AXM 5 X X X AXM 5 X X X AXP 5 X X X BAO 4 X X BCA 5 X X X BOT 6 X X X BOT 6 X X X BSA 5 X BSX 5 X X X X BSA 5 X X X X BOT 6 X X X X BSA 5 X X X X BSA 5 X X X X BOT 6 X X X X BSA 5 X X X X BSA 5 X X X X BOT 6 X X X X BOT 6 X X X X BSA 5 X X X X BOT 6 X X X X BOT 6 X X X X BSA 5 X X X X BOT 6 X X X X BSA 5 X X X X X BSA 5 X X X X X BSA 5 X X X X X BOT 6 X X X X BSA 5 X X X X X CAI 2 X X X X X X CAI 2 X X X X X X CID 5 X X X X X X BDT	111(2)0	10			**	
AOB 6 X X X X X X AOT 6 X X X X X X ARA 4 X X X X X X ARA 4 X X X X X ARM 5 X X X X ARM 5 X X X X ARX 4 X X X X ARX 4 X X X X AXI 2 X X X X AXM 5 X X X X BCA 5 X X X X BSA 5 X X X X BXO 4 X <t< td=""><td>ANX</td><td>5</td><td>x</td><td>x</td><td>x</td><td></td></t<>	ANX	5	x	x	x	
AOT 6 X X X X X ARA 4 X X X X X ARM 5 X X X X ARP 5 X X X ARY 4 X X X ARX 4 X X X AXI 2 X X X AXM 5 X X X AXP 5 X X X BCA 5 X X X BSA 5 X X X BSX 5 X X X CAI 2 </td <td>AOB</td> <td>6</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td>	AOB	6	x	x	x	x
ARA 4 X X X X ARM 5 X X X X ARM 5 X X X X ARP 5 X X X X ARX 4 X X X X AXM 5 X X X X AXM 5 X X X X BAO 4 X X X X BSA 5 X X X X BSX 5 X X X X CAI 2 X X X X CAR 5 X	AOT	6	x	x	x	x
ARM 5 X X X ARP 5 X X X ARX 4 X X X AXI 2 X X X AXM 5 X X X AXP 5 X X X AXP 5 X X X BAO 4 X X X BCA 5 X X X BCX 5 X X X BSA 5 X X X BSX 5 X X X CAI 2 X X X CAX 5 X X X G	ARA	4	x	X	x	
ARP 5 X X X ARX 4 X X X ARX 4 X X X ARI 2 X X X AXI 2 X X X AXM 5 X X X AXM 5 X X X AXP 5 X X X BAO 4 X X X BCA 5 X X X BCX 5 X X X BOT 6 X X X BSA 5 X X X BSX 5 X X X BXO 4 X X X CAI 2 X X X CAR 5 X X X CID 5 X X X	ARM	5	X	x	x	
ARX4XXXAXI2XXXXAXM5XXXXAXP5XXXXBAO4XXXBCA5XXXBCX5XXXBOT6XXXBSA5XXXBSX5XXBXO4XXCAI2XXXCAI5XXXCID5XXXB-1 $=$ $=$	ARP	5	· X	x	x	
AXI2XXXXXAXM5XXXXAXP5XXXXBAO4XXXBCA5XXBCX5XXBOT6XXBSA5XBXO4XXCAI2XXCAI2XXCAX5XXX5XXXXX	ARX	4	X	x	x	
AXM5XXXXAXP5XXXXBAO4XXXBCA5XXBCX5XXBIN6XXXBOT6XXXBSA5XXBSX5XXBXO4XXCAI2XXXCAX5XXXCID5XXXB-1	AXI	2	X	x	x	x
AXP5XXXBAO4XXBCA5XBCX5XBIN6XXBOT6XXBSA5XBSX5XBXO4XXCAI2XXCAX5XXCID5XXX </td <td>AXM</td> <td>5</td> <td>X</td> <td>X</td> <td>X</td> <td></td>	AXM	5	X	X	X	
BAO 4 X X BCA 5 X BCX 5 X BIN 6 X X BOT 6 X X BSA 5 X BSX 5 X BXO 4 X X CAI 2 X X X CAI 2 X X X CAI 5 X X X CAI 5 X X X CAI 5 X X X BAO 5 X X X BAO 4 X X X CAI 2 X X X CAR 5 X X X GID 5 X X X	AXP	5	X	X	X	
BAO 4 X X BCA 5 X BCX 5 X BIN 6 X X BOT 6 X X BSA 5 X BSX 5 X BXO 4 X X CAI 2 X X X CAI 2 X X X CAI 5 X X X BOT 5 X X X						
BCA 5 X X X X BCX 5 X X X X BIN 6 X X X X X BOT 6 X X X X BSA 5 X X X X BSA 5 X X X BSX 5 X X X BXO 4 X X X CAI 2 X X X X X CAR 5 X X X X X CAX 5 X X X X X CID 5 X X X X X	BAO	4		X	X	
BCX 5 X X X X BIN 6 X X X X BOT 6 X X X X BSA 5 X X X BSX 5 X X BXO 4 X X X CAI 2 X X X X CAR 5 X X X X CAX 5 X X X X CID 5 X X X X X	BCA	5			X	
BIN 6 X X X X BOT 6 X X X BSA 5 X X BSX 5 X X BXO 4 X X CAI 2 X X X X CAR 5 X X X X CAX 5 X X X X CID 5 X X X X X	BCX	5			X	•
BOT 6 X X X BSA 5 BSX 5 BXO 4 X X CAI 2 X X X CAR 5 X X X CAX 5 X X X CID 5 X X X X B-1	BIN	6	X	X	Х	
BSA 5 X X BSX 5 X X BXO 4 X X X CAI 2 X X X X X CAR 5 X X X X CAX 5 X X X X CID 5 X X X X X B-1	BOT	6	Х	х	X	<i></i>
BSX 5 X X X BXO 4 X X X CAI 2 X X X X X CAR 5 X X X X CAX 5 X X X X CID 5 X X X X X B-1	BSA	5			X	
BXO 4 X X X CAI 2 X X X X CAR 5 X X X X CAX 5 X X X X CID 5 X X X X B-1 B-1 B-1 B-1 B-1 B-1	BSX	5			X	
CAI 2 X X X X X CAR 5 X X X CAX 5 X X X CID 5 X X X X B-1	BXO	4		Х	X	
CAI 2 X X X X X CAR 5 X X X X CAX 5 X X X CID 5 X X X		_				
CAR 5 X X X CAX 5 X X X CID 5 X X X X B-1	CAI	2	Х	Х	Х	Х
CAX 5 X X X CID 5 X X X X	CAR	5	X	X	Х	4 - L
CID 5 X X X X X	CAX	5	X	Х	Х	
₩ B-1	CID	5	Х	Х	Х	X
в-1						
		*	B-	1		

(

Assembler Mnemonic	Syntax Class	Alpha 16	LSI-1	LSI-2 /10, /20	LSI-3/05
CIE	5	х	X	х	X
CMS	1	-X	Х	. X	X
CMSB	8	Х	Х	Х	Х
CMSS	10			X	
COV	5	X	X	Х	
CXA	5	X	x	X	
CXI	2	X	x	x	x
CXR	5	x	x	x	
OAR	0	A			:
DAR	5	Х	X	X	
DAX	5	Х	x	Х	
DIN	5	X	X	X	Х
DVD	. 9		X	X	
DVS	7	Х	1		
DXA	5	X	x	X	
DXR	5	X	x	x	
- ·	-				
EAX	5		X	X	
EIN	5	Х	Х	Х	Х
EIX	5			Х	
EMA	1	Х	Х	X	Х
EMAB	8	Х	Х	X	X
EMAS	10			Х	
HLT HTR	5 5	x	X	X	X X
IAR	5	Х	X	Х	
IAX	5	X	X	X	
IBA	6	Х	X	Х	
IBAM	6	Х	X	X	
IBX	6	X	Х	X	
IBXM	6	Х	X	Х	,
ICA	5		Х	Х	Х
ICX	5		Х	Х	Х
IMS	1	Х	x	X	X
IMSS	10	1		Х	
INA	6	Х	Х	Х	х
INAM	6	Х	X	X	
INX	6	X	x	X	x
INXM	6	X	x	x	~*
IOR	1	x	x	X	x
	•	A B	43	4 b	2 x
		B-2		*	

D

明確的ない



As M	ssembler nemonic	Syntax Class	Alpha 16	LSI-1	LSI-2 /10, /20	LSI 3/05
1	IORB	8	X	х	Х	x
	IORS	10	14 br seine des		X	
1	IPX	5		х	X	
•	ISA	6	x	x	X	x
	ISX	6	· X	X	X	x
	IXA	5	x	x	X	Λ
	IXR	5	X	X	X	
	JAG	3	Х	X	Х	$\in \mathbf{X}$
	JAL	3	Х	X	Х	·X
	JAM	3	Х	X	Х	Х
	JAN	3	Х	Х	Х	Х
	JAP	3	Х	X	Х	Х
	JAZ	3	Х	X	Х	Х
	JMP	3	Х	X	Х	Х
	JMPS	10			Х	
	JOC	3	Х	Х	Х	
	JOR	3	Х	\mathbf{X}^{-r}	Х	Х
	JOS	3	Х	Х	Х	Х
	JSR	3	X	X	X	Х
	JSS	3	Х	X	X	X
	$_{ m JST}$	3	X	X	X	X
	JSTS	10			X	
	JXN	3	х	x	x	x
	JXZ	3	× X ·	x	X	x
					7 x	
	ILAM	2	· X	Х	Х	X
	LAO	5	Х	X	X	
	IAP	2	X	X	x	x
	LDA	1	X	x	X	x
	LDAB	8	X	x	x	x
	LDAS	10		<i>.</i>	X	21
	LDX	1	x	x	X X	x
	LDXR	. 8	X	X	X X	X
	LDXS	10	21	Λ	X V	Λ
	LLA	10 4	x	x	X X	v
	LLL	7	x	X	X	А
	LLR	7	X	X V	X V	
	LLX	1	X	A V	N V	v
			X X	A V	A V	
	LRI	-1 7			A V	Л
		1	A V	A N	A V	
		1	λ V		X	
		4	X	X	, , , , , , , , , , , , , , , , , , , ,	X
	LXM	2	X	X	X	Х
	LXO	5	X	X	X	
	LΧΡ	2	X X	Х	X	X
·			B-	3		

			Comp	uterAutomation (
				· · ·	
Assembler	Syntax	Alpha	LSI-1	LSI-2	LSI-3/05
Mnemonic	Class	16		/10, /20	-
MPS	7	Х			
MPY	9	11 No. united the	X	Х	
NIA D	E .	V	V	V	V
NAK	5 F				X v
NAA	5	A V	N N	A V	A V
NOP	j A		Λ	Λ	A
NOR	4		v	V	
NRM	9		X,	X	
NRA	5	X	X	X	8
NRX	5	X	X	X	
NXA	5	X	X	Х	X
NXR	5	X	Х	X	X
OCA	6		Х	х	X
OCX	6		X	X	X
ΟΤΑ	6	Х	X	\mathbf{X}	X
ОТХ	6	Х	X	X	x
OT7	6	Х	X	X	
DED	F	V	v	V	
PFD	5 F	A V	X	X	
PFE	5	X	Х	Х	
RBA	6	Х	Х	Х	
RBAM	6	Х	Х	Х	
RBX	6	X	X	Х	
RBXM	6	Х	Х	Х	
RDA	6	X	Х	Х	
RDAM	6	Х	X	Х	
RDX	6	Х	Х	Х	
RDXM	6	Х	Х	Х	
RLA	4	Х	X	X	X
RLX	4	Х	X	Х	X
ROV	5	X	X	x	x
RRA	4	x	x	x	x
RRX	4	X	x	X	X X
RTCD	5	7 X	Λ	Δ	
RTCE	5				X
SAI	2		X	Х	x
SAO	5	Х	X	Х	
SBM	5	\mathbf{X} , \mathbf{x}	X	Х	
SCM	1	Х	X	Х	
SCMB	8	Х	Х	X	
SCN	1	X			
SEA	6	X	Χ.	Х	X

all and the second s

の実施的な影響

B-4

\bigcirc	
1	

C

 \bigcirc

No.

1

Assembler	Syntax	Alpha	LSI-1	LSI-2	LSI/3/05
miemonie	Class	10		/10./20	
SEL	6	X	X	Х	
SEN	6	Х	X	Х	х
SEX	6	X	X	x	x
SIA	5	x	X	x	X
SIN	4	X	X	X	X X
SIV	5		x v	A V	X
SIA	J .	Λ		Λ	Λ
SLAS	10			Х	
SOA	5	Х	Χ,	X	X
SOV	5	X	X	Х	X
SOX	5	Х	X	Х	X
SSN	5	X	X	x	
STA	1	x	x	x	x
STAB	, <u>8</u>	x	X	X	x
STAS	10	Λ	Λ	X V	Λ
STOP	10	v	v		v
OTV CTV	<u>ت</u>			X	
OIA C/IND	1		X	X	X
SIAB	8	А	X	X	Х
SIXS	10			X	
SUB	1	X	X	Х	Х
SUBB	8	Х	_ X	Х	Х
SUBS	10			Х	
SWM	5	X	X	Х	Х
SXI	2	Х	Х	X	Х
SXO	5	Х	Х	Х	
TAX	5	X	х	x	X
TPX	5		-		x
TRF	5	Х	X	x	
ТХА	5	X	x	x	x
- 1			1 1	7	2 X
WAI'T	5	Х	Х	Х	
WRA	6	Х	Х	Х	
WRX	6	Х	Х	Х	
WRZ	6	Х	Х	X	
Han					
XOR	1	Х	Х	Х	Х
XORB	8	Х	Х	X	X
XORS	10			Х	
XRM	5	Х	Х	Х	έ,
XRP	5	X	Х	Х	
ZAR	5	×X	x	Х	
ZAX	5	Х	X	λ.	
ZXR	5	X	x	x	
			••	· -	

B-5



Appendix C

-LSI-2 INSTRUCTIONS

This appendix contains the machine code layouts for all the instructions available on the LSI-1, LSI-2/10, and LSI-2/20.

The instructions are grouped by standard assembler Syntax Class, and the Mnemonics are alphabetized within each class. For the programmer's convenience, the syntax charts from Section 3 are reproduced.

Class	Machine Function
1	Word Reference
2	Byte Immediate
3	Conditional Jump
4	Single Register Bit Change
5	Register and Control
6	Input/Output
7	Double Register Bit Change
8	Byte Reference
9	Double Register Arithmetic
10	Stack Reference

I.

For a detailed description of each instruction function, the programmer should refer to the CA publication entitled Computer Handbook.

C-1







C = 3

Ç

CLASS 3: CONDITIONAL JUMP

15	1	3 12	11		07	06	05		00
	OP	G		С		FB		D	
OP	Opera	ation Co	ode						
G	Grou	p Test:				- -			
	0 (1 /	OR AND					,		
С	Cond	ition B	it	<u>G</u> =	0		(G = 1	
	11 M 10 S 09 C 08 M 07 S	Aagnitu SENSE OV Aagnitu Sign of	de of X de of A A	X = Res Set A = A N	0 et (Resets 0 egative	OV)		X ≠ 0 Set Reset A ≠ 0 A Positive	
FB	Jump	Direct	ion:						
·	0 H 1 H	forwarc Backwar	l rd						
D	Jump	Distan	ce:				2		
	Forw Back	ard ward	P+D P-1-D						
	v	MNI	EMONIC			0	PERANI)	
PECIAL	CASE								
	-	JOC	;			G	C,OPER	AND	· .
<u>GC</u> is an a	bsolute	expres	sion wh	ich specif	'ies all t	he bit	ts of the	G and C fi	elds.

6		2
((_//	11
G	リ	U

Skeleton	Mnemonic	Function: Jump When
3180	JAG	A Greater than Zero
2180	JAL	A Less than, or Equal to, Zero
2080	JAM	A Minus
3100	JAN	A-Not Zero
3080	JAP	A Positive
2100	JAZ	A Zero
3200	JOR	OV Reset
2200	JOS	OV Set (and Force OV Reset)
2400	JSR	SENSE Reset
3400	JSR	SENSE Set
3800	JXN	X Not Zero
2800	JXZ	X Zero
2000	JOC	Conditions

(P

CLASS 4: SINGLE REGISTER BIT CHANGE

15				03	02	0
		- O P				С
OP	Operation Code		· · · · · · · · · · · · · · · · · · ·			
С	For most instruct	ions . C = Operand	-1			
-	For SIN N. $C = N$	I+1				
	For BAO N and fo	r BXO N:				
	If N is 0 thru	7, $C = N$				
	If N is 8 thru	15, $C = 15 - N$				
	MANTERON					
	MNEWON	IC	OPERAND			
Skeleton	Mnemonic	Function	• •			
L050	ALA	Arithmetic Lef	ft A			
1028	ALX	Arithmetic Lef	ft X			
10D0	ARA	Arithmetic Rig	ght A			
L0A8	ARX	Arithmetic Rig	ght X			
1340	BAO	Bit of A to OV	(15 thru 8)			
13C0	BAO	Bit of A to OV	(0 thru 7)			
1320	BXO	Bit of X to OV	(15 thru 8)			
13A0	BXO	Bit of X to OV	(0 thru 7)			
1350	LLA	Logical Left A				
1328	LLX	Logical Left X				
1 3D 0	LRA	Logical Right	A			
13A8	LRX	Logical Right	Х			
1150	RLA	Rotate Left A				
1128	RLX	Rotate Left X				
L1D0	RRA	Rotate Right A				
1A8	RRX	Rotate Right X				
38 00	SIN	Status Inhibit				

[COMMENTS]



00

CLASS 5: REGISTER AND CONTROL

15

OP

OP

0308

NAX

(T)

Operation Code

MNEMONIC

Skeleton	Mnemonic	Function
0070	ANA	AND of A and X to A
0068	ANX	AND of A and X to X
0010	ARM	Set A to -1
0350	ARP '	Set A to +1
0018	AXM	Set A and X to -1
0358	AXP	Set A and X to $+1$
06CA	BCA	Bit Clear A
06C8	BCX	Bit Clear X
0 68 A	BSA	Bit Set A
0688	BSX	Bit Set X
9210	CAR	Complement A
0208	CAX	Complement A and put in X
1600	COV	Complement OV
0410	CXA	Complement X and put in A
0408	CXR	Complement X
00D0	DAR	Decrement A
00C8	DAX	Decrement A and put in X
00B0	DXA	Decrement X and put in A
00A8	DXR	Decrement X
0428	EAX	Exchange A with X
0218	EIX	Execute Instruction pointed to be X
0510	IAR	Increment A
0148	IAX	Increment A and put in X
5804	ICA	Input Console Data Register to A
5A04	ICX	Input Console Data Register to X
0090	IPX	Increment P and put in X
5801	ISA	Input Console Sense Register to A
5A01	ISX	Input Console Sense Register to X
0130	IXA	Increment X and put in A
0128	IXR	Increment X
13C0	LAO	Least significant bit of A to OV
13A0	LXO	Least significant bit of X to OV
0310	NAR	Negate A

C-7

Negate A and put in X

Ç

Skeleton	Mnemonic	Function
0610	NRA	NOR of A and X to A
0608	NRX	NOR of A and X to X
1510	NXA	Negate X and put in A
0508	NXR	Negate X
4404	OCA	Output A to Console Data Register
4406	OCX	Output X to Console Data Register
1200	ROV	Reset OV
1340	SAO	Sign of A to OV
1400	SOV	Set OV
1320	SXO	Sign of X to OV
0048	TAX	Transfer A to X
0030	TXA	Transfer X to A
0008	XRM	Set X to -1
0528	XRP	Set X to +1
0110	ZAR	Zero A
0118	ZAX	Zero A and X
0108	ZXR	Zero X
4006	CID	Console Interrupt Disable
4005	CIE	Console Interrupt Enable
0000	DIN	Disable Interrupts
0A00	EIN	Enable Interrupts
0800	HLT	Halt
0000	NOP	No Operation
4003	PFD	Power Fail Interrupt Disable
4002	PFE	Power Fail Interrupt Enable
0E00	SBM	Set Byte Mode
5800	SIA	Status Input to A
5A00	SIX	Status Input to X
6C00	SOA	Status Output from A
6E00	SOX	Status Output from X
0F00	SWM	Set Word Mode
4007	TRP	Trap
F600	WAIT	Wait for Interrupts

C-8



CLASS 6: INPUT/OUTPUT

7B00

7F00

5900

51000

5B00

5F00

RBX

RDA

RDX

RBXM

RDAM

RDXM



Read Byte to X Masked

Read Word to A Masked

Read Word to X Masked

Read Byte to X

Read Word to A

Read Word to X

Skeleton	Mnemonie	Function
4400	SEA	Select and Present A
4000	SEL	Select
4900	SEN	Sense and Skip on Response
4600	SEX	Select and Present X
4800	SSN	Sense and Skip on No Response
61000	WRA	Write from A
6F00	WRX	Write from X
6900	WRZ	Write Zeros

F

CLASS 7: DO	UBLE REGISTE	R BIT CHANGE		1		
15				04	03	00
		OP			С	
OP	Operation Co	de				
С	Operand-1					
	MNE	MONIC OPE	RAND			
Skeleton	Mnemonic	Function			•	
1B00 1B80 1900 1980	LLL LLR LRL LRR	Long Logical L Long Logical R Long Rotate Le Long Rotate Ri	eft ight ft ght			

C - 11

CP)

CLASS 8: BYTE REFERENCE

15		11	10	08	07	00
	OP		M <u>/I</u>		D	·
OP	Operation Code					
M/I	Addre 0 0 1 1	essing N 00 10 00 10	Aode and Ind Scratchpad Relative For Indexed Byt Relative For	dire Byt rwar te: rwar	ct Address Flag: e: D rd, Byte 0 of Word: P+D X+D rd, Byte 1 of Word: P+D	
	0 0 1 1	01 11 01 11	Indirect Scr Indirect Rel Indirect Scr Indirect Rel	ratel lativ ratel lativ	npad: *D e Forward: *(P+D) npad Post-Indexed: *D+X e Backward: *(P-1-D)	
D	Displa	acement MNE	MONIC		* @ *@ OPERAND	

Skeleton	Mnemonic	Function
8800	ADDB	Add to A
8000	ANDB	AND to A
D000	CMSB	Compare A with Memory, Skip (Low, High, Equal)
B800	EMAB	Exchange Memory with A
A000	IORB	Inclusive OR to A
R000	LDAB	Load A
E000	LDXB	Load X
CD00	SCMB	Scan Memory
9800	STAB	Store A
E800	STXB	Store X
9000	SUBB	Subtract from A
A800	XORB	Exclusive OR to A

C



CLASS 9: DOUBLE REGISTER ARITHMETIC

9-0°9 14-


i

CLASS 10: STACK REFERENCE

15			02	01 00
		· •• ••	OP	SAM
			Α	
OP	Operation Co	ode		
А	Address of C	perand		
SAM	Stack Addre <u>Value</u>	ss Mode: Symbol	Mode	
	00 01 10 11	blank ,@ ,+ ,-	Direct (Value of Pointer) Indexed (Pointer + X) Pop (Increment Pointer After Push (Decrement Pointer Befo	Access) re Access)
	MNF	EMONIC	$OPERAND \begin{bmatrix} , @ \\ , + \\ , - \end{bmatrix}$	

Skeleton	Mnemonic	Function ("SE" means "Stack Element")
1438	ADDS	Add SE to A
1418	ANDS	AND SE to A
1658	CMSS	Compare A with SE, Skip (Low, High, Equal)
14F8	EMAS	Exchange A with SE
1678	IMSS	Increment SE, Skip on Zero
1498	IORS	Inclusive OR SE to A
16D8	JMPS	Jump Unconditional to SE
16F8	JSTS	Jump and Store P to SE
14D8	LDAS	Load A from SE
16B8	LDXS	Load X from SE
1618	SLAS	SE Location to A
1478	STAS	Store A into SE
16B8	STXS	Store X into SE
1458	SUBS	Subtract SE from A
14B8	XORS	Exclusive OR SE to A



Appendix D

-- ISI-3/05 INSTRUCTIONS

This appendix contains the machine code layouts for all the instructions available on the LSI-3/05.

The instructions are grouped by standard assembler Syntax Class, and the Mnemonics are alphabetized within each class.

Class	Machine Function
1	Word Reference
2	Byte Immediate
3	Conditional Jump
4	Single Register Bit Change
5	Register and Control
6	Input/Output
8	Byte Reference

For a detailed description of each instruction function, the programmer should refer to the CA publication entitled Computer Handbook.



 D^{-2}

MNEMONIC

۰.



Prefixes:

- * Indirect Address
- 0 Indexed
- *@ Indirect Post-Indexed
- = Literal Pool Reference

Skeleton	Mnemonic	Function
8800	ADD	Add to A
9400	AND	AND to A
B800	CMS	Compare A with Memory, Skip (Low, High, Equal)
9000	EMA	Exchange Memory with A
DC00	IMS	Increment Memory, Skip on Zero
B400	IOR	Inclusive OR to A
9C00	JMP	Jump Unconditional
BC00	JST	Jump and Store P
8000	LDA	Load A
A000	LDX	Load X
8400	STA	Store A
A400	STX	Store X
8C00	SUB	Subtract from A
9800	XOR	Exclusive OR to A

CLASS 2: BYTE IMMEDIATE

15	09 08	07	0.0
	OP F	В	
ОР	Operation Code		
F	Flag for Operand Value F = 1 for: AAI/AXI LAP/LXP F = 0 for: CAI/CXI F = 1 when Operand = 0, but H LAM/LXM SAI/SXI	F = 0 otherwise, for:	
В	Byte Immediate Value If F = 1, B = Operand If F = 0, B = 256-Operand	· · ·	
	MNEMONIC	OPERAND	

MNEMONIC

Skeleton	Mnemonic	Function
0800	AAI	Add to A Immediate
2B00	AXI	Add to X Immediate
0C00	CAI	Compare to A Immediate, Skip on Not Equal
2C00	CXI	Compare to X Immediate, Skip on Not Equal
0800	LAM	Load A Minus Immediate
0900	LAP	Load A Positive Immediate
2800	LXM	Load X Minus Immediate
2900	LXP	Load X Positive Immediate
0A00	SAI	Subtract from A Immediate
2A00	SXI	Subtract from X Immediate
3C00	STOP	Stop

15		07	06	. 00
	01	P	D	
L				n fa Sifir an ann an Sirianna an Sirianna
OP	Operation Co	de		
D	Destination: 1	P-64+D		
	MNE	MONIC	, OPERAND	
Skeleton	Mnemonic	Function: Jun	np When	
1200	JAG	A Greater than	Zero	
1280	JAL	A Less than, or	r Equal to, Zero	
1380	JAM	A Minus	r	
1180	JAN	A Not Zero		
1300	JAP	A Positive		
1100	JAZ	A Zero		
3680	JOR	OV Reset		
3600	JOS	OV Set (and Fo	rce OV Reset)	
1680	JSR	SENSE Reset		
1600	JSS	SENSE Set		
3180	JXN	X Not Zero		
3100	JXZ	X Zero	· · · · · · · · · · · · · · · · · · ·	

Ć

D-5

15		08	07	04 03	00
	OP1		С		OP2
OP1	Operation Coo	de, Part 1			
С	Operand-1				
OP2	Operation Co	de, Part 2	,		
	MNE	MONIC	OPER	AND	
	н. 1919 - С.				
Skeleton	Mnemonic	Function			
0E01	LLA	Logical Lef	t A	I	
2E01	LLX	Logical Lef	t X		
0E09	LRA	Logical Rig	ht A		
2E09	LRX	Logical Rig	ht X		
0E03	RLA	Rotate Left	A		
2E03	RLX	Rotate Left	х		
0E0B	RRA	Rotate Righ	nt A		
2E0B	RRX	Rotate Righ	nt X		
21101					

CLASS 4: SINGLE REGISTER BIT CHANGE

D-6



D-7

CLASS 6: INPUT/OUTPUT

15		08	07	03	02	00
	ОР		DA		 	F
OP	Operation Code					
DA	Device Address					
FC	Function Code					

(This is the nominal division of bits 07 - 00. The exact interpretation of the bits is left to the device logic.)

MNEMONIC

OPERAND [, OPERAND]

Skeleton	Mnemonic	Function
4500	AIB	Automatic Input to Memory Byte
0500	AIN	Automatic Input to Memory Word
6500	AOB	Automatic Output from Memory Byte
2500	AOT	Automatic Output from Memory Word
0100	INA	Input Word to A
2100	INX	Input Word to X
0200	ОТА	Output A
2200	ОТХ	Output X
0400	SEA	Select and Present A
0600	SEN	Sense and Skip on Response
2409	SEX	Select and Present X



16

MNEMONIC

 *

 @

 operand

Prefixes:

0

- * Indirect Address
- @ Indexed
- *@ Indirect Post-Indexed

Skeletón	Mnemonic	Function
8800	ADDB	Add to A
9400	ANDB	AND to A
B800	CMSB	Compare A with Memory, Skip (Low, High, Equal)
9000	EMAB	Exchange Memory with A
B400	IORB	Inclusive OR to A
8000	LDAB	Load A
A000	LDXB	Load X
8400	STAB	Store A
A400	STXB	Store X
8C00	SUBB	Subtract from A
9800	XORB	Exclusive OR to A

CUSTOMER INFORMATION BULLETIN

ComputerAutomation

CIB No. 1228 - Known problems with RTX4 package Revision C1

1. RTX4

- a. It is not possible for the current activity to drop its own seniority to allow another activity of equal priority to resume. If R:PAUS is attempted the next (not the current) activity loses its seniority and is scheduled behind all ready-to-go tasks of the same priority as the current one.
- b. MDB:A macro generates an initial value of zero for the mailbox usage semaphore (instead of 1).
- c. FPMAX: no longer exists but is still described in the Manual (Page 5.3).

2. IOS4

- a. When reading from a VDU IOS4 will not check for backspacing beyond the beginning of a line.
- b. The SC (Skip lines) does not function for line printers.
- c. Top of Form is produced one line early for Centronics-type printers (i.e. with the auto-linefeed capability.
- d. If SB: is set when double-line spacing or top-of-form is carried out before a record is output the EOL or TOF sequence is output without the leading character.
- e. Unformatted Reads through PR and TY/TR turn parity off on incoming data.
- f. Formatted ASCII input does not detect embedded 'Rubout' characters (except at the beginning of a record).
- 3. SFM
 - a. CREA: A macro defaults parameter 7 to zero instead of :7FFF.

CAI Limited Technical Support Group

NOTES ON ITEMS ISSUED WITH RTX4 (C1)

ComputerAutomation

1. RTX User's Manual (C0)

Appendix H describes the macro files (supplied with OS4 and RTX4 and their contents. The contents described for GEN.MAC should include all RTX4/IOS4/SFM service call macros.

2. IOS4 User's Manual (C0)

2.1 Similar comment as given in 1, except that it is Appendix G. Also page 8.1 refers to Appendix 1 instead of G and the Contents List has omitted the Appendix altogether.

2.2 Appendix B

The Introduction B.1 should include reference to the Volume Control Block and FUST described later in the Appendix.

3. IOS4 (C1)

3.1 The IOS.HLP

This file includes description of the IOSDEMO program files. This demo is now called SFMDEMO.

3.2 The Line Printer DIB (Standard)

This is configured for 80 characters per line and 57 lines per page. The DIB:LP macro also defaults to these values and not 133 and 39 as described.

3.3 IOSD.MAC

Note that this file equates the CRT DIO channel address to 2 instead of 4 as one might expect.

NOTES ON ITEMS ISSUED WITH RTX4 (C1) (Cont.)

3.4 Write Direct Stream I/O

There is a fault connected with this. If a program attemps to do Write Direct Stream to a file in order to overwrite the exact number of bytes remaining in the file, SFM ignores the request and indicates an end of a block error (:4E). This fault may be overcome by patching as follows:

ComputerAutomation

Location	Old Contents	Old Contents		New Contents		
				3		
F:CEOF+:A	: 9E82		:0000			

The address of F:CEOF may be determined by examining the link-map produced by linking the user program with RTX/IOS/SFM.

3.5 TV/TK/TY End-of-Input Action

Currently, when carriage-return is required to terminate an input I/O request, IOS4 responds by repeating just that character, which means that it is possible for subsequent output to overprint the previously typed line. (In the case of OS4 message output, no overprinting occurs because a line-feed is output first, before the message.)

To ensure that no overprinting occurs, users may modify the location identified on link maps by the symbol TYELI:. Normally this location contains 1, but 2 should be put in its place to ensure that carriage -return is followed by a line-feed after every input line is terminated.

4. RTX (C1)

4.1 The fault described in connection with the previous version of RTX4 namely R:IWAL still exists and the same patch applies. For the benefit of those users new to RTX4, a copy of the EN issued just before this C1 release is attached to these notes.

NOTES ON ITEMS ISSUED WITH RTX4 (C1) (Cont.)

4.2 R:PAUS

This service should allow an activity to de-schedule itself so that it is placed at the end of the queued activities of the same prioity as itself. However, R:PAUS de-schedules the next activity in the queue. The following patch cures the fault:

Location	Old Contents	New Contents		
R:PAUS+:8	:A022	:2922		

4.3 MAILBOX

MDB:A macro is wrong. It allocates word containing 0 for Mailbox Usage Semaphore and it should contain 1.

Change source line 319 from "Word 0 - Mailbox Usage Semaphore" to "Word 1 - Mailbox Usage Semaphore".

4.4 RTX MACROS

TICK:A, WALL:A, MAIL:A, SDB:A, MDB:A Macros contain invalid constructions for testing number of parameters supplied with the call, e.g. 0<#?<3.

There are no simple changes that can be made and users are advised to ensure that they provide the correct number of parameters since the macro definitions do not check correctly.

CA1 Limited European Technical Support Group

March, 1979

ComputerAutomation

C C Com	CUICTANT Von Karman, Irvin	ornation [®] e. Calif.	ENGINE NOT	ERING	17116	98	
DOCUMENT NO.	REV.	TITI	_E	INCORP.	ТҮР	E	
	IS WAS			DATE	AEN		
93410-XX	BZBI	32 B RTX4 - R:			DEVIATION		
					RELEASE		
					STANDARD		X
	· · · ·				CLAS	SS	
and the state of the					A-MAND/FUNC	1110	X
					C-RECORD CHG	JNC	
					AFFECTER	DITEMS	
· · · · · · · · · · · · · · · · · · ·		·····					SEC
					SOFTWARE CHO	G. 🕅	
					PUBL. CHG.		
FFECTIVITY NOTE	ES:				CAPABLE CHG.		
					CONFIGURATIO		
	and the second				PROCEDURES		
REASON FOR CHANGE: REA NO. 04447				04447	TOOLING		
			CO-ORD	WITH:	FEFECT		
CERTAIN CO	MBINATIC	NS OF					\leq
R: TODL AND	USER-SF	PECIFIED		,	NOTIFY VEND		1
INTERVAL VALUES PRODUCE				INSTOCK	,411		
INCORRECT SHORT TIME					ASSEMBLY		+
INTERVALS BECAUSE THE CODE ASSUMES					TOUCHUP		+
THAT THE	ADD INST	RUCTION A	FFECTS		IPT		
THE CARRY	STATUS	BIT, WHICH	A LI DOFS	N'I!	FINGOODS		
					DEUST. HET.		
					HEWA IES	INCUD	
ESCRIPTION OF C	HANGE:				CAPABLE		
A. PATCH AS FOLLOWS:					MEMORY		
LOCATION OLD CONTENTS NEW CONTENTS				NO TEST REQ'D		X	
R:IWAL+:22 :C844		1 :(OEO7 RBIT 0,S		APPROVALS		
+:23	+:23 :0483		:4712)		ENGR.	- the	3/
+:24	4 :88.43		:0004) ADDC TL (Y), Q		SOFTWARE	-in-	
+ 25	5601	• ~	LART CODY (CAP TEST	Pas	
			·0403 0097 Q,CU: 12(X)		MASTSCHED	52.5	
1.26	26 :0801		ADDG-TU(Y), A		MATERIALS	711	
+:27	:8482	:(:0003)		TESTENGR.	- Stite	
+:28	:9E80	: {	3482 COPY	A,CC:TU(X)	CUSTSERV	7722	-
4					MFG. ENGR		
(NOTE: JMP POST AT R:IWAL +:28 IS REDUNDANT					PUBLICATIONS	12-7	= -
BECAUSE PO	ST IS THI	ENEXTLO	CATION.)		DR. BY: A. DU	ZICH 12-1	-
					I CHKD. BY: D. CUF	coect its	<u>.</u>

うちをためを取りませんをいうないであるというないというないをいたかの そうから パー・ハー