

FEATURES


- □ STD-Z80 Bus Compatible
- □ Four Full Duplex RS-232-C serial ports
- □ Multi-protocol software selectable
- Synchronous, Asynchronous, HDLC, SDLC
- ☐ CRC Generation and Checking
- NRZ, NRZI, FM data encoding/ decoding
- □ Programmable baud rates for each port
- □ Local Loopback and Auto Echo Modes
- Two fully independent channels, each containing:
 - One data communication equipment (DCE) port
 - One data terminal equipment (DTE) port
- □ 4 MHz operation
- □ 1 Year Warranty

DESCRIPTION

The Colex STD-SIO4 is a general purpose serial I/O board for the STD Bus. The card contains two high performance ZILOG Z8530 SCC devices, each one combining the features of a SIO device in addition to programmable NRZ, NRZI and FM data encoders/decoders, a digital phase locked loop for clock recovery and baud rate generator. These on-chip features allow a dramatic reduction in external logic to support an extremely wide range of serial communications applications. All necessary support and control circuitry to provide four complete and separately configurable serial I/O (RS-232-C) ports is included on the

The basic role of the 8530 device is parallel to serial conversion, serial to parallel conversion, and control of the process. Within this role, it is software configurable for a wide range of variations on the primary task of serial communication and can be optomized for specific serial communication applications. The 8530 SCC is an extremely versatile and powerful device and the design of the STD-SIO4 board allows use of its many features either by software or jumper selection.

Each port is configured to the EIA standard RS-232-C specification DTE and DCE serial communications operation. All ports support a full complement of handshake signals for connection to a modem. Jumper selected options allow the configuration of each port for almost any synchronous clocking arrangement desired. In addition, jumpers are provided for bypassing the Data Carrier Detect (DCD) input of each port if the external device does not support this signal.



SPECIFICATIONS

ELECTRICAL

□ System Bus: STD-Z80

Inputs: one 74LS load

maximum

 $\begin{array}{c} Outputs: I_{OH} = -3mA \\ min @ 2.4 \end{array}$

volts

 $\begin{array}{l} I_{OL} = 24 \text{mA} \\ \text{min} @ 0.5 \end{array}$

volts

□ System Clock: 4 MHz

8-bit, bi-directional □ Data Bus:

□ Address Bus: 16-bit

Any 8 Sequential Ports □ I/O Address:

□ I/O Capacity: 4 EIA RS-232-C serial

ports All three Z80 modes □ Interrupts:

☐ System Interrupt Units: 2 SIUs

□ Operating Temperature: 0° to 60° C.

□ Power Requirement @ 25° C:

Parameter	Condition	Min.	Тур.	Max.	Units
V_{CC}	_	4.75	5.00	5.25	volts
I _{CC}	5vdc	2	412	573	mA
V_{CC}	_	11.4	12.0	12.6	volts
I_{CC}	12vdc	2:	76	100	mA
V_{CC}	-	-11.4	-12.0	-12.6	volts
I_{CC}	-12vdc		72	92	mA

MECHANICAL

□ Card Dimensions:

Form Factor	H	W	L	Units
STD-Bus	0.60	4.5	6.5	inches

□ PC Board Thickness: 0.062 inch

□ Connectors:

STD-Z80 Bus: 56 pin, 0.125 inch

centers

Serial: 26 pin, dual row, 0.100 inch grid

ORDERING INFORMATION

Part Number	Description
STD-SIO4	4 Channel Serial Com-
STM-SIO4	munications Card STD-SIO4 Technical Manual



SI04

FEATURES

□ STD-Z80 Bus Compatible
 □ Four Full Duplex RS-232-C Serial Ports
 □ Multi-protocol - Software Selectable
 □ Synchronous, Asynchronous, HDLC, SDLC
 □ CRC Generation and Checking
 □ NRZ, NRZI, FM Data Encoding/Decoding
 □ Programmable Baud Rates for Each Port
 □ Local Loopback and Auto Echo Modes
 □ Two Fully Independent Channels, Each Containing:

 One Data Communication Equipment (DCE)
 Port
 One Data Terminal Equipment (DTE) Port

 □ 4 MHz Operation

DESCRIPTION

☐ 1 Year Warranty

The COLEX STD-SIO4 is a general purpose serial I/O board for the STD Bus. The card contains two high performance ZILOG Z8530 SCC devices, each one combining the features of a SIO device in addition to programmable NRZ, NRZI, and FM data encoders/decoders, dual on chip programmable baud rate generators, and a digital phase locked loop for clock recovery. These on chip features allow a dramatic reduction in external logic to support an extremely wide range of serial communications applications. All necessary support and control circuitry to provide four complete and separately configurable serial I/O (RS-232-C) ports is included on the board.

The basic role of the 8530 device is parallel to serial conversion, serial to parallel conversion, and control of the process. Within this role, it is software configurable for a wide range of variations on the primary task of serial communication and can be optimized for specific serial communication applications. The 8530 SCC is an extremely versatile

STD-SIO4

and powerful device. The design of the STD-SIO4 board allows use of its many features, either by software or jumper selection.

The board's four serial ports are divided into two channels of two ports each. Each channel is provided by one of the SCC devices and consists of port A and port B as well as clock, control, interrupt, and status lines. Port A of each channel is configured as a Data Terminal Equipment (DTE) port and port B of each channel is configured as a Data Communication Equipment (DCE) port. Both SCC devices contain an independently programmable baud rate generator for each port allowing all four ports on the card to be run at different baud rates as well as other options such as different baud rates for receive and transmit through the same port as the user desires.

Each of the four ports are capable of operation under the following protocols: asynchronous, synchronous and synchronous bit or byte oriented protocols such as BISYNC, SDLC, HDLC, etc. NRZ,

NRZI, and FM encoding/decoding are supported as well. Within each operating mode, there are provisions for protocol variations by checking odd/even parity, character insertion and deletion, CRC generation and checking, break and abort generation and detection, and many other protocol dependent features. In addition, each port has full modem control capability.

Each port is configured to the ANSI standard RS-232-C specification for DTE and DCE serial communications operation. All ports support a full complement of handshake signals for connection to a modem. Jumper selected options allow the configuration of each port for almost any synchronous clocking arrangement desired. In addition, jumpers are provided for bypassing the Data Carrier Detect (DCD) input of each port if the external device does not support this signal.

Z80 interrupt mode 2 operation is supported by the SCC devices which have a series of on-chip registers for storage of vectors and status and control registers allowing interrupt arbitration. The STD-SI04 board is configured for participation in daisy-chained interrupt control and arbitration among other boards on the STD-Z80 Bus.

Programmable configuration of the STD-SI04 by the system CPU is normally done at card initialization at which time all control and data registers are loaded. Control register contents may be examined and/or changed by the system CPU at any time.

Items to be loaded include baud rates, communication protocol, interrupt vectors, prioritization instructions, and so on. Other options are selected by strapping pins on control headers. Care has been taken to ensure that jumper connections occur directly across the header wherever practical allowing options to be selected by simple insertion of Berg[™] type straps. In these and other cases, wire-wrapping is satisfactory as well

For detailed operation and programming procedures, baud rate selection, and other information on the 8530 SCC device, serial communications protocols, specific data on support devices, programming and operation of interrupt controllers, or detailed description or analysis beyond what is presented here, consult the various 7400 TTL data books, serial communications handbook, and Zilog Z80® CPU and SCC technical manuals and data sheets.

Berg is a trademark of the Berg Corporation. 280 is a registered trademark of the Zilog Corporation.




Figure 2. Block Diagram of STD-SIO4

STD-SIO4




Figure 3. STD-SIO4 Connector and Header Locations

OPTION SELECTION

Jumper selectable options, port addresses, and so on are selected by inserting a shorting strap across a pair of control header pins. In most cases, the pins are situated directly across the header from each other allowing the option to be selected by inserting a Berg type strap. In these and other cases, wire-wrapping is satisfactory as well.

The STD-SIO4 is addressed by any 8 sequential ports. The port address selection for the entire card is selected by jumpers installed on address header J-2. A jumper installed on the header represents a logic 0 as detailed in figure 4. Specific addresses decoded by the SCC devices for each port are shown in figure 5.

Beyond port addressing, each of the two channels is completely independent, is configured by separate control headers, and therefore must be configured through jumpers separately. The reference designators

of the control headers are J-8 for channel ONE, and J-3 for channel TWO.

Each port has options that allow a wide variety of synchronous input/output clock configurations to be selected. These configurations are implemented by installing the appropriate jumpers in the sync clock header J-5 (port A) and J-4 (port B) for channel ONE, and J-10 (Port A) and J-9 (Port B) for channel TWO.

PORT ASSIGNMENTS

Address Line	J-2 Pin Pair	Select 0	Select I
A7	9-10	Jumpered	Open
A6	7-8	Jumpered	Open
A5	5-6	Jumpered	Open
A4	, 3-4	Jumpered	Open
A3	1-2	Jumpered	Open
IOEXP	11-12	Jumpered	Open

Figure 4. STD-SIO4 Address Selection Header

	Port Ac	ddress		Device
A7-A3	3 A2	Al ₁	A0	1
X	0	0	0;	SCC1 (Channel One) Port B Control/Status
Х	0	0	1	SCCI (Channel One) Port A Control/Status
Х	0	1	0	SCC1 (Channel One) Port B Data (Terminal)
х	0	1	1	SCC1 (Channel One) Port A Data (Printer)
х	1	0	0	SCC2 (Channel Two) Port B Control/Status
х	1.	0	i	SCC2 (Channel Two) Port A Control/Status
X	1	1	0	SCC2 (Channel Two) Port B Data (Terminal)
Х	1	1	1	SCC2 (Channel Two) Port A Data (Printer)

Figure 5. STD-SIO4 Port Assignments

STD-SI04 CLOCK SELECTION

The Z8530 SCC device contains two internal baud rate generators. Only an external clock signal source is required. This source can have a wide variety of origins including a crystal, an oscillator module, System Bus Clock, synchronous communications devices, or some other external source. The baud rate generators divide this signal by a programmable time constant to arrive at the desired rate. The output of the baud rate generator can be used as either the receive clock, transmit clock, or both.

The STD-SIO4 is supplied with a 3.6864 MHz crystal installed on the board allowing all popular baud rates to be generated. Jumpers allow an extremely wide variety of clock combinations to be selected for each port on the board. Figure 6 details logic and strapping locations for Channel

ONE (figure 7 for Channel TWO) clock options selection.

Two additional sync clock headers for each channel allow the widest flexibility for configuring the board for synchronous communications. These sync clock headers determine the source of both transmit and receive clocks for each of the four ports. Consult the Zilog data books and COLEX application notes to identify jumpering for specific applications.

SIGNAL CONVENTION

The EIA RS-232-C standard defines machine interfaces as either DTE or DCE. Business machines are defined as Data Terminal Equipment (DTE), and communications equipment is defined as Data Communications Equipment (DCE). The STD-SIO4 is designed to support DTE with port A (both channels) and DCE with port B (both channels). Transmit data, receive data, and all appropriate control signals are provided by the board in accordance with the EIA specifications for signal direction and electrical levels.

The DCD headers permit a jumper to be installed to enable the Data Carrier Detect (DCD) logic in the SCC device. This jumper is required if the DTE does not supply a DTR input and if the DCE does not supply a DSR input. Figure 8 details the correspondence between the individual ports, their output connectors, DCD, and sync clock headers.

Serial Port	Output Connector	DCD Header	Sync Clock Header	
Channel I, PORT A	/ J-A	J-12	J-5	
Channel 1, PORT B	J-B]-11	J-4	
Channel 2, PORT A	J-C	J-7	J-10	
Channel 2, PORT B	J-D	J-6	J-9	

Figure 8. Port Connector and Header Table




Figure 6. STD-SI04 Channel 1 Jumper Options




Figure 7. STD-SI04 Channel 2 Jumper Options

PORT OUTPUT CONNECTORS

Each of the four serial ports is configured to be an RS-232-C type interface and is brought out to a 26-pin, dual row, 0.100 inch grid connector. Figure 9 shows output connector pin-out and signal names.

Signal Name	Pin #	Н	eader	Pin #	Signal Name
GND	1	io	0	14	_
RX (BA)	2	ю	0	15	TSE (DB)
TX (BB)	3	О	o	16	-
RTS (CA)	4	:0	o	17	RSE (DD)
CTS (CB)	5	ю	0	18	_
DSR (CC)	6	ю	٥	19	_
· AUX GND	7	io	0	20	DTR (CD)
RSLD (CF)	8	0	0	21	
-	9	ю	0	22	-
-	10	:o	0	23	-
	11	' O	0	24	TSE (DA)
. –	12	ю	0	25	<u>-</u>
<u>-</u>	13	0	0	26	_

Serial Communication Handshake Signals

TXD (BA) Transmit Data

RXD (BB) Receive Data

RTS (CA) Request to Send

CTS (CB) Clear to Send

DSR (CC) Data Set Ready

DTR (CD) Data Terminal Ready

TSE (DA) Transmit Signal Element Timing (DTE source)

RSE (DD) Receiver Signal Element Timing (DCE source)

TSE (DB) Transmission Signal Element Timing (DCE source)

Figure 9. Output Connector Pinout and Signal Names'

STD-Z80 Bus Connector

Bus Connector: 56-pin dual edge connector, 0.125 contact centers

Signal Name	Name Pin Numbers Signal Name					
}—————————————————————————————————————	 		 			
+5 VDC	2 1		+5 VDC			
GROUND	4	3	GROUND			
N/C	6	5	N/C			
D7	8	7	D3			
D6	10	9	D2			
D5	12	11	DI			
D4	14	13	D0			
N/C	16	15	A7			
N/C	18	17	A6			
N/C	20	19	A5			
N/C	22	21	Α4			
N/C	24	23	A3			
N/C	26	25	A2			
N/C	28	27	A1			
N/C	30	29	A0			
RD* ∷	32	31	WR*			
MEMRQ*	34	33	IORQ*			
N/C	36	35	IOEXP			
N/C	38	37	N/C			
N/C	40	39	STATUSI*			
N/C	42	41	N/C			
INTRQ*	44 -	43	INTAK*			
N/C	46	45	N/C			
N/C	48	47	SYSRESET*			
N/C	50	49	CLOCK*			
PCI ;	52	51	PCO			
N/C	54	53	N/C			
N/C ;	56	55	N/C			

Figure 10. STD-Z80 Parallel I/O Connector

SPECIFICATIONS

ELECTRICAL
System Bus: STD-Z80
U System Clock, 4 MH ₂
Data Bus: 8-bit, bi-directional
Address Bus 16-bit
☐ Signal Loading Inputs: One 74LS maximum
The maximum
Outputs: IOH=13mA min @ 2.4
volts
I _{OL} =24mA min @ 0.5
volte
1/O Address: Any 8 sequential ports
U Capacity: 4 FIA RS.232 C nomini
interrupts: All three Z80 modes
System Interrupt Units 2 SiUs
Operating Temperature: 0°C to 60°C
Power Requirement @ 25°C

Parameter	Condition	Min.	Тур.	Max	Units
V _{cc}	-	4.75	15.00	5.25	volts
l _{cc}	5vdc		412		mA
V _{cc}	-	11.4	12.0	12.6	volts
l _{cc}	12vdc			100	mA
V _{cc}	-12vdc	-11.4	1	' 1	volts
cc			72	92	_, mA

MECHANICAL

☐ Card Dimensions

, Form Factor	Н	w	L	Units
STD-Bus	, 0.60	4.5	6.5	inches

☐ PC Board Thickness: 0.062 inches

☐ Connectors:

STD-Z80 Bus 56-pin, 0.125 inch centers Serial: 26-pin, dual row, 0.100 inch grid

