
 CONTROL DATA

**CDC® CYBER 170
COMPUTER SYSTEMS
MODELS 815, 825,
835, 845, AND 855**

**CDC® CYBER 180
COMPUTER SYSTEMS
MODELS 810, 830,
835, 840, 845, 850,
855, 860, AND 990**

**MAINTENANCE REGISTER
CODES BOOKLET**





**CDC® CYBER 170
COMPUTER SYSTEMS
MODELS 815, 825,
835, 845, AND 855**

**CDC® CYBER 180
COMPUTER SYSTEMS
MODELS 810, 830,
835, 840, 845, 850,
855, 860, AND 990**

**MAINTENANCE REGISTER
CODES BOOKLET**

REVISION RECORD

REV	DESCRIPTION
A (12-30-82)	Manual released.
B (07-08-83)	Manual revised; includes Engineering Change Order 44612. This edition obsoletes all previous editions.
C (07-14-84)	Manual revised to add support of CYBER 170 Model 845 and CYBER 180 Models 810, 830, 835, 840, 845, 850, 855, 860, and 990 Computer Systems. Because extensive changes are made, change bars and dots are not used, and all pages reflect the latest revision level. This edition obsoletes all previous editions.
D (04-25-86)	Manual revised; includes Engineering Change Order 46744. Because extensive changes are made, change bars and dots are not used, and all pages reflect the latest revision level. This edition obsoletes all previous editions.
Publication No. 60458110	

Revision letters I, O, Q, S, X, and Z are not used.

Address comments to:

Control Data Corporation
Publications and Graphics Division
4201 North Lexington Avenue
St. Paul, Minnesota 55126-6198

©1982, 1983, 1984, 1986
by Control Data Corporation
All Rights Reserved
Printed in USA

PREFACE

This maintenance register codes booklet provides bit descriptions of all maintenance registers for the CONTROL DATA® CYBER 170 Computer Systems, Models 815, 825, 835, 845, and 855 and CDC® CYBER 180 Computer Systems, Models 810, 830, 835, 840, 845, 850, 855, 860, and 990.

The systems publication index following the preface lists the hardware reference manuals that are applicable to the CYBER 170 Computer Systems, Models 815, 825, 835, 845, and 855 and CYBER 180 Computer Systems, Models 810, 830, 835, 840, 845, 850, 855, 860, and 990.


Refer to the Literature and Distribution Services Catalog for the latest manual revision levels and literature ordering procedures.

NOTE

Abbreviations listed under the Detected Uncorrected Error (DUE) columns refer to:

- P = Precise DUE (retryable)
- I = Imprecise DUE (non-retryable)
- N = Non-retryable DUE

SYSTEM PUBLICATION INDEX



CONTENTS

Introduction	7/8
Status Summary Register (00) (Models 810 through 990)	9
EID Register (10) (Models 810 through 990)	10
IOU-810 through 990 OI Registers (12)	12
IOU-810 through 990 EC Register (30)	14
IOU-810 through 990 FS1 Register (80)	16
IOU-810 through 990 FS2 Register (81)	20
IOU-810 through 990 Status Register (40)	22
IOU-810 through 990 Fault Status Mask (18)	24
IOU-810 through 990 Operating System (OS) Bounds Register (21)	28
IOU-815, 825, TM Register (A0)	30
IOU-810, 830 TM Register (A0)	32
IOU-835, 840, 845, 850, 855, 860, 990 TM Register (A0)	34
MEM-815, 825 EC Register (20)	36
MEM-810, 830 EC Register (20)	38
MEM-810, 830 Bounds Register (21)	40
MEM-810, 830 UEL1 Register (A4)	42
MEM-815, 825 UEL1 Register (A4)	44
MEM-810, 830 UEL2 Register (A8)	46
MEM-815, 825 UEL2 Register (A8)	48
MEM-810, 830 CEL Register (A0)	50
MEM-815, 825 CEL Register (A0)	52
MEM-810, 830 Options Installed Register (12)	54
MEM-810 through 990 OI Registers (12)	56
MEM-835, 840, 845, 850, 855, 860, 990 EC Register (20)	58
MEM-835, 840, 845, 850, 855, 860 UEL1 Register (A4 through A7)	60
MEM-990 UEL1 Register (A4 through A7)	64
MEM-835, 840, 845, 850, 855, 860 UEL2 Register (A8 through AB)	66
MEM-835, 990 CEL Register (A0 through A3)	68
MEM-840, 845, 850, 855, 860 CEL Register (A0 through A3)	70
PROC-810, 815, 825, 830 DEC Register (30)	72
PROC-810, 815, 825, 830 Control Store Address Register (31)	74
PROC-810, 815, 825, 830 Control Store Breakpoint Register (32)	75
PROC-810, 815, 825, 830 PFS0/PCEL Registers (80/90)	76
PROC-810, 830 Control Store SECCED Errors Register (81)	78

PROC-815, 825 MCEL Register (93)	79
PROC-810, 830 MCEL Register (93)	80
PROC-810, 815, 825, 830 PTM Register (A0)	81
PROC-810 through 990 PID Registers (11)	82
PROC-810 through 990 OI Registers (12)	84
PROC-835 DEC Register (30)	88
PROC-835 PFS0 Register (80)	90
PROC-835 PFS1 Register (81)	92
PROC-835 CCEL Register (92)	93
PROC-835 MCEL Register (93)	94
PROC-835 PTM Register (A0)	96
PROC-840, 845, 850, 855, 860 DEC Register (30)	98
PROC-990 DEC Register (30)	100
PROC-840, 845, 850, 855, 860 PFS0 Register (80)	104
PROC-840, 845, 850, 855, 860 PFS1 Register (81)	108
PROC-840, 845, 850, 855, 860 PFS2 Register (82)	110
PROC-840, 845, 850, 855, 860 PFS3 Register (83)	112
PROC-840, 845, 850, 855, 860 PFS4 Register (84)	114
PROC-840, 845, 850, 855, 860 PFS5 Register (85)	116
PROC-840, 845, 850, 855, 860 PFS6 Register (86)	118
PROC-840, 845, 850, 855, 860 PFS7 Register (87)	120
PROC-840, 845, 850, 855, 860 PFS8 Register (88)	122
PROC-840, 845, 850, 855, 860 PFS9 Register (89)	124
PROC-840, 845, 850, 855, 860 PTM Register (A0)	126
PROC-990 PFS0 Register (80)	128
PROC-990 PFS1 Register (81)	130
PROC-990 PFS2 Register (82)	132
PROC-990 PFS3 Register (83)	134
PROC-990 PFS4 Register (84)	136
PROC-990 PFS5 Register (85)	138
PROC-990 PFS6 Register (86)	140
PROC-990 PFS7 Register (87)	142
PROC-990 PFS8 Register (88)	144
PROC-990 PFS9 Register (89)	146
PROC-990 PFSA Register (8A)	148
PROC-990 PFSB Register (8B)	150
PROC-990 PFSC Register (8C)	152
PROC-990 PFSD Register (8D)	154
PROC-990 PFSE Register (8E)	156
PROC-990 PFSF Register (8F)	158
PROC-990 PTM Register (A0)	160
PROC-990 PTM Register (A1)	162
PROC-990 PTM Register (A2)	164
PROC-990 PTM Register (A3)	166

INTRODUCTION

This codes booklet is a complete listing of all the maintenance registers and codes related to the CYBER 170 Computer Systems, Models 815, 825, 835, 845, and 855 and the CYBER 180 Computer Systems, Models 810, 830, 835, 840, 845, 850, 855, 860, and 990. Additional information may be found in the appropriate computer systems hardware reference manual listed in the preface. All mnemonics listed in this booklet apply to the COMPASS assembly language.



STATUS SUMMARY REGISTER (00) (MODELS 810 THROUGH 990)

Byte	Bit(s)	100-810 through 990	MEM-810 through 990	PROC-810 through 990
0	00 through 07	(Not used)	(Not used)	(Not used)
1	08 through 15	(Not used)	(Not used)	(Not used)
2	16 through 23	(Not used)	(Not used)	(Not used)
3	24 through 31	(Not used)	(Not used)	(Not used)
4	32 through 39	(Not used)	(Not used)	(Not used)
5	40 through 47	(Not used)	(Not used)	(Not used)
6	48 through 55	(Not used)	(Not used)	(Not used)
7	56	(Not used)	Oscillator selected*	(Not used)
	57	(Not used)	Oscillator selected*	(Not used)
	58	(Not used)	Clock tuning mode	Cl80 monitor mode
	59	Summary status	(Not used)	Short warning
	60	Processor halt	(Not used)	Processor halt
	61	Uncor error	(Not used)	Uncor error
	62	(Not used)	Cor error	Cor error
63	Long warning	Long warning	Long warning	

* 00 normal
 01 +2 percent
 10 -2 percent

EID REGISTER (10) (MODELS 810 THROUGH 990) (Sheet 1 of 2)

<u>Element</u>	<u>Element No.</u>	<u>Model No.</u>
PROC-810	00	14
MEM-810	01	14
IOU-810	02	14
PROC-815	00	11
MEM-815	01	11
IOU-815	02	11
PROC-825*	00	12
MEM-825	01	12
IOU-825	02	12
PROC-830*	00	13
MEM-830	01	13
IOU-830	02	13
PROC-835	00	20

* Applies to both single and (optional) dual CP.

EID REGISTER (10) (MODELS 810 THROUGH 990) (Sheet 2 of 2)

<u>Element</u>	<u>Element No.</u>	<u>Model No.</u>
MEM-835	01	20
IOU-835 through 990	02	20
PROC-845	00	31
MEM-845, 855	01	30
MEM-840, 845, 850, 855, 860	01	31
PROC-840	00	34
PROC-850	00	33
PROC-860*	00	32
PROC-855*	00	30
PROC-990*	00	40
MEM-990	01	40
ECS COUPLER	03	20
PEM	04	20

* Applies to both single and (optional) dual CP.

IOU-810 THROUGH 990 01 REGISTERS (12) (Sheet 1 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 19	(Not used)
	20	Barrel 3, pp 25 through 31
	21	Barrel 2, pp 20 through 24
	22	Barrel 1, pp 5 through 11
	23	Barrel 0, pp 0 through 4
3	24	Channel 7
	25	Channel 6
	26	Channel 5
	27	Channel 4
	28	Channel 3
	29	Channel 2
	30	Channel 1
	31	Channel 0

IOU-810 THROUGH 990 OI REGISTERS (12) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	
4	32	Channel 17	
	33	(Not used)	
	34	Channel 15	
	35	(Not used)	
	36	Channel 13	
	37	Channel 12	
	38	Channel 11	
	39	Channel 10	
	40	Channel 27	
5	41	Channel 26	
	42	Channel 25	
	43	Channel 24	
	44	Channel 23	
	45	Channel 22	
	46	Channel 21	
	47	Channel 20	
	6	48 through 51	(Not used)
		52	Channel 33
53		Channel 32	
54		Channel 31	
55		Channel 30	
7		56 through 58	(Not used)
	59	Radial interface 5, 6 (835 through 990), not used (810 through 830)	
	60	Radial interface 2, 3 (810 through 990), installed	
	61	Radial interface 0, 1 (810 through 990), installed	
	62	Two-port multiplexer	
	63	CC545 controller	

IOU-810 THROUGH 990 EC REGISTER (30)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32, 33	(Not used)
	34	Auto mode (IOU-835 through 990)
	35 through 39	pp number
5	40 through 42	(Not used)
	43 through 47	Chan number
	48 through 50	(Not used)
6	51	Load mode
	52	Dump mode
	53	Idle mode
	54	Rgtr sel } A, P, Q, K
	55	Rgtr sel }
	56	Pulse width margin, wide
	57	Pulse width margin, narrow
	58	Enbl deadstart/dump/idle
	59	Enbl test mode
7	60	Enbl operating system bounds checking
	61	Enbl (K) + (A) to PP mem
	62	(Not used)
	63	Enbl error stop

This page left blank intentionally.

IOU-810 THROUGH 990 FS1 REGISTER (80) (Sheet 1 of 4)

Byte	Bit(s)	Description
0	00 through 02	(Not used)
	03	Error, Barrel 0 PP4 (IOU-810 through 990)
	04	Error, Barrel 0 PP3 (IOU-810 through 990)
	05	Error, Barrel 0 PP2 (IOU-810 through 990)
	06	Error, Barrel 0 PP1 (IOU-810 through 990)
	07	Error, Barrel 0 PP0 (IOU-810 through 990)
	1	08 through 10
11		Error, B0 PP11 (IOU-810 through 830), B1 PP4 (IOU-835 through 990)
12		Error, B0 PP10 (IOU-810 through 830), B1 PP3 (IOU-835 through 990)
13		Error, B0 PP7 (IOU-810 through 830), B1 PP2 (IOU-835 through 990)
14		Error, B0 PP6 (IOU-810 through 830), B1 PP1 (IOU-835 through 990)
15		Error, B0 PP5 (IOU-810 through 830), B1 PP0 (IOU-835 through 990)
2		16 through 18
	19	Error, B1 PP4 (IOU-810 through 830), B2 PP4 (IOU-835 through 990)
	20	Error, B1 PP3 (IOU-810 through 830), B2 PP3 (IOU-835 through 990)
	21	Error, B1 PP2 (IOU-810 through 830), B2 PP2 (IOU-835 through 990)
	22	Error, B1 PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 990)
	23	Error, B1 PP0 (IOU-810 through 830), B2 PP0 (IOU-835 through 990)
	3	24 through 26
27		Error, B1 PP11 (IOU-810 through 830), B3 PP4 (IOU-835 through 990)
28		Error, B1 PP10 (IOU-810 through 830), B3 PP3 (IOU-835 through 990)
29		Error, B1 PP7 (IOU-810 through 830), B3 PP2 (IOU-835 through 990)
30		Error, B1 PP6 (IOU-810 through 830), B3 PP1 (IOU-835 through 990)
31		Error, B1 PP5 (IOU-810 through 830), B3 PP0 (IOU-835 through 990)

IOU-810 THROUGH 990 FS1 REGISTER (80) (Sheet 2 of 4)

Byte	Bit(s)	Description
32		Error on YJ (IOU-815, 825), on CL pak operating system bounds rgr or CM adrs (IOU-810, 830), on 7VDO (IOU-835 through 990)
33		Error on YG (IOU-815, 825), on CR pak A, R, Q, or P barrel or G mux or shift cont ROM (IOU-810, 830), on 7VEO (IOU-835 through 990)
34		Firmware error (on CP pak for IOU-810, 830), microcode or code adrs
35		PP mem data-out error on YM (IOU-815, 825, 835 through 990), PP mem data in or out error on CM pak (IOU-810, 830)
4	36	PPM error on YP (IOU-815, 825), on CP pak chau data or bit 34 (IOU-810, 830), on 7VGO (IOU-835 through 990)
37		Error on YH (IOU-815, 825), data conversion error on CP pak (IOU-810, 830), on 7VJO (IOU-835 through 990)
38		PP mem adrs error (IOU-815, 825, 835 through 990), not used (IOU-810 and 830)
39		PP mem data-in error (on CM pak for IOU-810, 830)
40 through 44		(Not used)
5	45	Error on CL pak, operating system bounds violation (IOU-810, 830)
46		Error on CL pak, operating system bounds adrs (IOU-810, 830)
47		ADU barrel priority, ROM PE (IOU-835 through 990), not used (IOU-810 through 830)

IOU-810 THROUGH 990 FS1 REGISTER (80) (Sheet 3 of 4)

Byte	Bit(s)	Description
6	48	CM data-out error on DD paks, (IOU-810, 830) CM read-bfr error (IOU-835 through 990), not used (IOU-815, 825)
	49	Uncorrected CM read error
	50	Uncorrected CM write error
	51	CM reject
	52	Input CM tag error (IOU-835 through 990), CM tag-out error (IOU-810 through 830)
	53	CM response code error
	54	CM data-in error (IOU-815, 825), CM data-out error (IOU-835 through 990), not used (IOU-810 and 830)
	55	CM adrs-out error (IOU-835 through 990), not used (IOU-810 through 830)
	56	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 0
	57	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 1
	58	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 2
	59	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 3
	60	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 4
7	61	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 5
	62	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 6
	63	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 990), not used (IOU-810 and 830), byte 7

IOU-810 THROUGH 990 FS1 REGISTER (80) (Sheet 4 of 4)

Notes on Error Analysis (IOU-810 and 830):

35, 39 = PP Mem Data In

35, 39 = PP Mem Data Out

34, 36 = Microcode PE

36, 34 = Chan data PE, CP or any chan (CJ,CH,CQ) pak

Rgtr Analysis Examples (IOU-810 and 830):

80 = 00 00 10 00 00 04 00. CM Response code PE - PP 24 failed - DC pak in CM, CN pak in IOU.

80 = 00 02 00 00 11 00 00 00. PP Mem data in PE - PP 6 failed - CM, CP or CR in Barrel 0 or DD in CM.

80 = 10 00 00 00 41 00 00 00. PP Mem data out PE - PP 4 failed = PP mem bank 2. CM pak in Barrel 0.

80 = 1F 1F 1F 1F 80 00 00 00. Operating system bounds rgtr or CM Adrs PE - CL pak.

IOU-810 THROUGH 990 FS2 REGISTER (81) (Sheet 1 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)

IOU-810 THROUGH 990 FS2 REGISTER (81) (Sheet 2 of 2)

Byte	Bit(s)	Description	
4	32	Error, channel 7	
	33	Error, channel 6	
	34	Error, channel 5	
	35	Error, channel 4	
	36	Error, channel 3	
	37	Error, channel 2	
	38	Error, channel 1	
	39	Error, channel 0	
	5	40,41	(Not used)
42		Error, channel 17	
43		Error, channel 15	
44		Error, channel 13	
45		Error, channel 12	
46		Error, channel 11	
47		Error, channel 10	
6		48	Error, channel 27
		49	Error, channel 26
	50	Error, channel 25	
	51	Error, channel 24	
	52	Error, channel 23	
	53	Error, channel 22	
	54	Error, channel 21	
	55	Error, channel 20	
	7	56	(Not used)
57		Radial interface 5/6 (IOU-835 through 990), not used (IOU-810 through 830)	
58		Radial interface 3/4 (IOU-835 through 990), not used (IOU-810 through 830)	
59		Radial interface 1/2 (IOU-835 through 990), 2/3 (IOU-810 through 830)	
60		Error, channel 33	
61		Error, channel 32	
62		Error, channel 31	
63		Error, channel 30	

IOU-810 THROUGH 990 STATUS REGISTER (40)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 30	(Not used)
31	Battery on line (IOU-810 and 830)	
4	32 through 37	(Not used)
38, 39	Int rglr (A, P, Q, K)	
5	40 through 47	Int rglr (A, P, Q, K)
6	48 through 55	Int rglr (A, P, Q, K)
56	LDS bit	
57	Timing margin - fast (IOU-835 through 990)	
58	Timing margin - slow (IOU-835 through 990)	
59	Barrel reconfiguration (IOU-810 through 990)	
60	PP reconfiguration (IOU-810 through 830), barrel reconfiguration (IOU-835 through 990)	
61 through 63	PP reconfiguration (IOU-810 through 990)	

This page left blank intentionally.

IOU-810 THROUGH 990 FAULT STATUS MASK (18) (Sheet 1 of 3)

Byte	Bit(s)	Description
0	00 through 02	(Not used)
	03	Mask vector, Barrel 0 PP4 (IOU-810 through 990)
	04	Mask vector, Barrel 0 PP3 (IOU-810 through 990)
	05	Mask vector, Barrel 0 PP2 (IOU-810 through 990)
	06	Mask vector, Barrel 0 PP1 (IOU-810 through 990)
	07	Mask vector, Barrel 0 PP0 (IOU-810 through 990)
	1	08 through 10
11		Mask vector, B0 PP11 (IOU-810 through 830), B1 PP4 (IOU-835 through 990)
12		Mask vector, B0 PP10 (IOU-810 through 830), B1 PP3 (IOU-835 through 990)
13		Mask vector, B0 PP7 (IOU-810 through 830), B1 PP2 (IOU-835 through 990)
14		Mask vector, B0 PP6 (IOU-810 through 830), B1 PP1 (IOU-835 through 990)
15		Mask vector, B0 PP5 (IOU-810 through 830), B1 PP0 (IOU-835 through 990)
2		16 through 18
	19	Mask vector, B1 PP4 (IOU-810 through 830), B2 PP4 (IOU-835 through 990)
	20	Mask vector, B1 PP3 (IOU-810 through 830), B2 PP3 (IOU-835 through 990)
	21	Mask vector, B1 PP2 (IOU-810 through 830), B2 PP2 (IOU-835 through 990)
	22	Mask vector, B1 PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 990)
	23	Mask vector, B1 PP0 (IOU-810 through 830), B2 PP0 (IOU-835 through 990)
	3	24 through 26
27		Mask vector, B1 PP11 (IOU-810 through 830), B3 PP4 (IOU-835 through 990)
28		Mask vector, B1 PP10 (IOU-810 through 830), B3 PP3 (IOU-835 through 990)
29		Mask vector, B1 PP7 (IOU-810 through 830), B3 PP2 (IOU-835 through 990)
30		Mask vector, B1 PP6 (IOU-810 through 830), B3 PP1 (IOU-835 through 990)
31		Mask vector, B1 PP5 (IOU-810 through 830), B3 PP0 (IOU-835 through 990)

IOU-810 THROUGH 990 FAULT STATUS MASK (18) (Sheet 2 of 3)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	Mask vector, channel 7
	33	Mask vector, channel 6
	34	Mask vector, channel 5
4	35	Mask vector, channel 4
	36	Mask vector, channel 3
	37	Mask vector, channel 2
	38	Mask vector, channel 1
	39	Mask vector, channel 0
	40	Mask vector, channel 17
	41	(Not used)
	42	Mask vector, channel 15
	43	(Not used)
5	44	Mask vector, channel 13
	45	Mask vector, channel 12
	46	Mask vector, channel 11
	47	Mask vector, channel 10

IOU-810 THROUGH 990 FAULT STATUS MASK (18) (Sheet 3 of 3)

Byte	Bit(s)	Description
6	48	Mask vector, channel 27
	49	Mask vector, channel 26
	50	Mask vector, channel 25
	51	Mask vector, channel 24
	52	Mask vector, channel 23
	53	Mask vector, channel 22
	54	Mask vector, channel 21
	55	Mask vector, channel 20
	56	(Not used)
	57	Mask vector, radial interface 5/6 (IOU-835 through 990), not used (IOU-810 through 830)
7	58	Mask vector, radial interface 3/4 (IOU-835 through 990), not used (IOU-810 through 830)
	59	Mask vector, radial interface 2/3 (IOU-810 through 830), 1/2 (IOU-835 through 990)
	60	Mask vector, channel 33
	61	Mask vector, channel 32
	62	Mask vector, channel 31
	63	Mask vector, channel 30

This page left blank intentionally.

IOU-810 THROUGH 990 OPERATING SYSTEM (OS) BOUNDS REGISTER (21) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00 through 02	(Not used)
	03	Bit vector, Barrel 0, PP4 (IOU-810 through 990)
	04	Bit vector, Barrel 0, PP3 (IOU-810 through 990)
	05	Bit vector, Barrel 0, PP2 (IOU-810 through 990)
	06	Bit vector, Barrel 0, PP1 (IOU-810 through 990)
	07	Bit vector, Barrel 0, PP0 (IOU-810 through 990)
	1	08 through 10
11		Bit vector, B0 PP11 (IOU-810 through 830), B1 PP4 (IOU-835 through 990)
12		Bit vector, B0 PP10 (IOU-810 through 830), B1 PP3 (IOU-835 through 990)
13		Bit vector, B0 PP7 (IOU-810 through 830), B1 PP2 (IOU-835 through 990)
14		Bit vector, B0 PP6 (IOU-810 through 830), B1 PP1 (IOU-835 through 990)
15		Bit vector, B0 PP5 (IOU-810 through 830), B1 PP0 (IOU-835 through 990)
2		16 through 18
	19	Bit vector, B1 PP4 (IOU-810 through 830), B2 PP4 (IOU-835 through 990)
	20	Bit vector, B1 PP3 (IOU-810 through 830), B2 PP3 (IOU-835 through 990)
	21	Bit vector, B1 PP2 (IOU-810 through 830), B2 PP2 (IOU-835 through 990)
	22	Bit vector, B1 PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 990)
	23	Bit vector, B1 PP0 (IOU-810 through 830), B2 PP0 (IOU-835 through 990)
	3	24 through 26
27		Bit vector, B1 PP11 (IOU-810 through 830), B3 PP4 (IOU-835 through 990)
28		Bit vector, B1 PP10 (IOU-810 through 830), B3 PP3 (IOU-835 through 990)
29		Bit vector, B1 PP7 (IOU-810 through 830), B3 PP2 (IOU-835 through 990)
30		Bit vector, B1 PP6 (IOU-810 through 830), B3 PP1 (IOU-835 through 990)
31		Bit vector, B1 PP5 (IOU-810 through 830), B3 PP0 (IOU-835 through 990)

IOU-810 THROUGH 990 OPERATING SYSTEM (OS) BOUNDS REGISTER (21) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
4	32 through 39 40 through 45	(Not used) (Not used)
5	46 47	Operating system boundary adrs Operating system boundary adrs
6	48 through 55	Operating system boundary adrs
7	56 through 63	Operating system boundary adrs

IOU-815, 825 TM REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 50	(Not used)
	51	Logical barrel and bits (IOU-810 through 830)
	52 through 55	Logical PP, 00 through 11 (IOU-810 through 830)

IOU-815, 825 TM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description
	56 through 58	(Not applicable)
	59	Test code (IOU-810, 830) (not available)
	60	Not used (IOU-815, 825) Test code (IOU-810, 830) (not available)
	61	Test code (IOU-815, 825) (refer to detail)
7	62	Test code (IOU-810, 830) (not available)
	63	Test code (IOU-810, 830) (not available)
		Test code (IOU-815, 825) (refer to detail)

Bit(s)	Description
0	(Not used)
1	Invert Y rgrtr parity
2	Invert PP to chan parity
3	Invert A rgrtr parity at output of A adder and shifter
4	Force error at firmware parity checker
5	Force error at A shifter cont ROM parity checker
6	Invert CM fcfn code parity
7	Force zero CM adrcs-in parity (4 bits)
8	Force error at bounds rgrtr parity checker
9	Invert Q rgrtr parity at output of Q mux
A	Invert CM tag-in parity
B	Force zero CM data-in parity (8 bits)
C	Invert data-out parity (bytes 0 through 7)
D-F	(Not used)

Detail, bits 60 through 63 IOU-815, 825: Invert Parity

IOU-810, 830 TM REGISTER (AO)

Bit(s)	Description
01	Invert parity on data from Chan to PP/Chan Data In, CP pak, rgrtr 80, bit 36
02	Invert parity on data from PP to Chan/Chan Data Pak, CP pak, rgrtr 81
03	Invert parity on PP Mem to R Rgrtr/R Barrel PE, CR pak, rgrtr 80, bit 33
04	Invert parity on PP Mem Data Out Checker/PP Mem Out, CR pak, rgrtr 80, bits 36 and 39
05	Invert parity on PP Microcode Checker/PP Microcode Error, CP pak, rgrtr 80, bits 34 and 36
06	Invert parity on PP Mem Data Out Checker and Data to CP Pak, CM pak, rgrtr 80, bits 35 and 39
	CP Pak Data PE may give, rgrtr 80, bit 36
07	Invert parity on CM Fctn Code/CM Rgrtr, CP pak, rgrtr A4, bit 44
08	Invert parity on Y Reg to PP Mem/PP Mem Data in PE, CM pak, rgrtr 80, bits 35 and 39
09	Invert parity on A Shifter Parity Gen/A Barrel Error, CR pak, rgrtr 80, bit 33
0A	Invert parity on Shift ROM Parity Checker/Shift ROM PE, CR pak, rgrtr 80, bit 33
0B	Invert parity on Q Slot Parity Gen/Q Barrel PE, CR pak, rgrtr 80, bit 33
0C	Invert parity on P Slot Parity Gen/P Barrel PE, CR pak, rgrtr 80, bit 33
0D	Invert parity on G Mux Parity Gen/PP Mem Adrs PE, CR pak, rgrtr 80, bit 33
0E	Invert parity on R to Y Mux Parity Gen/PP Mem Data In, CL pak, rgrtr 80, bits 35 and 39
11	Invert parity on adrs to CM/CM Rgrtr, CL pak, rgrtr A4, bits 46-49
13	Invert parity on data to CM Parity = 0/CM Rgrtr CM pak, rgrtr A4, bits 32-35
14	Invert parity on Operating System Bounds Rgrtr Parity Check, CL pak, rgrtr 80, bit 46
15	Invert parity on CM Pak/CM Tag to IOU, DC pak, rgrtr 80, bit 52
16	Invert parity on CM Response Code Parity Checker, CN pak, rgrtr 80, bit 53
17	Invert parity on Chan 15 Data in Parity Checker, CK pak, rgrtr 80, bit 42

This page left blank intentionally.

IOU-835, 840, 845, 850, 855, 860, 990 TM REGISTER (AO) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48	Barrel sel
	49	Barrel sel
50	50	(Not used)
	51	Invert pp parity code

Detail, bits 51 through 55 (IOU-835 through 990): Invert parity

1	A-adder input B (pp mem)
2	A-adder input A (A barrel on chan)
3	Shift ROM
4	Firmware ROM (00 through 07)
5	PP mem data to Q-adder (B)
	or P-incrementor
6	P-incrementor input
7	Q-adder input A (P or Q barrel)
8	Firmware ROM (08 through 15)
9	pp mem data
A	E/W ROM (16 through 35, 46, and 47, 56 through 82)
B	Selected ROM adrs
C	PP mem data
D	R-barrel
E	A-barrel data to R-adder
F	PP mem data
10	Channel data
11	Adrs to PP mem
12	Data written into PP mem
13	Data to PP mem from CM read bfrs
14-1P	(Not used)

barrel 0
barrel 1
barrel 2
barrel 3

IOU-835, 840, 845, 850, 855, 860, 990 TM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description
	56 through 58	Force errors in IOU maint rgtr
	59	Force zero chan parity
	0-7	(Not used)
	8	Invert mem FCN code parity
	9	Invert mark parity

Detail bits 60 through 63 (IOU-835 through 990):
invert parity

7	A	Force ones on CM
	B	Force ones on CM data
	C	Force ones on CM data parity
	D	Invert tag parity
	E	Invert write parity ROM parity bit
	F	Invert response code parity
		Invert input data parity

60 through 63 Invert parity —————>

MEM-815, 825 EC REGISTER (20) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Dsbl parity checking (MEM-815, 825)
	01	Dsbl SECDED (MEM-815, 825)
	02	Noninterleaved mode (MEM-815, 825)
	03	00 Normal
	04	01 Write byte 0
	05	10 Read byte 0
	06	11 Read syndrome
1	05	Micro step (PROC-815, 825)
	06	Enbl PFS trap (PROC-815, 825)
	07	Force even parity
	08	P port (MEM-815, 825)
2	09	I and J ports (MEM-815, 825)
	10	Dsbl M port (MEM-815, 825)
	11 through 15	(Not used)
3	16	Pulse width margin, UP pak +15 percent
	17	Pulse width margin, UP pak -15 percent
	18	Pulse width margin, SA pak +15 percent
	19	Pulse width margin, SA pak -15 percent
	20	Exchange preserve (PROC-815, 825)
4	21 through 23	(Not used)
	24 through 31	(Refer to PROC-810 through 830 DEC rgltr)

MEM-815, 825 EC REGISTER (20) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
4	32 through 37	(Refer to PROC-810 through 830 DEC rgrtr)
	38	Suppress cor error reporting via ports
	39	DSBI cor error log
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

MEM-810, 830 EC REGISTER (20) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Dsbl Parity Checking
	01	Dsbl SECDGD Gen and Checking (use Parity)
	03,04	Test CM word SECDGD Code area (8) bits
		00 = Normal bits 0,1,4,5,8,9,12,13 to Check Code 01 = Write bits 0,1,4,5,8,9,12,13 to Check Code 10 = Read bits 0,1,4,5,8,9,12,13 from Check Code 11 = Read Syndrome Code to bits 0,1,4,5,8,9,12,13 (Not used)
05,06	07	Invert Response Code Parity
1	08	Dsbl CPU 0 Port
	09	Dsbl IOU Port
	10	Dsbl CPU 1 Port
	11 through 15	(Not used)
2	16	IOU Pulse Width Margins +15%
	17	IOU Pulse Width Margins -15%
	18	CM Pulse Width Margins +15%
	19	CM Pulse Width Margins -15%
20 through 23	20	(Not used)
	21 through 23	(Not used)
3	24 through 31	(Not used)

MEM-810, 830 EC REGISTER (20) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Put voltage margins on Logic Power Supplies)
7	49 through 63	(Put voltage margins on Logic Power Supplies)
	Bit	Effect.....
	48	+5% CPU 1 -2.2 V
	49	-5% CPU 1 -2.2 V
	50	+5% CPU 0 -2.2 V
	51	-5% CPU 0 -2.2 V
	52	+5% CM & IOU -2.2 V
	53	-5% CM & IOU -2.2 V
	54	+5% CPU 1 -5.2 V
	55	-5% CPU 1 -5.2 V
	56	+5% CPU 0 -5.2 V
	57	-5% CPU 0 -5.2 V
	58	+5% CM -5.2 V
	59	-5% CM -5.2 V
	60	+5% IOU -5.2 V
	61	-5% IOU -5.2 V
	62	+5% CM & IOU +5 V
	63	-5% CM & IOU +5 V

MEM-810, 830 BOUNDS REGISTER (21) (Sheet 1 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
00		Adrs from CPU 0 Port must be within the bounds
01		Adrs from IOU Port must be within the bounds
02		Adrs from CPU 1 Port must be within the bounds
03	through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)

MEM-810, 830 BOUNDS REGISTER (21) (Sheet 2 of 2)

Byte Bit(s) Description

4 32 through 38 (Not used)

Central Mem Address Bit(s) Upper Bounds Address Bit(s) Lower Bounds Address Bit(s)

39	51	51
40	36	52
41	37	53
42	38	54
43	39	55
44	40	56
45	41	57
46	42	58
47	43	59
48	44	60
49	45	61
50	46	62
51	47	63

Byte Bit(s) Description

6 52 to 55 All zeros

7 56 to 63 All zeros

If the Port Cont bit is set, the CM Adrs sent to the Port must be within the limits (below) or a Bounds Fault will occur.

Upper Bound = 0000 0000u uuuu uuuu 0000 0000 0000

Central Memory \bar{e} Upper Bound

Real Adrs \bar{e} | or = Lower Bound

Lower Bound = 0000 0000b bbbb bbbb 0000 0000 0000

Bounds bits shown in Byte Adrs

MEM-810, 830 UEL1 REGISTER (A4) (Sheet 1 of 2)

Byte	Bit(s)	Description									
0	00	Valid bit									
	01	Unlogged uncor error									
	02	+Illegal fcfn									
	03	+Mem bounds fault									
	04	Partial write error									
	05	Port code	<table border="0"> <tr> <td>00</td> <td>CP-1</td> </tr> <tr> <td>01</td> <td>I/O</td> </tr> <tr> <td>10</td> <td>CP-0</td> </tr> <tr> <td>11</td> <td>CP-0</td> </tr> </table>	00	CP-1	01	I/O	10	CP-0	11	CP-0
	00	CP-1									
01	I/O										
10	CP-0										
11	CP-0										
06	Port code										
07	N/A Port Code 00 = Refresh or 2 Pass fault										
1	08	(Not used)									
	09	Adrs bit 38									
	10	Adrs bit 39									
	11	Adrs bit 40									
	12	Adrs bit 41									
	13	Adrs bit 42									
	14	Adrs bit 43									
	15	Adrs bit 44									
	2	16	Adrs bit 45								
		17	Adrs bit 46								
18		Adrs bit 47									
19		Adrs bit 48									
20		Adrs bit 49									
21		Adrs bit 50									
22		Adrs bit 51									
23		Adrs bit 52									
3	24	Adrs bit 53									
	25	Adrs bit 54									
	26	Adrs bit 55									
	27	Adrs bit 56									
	28	Adrs bit 57									
	29	Adrs bit 58									
	30	Adrs bit 59									
	31	Adrs bit 60									

MEM-810, 830 UEL1 REGISTER (A4) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
4	32	Data-in PE, pak DD1
	33	Data-in PE, pak DD2
	34	Data-in PE, pak DD3
	35	Data-in PE, pak DD4
	36 through 39	(Not used)
5	40 through 42	(Not used)
	43	+Tag-in PE
	44	+Fctn PE
	45	+Mark PE
	46	+Adrs PE 4
6	47	+Adrs PE 5
	48	+Adrs PE 6
	49	+Adrs PE 7
	50 through 53	Fctn code associated with uncor error
	54	Fctn code parity
7	55	Mark bits Parity
	56 through 63	Mark bits associated with uncor error

MEM-815, 825 UEL1 REGISTER (A4) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00	Valid bit	
	01	Unlogged uncor error	
	02	Illegal fctn	
	03	+Mem bounds fault	
	04	Partial write error	
	05	Port code	{ 00 J port 01 M port 10 I port 11 O port
	06	Port code	
07	Refresh port		
1	08	Adrs bit 40	
	09	Adrs bit 41	
	10	Adrs bit 42	
	11	Adrs bit 43	
	12	Adrs bit 44	
	13	Adrs bit 45	
	14	Adrs bit 46	
2	15	Adrs bit 47	
	16	Adrs bit 48	
	17	Adrs bit 49	
	18	Adrs bit 50	
	19	Adrs bit 51	
	20	Adrs bit 52	
	21	Adrs bit 53	
3	22	Adrs bit 54	
	23	Adrs bit 55	
	24	Adrs bit 56	
	25	Adrs bit 57	
	26	Adrs bit 58	
	27	Adrs bit 59	
	28	Adrs bit 60	
29	Adrs bit P5		
30	Adrs bit P6		
31	Adrs bit P7		

MEM-815, 825 UEL1 REGISTER (A4) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	+Write data PE, byte 0
	33	+Write data PE, byte 1
	34	+Write data PE, byte 2
	35	+Write data PE, byte 3
	36	+Write data PE, byte 4
	37	+Write data PE, byte 5
	38	+Write data PE, byte 6
	39	+Write data PE, byte 7
	40 through 42	(Not used)
	43	+Frag-in PE
	44	+Fctn PE
	45	+Mark PE
	46	+Adrs PE 4
	47	+Adrs PE 5
	48	+Adrs PE 6
	49	+Adrs PE 7
	50 through 53	Fctn code associated with uncor error
	54	Fctn code parity
	55	Mark bits parity
	56 through 63	Mark bits associated with uncor error

MEM-810, 830 UEL2 REGISTER (A8) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00	Valid bit	
	01	Unlogged uncor error	
	02	meta-out path PE	
	03	SECPED double bit error	
	04	+Tag-out PE	
	05	Port code	
	06	Port code	
1	07	N/A Port Code 00 = Refresh or 2 Press fault	
	08	(Not used)	
	09	Adrs bit 38	
	10	Adrs bit 39	
	11	Adrs bit 40	
	12	Adrs bit 41	
	13	Adrs bit 42	
	14	Adrs bit 43	
	15	Adrs bit 44	
	2	16	Adrs bit 45
		17	Adrs bit 46
		18	Adrs bit 47
		19	Adrs bit 48
		20	Adrs bit 49
		21	Adrs bit 50
22		Adrs bit 51	
23		Adrs bit 52	
3	24	Adrs bit 53	
	25	Adrs bit 54	
	26	Adrs bit 55	
	27	Adrs bit 56	
	28	Adrs bit 57	
	29	Adrs bit 58	
	30	Adrs bit 59	
	31	Adrs bit 60	

MEM-810, 830 UEL2 REGISTER (A8) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	+Data-out path PE, byte 0
	33	+Data-out path PE, byte 1
	34	+Data-out path PE, byte 2
	35	+Data-out path PE, byte 3
	36	+Data-out path PE, byte 4
	37	+Data-out path PE, byte 5
	38	+Data-out path PE, byte 6
	39	+Data-out path PE, byte 7
5	40 through 47	Reserved for ext port bfr error detection
6	48 through 55	Reserved for ext port bfr error detection
7	56 through 63	(Not used)

MEM-815, 825 UEL2 REGISTER (A8) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00	Valid bit	
	01	Unlogged uncor error	
	02	Data-out path PE	
	03	SECEDED double bit error	
	04	+tag-out PE	
	05	Port code	<div style="display: flex; align-items: center;"> <div style="border-left: 1px solid black; border-right: 1px solid black; padding: 0 5px;">00</div> <div style="margin: 0 5px;">}</div> <div style="margin-left: 10px;">J port</div> </div>
	06	Port code	
1	07	Refresh port	10 I port
	08	Adrs bit 40	11 C port
	09	Adrs bit 41	
	10	Adrs bit 42	
	11	Adrs bit 43	
	12	Adrs bit 44	
	13	Adrs bit 45	
2	14	Adrs bit 46	
	15	Adrs bit 47	
	16	Adrs bit 48	
	17	Adrs bit 49	
	18	Adrs bit 50	
	19	Adrs bit 51	
	20	Adrs bit 52	
3	21	Adrs bit 53	
	22	Adrs bit 54	
	23	Adrs bit 55	
	24	Adrs bit 56	
	25	Adrs bit 57	
	26	Adrs bit 58	
	27	Adrs bit 59	
	28	Adrs bit 60	
	29	Adrs bit P5	
	30	Adrs bit P6	
	31	Adrs bit P7	

MEM-815, 825 UEL2 REGISTER (A8) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	+data-out path PE, byte 0
	33	+data-out path PE, byte 1
	34	+data-out path PE, byte 2
	35	+data-out path PE, byte 3
4	36	+data-out path PE, byte 4
	37	+data-out path PE, byte 5
	38	+data-out path PE, byte 6
	39	+data-out path PE, byte 7
5	40 through 47	Reserved for ext port bfr error detection
6	48 through 55	Reserved for ext port bfr error detection
7	56 through 63	(Not used)

MEM-810, 830 CEL REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00	valid bit	
	01	Unlogged cor error	
	02	(Not used)	
	05	Port code	00 CP-1 01 CP-1 10 I/O 11 CP-0
	06	Port code	
	07	(Not used)	
	08	(Not used)	
1	09	Adrs bit 38	
	10	Adrs bit 39	
	11	Adrs bit 40	
	12	Adrs bit 41	
	13	Adrs bit 42	
	14	Adrs bit 43	
	15	Adrs bit 44	
	16	Adrs bit 45	
2	17	Adrs bit 46	
	18	Adrs bit 47	
	19	Adrs bit 48	
	20	Adrs bit 49	
	21	Adrs bit 50	
	22	Adrs bit 51	
	23	Adrs bit 52	
	24	Adrs bit 53	
3	25	Adrs bit 54	
	26	Adrs bit 55	
	27	Adrs bit 56	
	28	Adrs bit 57	
	29	Adrs bit 58	
	30	Adrs bit 59	
	31	Adrs bit 60	

MEM-810, 830 CEL REGISTER (A0) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	Syndrome bit 0
	33	Syndrome bit 1
	34	Syndrome bit 2
4	35	Syndrome bit 3
	36	Syndrome bit 4
	37	Syndrome bit 5
	38	Syndrome bit 6
	39	Syndrome bit 7
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

MEM-815, 825 CEL REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Valid bit
	01	Unlogged cor error
	02 through 04	(Not used)
	05	Port code
	06	Port code
	07	(Not used)
1	08	Adrs bit 40
	09	Adrs bit 41
	10	Adrs bit 42
	11	Adrs bit 43
	12	Adrs bit 44
	13	Adrs bit 45
	14	Adrs bit 46
15	Adrs bit 47	
2	16	Adrs bit 48
	17	Adrs bit 49
	18	Adrs bit 50
	19	Adrs bit 51
	20	Adrs bit 52
	21	Adrs bit 53
	22	Adrs bit 54
23	Adrs bit 55	
3	24	Adrs bit 56
	25	Adrs bit 57
	26	Adrs bit 58
	27	Adrs bit 59
	28	Adrs bit 60
	29	Adrs bit P5
	30	Adrs bit P6
31	Adrs bit P7	

MEM-815, 825 CEL REGISTER (A0) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	Syndrome bit 0
	33	Syndrome bit 1
	34	Syndrome bit 2
4	35	Syndrome bit 3
	36	Syndrome bit 4
	37	Syndrome bit 5
	38	Syndrome bit 6
	39	Syndrome bit 7
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

MEM-810, 830 OPTIONS INSTALLED REGISTER (12)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	01	2 Megabyte CM Installed
	03	4 Megabyte CM Installed
	07	8 Megabyte CM Installed
1	09	12 Megabyte CM Installed
	11	16 Megabyte CM Installed
	12	32 Megabyte CM Installed
	13	48 Megabyte CM Installed
	14	64 Megabyte CM Installed
	15	256 Kilobit chips are used in the CM
	16	Any one of the CM Upgrade Switches is ON
2	19	8 or 64 Megabyte Upgrade Switch 3 is ON
	20	4 or 32 Megabyte Upgrade Switch 4 is ON
	21	2 or 16 Megabyte Upgrade Switch 5 is ON
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

This page left blank intentionally.

MEM-810 THROUGH 990 OF REGISTERS (12) (Sheet 1 of 2)

Byte	Bit(s)	Description	Column A: Bit 12 = 0	Column B: Bit 12 = 1
0	00	Memory installed:	1MB	2048 MB
	01	Memory installed:	2MB	1024 MB
	02	Memory installed:	3MB	512 MB
	03	Memory installed:	4MB	256 MB
	04	Memory installed:	5MB	128 MB
	05	Memory installed:	6MB	64 MB
	06	Memory installed:	7MB	32 MB
1	07	Memory installed:	8MB	16 MB
	08	Memory installed:	10MB	8 MB
	09	Memory installed:	12MB	4 MB
	10	Memory installed:	14MB	2 MB
	11	Memory installed:	16MB	1 MB
	12	Memory installed cont bit*	-	-
	13	Model-dependent options (64k chip for 990)	-	-
	14	Model-dependent options (256K chip for 990)	-	-
15	Model-dependent options	-	-	

* If bit 12 = 0, interpret bits 0 through 11 as shown in column A. If bit 12 = 1, interpret bits 0 through 11 as shown in column B.

MEM-810 THROUGH 990 01 REGISTERS (12) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	16	Any mem configuration switch up
	17	Mem configuration switch SW1
2	18	Mem configuration switch SW2
	19	Mem configuration switch SW3
	20	Mem configuration switch SW4
	21	Mem configuration switch SW5
	22	Mem configuration switch SW6
	23	(Reserved)**
	24	(Not used)
3	25	Ext port installed (MEM-815, 825 only)
	26	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

** If bit 23=0, bits 16 through 22 apply to model 30 memory.
 If bit 23=1, bits 17 through 22 apply to model 31 memory.

MEM-835, 840, 845, 850, 855, 860, 990 EC REGISTER (20) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00	Debl parity checking	
	01	Dsbl SECEDED	
	02	Noninterleaved mode	
	03	00	Normal
		01	Write byte 0
	04	10	Read byte 0
		11	Read syndrome
	05	Timing margins (MEM-835 through 860)	
		00	Normal
		01	Narrow
		11	Wide
06	Force adrs to cor error log (MEM-990)		
	Timing margins (MEM-835 through 860) (refer to bit 05)		
	Not used (MEM-990)		
07	Priority port (MEM-835 only)		
	(Not used)		
1	08 through 15	(Not used)	

MEM-835, 840, 845, 850, 855, 860, 990 EC REGISTER (20) (Sheet 2 of 2)

Byte	Bit(s)	Description
2	16	Bit vector for half-speed port 0 (MEM-835 only)
	17	Bit vector for half-speed port 1 (MEM-835 only)
	18	Bit vector for half-speed port 2 (MEM-835 only)
	19	Bit vector for half-speed port 3 (MEM-835 only)
	20 through 23	(Not used)
3	24 through 31	(Not used)
4	32	Bit vector for port 0 dsbl (MEM-835, 990), CP-0 (MEM-840 through 860)
	33	Bit vector for port 1 dsbl (MEM-835, 990), IOU (MEM-840 through 860)
	34	Bit vector for port 2 dsbl (MEM-835, 990), CPU1 (MEM-840 through 860)
	35	Bit vector for port 3 dsbl (MEM-835, 990), standard port (MEM-840 through 860)
	(Not used)	(Not used)
5	36	Dsbl refresh (MEM-840 through 860 only)
	37	Suppress cor error reporting to ports
	38	Suppress cor error log
	39	Dsbl cor error log
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

MEM-835, 840, 845, 850, 855, 860 UEL1 REGISTER (A4 THROUGH A7) (Sheet 1 of 4)

Byte	Bit(s)	Description
	00	Valid bit
	01	Unlogged uncor error
	02	Illegal fctn (MEM-835, 845, 855), multiple-bit mem error (MEM-840, 850, 860)
0	03	Multiple-bit error (MEM-835, 845, 855), CMC PE (MEM-840, 850, 860)
	04	Mem bounds fault (MEM-835, 845, 855), CSU PE (MEM-840, 850, 860)
	05	1st level PE (MEM-835), CMC PE (MEM-845, 855), port number (MEM-840, 850, 860) (same as CEL and UEL2)
	06	2nd level PE (MEM-835), CSU PE (MEM-845, 855), port number (MEM-840, 850, 860) (same as CEL and UEL2)
	07	Common mem request from port bfr (MEM-835), common mem adrs bit 01 (MEM-845, 855), port number (MEM-840, 850, 860) (same as CEL and UEL2)
	08 through 10	Port number (MEM-835, 845, 855) (same as CEL and UEL2), adrs plus parity (MEM-840, 850, 860)
1	11,12	Adrs plus parity, (not used)
	13,14	Adrs plus parity, array pak sel
	15	Adrs plus parity, chip row sel

NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with memory upgrade have a model 31 memory. For models 845/855 with the model 31 memory, use the models 840, 850, 860 bit configuration.

MEM-835, 840, 845, 850, 855, 860 UEL1 REGISTER (A4 THROUGH A7) (Sheet 2 of 4)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
2	16	Adrs plus parity, chip row sel
	17 through 23	Adrs plus parity, chip column adrs
3	24 through 28	Adrs plus parity, chip row adrs
	29	Adrs plus parity, chip row adrs
	30	Adrs bit 57, chip row adrs
	31	Adrs bit 58, bank
4	32	Adrs bit 59, bank
	33	Adrs bit 60, bank
	34	Adrs parity, parity 4
	35	Adrs parity, parity 5
	36	Adrs parity, parity 6
	37	Adrs parity, parity 7

NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with memory upgrade have a model 31 memory. For models 845/855 with the model 31 memory, use the models 840, 850, 860 bit configuration.

MEM-835, 840, 845, 850, 855, 860 UEL1 REGISTER (A4 THROUGH A7) (Sheet 3 of 4)

Byte	Bit(s)	Description
	38	PE byte position*
	39	PE byte position*
	40	PE byte position*
5	41	PE byte position*
	42 through 47	Data-in PE bits

* Bits 38 - 41

MEM-835	
1111	No error
1110	Fctn code PE
1101	Mark PE
1100	(Not used)
1011	Adrs byte 5 PE
1010	Adrs byte 6 PE
1001	Adrs byte 7 PE
1000	Data byte 0 PE
0111	Data byte 1 PE
0110	Data byte 2 PE
0101	Data byte 3 PE
0100	Data byte 4 PE
0011	Data byte 5 PE
0010	Data byte 6 PE
0001	Data byte 7 PE
0000	Tag PE

MEM-840 - 860

MEM-840 - 860	
Tag PE	
Write data byte 7 PE	
(Not used)	
(Not used)	
(Not used)	
(Not used)	
(Not used)	
(Not used)	
Adrs byte 3 PE	
Adrs byte 2 PE	
Adrs byte 1 PE	
Adrs byte 0 PE	
(Not used)	
Mark PE	
Fctn code PE	
No error	

MEM-835, 840, 845, 850, 855, 860 UEL1 REGISTER (A4 THROUGH A7) (Sheet 4 of 4)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	<u>Register No.</u>	<u>Distributor No.</u>
6	48,49	Data-in PE bits	A4	0
	50 through 55	Mark bits	A5	1 N/A
			A6	2
7	56,57	Mark bits	A7	3
	58	Mark parity bit		
	59 through 62	Fctn bits		
	63	Fctn parity bit		

MEM-990 UEL1 REGISTER (A4 THROUGH A7) (Sheet 1 of 2)

Byte	Bit(s)	Description	Port Code
	00	Valid bit	
	01	Unlogged uncor error	
	02	Illegal fcfn	
	03	Multiple-bit mem error	
0	04	Mem bounds fault	
	05	Port Adrs PE	
	06	CSU PE	
	07	(NOT used)	
	08 through 10	Port number	0
	11	Adrs parity, byte 4	1
	12	Adrs parity, byte 5	2
1	13	Adrs bit 35	3
	14	Adrs bit 38	4
	15	Adrs bit 39	5
	16	Adrs bit 40	6
	17	Adrs bit 41	7
	18	Adrs bit 42	
2	19	Adrs bit 43	
	20	Adrs bit 44	
	21	Adrs bit 45	
	22	Adrs bit 46	
	23	Adrs bit 47	
	24	Adrs bit 48	
	25	Adrs bit 49	
	26	Adrs bit 50	
3	27	Adrs bit 51	
	28	Adrs bit 52	
	29	Adrs bit 53	
	30	Adrs bit 54	
	31	Adrs bit 55	

MEM-990 UEL1 REGISTER (A4 THROUGH A7) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	<u>Register No.</u>	<u>Distributor No.</u>
	32	Adrs bit 56		
	33	Adrs bit 57		
	34	Adrs bit 58		
4	35	Adrs bit 59		
	36	Adrs bit 60		
	37	Adrs byte 6		
	38	Adrs byte 7		
	39	(Not used)		
	40	Write data PE, byte 0		
	41	Write data PE, byte 1		
	42	Write data PE, byte 2		
5	43	Write data PE, byte 3		
	44	Write data PE, byte 4		
	45	Write data PE, byte 5		
	46	Write data PE, byte 6		
	47	Write data PE, byte 7		
	48	Read or partial-write data PE, byte 0		
	49	Read or partial-write data PE, byte 1		
	50	Read or partial-write data PE, byte 2		
6	51	Read or partial-write data PE, byte 3		
	52	Read or partial-write data PE, byte 4		
	53	Read or partial-write data PE, byte 5		
	54	Read or partial-write data PE, byte 6		
	55	Read or partial-write data PE, byte 7		
	56	Adrs PE, byte 4	A4	0
	57	Adrs PE, byte 5	A5	1
	58	Adrs PE, byte 6	A6	2
7	59	Adrs PE, byte 7	A7	3
	60	Mark PE		
	61	Tag PE		
	62	Pctn PE		
	63	Partial-write PE		

MEM-835, 840, 845, 850, 855, 860 UEL2 REGISTER (A8 THROUGH AB) (Sheet 1 of 2)

Byte	Bit(s)	Description
------	--------	-------------

	00	Valid bit
	01	Unlogged uncor error
	02	Partial-write PE (MEM-835, 845, 855), illegal fctn (MEM-840, 850, 860)
	03	Data-out path PE (MEM-835, 840, 845, 855), bounds fault (MEM-840, 850, 860)
0	04	(Not used)
	05	Not used (MEM-835, 845, 855), port number (MEM-840, 850, 860)
	06	Not used (MEM-835, 845, 855), port number (MEM-840, 850, 860)
	07	Not used (MEM-835, 845, 855), port number (MEM-840, 850, 860)
	08	Not used (MEM-840, 850, 860), port number (MEM-835, 845, 855)
	09	Not used (MEM-840, 850, 860), port number (MEM-835, 845, 855)
1	10	Not used (MEM-840, 850, 860), port number (MEM-835, 845, 855)
	11,12	Adrs plus parity, (not used)
	13,14	Adrs plus parity, array pak sel
	15	Adrs plus parity, chip row sel
	16	Adrs plus parity, chip row sel

NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with memory upgrade have a model 31 memory. For models 845/855 with the model 31 memory, use the models 840, 850, 860 bit configuration.

MEM-835, 840, 845, 850, 855, 860 UEL2 REGISTER (A8 THROUGH AB) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	<u>Register No.</u>	<u>Distributor No.</u>
	32,33	Adrs plus parity, bank		0
	34	Adrs Plus Parity, (not used)		1
	35	Adrs plus parity, parity 5		2
4	36	Adrs plus parity, parity 6		3
	37	Adrs plus parity, parity 7		
	38	Data-out path PE, byte 0		
	39	Data-out path PE, byte 1		
	40	Data-out path PE, byte 2		
	41	Data-out path PE, byte 3		
	42	Data-out path PE, byte 4		
	43	Data-out path PE, byte 5		
5	44	Data-out path PE, byte 6		
	45	Data-out path PE, byte 7		
	46	Partial-write PE, byte 0		
	47	Partial-write PE, byte 1		
	48	Partial-write PE, byte 2		
	49	Partial-write PE, byte 3		
	50	Data-out path PE, byte 4		
6	51	Partial-write PE, byte 5		
	52	Partial-write PE, byte 6		
	53	Partial-write PE, byte 7		
	54	Tag PE (MEM-835 only)		
	55	(Not used)		
7	56 through 63	(Not used)		

MEM-835, 990 CEL REGISTER (A0 THROUGH A3) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Valid bit
	01	Unlogged cor error
	02 through 07	(Not used)
1	08	Port number
	09	Port number
	10	Port number
	11	Adrs plus parity (835), Adrs parity byte 4 (990)
	12	Adrs plus parity (835), Adrs parity byte 5 (990)
	13	Adrs plus parity (835), Adrs bit 37 (990)
	14	Adrs plus parity (835), Adrs bit 38 (990)
	15	Adrs plus parity (835), Adrs bit 39 (990)
	16	Adrs plus parity (835), Adrs bit 40 (990)
	17	Adrs plus parity (835), Adrs bit 41 (990)
	18	Adrs plus parity (835), Adrs bit 42 (990)
2	19	Adrs plus parity (835), Adrs bit 43 (990)
	20	Adrs plus parity (835), Adrs bit 44 (990)
	21	Adrs plus parity (835), Adrs bit 45 (990)
	22	Adrs plus parity (835), Adrs bit 46 (990)
	23	Adrs plus parity (835), Adrs bit 47 (990)
	24	Adrs plus parity (835), Adrs bit 48 (990)
	25	Adrs plus parity (835), Adrs bit 49 (990)
3	26	Adrs plus parity (835), Adrs bit 50 (990)
	27	Adrs plus parity (835), Adrs bit 51 (990)
	28	Adrs plus parity (835), Adrs bit 52 (990)
	29	Adrs plus parity (835), Adrs bit 53 (990)
	30	Adrs plus parity (835), Adrs bit 54 (990)
	31	Adrs plus parity (835), Adrs bit 55 (990)


0 Port 0
 1 Port 1
 2 Port 2
 3 Port 3
 4 (Not used)
 5 (Not used)
 6 No request
 7 Refresh

MEM-835, 990 CEL REGISTER (A0 THROUGH A3) (Sheet 2 of 2)

Byte	Bit(s)	Description	Register No.	Distributor No.
4	32	Adrs plus parity (835), Adrs bit 56 (990)	A0	0
	33	Adrs plus parity (835), Adrs bit 57 (990)	A1	1
	34	Adrs plus parity (835), Adrs bit 58 (990)	A2	2
	35	Adrs plus parity (835), Adrs bit 59 (990)	A3	3
	36	Adrs plus parity (835), Adrs bit 60 (990)		
	37	Adrs plus parity (835), Adrs parity byte 6 (990)		
	38	Adrs plus parity (835), Adrs parity byte 7 (990)		
	39	(Not used)		
5	40	(Not used, (835)), Syndrome bit 0 (990)		
	41	(Not used, (835)), Syndrome bit 1 (990)		
	42	Syndrome bit 0 (835), Syndrome bit 2 (990)		
	43	Syndrome bit 1 (835), Syndrome bit 3 (990)		
	44	Syndrome bit 2 (835), Syndrome bit 4 (990)		
	45	Syndrome bit 3 (835), Syndrome bit 5 (990)		
	46	Syndrome bit 4 (835), Syndrome bit 6 (990)		
	47	Syndrome bit 5 (835), Syndrome bit 7 (990)		
6	48	Syndrome bit 6 (835), not used (990)		
	49	Syndrome bit 7 (835), not used (990)		
	50 through 55	(Not used)		
7	56 through 63	(Not used)		

MEM-840, 845, 850, 855, 860 CEL REGISTER (A0 THROUGH A3) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Valid bit
	01	Unlogged cor error
	02 through 04	Not used (MEM-845, 855), port number (MEM-840, 850, 860) (refer to detail)
	05 through 07	Port number (MEM-845, 855) (refer to detail), adrs plus parity (MEM-840, 850, 860)
1	11,12	Adrs plus parity, (not used)
	13,14	Adrs plus parity, array pak sel
	15	Adrs plus parity, chip row sel
	16	Adrs plus parity, chip row sel
2	17 through 23	Adrs plus parity, chip column adrs
	24 through 29	Adrs plus parity, chip row adrs
3	30	Adrs bit 57, chip row adrs
	31	Adrs bit 58, bank



Port
 CP-0
 IOU
 Standard port
 CP-1
 (Not used)
 (Not used)

NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with the memory upgrade have a model 31 memory. For models 845/855 with the model 31 memory, use the models 840, 850, 860 bit configuration.

MEM-840, 845, 850, 855, 860 CEL REGISTER (A0 THROUGH A3) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	<u>Register No.</u>	<u>Distributor No.</u>
	32	Adrs bit 59, bank	A0	0
	33	Adrs bit 60, bank	A1	1
	34	Adrs parity, parity 4	A2	2
4	35	Adrs parity, parity 5	A3	3
	36	Adrs parity, parity 6		
	37	Adrs parity, parity 7		
	38,39	(Not used)		
	40,41	(Not used)		
	42	Syndrome bit 0		
	43	Syndrome bit 1		
	44	Syndrome bit 2		
5	45	Syndrome bit 3		
	46	Syndrome bit 4		
	47	Syndrome bit 5		
	48	Syndrome bit 6		
6	49	Syndrome bit 7		
	50 through 55	(Not used)		
7	56 through 63	(Not used)		

PROC-810, 815, 825, 830 DEC REGISTER (30) (Sheet 1 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 04	(Not used)
	05	Cont store micro-step enbld
	06	Processor fault status traps enbld
	07	(Not used)
1	08,09	(Not used)
	10	Pulse width margins +15% (810,830), not used (815,825)
	11	Pulse width margins -15% (810,830), not used (815,825)
	12 through 15	(Not used)
2	16 through 23	(Not used)
	24	Processor fault status enbld
	25	Map real mem adrs mode enbld
	26	Map file 0 enbld
	27	Map file 1 enbld
	28	Map file 2 enbld
	29	Map file 3 enbld
	30	Instr retry enbld
	31	Instr step enbld
3		

PROC-810, 815, 825, 830 DEC REGISTER (30) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	Maint scan halt enbld
	33	Test mode enbld
	34	Physical ECS present (never set)
4	35	Dabl cor error to SS rgtr (MEM-810 through 830)
	36	Cont store bkpt enbld
	37	Cont store sweep enbld
	38	Force good response on SBE (MEM-810 through 830)
	39	Dabl cor error log (MEM-810 through 830)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

PROC-810, 815, 825, 830 CONTROL STORE ADDRESS REGISTER (31)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 50	(Not used)
7	51 through 63	*a* bits are Cont Store Next Adrs (usually Last Adrs +1).

PROC-810, 815, 825, 830 CONTROL STORE BREAKPOINT REGISTER (32)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used) "a" bits are the adrs where the Cont Store will halt if bit 36 in the PROC ENVIRONMENT CONTROL REGISTER (30) is set.
7	56 through 63	"a" bits are the adrs where the Cont Store will halt if bit 36 in the PROC ENVIRONMENT CONTROL REGISTER (30) is set.

NOTE

After the Halt, the PROC CONTROL STORE ADDRESS REGISTER (31) will not contain the Breakpoint Address. Register 32 will have the next Control Store Address, which depends on the Micrand in the Breakpoint Address.

PROC-810, 815, 825, 830 PFSO/PCEL REGISTERS (80/90) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00 through 07	(Not used)	
1	08 through 15	(Not used)	
2	16 through 23	(Not used)	
3	24 through 31	(Not used)	
4	32	ARVI PE bits 0 through 7, 32 through 39	
	33	ARVI PE bits 8 through 15, 40 through 47	
	34	ARVI PE bits 16 through 23, 48 through 55	
	35	ARVI PE bits 24 through 31, 56 through 63	
	36	Uncor mem write error	
	37	Mem reject	
	38	Mem tag PE	
	39	Response code PE	
	5	40	FP exception trap index ROM PE
		41	AD or BD bits 0 through 15 PE
42		LD box ROM PE	
43		ADS or BDS ROM PE	
44		Shift type ROM PE or shifter input	
45		Uncor mem read error	
46		AD or BD bits 16 through 31 PE	
47		AD-UN PE; MAC write PE	

PROC-810, 815, 825, 830 PFSO/PCEL REGISTERS (80/90) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	
6	48	Mem response time-out	
	49	CYBER ROM PE	
	50	Instr PE	
	51	XBD ROM PE	
	52	AD or BD bits 32 through 47 PE	
	53	BDP adder, data ROM, RJB, RKB PE	
	54	Immed ROM	
	55	Double bit error if SRCDED is installed (810 and 830), AD or BD bits 48 through 63 PE (815,825)	
	7	56	Map PE bits 32 through 39
		57	Map PE bits 40 through 47
58		Map PE bits 48 through 55	
59		Map PE bits 56 through 63	
60		Map multiple hit fault	
61		(Not used)	
62		MAC error	
63		Any CS data PE	

PROC-810, 830 CONTROL STORE SECEDED ERRORS REGISTER (81)

Any ones in bits 24 to 63 indicate a Control Store error on the associated pak.

Bits 24-31 DR location 16
 Bits 32-39 DR location 17
 Bits 40-47 DR location 18
 Bits 48-55 DR location 19
 Bits 56-63 DR location 20

DBE = Double Bit Error. C.S. = Chip Sel (8k = 2 x 4k chips)

SYNDROME CODE Vs. Pak bit (16 or 18 bits per Pak)

CODE . bit	CODE . bit	CODE . bit
38 0	29 8	2P 16
34 1	19 9	1P 17
2C 2	25 10	20 ECC bit 0
1C 3	15 11	10 ECC bit 1
2A 4	23 12	08 ECC bit 2
1A 5	13 13	04 ECC bit 3
26 6	0B 14	02 ECC bit 4
16 7	37 15	01 ECC bit 5

Micro Byte Distribution

Byte -	0	1	2	3	4	5	6	7	8	9	10
Pak Location -	16	17	18	19	16	17	18	19	20	20	20

PROC-815, 825 MCEL REGISTER (93)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
	56	File 0, pak location C22, C23, or C24
	57	File 0, pak location D1 or D2
	58	File 1, pak location C22, C23, or C24
7	59	File 1, pak location D1 or D2
	60	File 2, pak location C22, C23, or C24
	61	File 2, pak location D1 or D2
	62	File 3, pak location C22, C23, or C24
	63	File 3, pak location D1 or D2

PROC-810, 830 MCEL REGISTER (93)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
	56	File 0, pak location C22, C23, or C24
	57	File 0, pak location D25 or D26
	58	File 1, pak location C22, C23, or C24
	59	File 1, pak location D25 or D26
	60	File 2, pak location C22, C23, or C24
	61	File 2, pak location D25 or D26
	62	File 3, pak location C22, C23, or C24
	63	File 3, pak location D25 or D26

PROC-810, 815, 825, 830 PTM REGISTER (A0)

<u>Bit(s)</u>	<u>Description</u>
00 through 47	(Not used)
Hexadecimal Code (48 through 63)	
0800	Nanocode ROM
0900	Invert mem fctn parity
0A00	Invert mem tag parity
0B00	Invert mem mark parity
0C00	Invert execution data/adrs parity, byte 0, 1
0D00	Invert execution data/adrs parity, byte 2, 3
0E00	Invert execution data/adrs parity, byte 4, 5
0F00	Invert execution data/adrs parity, byte 6, 7
0008	(Not used)
0009	Invert floating-point trap index
000A	Invert floating-point trap ROM
000B	Invert MAC bus data parity
000C	Invert adder latch data parity
000D	(Not used)
000E	(Not used)
000F	(Not used)

PROC-810 THROUGH 990 PID REGISTERS (11)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	Processor Identification (Primary processor = 00, Optional processor = 01)

This page left blank intentionally.

PROC-810 THROUGH 990 OF REGISTERS (12) (Sheet 1 of 4)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	<u>810, 815, 825, 830</u>	
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
	24 through 27	(Not used)
3	28	Concurrent I70 option installed
	29	A170 mode option installed
	30	SECDED cont store installed
	31	PMF installed
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

PROC-810 THROUGH 990 OI REGISTERS (12) (Sheet 2 of 4)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	<u>835</u>	
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
	56 through 59	(Not used)
	60	A170 mode option installed
7	61	32K-byte cache installed
	62	Second central mem port installed
	63	PMF installed

PROC-810 THROUGH 990 01 REGISTERS (12) (Sheet 3 of 4)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	<u>840, 845, 850, 855, 860</u>	
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
	56 through 58	(Not used)
7	59	Optional second processor installed
	60	(Not used)
	61	PMF/ECS I/F option installed
	62	32K-byte cache installed
	63	PMF installed

PROC-810 THROUGH 990 OI REGISTERS (12) (Sheet 4 of 4)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	<u>990</u>	
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
	56 through 58	(Not used)
	59	Optional second processor installed
7	60,61	(Not used)
	62	Vector instr option installed
	63	PMF installed

PROC-835 DEC REGISTER (30) (Sheet 1 of 2)

Byte	Bit(s)	Description
	00	Cont store sweep mode selected
	01	Micro-step enbld
	02	Instr step enbld
0	03	Cont store bkpt enbld
	04	Mem port 0 enbld
	05	Mem port 1 enbld
	06	Mem port 0 parity check dsbld
	07	Mem port 1 parity check dsbld
	08	Cache enbld: 1st quarter, 0 through 7K
	09	Cache enbld: 2nd quarter, 8 through 15K
	10	Cache enbld: 3rd quarter, 16 through 23K
1	11	Cache enbld: 4th quarter, 24 through 32K
	12	Cache conflict: rgtr 0 enbld
	13	Cache conflict: rgtr 1 enbld
	14	Cache conflict: rgtr 2 enbld
	15	Cache conflict: rgtr 3 enbld
	16	Enbl retry diagnostic check
	17	Enbl deadstart diagnostic check
	18	Force page file hit
2	19	(Not used)
	20	Cache CEL logging dsbld
	21	Map DEL logging dsbld
	22	Test port number
	23	(Not used)
	24	Map dsbl, page bfr 0
	25	Map dsbl, page bfr 1
	26	Map dsbl, page bfr 2
	27	Map dsbl, page bfr 3
3	28	Map dsbl, seg/bfr 0
	29	Map dsbl, seg/bfr 1
	30	Map RMA mode enbld
	31	Lock last translation into map

PROC-835 DEC REGISTER (30) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32	Preserve and dsbl PP exchanges
	33	Test mode enbld
	34	Physical ECS present
	35	Dsbl cor error to status summary rgr
	36	(Not used)
	37	Enbl mem port sel
5	38	Sel mem port
	39	Cache allocation on read miss enbld
	40	Maint scan halt enbld
5	41	Instr cntr halt enbld
	42 through 45	(Not used)
	46	PFS micro-traps dsbld
	47	Instr retry enbld
	48	(Not used)
6	49	Dsbl cache kill on input PE
	50	Dsbl rgr file write kill on PE
	51	Dsbl port 1 response
	52	Force wide margins, panel A
	53	Force wide margins, panel B
	54	Force wide margins, panel C
	55	Force wide margins, panel C
	56	Force wide margins, panel D
	57	Force wide margins, panel E
	58	Force narrow margins, panel A
7	59	Force narrow margins, panel B
	60	Force narrow margins, panel C
	61	Force narrow margins, panel C
	62	Force narrow margins, panel D
	63	Force narrow margins, panel E

PROC-835 PF50 REGISTER (80) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Cache input, bytes 0 and 1, adrs 0
	01	Cache input, bytes 2 and 3, adrs 1
	02	Cache input, bytes 4 and 5, adrs 2
	03	Cache input, bytes 6 and 7, adrs 3
	04	Cache output, bytes 0 and 1
	05	Cache output, bytes 2 and 3
	06	Cache output, bytes 4 and 5
1	07	Cache output, bytes 6 and 7
	08	Data, port 0, bytes 0 and 1
	09	Data, port 0, bytes 2 and 3
	10	Data, port 0, bytes 4 and 5
	11	Data, port 0, bytes 6 and 7
	12	Data, port 1, bytes 0 and 1
	13	Data, port 1, bytes 2 and 3
2	14	Data, port 1, bytes 4 and 5
	15	Data, port 1, bytes 6 and 7
	16	Identifier/response code, port 0
	17	Identifier/response code, port 1
	18	Identifier, fctn, partial-write cache input (Not used)
	19	CFR status good
	20	Response code = 1 error
3	21	Response code = 5 error
	22	Response code = 7 error
	23	Response code = 7 error
3	24	Cache ID and CFR empty
	25	CFR multiple hit
	26	Identifier, cache out
	27	Cache time-out
	28	No overflow on simultaneous response bfr
	29	Fctn code valid, cache input
	30	Incremented ident, cache input
	31	MAC ROMs

PROC-835 PFSO REGISTER (80) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
	32	Rgtr file, byte 0
	33	Rgtr file, byte 1
	34	Rgtr file, byte 2
4	35	Rgtr file, byte 3
	36	Rgtr file, byte 4
	37	Rgtr file, byte 5
	38	Rgtr file, byte 6
	39	Rgtr file, byte 7
	40	Seg number
	41 through 44	I MUX, B MUX adrs
5	45	Ring parity
	46	Adrs Sel ROMS
	47	(Not used)
	48	Invalidation adrs, exchange adrs
	49	(Not used)
	50	BDP J stream PE
6	51	BDP K stream PE
	52	BDP output PE
	53	BDP cont to edit
	54	BDP branch or CYBER convert ROM
	55	(Not used)
	56	Floating-point trap ROM
	57	Exponent adrs fcfn adrs decode
	58	ROM and partial write
	59	(Not used)
7	60	Identifier from cache
	61	Immed cont ROMS
	62,63	(Not used)

PROC-835 PFS1 REGISTER (81)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 01 through 07	Cont store PE, byte 0 (Not used)
1	08 09 through 15	Cont store PE, byte 1 (Not used)
2	16 17 through 23	Cont store PE, byte 2 (Not used)
3	24 25 through 31	Cont store PE, byte 3 (Not used)
4	32 33 through 39	Cont store PE, byte 4 (Not used)
5	40 41 through 47	Cont store PE, byte 5 (Not used)
6	48 49 through 55	Cont store PE, byte 6 (Not used)
7	56 57 through 63	Cont store PE, byte 7 (Not used)

PROC-835 CCEL REGISTER (92)

Byte	Bit(s)	Description
0	00	Valid cache CCEL entry
	01	Unlogged error
	02	(Not used)
	03	PE, LRU status array cntns
04 through 06	04	(Not used)
	07	No multiple hit in tag arrays
1	08	No PE, BN in tag array, blocks 0 and 1
	09	No PE, BN in tag array, blocks 2 and 3
	10	No PE, BN in tag array, blocks 4 and 5
	11	No PE, BN in tag array, blocks 6 and 7
	12	No PE, ASID in tag array, blocks 0 and 1
	13	No PE, ASID in tag array, blocks 2 and 3
	14	No PE, ASID in tag array, blocks 4 and 5
15	No PE, ASID in tag array, blocks 6 and 7	
2	16	ASID compare, block 0
	17	ASID compare, block 1
	18	ASID compare, block 2
	19	ASID compare, block 3
	20	ASID compare, block 4
	21	ASID compare, block 5
	22	ASID compare, block 6
23	ASID compare, block 7	
3	24	BN compare, block 0
	25	BN compare, block 1
	26	BN compare, block 2
	27	BN compare, block 3
	28	BN compare, block 4
	29	BN compare, block 5
	30	BN compare, block 6
31	BN compare, block 7	

PROC-835 MCEL REGISTER (93)

Byte	Bit(s)	Description
4	32	Valid map CEl entry
	33	Unlogged error
	34 through 36	(Not used, always zero)
	37	PE, seg file tag
5	38	Multiple hit, seg file
	39	Multiple hit, page file
6	40	PE seg, file 0, pak location D06
	41	PE seg, file 1, pak location D06
	42	PE seg, file 0, pak location D07
	43	PE seg, file 1, pak location D07
	44	PE seg, file 0, pak location D08
	45	PE seg, file 1, pak location D08
	46	PE seg, file 0, pak location D09
	47	PE seg, file 1, pak location D09
7	48	PE page, file 0, pak location D06
	49	PE page, file 1, pak location D06
	50	PE page, file 2, pak location D06
	51	PE page, file 3, pak location D06
	52	PE page, file 0, pak location D07
	53	PE page, file 1, pak location D07
	54	PE page, file 2, pak location D07
	55	PE page, file 3, pak location D07
8	56	PE page, file 0, pak location D08
	57	PE page, file 1, pak location D08
	58	PE page, file 2, pak location D08
	59	PE page, file 3, pak location D08
	60	PE page, file 0, pak location D09
	61	PE page, file 1, pak location D09
	62	PE page, file 2, pak location D09
	63	PE page, file 3, pak location D09

This page left blank intentionally.

PROC-835 PTM REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00	Force bad parity to WAR, byte 0
	01	Invert adrs parity, byte 5
	02	Invert adrs parity, byte 4
	03,04	Invert seg parity
	05	Invert rgr file parity, byte 7
	06	Invert rgr file parity, byte 6
	07	Invert rgr file parity, byte 5
1	08	Force bad parity to WAR, byte 1
	09	Invert rgr file parity, byte 4
	10	Invert rgr file parity, byte 3
	11	Invert rgr file parity, byte 2
	12	Invert rgr file parity, byte 1
	13	Invert rgr file parity, byte 0
	14	Invert exponent adder ROMs parity
	15	Invert floating-point trap ROMs parity
2	16	Force bad parity to WAR, byte 2
	17 through 19	Invert seg file parity
	20	Invert adrs parity, byte 7
	21	Invert adrs parity, byte 6
	22	Invert data parity, byte 2
	23	Invert data parity, byte 1
	24	Force bad parity to WAR, byte 3
3	25	Invert data parity, byte 0
	26	Invert gen identifier/LRU cntn parity
	27	Invert ASID parity, byte 1
	28	Invert ASID parity, byte 0
	29 through 31	Invert page file parity

PROC-835 PTM REGISTER (A0) (Sheet 2 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>	
4	32	Force bad parity to WAR, byte 4	
	33 through 37	Invert page file parity	
	38	Invert seg file parity	
	39	Invert identifier/AD sel ROM parity	
5	40	Force bad parity to WAR, byte 5	
	41	Invert fctn code parity	
	42	Invert mark lines parity	
	43	Invert tag in parity	
	44	Invert adrs parity, byte 3	
	45	Invert adrs parity, byte 2	
	46	Invert adrs parity, byte 1	
47	Invert adrs parity, byte 0		
6	48	Force bad parity to WAR, byte 6	
	49	Invert data parity, byte 7	
	50	Invert data parity, byte 6	
	51	Invert data parity, byte 5	
	52	Invert data parity, byte 4	
	53	Invert data parity, byte 3	
	54	Invert BDP K stream input parity	
	55	Invert BDP J stream input parity	
	7	56	Force bad parity to WAR, byte 7
		57	Invert BDP output ROMs parity
58		Invert BDP cont ROMs parity	
59		Invert MAC ROMs parity	
60		Invert CYBER convert ROMs parity	
61		Invert lmed sel ROMs parity	
62		Invert exchange/invalidate adrs parity	
63		Invert partial-write parity	

PROC-840, 845, 850, 855, 860 DEC REGISTER (30) (Sheet 1 of 2)

<u>Byte</u>	<u>Bit(s)</u>	<u>Description</u>
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)

PROC-840, 845, 850, 855, 860 DEC REGISTER (30) (Sheet 2 of 2)

Byte	Bit(s)	Description	
4	32	(Not used 845, 855) Directs Reads/Writes of Cont Store (840, 850, 860 only)	
	33	Test mode enbl	
	34	(Not used)	
	35	Dsbl cor error to PROC-840 through 860 status summary rgtr	
	36	Page map configuration, enbl set 0	
	37	Page map configuration, enbl set 1	
	38	Page map configuration, enbl set 2	
	39	Page map configuration, enbl set 3	
	5	40	Segment map configuration, enbl set 0
		41	Segment map configuration, enbl set 1
42		Cont store sweep	
43		(Not used)	
44		Cont store bkpt enbl	
45		Instr step enbl	
46		(Not used)	
47		Dsbl detected uncor error	
6		48	Wide clock margins applied (+10 percent)
		49	Narrow clock margins applied (-10 percent)
	50	Enbl cache lookahead	
	51	Dsbl unconditional cache lookahead	
	52 through 55	Error retry limit plus parity	
	7	56	Error retry limit plus parity
		57	Cache configuration, enbl set 0
		58	Cache configuration, enbl set 1
		59	Cache configuration, enbl set 2
		60	Cache configuration, enbl set 3
61		Cache fake central mem	
62		Force real mem adrs	
63		(Not used)	

PROC-990 DEC REGISTER (30) (Sheet 1 of 3)

Byte	Bit	Due	Level 3		Level 4		Description
			Diagram	Diagram	Diagram	Diagram	
0	00		INU 3.5B	IN1 4.3-04		Dsbl IBS set 0	
	01		INU 3.5B	IN1 4.3-04		Dsbl IBS set 1	
	02		INU 3.5B	IN1 4.3-04		Dsbl IBS set 2	
	03		INU 3.5B	IN1 4.3-04		Dsbl IBS set 3	
	04		INU 3.2D	IN1 4.0-02		Set max lookahead count bit 4	
	05		INU 3.2D	IN1 4.0-02		Set max lookahead count bit 5	
	06		INU 3.2D	IN1 4.0-02		Set max lookahead count bit 6	
	07		INU 3.2D	IN1 4.0-02		Set max lookahead count bit 7	
1	08		AC1 3.27A	AC1 4.2-11		Force miss on segment map PE	
	09		AC2 3.10C	AC2 4.3-00		Force miss on page map PE	
	10		AC1 3.29C	AC1 4.2-06		Enbl segment map 0	
	11		AC1 3.29C	AC1 4.2-06		Enbl segment map 1	
	12		AC2 3.8D	AC2 4.0-07		Enbl page map set 0	
2	13		AC2 3.8D	AC2 4.0-07		Enbl page map set 1	
	14		AC2 3.8D	AC2 4.0-07		Enbl page map set 2	
	15		AC2 3.8D	AC2 4.0-07		Enbl page map set 3	
	16		PSR 3.0E	PSR 4.0-02		Enbl MC of the asynchronous error bfr	
3	17		PSR 3.8B	PSR 4.5B-03		Enbl halt on error	
	18		PSR 3.0P	PMF 4.0-08		Enbl start fctn/DUE to trigger capture bfr	
	19		DIV 3.7C	DIV 4.0-31		Div net result sel bit 0	
	20		DIV 3.7C	DIV 4.0-31		Div net result sel bit 1	
	21		DIV 3.7C	DIV 4.0-31		Div net sel for compare bit 0	
	22		DIV 3.7C	DIV 4.0-31		Div net sel for compare bit 1	
	23		DIV 3.7C	DIV 4.0-31		Enbl maint mode	
	24		OCA 3.7C	OCA 4.7-04		Dsbl stale data	
	25					(Not used)	
	26		INU 3.19A	IN2 4.0-15		Dsbl issue timer	
3	27		INU 3.19A	IN2 4.0-15		DEC timeout interval cont bit 0	
	28		INU 3.19A	IN2 4.0-15		DEC timeout interval cont bit 1	
	29		INU 3.19A	IN2 4.0-15		DEC timeout interval cont bit 2	
	30		INU 3.19A	IN2 4.0-15		DEC timeout interval cont bit 3	
	31		INU 3.19A	IN2 4.0-15		DEC timeout interval cont bit 4	

PROC-990 DEC REGISTER (30) (Sheet 2 of 3)

Byte	Bit	Due	Level 3 Diagram	Level 4 Diagram	Description
	32		AC1 3.32A	AC1 4.4-00	Enbl P left MC
	33		MAC 3.3B	MAC 4.1-05	Enbl PTM sel
	34		PMF 3.3B	PMF 4.1-02	Test event state cntrs rgtr
4	35		MAC 3.6D	MAC 4.0-20	Enbl cor error cond
	36		PSR 3.14A	PSR 4.4-04	Master set monitor mode
	37		AC1 3.29C	AC1 4.2-06	Enbl segment map MC
	38		AC2 3.8D	AC2 4.0-07	Enbl page map MC
	39		EPN 3.8A	EPN 4.13-00	Enbl initialize on MAC access
	40		PSR 3.10A	PSR 4.4-05	Initialize retry cntr set bit 0
	41		PSR 3.10A	PSR 4.4-05	Initialize retry cntr set bit 1
	42		PSR 3.10A	PSR 4.4-05	Initialize retry cntr set bit 2
	43		PSR 3.10A	PSR 4.4-05	Initialize retry cntr set bit 3
	44	*	IDU 3.21A	IDU 4.7-11	Enbl CSA bkpt halt
	45		INU 3.18B	INU 3.18B	Breakpoint enable
5	45		IDU 3.21A	IDU 4.7-11	Enbl PFS-CSA bkpt compare
	46	*	IDU 3.21C	IDU 4.7-07	Set microcode halted
			INU 3.18A		CIR purge
			EPN 3.2F		Dsbl errors
	47	*	IDU 3.8A	IDU 4.2-12	Enbl CMD error tags
			INI 3.11C		Complement of DCEP 47
			AC1 3.37B		Block DUE error
			AC2 3.27C		Dsbl PDMS
	48		OCA 3.10B,J	OCA 4.0-05	Enbl prefetch forward
	49		OCA 3.10B,J	OCA 4.0-05	Enbl prefetch reverse
	50		OCA 3.10B	OCA 4.1-04	Enbl prefetch on all stores
6	51		OCA 3.10B	OCA 4.1-04	Enbl prefetch on stores to word 0
	52		OCA 3.10B	OCA 4.1-04	Enbl prefetch on stores to word 3
	53		OCA 3.10B	OCA 4.1-04	Enbl prefetch on miss
	54		AC1 3.15B	AC1 4.0-01	Incr prefetch by 32 bytes
	55		AC1 3.15B	AC1 4.0-00	Incr prefetch by 64 bytes

PROC-990 DEC REGISTER (30) (Sheet 3 of 3)

Byte	Bit	Due	Level 3 Diagram	Level 4 Diagram	Description
	56		OCA 3.7K	OCA 4.0-04	Enbl set 0
	57		OCA 3.7K	OCA 4.0-04	Enbl set 1
	58		OCA 3.7K	OCA 4.0-04	Enbl set 2
7	59		OCA 3.7K	OCA 4.0-04	Enbl set 3
	60		INU 3.12A	INL 4.7-04	Force predict branch taken
	61		OCA 3.11B		OCA serial mode
	62		AC1 3.28B		Bypass segment map
			AC2 3.8A	AC2 4.0-024	Bypass page map
	63		PSR 3.18B	PSR 4.6A-08	PSR VMID initial value

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PFSO REGISTER (80) (Sheet 1 of 3)

Byte	Level 3 Diagram	Bit	Description
0	ICC 3.1	00	R60 after PONR MCR bit 0: uncor PE
	ICC 3.1	01	Cor/soft/bypass error, MAC opn PDM
	AC 3.15	02	AC adrs mux to LM PE, byte 2
	AC 3.15	03	AC adrs mux to LM PE, byte 3
	AC 3.15	04	AC adrs mux to LM PE, byte 4
	AC 3.15	05	AC adrs mux to LM PE, byte 5
	AC 3.15	06	AC adrs mux to LM PE, byte 6
1	AC 3.15	07	AC adrs mux to LM PE, byte 7
	AC 3.8	08	A/C stream data assy rgr PE, byte 0
	AC 3.8	09	A/C stream data assy rgr PE, byte 1
	AC 3.8	10	A/C stream data assy rgr PE, byte 2
	AC 3.8	11	A/C stream data assy rgr PE, byte 3
	AC 3.8	12	A/C stream data assy rgr PE, byte 4
	AC 3.8	13	A/C stream data assy rgr PE, byte 5
2	AC 3.8	14	A/C stream data assy rgr PE, byte 6
	AC 3.8	15	A/C stream data assy rgr PE, byte 7
	AC 3.9	16	A/C stream data bfr rgr PE, byte 0
	AC 3.9	17	A/C stream data bfr rgr PE, byte 1
	AC 3.9	18	A/C stream data bfr rgr PE, byte 2
	AC 3.9	19	A/C stream data bfr rgr PE, byte 3
	AC 3.9	20	A/C stream data bfr rgr PE, byte 4
AC 3.9	AC 3.9	21	A/C stream data bfr rgr PE, byte 5
	AC 3.9	22	A/C stream data bfr rgr PE, byte 6
	AC 3.9	23	A/C stream data bfr rgr PE, byte 7

PROC-840, 845, 850, 855, 860 PFSO REGISTER (80) (Sheet 2 of 3)

<u>Byte</u>	<u>Level 3 Diagram</u>	<u>Bit</u>	<u>Description</u>	
3	AC 3.12	24	B stream data bfr rgtr PE, byte 0	
	AC 3.12	25	B stream data bfr rgtr PE, byte 1	
	AC 3.12	26	B stream data bfr rgtr PE, byte 2	
	AC 3.12	27	B stream data bfr rgtr PE, byte 3	
	AC 3.12	28	B stream data bfr rgtr PE, byte 4	
	AC 3.12	29	B stream data bfr rgtr PE, byte 5	
4	AC 3.12	30	B stream data bfr rgtr PE, byte 6	
	AC 3.12	31	B stream data bfr rgtr PE, byte 7	
	AC 3.15	32	A/C stream ASID rgtr PE, byte 0	
	AC 3.15	33	A/C stream ASID rgtr PE, byte 1	
	AC 3.15	34	B stream ASID rgtr PE, byte 0	
	AC 3.15	35	B stream ASID rgtr PE, byte 1	
	AC 3.13	36	Address offset sel mux PE, byte 2	
	AC 3.13	37	Address offset sel mux PE, byte 3	
	AC 3.0/18	38	AC micr PE, byte 0	
	AC 3.0/18	39	AC micr PE, byte 1	
	5	AC 3.15	40	Recovery adrs rgtr PE, byte 0
		AC 3.15	41	Recovery adrs rgtr PE, byte 1
AC 3.15		42	Recovery adrs rgtr PE, byte 2	
AC 3.15		43	Recovery adrs rgtr PE, byte 3	
ALN 3.1		44	ALN soft cont data-out rgtr PE	
AC 3.2		45	AC soft cont 2 data-out rgtr PE	
AC 3.1		46	AC soft cont 1 data-out rgtr PE	
AC 3.14		47	ALN shift count rgtr PE	

PROC-840, 845, 850, 855, 860 PFSO REGISTER (80) (Sheet 3 of 3)

Byte	Level 3 Diagram	Bit	Description
6	AC 3.13/18	48	A/C stream length cntr PE
	AC 3.13/18	49	B stream length cntr PE
	AC 3.9	50	A stream data byte to BDP PE
	AC 3.12	51	B stream data byte to BDP PE
	AC 3.8	52	Store bit/all other opp sel mux PE
	ALN 3.15/24	53	Conv-to-binary data byte from BDP PE
	BDP 3.8/33	54	B stream stage 1 data rgtr PE
	BDP 3.5/33	55	A stream stage 1 data rgtr PE
	BDP 3.15/33	56	Rgtr file A adrs cntr PE
	BDP 3.15/33	57	Rgtr file B adrs cntr PE
7	BDP 3.16/33	58	Rgtr file A data PE
	BDP 3.16/33	59	Rgtr file B data PE
	BDP 3.25/33	60	Dec adder bits 10 through 17, conv-to-dec PE
	BDP 3.15/33	61	Table load limit rgtr stage 3 PE
	BDP 3.13/33	62	Common stage 7 rgtr PE
	BDP 3.11/9	63	PFS board 0 int PE

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PFS1 REGISTER (81)

Level 3

Byte	Diagram	Bit(s)	Description
0	BDP 3.14/33	00	Buffer RAM adrs cntr PE
	BDP 3.20/33	01	C stream stage 2 data fgtr PE
	BDP 3.3/33	02	Spec error RAM, X256 RAM adrs PE
	BDP 3.3/33	03	Spec error RAM, X256 RAM out data PE
	BDP 3.5/33	04	A stream stage 2 data tgtr PE
	BDP 3.8/33	05	B stream stage 2 data rgtr PE
	BDP 3.2/33	06	Aj descr PE
	BDP 3.2/33	07	AK descr PE
1	BDP 3.22/33	08	Translate RAM adrs PE
	BDP 3.22/33	09	Translate RAM output data PE
	BDP 3.23/33	10	Conv-to-binary/dec RAM adrs PE
	BDP 3.23/33	11	Conv-to-binary/dec RAM output data PE
	BDP 3.1/33	12	BDP micr byte 0 or 1 PE
	BDP 3.1/33	13	BDP micr byte 2 or 3 PE
	BDP 3.1/33	14	BDP micr byte 4 or 5 PE
	BDP 3.1/33	15	BDP micr byte 6 or 7 PE
2		16 through 23	(Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PFS2 REGISTER (82) (Sheet 1 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
	BDP 3.11/33	00	Immed data byte in scale cntr PE
	BDP 3.29/33	01	Edit mask byte rgtr PE
	LM 3.21	02	Cache adrs rgtr PE, byte 0
	LM 3.21	03	Cache adrs rgtr PE, byte 1
	LM 3.21	04	Cache adrs rgtr PE, byte 2
	LM 3.21	05	Cache adrs rgtr PE, byte 3
	LM 3.21	06	Cache adrs rgtr PE, byte 4
	LM 3.21	07	Cache adrs rgtr PE, byte 5
	LM 3.21	08	Cache write-data PE, byte 0
	LM 3.21	09	Cache write-data PE, byte 1
	LM 3.21	10	Cache write-data PE, byte 2
	LM 3.21	11	Cache write-data PE, byte 3
	LM 3.21	12	Cache write-data PE, byte 4
	LM 3.21	13	Cache write-data PE, byte 5
	LM 3.21	14	Cache write-data PE, byte 6
	LM 3.21	15	Cache write-data PE, byte 7
	LM 3.20	16	Multiple cache hit
	LM 3.20	17	Multiple cache allocate error
	LM 3.14	18	Cache tag file PE
	LM 3.14	19	Cache tag file adrs PE
	OPI 3.19	20	DAI PE: LM read data mux, direct CMC data 3
	OPI 3.19	21	DAI PE: LM read data mux, cache read data 2
	OPI 3.19	22	DAI PE: LM read data mux, real memory adrs 1
	OPI 3.19	23	DAI PE: LM read data mux, bfr CMC data 0
	LM 3.21	24	Cache write data from CPU PE
	LM 3.21	25	Cache block fill data from CM port PE
	LM 3.5/21	26	Cache adrs rgtr PE 4: cache associative tag
	LM 3.21	27	Cache mark data PE
	LM 3.21	28	Cache adrs rgtr PE: adrs mux 0: invalidate
	LM 3.21	29	Cache adrs rgtr PE: adrs mux 1: AC adrs
	LM 3.21	30	Cache adrs rgtr PE: adrs mux 2: IF adrs
	LM 3.21	31	Cache adrs rgtr PE: adrs mux 3: interrupt

PROC-840, 845, 850, 855, 860 PFS2 REGISTER (82) (Sheet 2 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
4	LM 3.3/21	32	Modified purge code (from SM) PE
	LM 3.3/21	33	LM micr PE, byte 0
	LM 3.3/21	34	LM micr PE, byte 1
		35	(Not used)
	LM 3.12	36	Page map status PE, set 0
	LM 3.12	37	Page map status PE, set 1
	LM 3.12	38	Page map status PE, set 2
	LM 3.12	39	Page map status PE, set 3
		40	Page map PE, set 0
		41	Page map PE, set 1
5	LM 3.12	42	Page map PE, set 2
	LM 3.12	43	Page map PE, set 3
	LM 3.12	44	Page frame adrs PE
		45	(Not used)
		45 through 47	
		48	Page table length rgtr PE
		49	Page table adrs rgtr PE
6	LM 3.10	50	Page offset rgtr PE
	LM 3.6	51	Page size mask PE
	LM 3.7	52	Stream mode exchange word tag PE
		53	(Not used)
		53 through 55	
		56	CMC response 2: cor error write
		57	CMC response 6: cor error read
7	LM 3.8	58	CMC response 1: uncor error write
	LM 3.8	59	CMC response 5: uncor error read
	LM 3.8	60	CMC response 7: reject
	LM 3.8	61	CMC response code: PE
	LM 3.8	62	CMC tag rgtr PE
	MAC 3.11/9	63	PFS board i int PE

PROC-840, 845, 850, 855, 860 PFS3 REGISTER (83)

Byte	Level 3 Diagram	Bit(s)	Description				
0	LM 3.21	00	Cache adrs PE, set 0				
	LM 3.21	01	Cache adrs PE, set 1				
	LM 3.21	02	Cache adrs PE, set 2				
	LM 3.21	03	Cache adrs PE, set 3				
	LM 3.21	04	Cache tag RAM PE, set 0				
	LM 3.21	05	Cache tag RAM PE, set 1				
	LM 3.21	06	Cache tag RAM PE, set 2				
1	LM 3.21	07	Cache tag RAM PE, set 3				
	OPI 3.19	08	DAI PE, cache data, set 0				
	OPI 3.19	09	DAI PE, cache data, set 1				
	OPI 3.19	10	DAI PE, cache data, set 2				
	OPI 3.19	11	DAI PE, cache data, set 3				
	OPI 3.19	12	DAI PE: DAI mux, local mem read data 3				
	OPI 3.19	13	DAI PE: DAI mux, byte load data 2				
2	OPI 3.19	14	DAI PE: DAI mux, ALN result data 1				
	OPI 3.19	15	DAI PE: DAI mux, functional unit micr 0				
		16 through 23	(Not used)				
	3		24 through 31	(Not used)			
		4		32 through 39	(Not used)		
			5		40 through 47	(Not used)	
				6		48 through 55	(Not used)
7						56 through 63	(Not used)

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PFS4 REGISTER (84) (Sheet 1 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
0	SM 3.3/5	00	Seg descr mux-out PE, set 0
	SM 3.3/5	01	Seg descr mux-out PE, set 1
	SM 3.1/5	02	Seg descr mux PE, byte 0
	SM 3.1/5	03	Seg descr mux PE, byte 1
	SM 3.1/5	04	Seg descr mux PE, byte 2
1	SM 3.1/5	05	Seg descr mux PE, byte 3
	SM 3.1/5	06	Seg descr mux PE, byte 4
	SM 3.1/5	07	Seg descr mux PE, byte 5
	SM 3.0/5	08	Seg table length PE, byte 0
	SM 3.0/5	09	Seg table length PE, byte 1
2	SM 3.0/5	10	Seg table addr rgr PE, bytes 0 and 3
	SM 3.0/5	11	Seg table addr rgr PE, bytes 1 and 2
	SM 3.1/5	12	New P rgr PE, byte 0
	SM 3.1/5	13	New P rgr PE, byte 1
	SM 3.1/5	14	New P rgr PE, byte 2
3	SM 3.1/5	15	New P rgr PE, byte 3
	SM 3.0/5	16	PVA rgr bits 4 through 7 (CBP VMID) PE
	SM 3.0/5	17	PVA rgr bits 12 through 15 (CBP R3) PE
	SM 3.0/5	18	PVA rgr PE, byte 2
	SM 3.0/5	19	PVA rgr PE, byte 3
3	SM 3.3/5	20	Seg descr mux-out PE: neither set sel
	SM 3.3/5	21	Valid status RAM error: PE or double hit
	SM 3.4/5	22	SM micr PE, byte 0
	SM 3.4/5	23	SM micr PE, byte 1
	SM 3.4/5	24	Purge code PE
3	ICP 3.1	25	Rank 32 BDP descr data type rgr PE
	ICP 3.1	26	Rank 32 j,k rgr PE
	ICP 3.0	27	Rank 50 UTP rgr PE, byte 2
	ICP 3.0	28	Rank 50 UTP rgr PE, byte 4
	ICP 3.0	29	Rank 50 UTP rgr PE, byte 5
	ICP 3.0	30	Rank 50 UTP rgr PE, byte 6
	ICP 3.0	31	Rank 50 UTP rgr PE, byte 7

PROC-840, 845, 850, 855, 860 PFS4 REGISTER (84) (Sheet 2 of 2)

Byte	Level 3 Diagram	Bit(s)	Description	
4	ICC 3.3	32	Live rgtr write-data PE, byte 0	
	ICC 3.3	33	Live rgtr write-data PE, byte 1	
	ICC 3.3	34	Rank 41 general micr PE 2, byte 3	
	ICC 3.3	35	Rank 41 general micr PE 1, byte 2	
	ICP 3.0	36	Rank 50 P rgtr PE, byte 4	
	ICC 3.0	37	Rank 50 P rgtr PE, byte 5	
	ICC 3.0	38	Rank 50 P rgtr PE, byte 6	
	ICC 3.0	39	Rank 50 P rgtr PE, byte 7	
	5	ICP 3.3	40	Rank 41 general micr PE 3 (byte 4)
ICP 3.3		41	Successful retry	
ICP 3.6		42	Deadman time-out	
ICP 3.7		43	Debug mask PE	
ICC 3.0		44	MAC opn PDM	
ICC 3.9		45	Retry cntn rgtr PE	
ICC 3.6		46	PDM during exchange (exchange mode set)	
ICC 3.7		47	Rank 50 before PONR PDM	
6		OPI 3.12	48	DAI PE 1: rgtr file write data PE, byte 0
		OPI 3.12	49	DAI PE 2: rgtr file write data PE, byte 1
	OPI 3.12	50	DAI PE 3: rgtr file write data PE, byte 2	
	OPI 3.12	51	DAI PE 4: rgtr file write data PE, byte 3	
	OPI 3.12	52	DAI PE 5: rgtr file write data PE, byte 4	
	OPI 3.12	53	DAI PE 6: rgtr file write data PE, byte 5	
	OPI 3.12	54	DAI PE 7: rgtr file write data PE, byte 6	
	OPI 3.12	55	DAI PE 8: rgtr file write data PE, byte 7	
7	OPI 3.1	56	Minipipe rank 50 rgtr file write adrs PE	
	OPI 3.5	57	Rgtr file read data rgtr PE, bytes 0 through 3	
	OPI 3.5	58	Rgtr file read data rgtr PE, bytes 4 through 7	
	OPI 3.16/19	59	CMC tag (from LM) PE	
	MAC 3.11/9	60 through 62	(Not used) PPS board 2 int PE	

PROC-840, 845, 850, 855, 860 PFS5 REGISTER (85)

Level 3

Diagram

Byte

Bit(s)

Description

Byte	Bit(s)	Description
0	OPI 3.6 00	Rank 22 P rgtr PE, byte 4
	OPI 3.6 01	Rank 22 P rgtr PE, byte 5
	OPI 3.6 02	Rank 22 P rgtr PE, byte 6
	OPI 3.6 03	Rank 22 P rgtr PE, byte 7
	OPI 3.6 04	R22 BDP descr data type field PE
	OPI 3.6 05	Rank 22 j,k field PE
	OPI 3.6 06	Rank 22 immed operand PE, byte 0
	OPI 3.6 07	Rank 22 immed operand PE, byte 1
	OPI 3.0 08	Functional unit micr PE, byte 6
	OPI 3.0 09	Functional unit micr PE, byte 7
1	OPI 3.16/19 10	Rgtr data sel write field PE, byte 0
	OPI 3.16/19 11	Rgtr data sel write field PE, byte 1
	OPI 3.16/19 12	Increment j,k field PE
	OPI 3.17 13	(Not used)
	OPI 3.17 14	Microsecond cntr PE
	OPI 3.17 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PFS6 REGISTER (86) (Sheet 1 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
0	CST 3.4 CST 3.5 CST 3.5 CST 3.1/0 CST 3.1/0	00 through 02	(Not used)
		03	Micrand adrs rgrtr PE
		04	CST write data (from MAC) PE, byte 0
		05	CST write data (from MAC) PE, byte 1
		06	MSC field rgrtr PE, byte 0
		07	MSC field rgrtr PE, byte 1
		1	CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5
09	FU micr bfr rgrtr (t23) PE, byte 1		
10	FU micr bfr rgrtr (t23) PE, byte 2		
11	FU micr bfr rgrtr (t23) PE, byte 3		
12	FU micr bfr rgrtr (t23) PE, byte 4		
13	FU micr bfr rgrtr (t23) PE, byte 5		
14	FU micr bfr rgrtr (t23) PE, byte 6		
2	CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5	15	FU micr bfr rgrtr (t23) PE, byte 7
		16	FU micr rgrtr (t31) PE, byte 0
		17	FU micr rgrtr (t31) PE, byte 1
		18	FU micr rgrtr (t31) PE, byte 2
		19	FU micr rgrtr (t31) PE, byte 3
		20	FU micr rgrtr (t31) PE, byte 4
		21	FU micr rgrtr (t31) PE, byte 5
3	CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.14 OPI 3.14	22	FU micr rgrtr (t31) PE, byte 6
		23	FU micr rgrtr (t31) PE, byte 7
		24	General micr rgrtr (t22) PE, byte 2
		25	General micr rgrtr (t22) PE, byte 3
		26	General micr rgrtr (t22) PE, byte 4
		27	General micr rgrtr (t22) PE, byte 5
		28	General micr rgrtr (t22) PE, byte 6
	CST 3.5 CST 3.14 OPI 3.14	29	General micr rgrtr (t22) PE, byte 7
		30	A-start, X-start cntnr rgrtr PE
		31	A-terminate, X-terminate cntnr rgrtr PE

PROC-840, 845, 850, 855, 860 PFS6 REGISTER (86) (Sheet 2 of 2)

Byte	Level 3 Diagram	Bit(s)	Description	
4	MAC 3.1/8	32	Maint chan out rgtr (to IOU) PE	
	MAC 3.8	33	Maint chan input: write data or fcfn word PE	
	MAC 3.0/8	34	Maint chan input: data fanout PE	
	MAC 3.0/8	35	Read data (to maint chan out rgtr) mux PE	
	MAC 3.6/8	36	Reference ROM adrs PE	
	MAC 3.5/8	37	Address translation mux PE	
	MAC 3.6/8	38	reference ROM data PE	
	OPI 3.14	39	N cntr rgtr PE	
	5	IP 3.1/4	40	First level instr C170 odd RAM A PE
		IP 3.1/4	41	First level instr C170 even RAM A PE
IP 3.1/4		42	First level instr C180 RAM A PE	
IP 3.3/4		43	IB12 P rgtr, byte 4	
IP 3.3/4		44	IB12 P rgtr, byte 5	
IP 3.3/4		45	Rank 12 instr bfr opcode	
IP 3.3/4		46	IB12 instr mux bits 3, 12 through 15, 24	
IP 3.3/4		47	IB12 instr mux bits 16 through 23	
6		IP 3.1/4	48	First level instr C170 odd RAM B PE
		IP 3.1/4	49	First level instr C170 even RAM B PE
	IP 3.1/4	50	First level instr C180 RAM B PE	
	IP 3.3/4	51	IB12 P rgtr, byte 6	
	IP 3.3/4	52	IB12 P rgtr, byte 7	
	IP 3.3/4	53	IB12 P instr mux bits 33 through 40	
	IP 3.3/4	54	IB12 P instr mux bits 25 through 32	
			55	(Not used)
	7	IP 3.5	56	Branch adrs A rgtr PE, byte 0
		IP 3.5	57	Branch adrs A rgtr PE, byte 1
IP 3.5		58	Branch adrs A rgtr PE, byte 2	
IP 3.5		59	Branch adrs A rgtr PE, byte 3	
IP 3.5		60	Branch adrs B rgtr PE, byte 1	
IP 3.5		61	Branch adrs B rgtr PE, byte 2	
IP 3.5		62	Branch adrs B rgtr PE, byte 3	
MAC 3.11/9		63	PFS board 3 internal PE	

PROC-840, 845, 850, 855, 860 PFS7 REGISTER (87)

Byte	Level 3 Diagram	Bit(s)	Description
0	IF 3.5/4	00	Branch adrs addr input PE, byte 0
	IF 3.5/4	01	Branch adrs addr input PE, byte 1
	IF 3.5/4	02	Branch adrs addr input PE, byte 2
	IF 3.5/4	03	Branch adrs addr input PE, byte 3
	IF 3.5	04	Branch adrs rgr PE, byte 4
	IF 3.5	05	Branch adrs rgr PE, byte 5
	IF 3.5	06	Branch adrs rgr PE, byte 6
	IF 3.5	07	Branch adrs rgr PE, byte 7
1	IF 3.2	08	IB02 PE, byte 0; Instr mux bits 3, 12 through 15, 24
	IF 3.2	09	IB02 PE, byte 1; Instr mux bits 16 through 23
	IF 3.2	10	IB02 PE, byte 2; Instr mux bits 24 through 32
	IF 3.2	11	IB02 PE, byte 3; Instr mux bits 33 through 40
	IF 3.3	12	IB11 PE, byte 0; Instr mux bits 3, 12 through 15, 24
	IF 3.3	13	IB11 PE, byte 1; Instr mux bits 16 through 23
	IF 3.3	14	IB11 PE, byte 2; Instr mux bits 24 through 32
	IF 3.3	15	IB11 PE, byte 3; Instr mux bits 33 through 40
2		16 through 23	(Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PFS8 REGISTER (88) (Sheet 1 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
0	IF 3.0/4	00	Instr assy rgrt PE, byte 0
	IF 3.0/4	01	Instr assy rgrt PE, byte 1
	IF 3.0/4	02	Instr assy rgrt PE, byte 2
	IF 3.0/4	03	Instr assy rgrt PE, byte 3
	IF 3.0/4	04	Instr assy rgrt PE, byte 4
	IF 3.0/4	05	Instr assy rgrt PE, byte 5
	IF 3.0/4	06	Instr assy rgrt PE, byte 6
1	IF 3.0/4	07	Instr assy rgrt PE, byte 7
	IF 3.0/4	08	Parcel 3 save rgrt PE, byte 0
	IF 3.0/4	09	Parcel 3 save rgrt PE, byte 1
	IF 3.4	10	Pe mux PE, byte 0
	IF 3.4	11	Pe mux PE, byte 1
	IF 3.4	12	Pe mux PE, byte 2
	IF 3.4	13	Pe mux PE, byte 3
2	ALN 3.2/24	14	Multiply/divide minor cycle cont rgrt PE, byte 0
	ALN 3.2/24	15	Multiply/divide minor cycle cont rgrt PE, byte 1
	ALN 3.13/24	16	C rgrt data PE, byte 0
	ALN 3.13/24	17	C rgrt data PE, byte 1
	ALN 3.13/24	18	C rgrt data PE, byte 2
	ALN 3.13/24	19	C rgrt data PE, byte 3
	ALN 3.13/24	20	C rgrt data PE, byte 4
3	ALN 3.13/24	21	C rgrt data PE, byte 5
	ALN 3.13/24	22	C rgrt data PE, byte 6
	ALN 3.13/24	23	C rgrt data PE, byte 7
	ALN 3.14/24	24	B rgrt data PE, byte 0
	ALN 3.14/24	25	B rgrt data PE, byte 1
	ALN 3.14/24	26	B rgrt data PE, byte 2
	ALN 3.14/24	27	B rgrt data PE, byte 3
	ALN 3.14/24	28	B rgrt data PE, byte 4
	ALN 3.14/24	29	B rgrt data PE, byte 5
	ALN 3.14/24	30	B rgrt data PE, byte 6
	ALN 3.14/24	31	B rgrt data PE, byte 7

PROC-840, 845, 850, 855, 860 PFS8 REGISTER (88) (Sheet 2 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
4	ALN 3.10	32	Large adder input PE, byte 0
	ALN 3.10	33	Large adder input PE, byte 1
	ALN 3.10	34	Large adder input PE, byte 2
	ALN 3.10	35	Large adder input PE, byte 3
	ALN 3.10	36	Large adder input PE, byte 4
	ALN 3.10	37	Large adder input PE, byte 5
	ALN 3.10	38	Large adder input PE, byte 6
	ALN 3.10	39	Large adder input PE, byte 7
	ALN 3.10	40	Large adder input PE, byte 8
	ALN 3.10	41	Large adder input PE, byte 9
5	ALN 3.10	42	Large adder input PE, byte 10
	ALN 3.10	43	Large adder input PE, byte 11
	ALN 3.10	44	Large adder byte 0 carry error
	ALN 3.10	45	Large adder byte 1 carry error
	ALN 3.10	46	Large adder byte 2 carry error
	ALN 3.10	47	Large adder byte 3 carry error
	ALN 3.10	48	Large adder byte 4 carry error
6	ALN 3.10	49	Large adder byte 5 carry error
	ALN 3.10	50	Large adder byte 6 carry error
	ALN 3.10	51	Large adder byte 7 carry error
	ALN 3.10	52	Large adder byte 8 carry error
	ALN 3.10	53	Large adder byte 9 carry error
	ALN 3.10	54	Large adder byte 10 carry error
	ALN 3.10	55	Large adder byte 11 carry error
7	ALN 3.4/24	56,57	(Not used)
	ALN 3.4/24	58	Shift count (from AC) PE, byte 0
	ALN 3.16/24	59	Shift count (from AC) PE, byte 1
	ALN 3.16/24	60	Multiply final adder carry error, byte 0
	ALN 3.16/24	61	Multiply final adder carry error, byte 1
	MAC 3.11/9	62	(Not used)
	MAC 3.11/9	63	PFS board 4 int PE

PROC-840, 845, 850, 855, 860 PFS9 REGISTER (89)

Byte	Level 3 Diagram	Bit(s)	Description
0	ALN 3.16/24	00	Multiply final adder carry error, byte 2
	ALN 3.16/24	01	Multiply final adder carry error, byte 3
	ALN 3.16/24	02	Multiply final adder carry error, byte 4
	ALN 3.16/24	03	Multiply final adder carry error, byte 5
	ALN 3.16/24	04	Multiply final adder carry error, byte 6
	ALN 3.16/24	05	Multiply final adder carry error, byte 7
	ALN 3.16/24	06	Multiply final adder carry error, byte 8
	ALN 3.16/24	07	(Not used)
1	ALN 3.0/24	08	ALN micr PE, byte 0
	ALN 3.0/24	09	ALN micr PE, byte 1
	ALN 3.0/24	10	ALN micr PE, byte 2
	ALN 3.0/24	11	ALN micr PE, byte 3
	ALN 3.0/24	12	ALN micr PE, byte 4
	ALN 3.0/24	13	ALN micr PE, byte 5
	ALN 3.0/24	14	ALN micr PE, byte 6
	ALN 3.3/24	15	ALN micr PE, byte 7
2		16 through 23	(Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

This page left blank intentionally.

PROC-840, 845, 850, 855, 860 PTM REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description
	00	Address cont, data to length cntr
	01	Address cont, 8-bit address
	02	Address cont, ALN shift count
0	03	BDP, AJ port formatting
	04	BDP, AK port formatting
	05	BDP, scan rgttr file adrs
	06	BDP, spec error ROM adrs
	07	BDP, encode
	08	IC, test retry hardware
	09	Address cont, mark lines
	10	Local mem, page offset
1	11	Local mem, seg/page identifier
	12	Operand issue, write adrs pipeline input
	13	Operand issue, data subfctn sel
	14	Operand issue, literal data
	15	Instr fetch, instr decode muxes
	16	ALN, force C rgttr PE
	17	ALN, force shift fault
	18	MAC, MAC data output
2	19	CMC partial parity dsbl
	20	CSU partial parity dsbl
	21	(Not used)
	22	Purge adrs cntr parity invert
	23	Page map status parity invert, set 0
	24	Page map status parity invert, set 1
	25	Page map status parity invert, set 2
	26	Page map status parity invert, set 3
3	27	Tag file parity invert
	28	Local mem tag to CMC parity invert
	29	CMC response code parity invert
	30,31	Local mem, RNA

PROC-840, 845, 850, 855, 860 PTM REGISTER (AO) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32,33	Local mem, RMA
	34	Local mem, fcfn code
	35	Operand issue, (companion with bit 13)
4	36	Operand issue, force PE on RDSW to instr cntr
	37	Operand issue, force PE on microsecond cntr
	38	(Not used)
	39	Force cache set 1 allocate
	40	Force tag file 0 valid
	41	Force tag file 1 valid
	42	Force tag file 2 valid
5	43	Force LM tag PE
	44	Force minipipe PE
	45 through 47	(Not used)
6	48 through 55	(Always zero)
7	56 through 63	(Always zero)

PROC-990 PFSO REGISTER (80) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
0	00		PSR 3.11F	PSR 4.5B-02		PSR 4.5B-02	Detected uncor error	151-2B5FU-B01
	01		PSR 3.11F	PSR 4.5B-02		PSR 4.5B-02	Corrected error	151-2B5FU-B01
	02		MAC 3.0A	MAC 4.0-03		MAC 4.0-03	IOU data PE	0FVH-1D1-EL
	03		MAC 3.8B	MAC 4.1-03		MAC 4.1-03	Read mux PE	CB-1D1-H09
	04		MAC 3.6B	MAC 4.1-09		MAC 4.1-09	Initial cont store adcs rgtr, byte 0	CE-1D1-J11
	05		MAC 3.6B	MAC 4.1-09		MAC 4.1-09	Initial cont store adcs rgtr, byte 1	CE-1D1-J11
	06		MAC 3.6B	MAC 4.1-09		MAC 4.1-09	Control store bkpt rgtr, byte 0	CE-1D1-K11
1	07		MAC 3.6B	MAC 4.1-09		MAC 4.1-09	Control store bkpt rgtr, byte 1	CE-1D1-K11
	08		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 0	CE-1D1-G15
	09		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 1	CE-1D1-G15
	10		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 2	CE-1D1-H15
	11		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 3	CE-1D1-H15
	12		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 4	CE-1D1-J15
	13		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 5	CE-1D1-J15
2	14		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 6	CE-1D1-K15
	15		MAC 3.7A	MAC 4.1-08		MAC 4.1-08	MAC copy data out rgtr, byte 7	CE-1D1-K15
	16		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 0	CB-1D1-G14
	17		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 1	CB-1D1-H14
	18		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 2	CB-1D1-J14
	19		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 3	CB-1D1-K14
	20		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 4	CB-1D1-G13
3	21		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 5	CB-1D1-H13
	22		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 6	CB-1D1-J13
	23		MAC 3.7B	MAC 4.1-10		MAC 4.1-10	MAC disassy rgtr, byte 7	CB-1D1-K13
	24	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 0	CB-1D1-A15
	25	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 1	CB-1D1-A15
	26	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 2	CE-1D1-A13
	27	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 3	CE-1D1-A13
	28	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 4	CE-1D1-A12
	29	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 5	CE-1D1-A12
	30	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 6	CE-1D1-A11
	31	I	MAC 3.4B	MAC 4.1-04		MAC 4.1-04	Copy data in rgtr, byte 7	CE-1D1-A11

PROC-990 PFSO REGISTER (80) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3		Description	PRU
			Diagram	Diagram		
4	32		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 0	CE-ID1-A01
	33		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 1	CE-ID1-A01
	34		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 2	CE-ID1-A03
	35		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 3	CE-ID1-A03
6	36		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 4	CE-ID1-A04
	37		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 5	CE-ID1-A04
	38		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 6	CE-ID1-A05
	39		MAC 3.4A	MAC 4.1-05	MAC Assy rgr, byte 7	CE-ID1-A05
5	40	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 0	CB-IC1-A08
	41	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 1	CB-IC1-A09
	42	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 2	CB-IC1-B08
	43	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 3	CB-IC1-C07
	44	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 4	CB-IC1-P07
	45	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 5	CB-IC1-P08
	46	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 6	CB-IC1-G08
7	47	I	RGU 3.8B	RGU 4.19-00	History file X output data rgr, byte 7	CB-IC1-H09
	48	I	RGU 3.8B	RGU 4.19-00	History file A output data rgr, byte 2	CB-IC1-B09
	49	I	RGU 3.8B	RGU 4.19-00	History file A output data rgr, byte 3	CB-IC1-C09
	50	I	RGU 3.8B	RGU 4.19-00	History file A output data rgr, byte 4	CB-IC1-D07
	51	I	RGU 3.8B	RGU 4.19-00	History file A output data rgr, byte 5	CB-IC1-D08
	52	I	RGU 3.8B	RGU 4.19-00	History file A output data rgr, byte 6	CB-IC1-G09
	53	I	RGU 3.8B	RGU 4.19-00	History file A output data rgr, byte 7	CB-IC1-H10
8	54	I	RGU 3.8B	RGU 4.19-00	History file mem P-right, byte 0	CU-IC1-F12
	55	I	RGU 3.8B	RGU 4.19-00	History file mem P-right, byte 1	CU-IC1-F12
	56	I	RGU 3.8B	RGU 4.19-00	History file mem P-right, byte 2	CU-IC1-F12
	57	I	RGU 3.8B	RGU 4.19-00	History file mem P-right, byte 3	CU-IC1-F12
9	58	I	RGU 3.8B	RGU 4.19-00	History file mem MAC or IDU enter sel (Not used)	CU-IC1-F12
	59					
	60		IDU 3.21A	IDU 4.7-11	PFS-CSA bkpt compare	CU-ID5-D11
	61		IDU 3.21A	IDU 4.7-11	CSA bkpt halt	CU-ID5-D11
63	62	I	IDU 3.21A	IDU 4.7-09	CSA sequencing error	DGAH-2D3-GL
	63	I	IDU 3.17P	IDU 4.6-02	CS/CW memory access error validation	HE-2D2-R09B

PROC-990 PFS1 REGISTER (81) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
0	00		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 0	CU-1D1-C04	
	01		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 1	CU-1D5-C04	
	02		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 2	CU-1D5-D05	
	03		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 3	CU-1D5-E04	
	04		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 4	CU-1D5-E04	
	05		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 5	CU-1D5-E04	
	06		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 6	CU-1D5-F04	
1	07		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 7	CU-1D5-F04	
	08		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 8	CU-1D5-G03	
	09		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 9	CU-1D5-G03	
	10		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 10	CU-1D5-H03	
	11		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 11	CU-1D5-H03	
	12		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 12	CU-1D5-J03	
	13		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 13	CU-1D5-J03	
2	14		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 14	CU-1D5-K03	
	15		IDU 3.20C	IDU 4.7-04	MAC write data	assy rgrtr PE, byte 15	CU-1D5-K03	
	16	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 8 or SM mem check 0	AP-2D2-J11	
	17	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 9 or SM mem check 1	AP-2D2-J11	
	18	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 10 or SM mem check 2	AP-2D2-J11	
	19	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 11 or SM mem check 3	AP-2D2-J11	
	20	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 12 or SM mem check 4	AP-2D2-J09	
3	21	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 13 or SM mem check 5	AP-2D2-J09	
	22	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 14 or SM mem check 6	AP-2D2-J09	
	23	P,I	IDU 3.8A	IDU 4.2-10	CST data PE	byte 15 or SM mem check 7	AP-2D2-J09	
	24	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 0	or 16	AP-2D2-J11	
	25	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 1	or 17	AP-2D2-J11	
	26	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 2	or 18	AP-2D2-J11	
	27	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 3	or 19	AP-2D2-J11	
4	28	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 4	or 20	AP-2D2-J09	
	29	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 5	or 21	AP-2D2-J09	
	30	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 6	or 22	AP-2D2-J09	
	31	P,I	IDU 3.8A	IDU 4.2-10	CST data PE, byte 7	or 23	AP-2D2-J09	

PROC-990 PFS1 REGISTER (81) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
4	32	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 0	CU-1D5-K07		
	33	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 3	CU-1D5-K07		
	34	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 6	CU-1D5-K07		
	35	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 9	CU-1D5-K07		
	36	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 12	CU-1D5-K07		
	37	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 15	CU-1D5-K07		
	38	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 18	CU-1D5-C08		
	39	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 21	CU-1D5-C08		
	40	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 1	CU-1D5-K07		
5	41	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 4	CU-1D5-K07		
	42	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 7	CU-1D5-K07		
	43	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 10	CU-1D5-K07		
	44	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 13	CU-1D5-K07		
	45	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 16	CU-1D5-C08		
	46	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 19	CU-1D5-C08		
	47	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 22	CU-1D5-C08		
	48	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 2	CU-1D5-K07		
	49	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 5	CU-1D5-K07		
6	50	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 8	CU-1D5-K07		
	51	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 11	CU-1D5-K07		
	52	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 14	CU-1D5-K07		
	53	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 17	CU-1D5-C08		
	54	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 20	CU-1D5-C08		
	55	I	IDU 3.8A	IDU 4.2-13	CIR cont word PE, byte 23	CU-1D5-C08		
	56	I	IDU 3.14B	IDU 4.4-01	CWD BDP descr PE, byte 0	CB-2D1-G03		
	57	I	IDU 3.14B	IDU 4.4-01	CWD BDP descr PE, byte 1	CB-2D1-H03		
	58	I	IDU 3.14B	IDU 4.4-01	CWD BDP descr PE, byte 2	CB-2D1-J03		
7	59	I	IDU 3.14B	IDU 4.4-01	CWD BDP descr PE, byte 3	CB-2D1-K03		
	60	I	IDU 3.8A	IDU 4.2-13	CIR BDP descr PE, byte 0	CU-1D5-F12		
	61	I	IDU 3.8A	IDU 4.2-13	CIR BDP descr PE, byte 1	CU-1D5-F12		
	62	I	IDU 3.8A	IDU 4.2-13	CIR BDP descr PE, byte 2	CU-1D5-F12		
	63	I	IDU 3.8A	IDU 4.2-13	CIR BDP descr PE, byte 3	CU-1D5-F12		

PROC-990 PFS2 REGISTER (82) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
0	00		IDU 3.7A	IDU 4.2-00	CSA P-rgtr PE, byte 4		CGAH-2D2-GL	
	01		IDU 3.7A	IDU 4.2-00	CSA P-rgtr PE, byte 5		CGAH-2D2-GU	
	02		IDU 3.7A	IDU 4.2-00	CSA P-rgtr PE, byte 6		CGAH-2D2-FL	
	03		IDU 3.7A	IDU 4.2-00	CSA P-rgtr PE, byte 7		CGAH-2D2-FU	
	04		IDU 3.7C	IDU 4.2-00	CSD P-rgtr PE, byte 4		CGAH-2D2-GL	
	05		IDU 3.7C	IDU 4.2-00	CSD P-rgtr PE, byte 5		CGAH-2D2-GU	
	06		IDU 3.7C	IDU 4.2-00	CSD P-rgtr PE, byte 6		CGAH-2D2-FL	
1	07		IDU 3.7C	IDU 4.2-00	CSD P-rgtr PE, byte 7		CGAH-2D2-FU	
	08		IDU 3.11E	IDU 4.5B-03	CWA P-rgtr PE, byte 4		CU-2D3-K14	
	09		IDU 3.11E	IDU 4.5C-03	CWA P-rgtr PE, byte 5		CU-2D3-K14	
	10		IDU 3.11E	IDU 4.5F-03	CWA P-rgtr PE, byte 6		CU-2D3-K13	
	11		IDU 3.11E	IDU 4.5E-03	CWA P-rgtr PE, byte 7		CU-2D3-K13	
	12	I	IDU 3.8A	IDU 4.5H-03	CIR P-rgtr PE, byte 4		OGAH-2D2-EL	
	13	I	IDU 3.8A	IDU 4.5G-03	CIR P-rgtr PE, byte 5		OGAH-2D2-EU	
2	14	I	IDU 3.8A	IDU 4.5F-03	CIR P-rgtr PE, byte 6		OGAH-2D2-DL	
	15	I	IDU 3.8A	IDU 4.5E-03	CIR P-rgtr PE, byte 7		OGAH-2D2-DU	
	16		IDU 3.7A	IDU 4.2-00	CSA UTP rgtr PE, byte 0		OGAH-2D2-EL	
	17		IDU 3.7A	IDU 4.2-00	CSA UTP rgtr PE, byte 1		OGAH-2D2-EU	
	18		IDU 3.7A	IDU 4.2-00	CSA UTP rgtr PE, byte 2		OGAH-2D2-DL	
	19		IDU 3.7A	IDU 4.2-00	CSA UTP rgtr PE, byte 3		OGAH-2D2-DU	
	20		IDU 3.11E	IDU 4.5D-03	CWA UTP rgtr PE, byte 0		CU-2D3-A15	
3	21		IDU 3.11E	IDU 4.5C-03	CWA UTP rgtr PE, byte 1		CU-2D3-A15	
	22		IDU 3.11E	IDU 4.5B-03	CWA UTP rgtr PE, byte 2		CU-2D3-B15	
	23		IDU 3.11E	IDU 4.5A-03	CWA UTP rgtr PE, byte 3		CU-2D3-B15	
	24	I	IDU 3.8A	IDU 4.5D-03	CIR instr rgtr PE, byte 0			
	25	I	IDU 3.8A	IDU 4.5C-03	CIR instr rgtr PE, byte 1			
	26	I	IDU 3.8A	IDU 4.5B-03	CIR instr rgtr PE, byte 2			
	27	I	IDU 3.8A	IDU 4.5A-03	CIR instr rgtr PE, byte 3			
0	28		IDU 3.7A	IDU 4.2-01	CSA instr rgtr PE, byte 0			
	29		IDU 3.7A	IDU 4.2-01	CSA instr rgtr PE, byte 1			
	30		IDU 3.7A	IDU 4.2-01	CSA instr rgtr PE, byte 2			
	31		IDU 3.7A	IDU 4.2-01	CSA instr rgtr PE, byte 3			

PROC-990 PFS2 REGISTER (82) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	PRU
4	32		IDU 3.7C	IDU 4.2-01	CSD instr rctr PE, byte 0	CE-2D3-H05
	33		IDU 3.7C	IDU 4.2-01	CSD instr rctr PE, byte 1	CE-2D3-H05
	34		IDU 3.7C	IDU 4.2-01	CSD instr rctr PE, byte 2	CE-2D3-J05
	35		IDU 3.7C	IDU 4.2-01	CSD instr rctr PE, byte 3	CU-2D3-J05
6	52		IDU 3.7A	IDU 4.2-02	CSA last/only BDP descr PE, byte 0	HE-2D1-H11B
	53		IDU 3.7A	IDU 4.2-02	CSA last/only BDP descr PE, byte 1	HE-2D1-H11B
	54		IDU 3.7A	IDU 4.2-02	CSA last/only BDP descr PE, byte 2	HE-2D1-H11B
	55		IDU 3.7A	IDU 4.2-02	CSA last/only BDP descr PE, byte 3	HE-2D1-H11B
7	60		IDU 3.11C	IDU 4.2-04	CWA last/only BDP descr PE, byte 0	CE-2D3-R13
	61		IDU 3.11C	IDU 4.2-04	CWA last/only BDP descr PE, byte 1	CE-2D3-R13
	62		IDU 3.11C	IDU 4.2-04	CWA last/only BDP descr PE, byte 2	CE-2D3-B14
	63		IDU 3.11C	IDU 4.2-04	CWA last/only BDP descr PE, byte 3	CE-2D3-B14
5	41		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 0	CE-2D3-J03
	42		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 1	CE-2D3-J03
	43		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 2	CE-2D3-H03
	44		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 3	CE-2D3-H03
6	50		IDU 3.11B	IDU 4.2-04	CWA first BDP descr PE, byte 0	CE-2D1-J12
	51		IDU 3.11B	IDU 4.2-04	CWA first BDP descr PE, byte 1	CE-2D1-J12
	52		IDU 3.11B	IDU 4.2-04	CWA first BDP descr PE, byte 2	CE-2D1-J13
	53		IDU 3.11B	IDU 4.2-04	CWA first BDP descr PE, byte 3	CE-2D1-J13
4	36	I	IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 0	CE-2D3-C14
	37	I	IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 1	CE-2D3-C14
	38	I	IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 2	CE-2D3-C15
	39	I	IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 3	CE-2D3-C15
4	40		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 0	CE-2D3-J04
	41		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 1	CE-2D3-J04
	42		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 2	CE-2D3-H04
	43		IDU 3.7A	IDU 4.2-02	CSA first BDP descr PE, byte 3	CE-2D3-H04
4	36		IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 0	CE-2D1-H12
	37		IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 1	CE-2D1-H12
	38		IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 2	CE-2D1-H12
	39		IDU 3.11D	IDU 4.2-05	CWA instr rctr PE, byte 3	CE-2D1-H12

PROC-990 PFS3 REGISTER (83) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	PRU
	00 through 02				(Not used)	
	03	I	BDP 3.3A	BDP 4.0-08	SC right invalid operand	FT-1C2-EL
	04	I	BDP 3.3A	BDP 4.0-08	SC left invalid operand	FT-1C2-EU
	05		BDP 3.1B	BDP 4.0-03	LSU mark line PE	CE-1B2-J13
	06	P,I	BDP 3.4A	BDP 4.1-00	SVA-byte number rgrtr PE	CU-1C2-P12
	07		BDP 3.1B	BDP 4.3-02	Mark lines rgrtr PE	CU-1C2-B14
	08		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 0	CE-1C2-F04
	09		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 1	CE-1C2-F05
	10		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 2	CE-1C2-G03
1	11		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 3	CE-1C2-G04
	12		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 4	CE-1C2-G05
	13		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 5	CE-1C2-G06
	14		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 6	CE-1C2-H04
	15		BDP 3.5A	BDP 4.1-02	AJ BFR B rgrtr PE, byte 7	CE-1C2-H05
	16		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 0	CE-1C1-F04
	17		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 1	CE-1C2-F05
	18		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 2	CE-1C2-G03
2	19		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 3	CE-1C2-G04
	20		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 4	CE-1C2-G05
	21		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 5	CE-1C2-G06
	22		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 6	CE-1C2-H04
	23		BDP 3.5A	BDP 4.1-02	AJ BFR A rgrtr PE, byte 7	CE-1C2-H05
	24		BDP 3.7A	BDP 4.1-08	Ak BFR B/immed byte/scale count rgrtr PE	CE-1C2-G10
	25		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 1	CE-1C2-F09
	26		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 2	CE-1C2-F10
3	27		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 3	CE-1C2-G08
	28		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 4	CE-1C2-G09
	29		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 5	CE-1C2-G10
	30		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 6	CE-1C2-J11
	31		BDP 3.7A	BDP 4.1-08	Ak BFR B rgrtr PE, byte 7	CE-1C2-H09

PROC-990 PFS3 REGISTER (83) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	PRU
4	32		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 0	CE-1C2-D14
	33		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 1	CE-1C2-D14
	34		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 2	CE-1C2-C14
	35		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 3	CE-1C2-C14
4	36		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 4	CE-1C2-C15
	37		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 5	CE-1C2-C15
	38		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 6	CE-1C2-D15
	39		BDP 3.7A	BDP 4.1-08	Ak BFR A rgrt PE, byte 7	CE-1C2-D15
5	40	P, I	BDP 3.9A	BDP 4.2-00	Aj descr rgrt PE	CU-1C2-J01
	41	P, I	BDP 3.9A	BDP 4.2-00	Ak descr rgrt PE	CU-1C2-J02
	42		BDP 3.10B	BDP 4.2-02	Aj subtrahend PE	CB-1C2-A03
	43		BDP 3.10C	BDP 4.2-03	Ak subtrahend PE	CB-1C2-A05
5	44		BDP 3.11A	BDP 4.2-04	Aj length count PE	AM-1C2-B01
	45	P, I	BDP 3.11B	BDP 4.2-05	Aj length decrementor PE	CA-1C2-A02
	46		BDP 3.112A	BDP 4.2-06	Ak length count PE	CE-1C2-C04
	47		BDP 3.112B	BDP 4.2-07	Ak length decrementor PE	CA-1C2-B05
6	48		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 0	CB-1C2-J13
	49		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 1	CB-1C2-J14
	50		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 2	CB-1C2-J15
	51		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 3	CB-1C2-H13
6	52		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 4	CB-1C2-H14
	53		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 5	CB-1C2-H15
	54		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 6	CB-1C2-G14
	55		BDP 3.113B	BDP 4.3-00	BDP data result mux rgrt PE, byte 7	CB-1C2-G15
7	56	I	BDP 3.16E	BDP 4.4-03	Soft cont B1 data PE	FT-1C2-EU
	57	I	BDP 3.16E	BDP 4.4-03	Soft cont B2 data PE	FT-1C2-EL
	58		BDP 3.14E	BDP 4.3-04	Convert byte, overflow byte rgrt B PE	CE-1B2-H03
	59		BDP 3.14B	BDP 4.3-04	Convert byte, overflow byte rgrt B PE	CE-1B2-H03
7	60	I	BDP 3.15A	BDP 4.4-00	BDP micr rgrt bits 0-2 PE	CE-1C2-A07
	61	I	BDP 3.15A	BDP 4.4-00	BDP micr rgrt bits 3-9 PE	CE-1C2-A07
	62	I	BDP 3.16B	BDP 4.4-03	Soft cont mem adrs PE board 1	HA-1C2-C08B
	63	I	BDP 3.16B	BDP 4.4-03	Soft cont mem adrs PE board 2	HA-1C2-C08B

PROC-990 PFS4 REGISTER (84) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
0	00	I	SCX 3.0E	SCX 4.0-04	IMU/FPU compare error	CE-1B4-R15
	01	P	DIV 3.19B	DIV 4.0-49	Div network compare error	AF-1A3-A01
	02	P/I	IMU 3.3B	IMU 4.0-05	PE on byte from Bdp	HB-1A4-B14
1	03 through 07				(Not used)	
2	16 through 15				(Not used)	
3	24 through 31				(Not used)	
32					(Not used)	
33		I	AC2 3.4C	AC2 4.4-02	Score wait DUE	CU-2A3-D14
34			AC2 3.27A	AC2 4.4-00	Rank 6 and backup of error cond PE	CB-2A5-C05
35		I	AC2 3.2E	AC2 4.4-02	Invalid SCM4 read	CU-2A3-D14
36			AC2 3.19C	AC2 4.4-00	Port A tag PE	CE-2A5-E01
37		I	AC2 3.5A	AC2 4.4-01	SCM4 fctn PE	HE-2A5-C02B
38		I	AC2 3.27B	AC2 4.7-02	Page MAP multiple hit	CU-2A4-F12
39		I	AC2 3.2B	AC2 4.7-02	SCM4 PE	CU-2A4-F12
40			AC2 3.18C	AC2 4.6-01	Port A RMA PE, byte 4	CB-2A5-B15
41			AC2 3.18C	AC2 4.6-01	Port A RMA PE, byte 5	CB-2A5-C15
42			AC2 3.18C	AC2 4.6-01	Port A RMA PE, byte 6	CB-2A5-C10
43			AC2 3.18C	AC2 4.6-01	Port A RMA PE, byte 7	CB-2A5-E15
44			AC2 3.17B	AC2 4.7-04	Port B RMA PE, byte 4	HA-2A5-H15B
45			AC2 3.17B	AC2 4.7-04	Port B RMA PE, byte 5	CU-2A5-C01
46			AC2 3.17B	AC2 4.7-04	Port B RMA PE, byte 6	CU-2A5-C01
47			AC2 3.17B	AC2 4.7-04	Port B RMA PE, byte 7	HA-2A5-H15A

PROC-990 PFS4 REGISTER (84) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
6	48		AC2 3.23B	AC2 4.8-02	Port C RMA PE, byte 4	CB-2A5-F15
	49		AC2 3.23B	AC2 4.8-02	Port C RMA PE, byte 5	CB-2A5-E13
	50		AC2 3.23B	AC2 4.8-02	Port C RMA PE, byte 6	CB-2A5-D11
	51		AC2 3.23B	AC2 4.8-02	Port C RMA PE, byte 7	CB-2A5-E12
	52	I	AC2 3.15A	AC2 4.8-05	Port C SVA cntr PE, byte 4	CU-2A5-F09
7	53	I	AC2 3.15A	AC2 4.8-05	Port C SVA cntr PE, byte 5	HE-2A5-C06B
	54	I	AC2 3.15A	AC2 4.8-05	Port C SVA cntr PE, byte 6	HE-2A5-C06B
	55	I	AC2 3.15A	AC2 4.8-05	Port C SVA cntr PE, byte 7	HE-2A5-C06B
8	56	I	AC2 3.19D	AC2 4.6-00	Port A length cntr PE, byte 0	HA-2A5-D01A
	57	I	AC2 3.19D	AC2 4.6-00	Port A length cntr PE, byte 1	CU-2A5-F09
	58	I	AC2 3.22D	AC2 4.8-00	Port C length cntr PE, byte 0	CU-2A5-F09
	59	I	AC2 3.22D	AC2 4.8-00	Port C length cntr PE, byte 1	CU-2A5-F09
	60		AC2 3.22B	AC2 4.8-08	Store tag PE	CB-2A5-G07
	61		AC2 3.16B	AC2 4.3-04	Rank 6 page frame adrs bits 31-38 PE	CE-2A5-D12
	62		AC2 3.16B	AC2 4.3-04	Rank 6 page frame adrs bits 39-46 PE	CE-2A5-D12
	63		AC2 3.16B	AC2 4.3-04	Rank 6 page frame adrs bits 47-54 PE	CE-2A5-E14

PROC-990 PFSS REGISTER (85) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
0	00		AC2 3.13B	AC2 4.9-01	Page table adrs PE, bits 40-47	HA-2A5-A15A
	01		AC2 3.13B	AC2 4.9-01	Page table adrs PE, bits 48-51	HA-2A5-A15A
	02		AC2 3.14A	AC2 4.0-01	Rank 5 SVA PE, byte 2	CE-2A3-B10
	03		AC2 3.14A	AC2 4.0-01	Rank 5 SVA PE, byte 3	CE-2A3-B10
	04		AC2 3.14A	AC2 4.0-01	Rank 4 SVA PE, byte 4	CE-2A3-B11
	05		AC2 3.14A	AC2 4.0-01	Rank 4 SVA PE, byte 5	CE-2A3-B12
	06		AC2 3.14A	AC2 4.0-01	Rank 4 SVA PE, byte 6	CE-2A3-B13
1	07		AC2 3.14A	AC2 4.0-01	Rank 4 SVA PE, byte 7	CE-2A3-B13
	08		AC2 3.13B	AC2 4.9-01	Page table length PE	RA-2A5-A15B
	09	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 0	CE-2A3-P14
	10	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 2	CE-2A3-P09
	11	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 3	CE-2A3-P10
	12	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 4	CE-2A3-P11
	13	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 5	CE-2A3-P12
2	14	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 6	CE-2A3-P13
	15	I	AC2 3.14D	AC2 4.4-01	Rank 6 SVA PE, byte 7	CE-2A3-F15
	16		AC2 3.29A	AC2 4.0-01	Rank 5 ring and seg number, byte 2	CE-2A3-F03
	17		AC2 3.29A	AC2 4.0-01	Rank 5 ring and seg number, byte 3	CE-2A3-F03
	18		AC2 3.15A	AC2 4.8-01	Port C SVA PE, byte 2	CE-2A3-A07
	19		AC2 3.15A	AC2 4.8-01	Port C SVA PE, byte 3	CE-2A3-A07
	20		AC2 3.15A	AC2 4.8-01	Port C SVA PE, byte 4	CE-2A3-F04
3	21		AC2 3.15A	AC2 4.8-01	Port C SVA PE, byte 5	CE-2A3-F04
	22		AC2 3.15A	AC2 4.8-01	Port C SVA PE, byte 6	CE-2A3-F05
	23		AC2 3.15A	AC2 4.8-01	Port C SVA PE, byte 7	CE-2A3-F05
	24		AC2 3.29B	AC2 4.4-01	Rank 6 ring and seg number PE, byte 2	CE-2A3-A09
	25		AC2 3.29B	AC2 4.4-01	Rank 6 ring and seg number PE, byte 3	CE-2A3-A10
	26	I	AC2 3.5A	AC2 4.4-01	LSU micr length bits 0-7, 48	CE-2A3-F04
	27	I	AC2 3.5A	AC2 4.4-01	LSU micr length bits 8-15, 49	CE-2A5-F05
4	28	I	AC2 3.5A	AC2 4.4-01	LSU micr length bits 16-23, 50	CE-2A5-F06
	29	I	AC2 3.5A	AC2 4.4-01	LSU micr length bits 24-31, 51	CE-2A5-F03
	30	I	AC2 3.5A	AC2 4.4-01	LSU micr length bits 32-37, 56-57, 66	CE-2A5-K01
	31	I	AC2 3.5A	AC2 4.4-01	LSU micr length bits 58-65, 67	CE-2A5-K02

PROC-990 PFSS REGISTER (85) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	PRU
32			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 0	CU-2A3-F02
33			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 1	CU-2A3-E02
34			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 2	CU-2A3-D02
35			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 3	CU-2A3-C02
36			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 4	CU-2A3-B02
37			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 5	CU-2A3-A01
38			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 6	CU-2A3-B01
39			AC2 3.30B	AC2 4.11-01	MAC write or table read PE, byte 7	CU-2A4-A02
40			AC2 3.30B	AC2 4.11-01	Alternate PTE PE, byte 5	CE-2A4-A01
41			AC2 3.30B	AC2 4.11-01	Alternate PTE PE, byte 6	CE-2A4-B01
42			AC2 3.30B	AC2 4.11-01	Alternate PTE PE, byte 7	CE-2A4-A02
43			AC2 3.13A	AC2 4.9-00	Seg page ID PE, byte 2	CU-2A3-A15
44			AC2 3.13A	AC2 4.9-00	Seg page ID PE, byte 3	CU-2A3-B15
45			AC2 3.13A	AC2 4.9-00	Seg page ID PE, byte 4	CU-2A3-B15
46			AC2 3.13A	AC2 4.9-00	Seg page ID PE, byte 5	CU-2A3-B15
47			AC2 3.13A	AC2 4.9-00	Page ID PE, byte 6	CU-2A4-B08
48			AC2 3.29F	AC2 4.10-00	Debug mask rgr PE	CU-2A5-F09
49			AC2 3.6A	AC2 4.10-02	Page size mask PE	CU-2A3-P09
50			AC2 3.29C	AC2 4.10-01	Data results, ring and seg number, byte 2	CE-2A3-E05
51			AC2 3.29C	AC2 4.10-01	Data results, ring and seg number, byte 3	CE-2A3-E06
52			AC2 3.29C	AC2 4.10-01	Data results sel PE, byte 4	CE-2A5-A01
53			AC2 3.29C	AC2 4.10-01	Data results sel PE, byte 5	CE-2A5-B01
54			AC2 3.29C	AC2 4.10-01	Data results sel PE, byte 6	CE-2A5-B02
55			AC2 3.29C	AC2 4.10-01	Data results sel PE, byte 7	CE-2A5-E11
56			AC2 3.21A	AC2 4.7-05	Port B miss tag PE, byte 0	CB-2A5-J01
57			AC2 3.21A	AC2 4.7-05	Port B miss tag PE, byte 1	CB-2A5-J02
58			AC2 3.21A	AC2 4.7-05	Port B miss tag PE, byte 3	CB-2A5-J04
59			AC2 3.21A	AC2 4.7-05	Port B miss tag PE, byte 4	CB-2A5-J05
60	I		AC2 3.10B	AC2 4.7-02	Pe, page map page 0	CU-2A4-N12
61	I		AC2 3.10B	AC2 4.7-02	Pe, page map page 1	HE-2A4-H01B
62	I		AC2 3.10B	AC2 4.7-02	Pe, page map page 2	CU-2A4-H12
63	I		AC2 3.10B	AC2 4.7-02	Pe, page map page 3	HE-2A4-H01B

PROC-990 PFS6 REGISTER (86) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
0	00	P,I	BP3 3.1A	BP3 4.0-03	BP3 micr rgtr PE, byte 0 or 1		CU-1D2-B01	
	01	P,I	BP3 3.1A	BP3 4.0-03	BP3 micr rgtr PE, byte 2 or 3		CU-1D2-H01	
	02	P,I	BP3 3.1A	BP3 4.0-03	BP3 micr rgtr PE, byte 4 or 5		CU-1D2-J01	
	03	P,I	BP3 3.1A	BP3 4.0-03	BP3 micr rgtr PE, byte 6 or 7		CU-1D2-K01	
	04	P,I	BP3 3.11A	BP3 4.0-02	Immed byte PE		HA-1D2-H03A	
	05	P,I	BP3 3.14B	BP3 4.3-02	BFR adrs PE		HA-1D2-K10B	
06	P,I	BP3 3.15B	BP3 4.4-00	Rgtr file A adrs PE		HA-1D2-H03A		
	P,I	BP3 3.15F	BP3 4.4-00	Rgtr file B adrs PE		HA-1D2-G10A		
08	P,I	BP3 3.16C	BP3 4.4-01	Rgtr file A PE		HA-1D2-F06A		
	P,I	BP3 3.29E	BP3 4.9-04	Edit mask PE		CN-1D2-AU		
	P,I	BP3 3.25B	BP3 4.10-00	Convert to dec PE		CN-1D2-K11		
	P,I	BP3 3.20A	BP3 4.5-00	C stream stage 2 data PE		CN-1D2-D04		
	P,I	BP3 3.2A	BP3 4.0-00	Aj descr PE		CU-1D2-H02		
1	11	P,I	BP3 3.2A	BP3 4.0-00	Aj descr PE		CU-1D2-H02	
	12	P,I	BP3 3.2D	BP3 4.0-00	AK descr PE		CU-1D2-J02	
	13	P,I	BP3 3.5C	BP3 4.1-04	A stream stage 2 data PE		CL-1D2-BU	
	14	P,I	BP3 3.5C	BP3 4.1-04	B stream stage 2 data PE		CL-1D2-BU	
	15	P,I	BP3 3.8C	BP3 4.2-04	B stream stage 2 data PE		CL-1D2-CU	
2	16	P,I	BP3 3.13B	BP3 4.3-01	Common stage 7 data PE		CB-1D2-D08	
	17	P,I	BP3 3.15A	BP3 4.4-01	Table load limit rgtr PE		CB-1D2-F13	
	18	P,I	BP3 3.16D	BP3 4.4-01	Rgtr file B PE		CU-1D2-F09	
	19	P,I	BP3 3.23C	BP3 4.6-05	Binary/dec RAM adrs PE		AF-1D2-AL	
	20	P,I	BP3 3.22C	BP3 4.6-05	Translate RAM adrs PE		AF-1D2-AL	
21	P,I	BP3 3.3B	BP3 4.11-05	Spec error or mult by 256 adrs PE		AF-1D2-BL		
	P,I	BP3 3.3B	BP3 4.11-05	Spec error or mult by 256 RAM output PE		AF-1D2-BL		
	P,I	BP3 3.5C	BP3 4.1-01	A stream stage 1 data PE		CL-1D2-BU		
24	P,I	BP3 3.22C	BP3 4.6-05	Translate RAM data PE		AF-1D2-AL		
	P,I	BP3 3.22E	BP3 4.6-05	Binary/dec RAM data PE		AF-1D2-AL		
	P,I	BP3 3.8C	BP3 4.2-01	B stream stage 1 data PE		CL-1D2-CU		
	I	CMC 3.32A	CM4 4.4X-02	PW adrs PE		HF-3D1-J10B		
	I	AC1 3.27F	CM3 4.2-02	Maint rgtr write data PE		0PFB-3A1-EU		
3	27	I	BP3 3.36B	AC1 4.7-00	SCM 2 PE		CE-2A1-H11	
	28	I	BP3 3.37C	AC1 4.7-01	SCM 3 PE		CU-2A1-J09	
	29	I	BP3 3.37B	AC1 4.7-03	Rank 4 soft cont rgtr PE		CU-2A1-K11	
	30	I	BP3 3.37C	AC1 4.7-01	SCM 3 PE		CU-2A1-J09	
	31	I	BP3 3.37B	AC1 4.7-03	Rank 4 soft cont rgtr PE		CU-2A1-K11	

PROC-990 PFS6 REGISTER (86) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU	
4	32	I	AC1 3.15B	AC1 4.0-0	Transfer Count PE	CE-2A2-E01	
	33	I	AC1 3.17A	AC1 4.0-2	Instr descr rgrt PE, byte 0	CE-2A2-C01	
	34	I	AC1 3.17A	AC1 4.0-2	Instr descr rgrt PE, byte 1	CE-2A2-C01	
	35	I	AC1 3.17A	AC1 4.0-2	Instr descr rgrt PE, byte 2	CE-2A2-J01	
	36	I	AC1 3.15C	AC1 4.0-2	BDP descr, bytes 0 and 1	CE-2A2-H01	
	37	I	AC1 3.15C	AC1 4.0-2	BDP descr, bytes 2 and 3	CE-2A2-H01	
	38	I	AC1 3.15C	AC1 4.0-2	BDP descr, bytes 4 and 5	CE-2A2-C02	
	39	I	AC1 3.15C	AC1 4.0-2	BDP descr, bytes 6 and 7	CE-2A2-C02	
	5	40	I	AC1 3.0D	AC1 4.7-0	M1 micr rgrt PE, byte 1	CE-2A1-D13
		41	I	AC1 3.0D	AC1 4.7-0	M1 micr rgrt PE, byte 2	CE-2A1-D13
42		I	AC1 3.0D	AC1 4.7-0	M1 micr rgrt PE, byte 3	CE-2A1-D13	
43		I	AC1 3.0D	AC1 4.7-0	M1 micr rgrt PE, byte 4	CE-2A1-D13	
44		I	AC1 3.16A	AC1 4.0-1	P right rgrt PE, byte 4	CE-2A2-G01	
45		I	AC1 3.16A	AC1 4.0-1	P right rgrt PE, byte 5	CE-2A2-G01	
46		I	AC1 3.16A	AC1 4.0-1	P right rgrt PE, byte 6	CE-2A2-J02	
47		I	AC1 3.16A	AC1 4.0-1	P right rgrt PE, byte 7	CE-2A2-J02	
6		48	I	AC1 3.18D	AC1 4.0-5	SVA byte number mux/rgrt PE, byte 4	CB-2A2-D09
		49	I	AC1 3.18D	AC1 4.0-5	SVA byte number mux/rgrt PE, byte 5	CB-2A2-R09
	50	I	AC1 3.18D	AC1 4.0-5	SVA byte number mux/rgrt PE, byte 6	CB-2A2-F09	
	51	I	AC1 3.18D	AC1 4.0-5	SVA byte number mux/rgrt PE, byte 7	CB-2A2-G09	
	52	I	AC1 3.18D	AC1 4.0-5	SVA byte number bfr rgrt PE, byte 4	CB-2A2-B03	
	53	I	AC1 3.18D	AC1 4.0-5	SVA byte number bfr rgrt PE, byte 5	CB-2A2-B03	
	54	I	AC1 3.18D	AC1 4.0-5	SVA byte number bfr rgrt PE, byte 6	CE-2A2-B04	
	55	I	AC1 3.18D	AC1 4.0-5	SVA byte number bfr rgrt PE, byte 7	CB-2A2-B04	
	7	56	I	AC1 3.18A	AC1 4.0-9	Byte number holding rgrt PE, byte 4	CB-2A2-D10
		57	I	AC1 3.18A	AC1 4.0-9	Byte number holding rgrt PE, byte 5	CB-2A2-E10
58		I	AC1 3.18A	AC1 4.0-9	Byte number holding rgrt PE, byte 6	CB-2A2-F10	
59		I	AC1 3.18A	AC1 4.0-9	Byte number holding rgrt PE, byte 7	CB-2A2-G11	
60		I	AC1 3.19C	AC1 4.2-14	Incr adder operand B rgrt PE, byte 4	CU-2A1-H09	
61		I	AC1 3.19C	AC1 4.2-14	Incr adder operand B rgrt PE, byte 5	CU-2A1-H09	
62		I	AC1 3.19C	AC1 4.2-14	Incr adder operand B rgrt PE, byte 6	CU-2A1-H09	
63		I	AC1 3.19C	AC1 4.2-14	Incr adder operand B rgrt PE, byte 7	CU-2A1-H09	

PROC-990 PFS7 REGISTER (87) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Description	FRU	
			Diagram	Diagram			
0	00	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA adder PE, byte 4	CU-2A1-A10	
	01	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA adder PE, byte 5	CU-2A1-A10	
	02	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA adder PE, byte 6	CU-2A1-A10	
	03	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA adder PE, byte 7	CU-2A1-A10	
	04	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA carry error, byte 5	CU-2A1-A10	
	05	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA carry error, byte 6	CU-2A1-A10	
	06	I	AC1 3.37A	AC1 4.7-01	Seg descr RMA carry error, byte 7	CU-2A1-A10	
1	07	I	AC1 3.22A	AC1 4.1-02	Length rgr PE	CU-2A2-J10	
	08	I	AC1 3.37B	AC1 4.7-03	Rank 4 seg descr rgr PE, byte 4	CU-2A1-K11	
	09	I	AC1 3.37B	AC1 4.7-03	Rank 4 seg descr rgr PE, byte 5	CU-2A1-K11	
	10	I	AC1 3.34E	AC1 4.4-10	Rank 4 seg descr rgr PE, byte 7	CE-2A1-D13	
	11	I	AC1 3.17A	AC1 4.0-02	Instr descr rgr PE copy 2, byte 2	CU-2A2-J01	
	12	I	AC1 3.23G	AC1 4.7-01	Seg table length rgr PE, bits 4-7	CU-2A1-A10	
	13	I	AC1 3.23G	AC1 4.7-01	Seg table length rgr/comparator, bits 4-11	CU-2A1-A10	
	14	I	AC1 3.37C	AC1 4.7-01	Rank 3 fctn code rgr/bfr PE, byte 0	CU-2A1-J09	
	15	I	AC1 3.37B	AC1 4.7-03	SCM 4 fctn code rgr PE, byte 0	CU-2A1-K11	
	2	16	I	AC1 3.3A	AC1 4.5-10	LSU tag rank 3 rgr/bfr PE, bits 5-12	CE-2A1-H14
		17	I	AC1 3.4A	AC1 4.5-12	Rank 5 LSU tag rgr PE, byte 0	CU-2A1-C09
		18	I	AC1 3.4A	AC1 4.5-12	Rank 5 LSU tag rgr PE, byte 1	CU-2A1-C09
		19	I	AC1 3.4A	AC1 4.5-12	Rank 5 LSU tag rgr PE, byte 3	CU-2A1-D08
		20	I	AC1 3.37B	AC1 4.7-03	Vector length rank 4 rgr PE, bits 58-65	CU-2A1-L11
21		I	AC1 3.4A	AC1 4.5-13	Rank 5 LSU tag rgr PE, byte 0	CU-2A1-C08	
3	22	I	AC1 3.4A	AC1 4.5-13	Rank 5 LSU tag rgr PE, byte 1	CU-2A1-C08	
	23	I	AC1 3.4A	AC1 4.5-13	Rank 5 LSU tag rgr PE, byte 3	CU-2A1-D08	
3	24	I	AC1 3.7A	AC1 4.5-06	SCM 2 invalid fctn code	CU-2B2-D03	
	25	I	AC1 3.10A	AC1 4.5-07	SCM 3 invalid fctn code	CU-2B2-D03	
	26	I	AC1 3.36B	AC1 4.7-00	P left rgr ring and seg PE, byte 2	CE-2A1-H11	
	27	I	AC1 3.36B	AC1 4.7-00	P left rgr ring and seg PE, byte 3	CE-2A1-H11	
	28	I	AC1 3.37B	AC1 4.7-03	Ring/seg rgr rank 4 PE, byte 2	CU-2A1-K11	
	29	I	AC1 3.37B	AC1 4.7-03	Ring/seg rgr rank 4 PE, byte 3	CU-2A1-K11	
	30	I	AC1 3.24C	AC1 4.2-01	Rank 3 ring and seg rgr PE, byte 2	CE-2B2-D02	
	31	I	AC1 3.24C	AC1 4.2-01	Rank 3 ring and seg rgr PE, byte 3	CE-2B2-D01	

PROC-990 PFS7 REGISTER (87) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
32			AC1 3.24A	AC1 4.2-03	Ring/seg hold rgr PE, byte 2	CE-2B2-J03
33			AC1 3.24A	AC1 4.2-03	Ring/seg hold rgr PE, byte 3	CE-2B2-J03
34			AC1 3.4B	AC1 4.5-12	Rank 5 length rgr PE, bits 50-57	CU-2A1-E10
35			AC1 3.4B	AC1 4.5-12	Rank 5 length rgr PE, bits 58-65	CU-2A1-E10
4			AC1 3.32A	AC1 4.7-00	P left rgr keys PE, byte 0	CE-2A1-E11
36		I	AC1 3.32A	AC1 4.7-00	P left rgr keys PE, byte 1	CE-2A1-E10
37		I	AC1 3.32A	AC1 4.7-00	P left rgr or seg PE, byte 2	CE-2A1-E11
38		I	AC1 3.32A	AC1 4.7-00	P left rgr or seg PE, byte 3	CE-2A1-E10
39		I	AC1 3.32A	AC1 4.7-00	P left rgr or seg PE, byte 3	CE-2A1-E10
40		I	AC1 3.34E	AC1 4.4-10	Seg number hold rgr PE, byte 2	HE-2A1-E15A
41		I	AC1 3.34E	AC1 4.4-10	Seg number hold rgr PE, byte 3	HE-2A1-E15A
42		I	AC1 3.34E	AC1 4.4-10	Ring number hold rgr PE, byte 2	CE-2A1-D13
43		I	AC1 3.37C	AC1 4.7-01	Port B length cntr PE, bits 0-7	CU-2A1-J09
44		I	AC1 3.26A	AC1 4.2-10	ASID holding rgr PE, byte 2	CE-2B2-G12
45		I	AC1 3.26A	AC1 4.2-10	ASID holding rgr PE, byte 3	CE-2B2-G12
46		I	AC1 3.37B	AC1 4.7-03	ASID rgr rank 4 PE, byte 2	CU-2A1-K11
47		I	AC1 3.37B	AC1 4.7-03	ASID rgr rank 4 PE, byte 3	CU-2A1-K11
48		I	AC1 3.34E	AC1 4.4-10	Global key hold rgr PE, byte 0	CE-2A1-D13
49		I	AC1 3.37C	AC1 4.7-01	RAC and FLC rgr and comparator PE, byte 5	CU-2A1-J09
50		I	AC1 3.37C	AC1 4.7-01	RAC and FLC rgr and comparator PE, byte 6	CU-2A1-J09
6		I	AC1 3.37C	AC1 4.7-01	RAC and FLC rgr and comparator PE, bits 56-60	CU-2A1-J09
51		I	AC1 3.34C	AC1 4.4-10	Local key hold rgr PE, byte 7	HE-2A1-E15A
52		I	AC1 3.34C	AC1 4.4-10	Local key hold rgr PE, byte 7	HE-2A1-E15A
53		I	AC1 3.37C	AC1 4.7-01	RAC and FLC rgr and comparator PE, byte 5	CU-2A1-J09
54		I	AC1 3.37C	AC1 4.7-01	RAC and FLC rgr and comparator PE, byte 6	CU-2A1-J09
55		I	AC1 3.37C	AC1 4.7-01	RAC and FLC rgr and comparator PE, bits 56-60	CU-2A1-J09
56		I	AC1 3.31E	AC1 4.2-02	Segment map 1 PE	CU-2B2-D03
57		I	AC1 3.31D	AC1 4.2-11	Segment map 0 PE	CU-2B2-D12
7		I	AC1 3.37C	AC1 4.7-02	Multiple segment map bits	CU-2B2-A11
58		I	AC1 3.37C	AC1 4.7-01	Port B length cntr PE, bits 8-15	CU-2B2-A11
59		I	AC1 3.37C	AC1 4.7-01	Port B length cntr PE, bits 8-15	CU-2B2-A11
60					(Not used)	

60 through 63

PROC-990 PFS8 REGISTER (88) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	PRU	
0	00	through 07			(Not used)		
1	08	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 0	CB-2C4-B11	
	09	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 1	CB-2C4-C11	
	10	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 2	CB-2C4-D11	
	11	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 3	CB-2C4-E11	
	12	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 4	CB-2C4-F11	
	13	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 5	CB-2C4-G11	
	14	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 6	CB-2C4-H11	
	15	I	LSU 3.22C	LSU 4.0-02	Load BDP mux/rgtr PE, byte 7	CB-2C4-J11	
	2	16	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 0	CB-2C4-B15
		17	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 1	CB-2C4-C15
		18	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 2	CB-2C4-D15
		19	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 3	CB-2C4-E15
		20	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 4	CB-2C4-F15
		21	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 5	CB-2C4-H15
		22	I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 6	CB-2C4-J15
23		I	LSU 3.22A	LSU 4.0-02	Load state mux/rgtr PE, byte 7	CB-2C4-K15	
3		24	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 0	CU-2C4-D08	
		25	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 1	CU-2C4-D08	
		26	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 2	CU-2C4-D08	
		27	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 3	CU-2C4-D08	
		28	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 4	CU-2C4-D08	
		29	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 5	CU-2C4-D08	
		30	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 6	CU-2C4-D08	
	31	LSU 3.30B	LSU 4.0-05	A data bfr output rgtr PE, byte 7	CU-2C4-K10		

PROC-990 PFS8 REGISTER (88) (Sheet 2 of 2)

Byte	Bit(s)	Dir	Level 3		Description	FRU
			Diagram	Diagram		
4	32		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 0	CU-2C4-A09
	33		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 1	CU-2C4-A09
	34		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 2	CU-2C4-A10
	35		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 3	CU-2C4-A10
	36		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 4	CU-2C4-A11
	37		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 5	CU-2C4-A11
	38		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 6	CU-2C4-A12
	39		LSU 3.308	LSU 4.0-05	A data bfr output rgrt 1, byte 7	CU-2C4-A12
	5	40		LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 0
41			LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 1	CU-2A1-E08
42			LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 2	CU-2A1-E07
43			LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 3	CU-2A1-E07
44			LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 4	CU-2A1-E07
45			LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 5	CU-2A1-E07
46			LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 6	CU-2A1-E07
6	47		LSU 3.308	LSU 4.0-04	A data bfr output rgrt 2, byte 7	CU-2A1-E07
	48	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 0	CU-2C4-H03
	49	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 1	CU-2C4-H03
	50	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 2	CU-2C4-K08
	51	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 3	CU-2C4-K08
	52	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 4	CU-2C4-H03
	53	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 5	CU-2C4-K08
7	54	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 6	CU-2C4-K08
	55	I	LSU 3.20A	LSU 4.0-00	B data bfr output rgrt, byte 7	CU-2C4-K08
	56	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 0	CU-2C4-K08
	57	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 1	CU-2C4-K08
	58	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 2	CU-2C4-K08
	59	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 3	CU-2C4-K08
	60	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 4	CU-2C4-K08
8	61	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 5	CU-2C4-K08
	62	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 6	CU-2C4-K08
	63	I	LSU 3.20C	LSU 4.0-00	B input data rgrt, byte 7	CU-2C4-K08

Byte	Bit(s)	Dir	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
0	00	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 0	CU-2C3-All	
	01	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 1	CU-2C3-All	
	02	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 2	CU-2C3-All	
	03	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 3	CU-2C3-All	
	04	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 4	CU-2C3-All	
	05	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 5	CU-2C3-All	
	06	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 6	CU-2C3-All	
1	07	I	LSU 3.20F	LSU 4.0-01	LSU 4.0-01	Load X rgtr PE, byte 7	CU-2C3-All	
	08		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 0	CU-2B4-D15	
	09		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 1	CU-2B4-D15	
	10		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 2	CU-2B4-D15	
	11		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 3	CU-2B4-D15	
	12		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 4	CU-2B4-D15	
	13		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 5	CU-2B4-D15	
2	14		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 6	CU-2B4-D15	
	15		LSU 3.43B	LSU 4.1-01	LSU 4.1-01	Store data input mux/rgtr, byte 7	CU-2B4-D15	
	16		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 0	CU-2B4-D15	
	17		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 1	CU-2B4-D15	
	18		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 2	CU-2B4-D15	
	19		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 3	CU-2B4-D15	
	20		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 4	CU-2B4-D15	
3	21		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 5	CU-2B4-D15	
	22		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 6	CU-2B4-D15	
	23		LSU 3.54B	LSU 4.1-07	LSU 4.1-07	Store data output PE, byte 7	CU-2B4-D15	
	24		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 0	CB-2B4-H05	
	25		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 1	CB-2B4-H06	
	26		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 2	CB-2B4-H07	
	27		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 3	CB-2B4-H08	
	28		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 4	CB-2B4-H10	
	29		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 5	CB-2B4-H11	
	30		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 6	CB-2B4-H12	
	31		LSU 3.50B	LSU 4.1-03	LSU 4.1-03	Store data mux/rgtr 3 PE, byte 7	CB-2B4-H13	

PROC-990 PFS9 REGISTER (89) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
4	32	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 0	CU-2C4-A08		
	33	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 1	CU-2C4-A08		
	34	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 2	CU-2C4-A07		
	35	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 3	CU-2C4-A07		
5	36	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 4	CU-2C4-B07		
	37	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 5	CU-2C4-B07		
	38	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 6	CU-2C4-B08		
	39	I	LSU 3.23G	LSU 4.4-00	Load A input data rgr PE, byte 7	CU-2C4-B08		
6	40	I	LSU 3.24A	LSU 4.4-01	170 RAC rgr PE, byte 0	CU-2C4-B02		
	41	I	LSU 3.24A	LSU 4.4-01	170 RAC rgr PE, byte 1	CU-2C4-B02		
	42	I	LSU 3.24A	LSU 4.4-01	170 RAC rgr PE, byte 2	CU-2C4-B01		
	43	I	LSU 3.24A	LSU 4.4-01	170 RAC rgr PE, byte 3	CU-2C4-B01		
7	44	I	LSU 3.24C	LSU 4.4-01	170 temporary rgr PE, byte 0	CU-2C4-A02		
	45	I	LSU 3.24C	LSU 4.4-01	170 temporary rgr PE, byte 1	CU-2C4-A02		
	46	I	LSU 3.24C	LSU 4.4-01	170 temporary rgr PE, byte 2	CU-2C4-A01		
	47	I	LSU 3.24C	LSU 4.4-01	170 temporary rgr PE, byte 3	CU-2C4-A01		
8	48	I	LSU 3.54B	LSU 4.1-07	Mark output PE	CU-2B4-G12		
	49	I	LSU 3.51C	LSU 4.5-08	BDP mark lines rgr PE	CU-2B5-ED5		
	50	I	LSU 3.5A	LSU 4.9-04	Hit bfr input rgr PE, byte 6	CB-2C2-G01		
	51	I	LSU 3.5A	LSU 4.9-04	Hit bfr input rgr PE, byte 7	CB-2C2-H01		
9	52	I	LSU 3.5A	LSU 4.9-04	Hit bfr input rgr PE, byte 8	CB-2C2-G02		
	53	I	LSU 3.5A	LSU 4.9-04	Hit bfr input rgr PE, byte 9	CB-2C2-H02		
	54	I	LSU 3.5A	LSU 4.9-04	Hit bfr input rgr PE, byte 10	CB-2C2-G03		
	55	I	LSU 3.5A	LSU 4.9-04	Hit bfr input rgr PE, byte 11	CB-2C2-H03		
10	56	I	LSU 3.39C	LSU 4.5-00	BDP store cont rgr PE	CU-2B4-F06		
	57	I	LSU 3.4B	LSU 4.9-09	BDP load cont input rgr PE	CU-2C2-A09		
	58	I	LSU 3.5A	LSU 4.9-04	Hit bfr output rgr PE, byte 6	CU-2C2-C11		
	59	I	LSU 3.5A	LSU 4.9-04	Hit bfr output rgr PE, byte 7	CU-2C2-C11		
11	60	I	LSU 3.5A	LSU 4.9-04	Hit bfr output rgr PE, byte 8	CU-2C2-A10		
	61	I	LSU 3.5A	LSU 4.9-04	Hit bfr output rgr PE, byte 9	CU-2C2-A10		
	62	I	LSU 3.5A	LSU 4.9-04	Hit bfr output rgr PE, byte 10	CU-2C2-A06		
	63	I	LSU 3.5A	LSU 4.9-04	Hit bfr output rgr PE, byte 11	CU-2C2-A06		

PROC-990 PFSA REGISTER (8A) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
0	00	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 0	CU-2C2-J15
	01	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 1	CU-2C2-J15
	02	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 2	CU-2C2-J15
	03	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 3	CU-2C2-J15
	04	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 4	CU-2C2-J15
	05	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 5	CU-2C2-J15
	06	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 6	CU-2C2-J15
1	07	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 7	CU-2C2-J15
	08	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 8	CU-2C2-J15
	09	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 9	CU-2C2-J15
	10	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 10	CU-2C2-J15
	11	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 11	CU-2C2-J15
	12	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 12	CU-2C2-J15
	13	I	LSU 3.8A	LSU 4.3-04	Load cont 1 PE, byte 13	CU-2C2-J15
2	14	I	LSU 3.36B	LSU 4.9-02	Vector cont input rgrt PE	CR-2C2-C03
	15	I	LSU 3.2D	LSU 4.9-08	Illegal soft cont adrs	HE-2C2-A12B
	16	I	LSU 3.8A	LSU 4.3-03	IDU cont rgrt PE, byte 0	CU-2C3-G04
	17	I	LSU 3.8A	LSU 4.3-03	IDU cont rgrt PE, byte 1	CU-2C3-G04
	18	I	LSU 3.8A	LSU 4.3-03	IDU cont rgrt PE, byte 2	CU-2C3-G03
	19	I	LSU 3.8A	LSU 4.3-03	IDU cont rgrt PE, byte 3	CU-2C3-G03
	20	I	LSU 3.8A	LSU 4.3-03	IDU cont rgrt PE, byte 12	CU-2C3-G05
3	21	I	LSU 3.8A	LSU 4.3-04	ACU load cont rgrt PE, byte 6	CU-2C3-G02
	22	I	LSU 3.8A	LSU 4.3-04	ACU load cont rgrt PE, byte 7	CU-2C3-G02
	23	I	LSU 3.8A	LSU 4.3-04	ACU load cont rgrt PE, byte 8	CU-2C3-G06
	24	I	LSU 3.32A	LSU 4.12-01	Vector tag input rgrt PE, byte 0	CU-2A1-F05
	25	I	LSU 3.32A	LSU 4.12-01	Vector tag input rgrt PE, byte 1	CU-2A1-F05
	26	I	LSU 3.0A	LSU 4.9-00	IDU load conts input rgrt PE, byte 0	CU-2C2-J06
	27	I	LSU 3.0A	LSU 4.9-00	IDU load conts input rgrt PE, byte 12	CU-2C2-J07
3	28	I	LSU 3.0A	LSU 4.9-00	IDU load conts input rgrt PE, byte 13	CU-2C2-J07
	29	I	LSU 3.0A	LSU 4.9-00	IDU load conts input rgrt PE, byte 14	CU-2C2-J05
	30	I	LSU 3.0A	LSU 4.9-00	IDU load conts input rgrt PE, byte 15	CU-2C2-J05
	31	I	LSU 3.0A	LSU 4.9-00	IDU load conts input rgrt PE, byte 16	CU-2C2-J05

PROC-990 PFSA REGISTER (8A) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
4	32	I	LSU 3.33A	LSU 4.12-02	Vector tag output	rgtr PE, byte 0	CU-2C4-D02	
	33	I	LSU 3.33A	LSU 4.12-02	Vector tag output	rgtr PE, byte 1	CU-2C4-D02	
	34	I	LSU 3.1C	LSU 4.9-01	ACU B load cont	bfr 0 error 4	0EZH-2C2-BU	
	35	I	LSU 3.1C	LSU 4.9-01	ACU B load cont	bfr 0 error 5	0EZH-2C2-BU	
	36	I	LSU 3.1C	LSU 4.9-01	ACU B load cont	bfr 0 error 6	0EZH-2C2-BU	
	37	I	LSU 3.1C	LSU 4.9-01	ACU B load cont	bfr 1 error 4	0EZH-2C2-BL	
	38	I	LSU 3.1C	LSU 4.9-01	ACU B load cont	bfr 1 error 5	0EZH-2C2-BL	
	39	I	LSU 3.1C	LSU 4.9-01	ACU B load cont	bfr 1 error 6	0EZH-2C2-BL	
	5	40	I	LSU 3.1C	LSU 4.9-01	Soft cont mem 0	input rgtr error 0	0EZH-2C2-BU
		41	I	LSU 3.1C	LSU 4.9-01	Soft cont mem 0	input rgtr error 1	0EZH-2C2-BU
42		I	LSU 3.1C	LSU 4.9-01	IDU cont bfr output	rgtr, byte 12	CU-2C2-A07	
43		I	LSU 3.1C	LSU 4.9-01	IDU cont bfr output	rgtr, byte 13	CU-2C2-A07	
44		I	LSU 3.1C	LSU 4.9-01	IDU cont bfr output	rgtr, byte 14	CU-2C2-A07	
45		I	LSU 3.1C	LSU 4.9-01	Soft cont mem 0	output rgtr error 0	0EZH-2C2-BL	
46		I	LSU 3.1C	LSU 4.9-01	Soft cont mem 0	output rgtr error 1	0EZH-2C2-BL	
47		I	LSU 3.1C	LSU 4.9-01	IDU cont bfr output	rgtr, byte 15	CU-2C2-A07	
6		48	I	LSU 3.1C	LSU 4.9-01	Soft cont mem 1	input rgtr error 0	0EZH-2C2-BU
		49	I	LSU 3.1C	LSU 4.9-01	Soft cont mem 1	input rgtr error 1	0EZH-2C2-BU
	50	I	LSU 3.1C	LSU 4.9-01	Soft cont mem 1	output rgtr error 0	0EZH-2C2-BL	
	51	I	LSU 3.1C	LSU 4.9-01	Soft cont mem 1	output rgtr error 1	0EZH-2C2-BL	
	52	I	LSU 3.11A	LSU 4.3-05	Load cont	rgtr 2, byte 0	CU-2C4-B05	
	53	I	LSU 3.11A	LSU 4.3-05	Load cont	rgtr 2, byte 1	CU-2C4-B05	
	54	I	LSU 3.11A	LSU 4.3-05	Load cont	rgtr 2, byte 2	CU-2C4-B04	
	55	I	LSU 3.11A	LSU 4.3-05	Load cont	rgtr 2, byte 8	CU-2C4-B04	
	7	56	I	LSU 3.11A	LSU 4.3-07	Load cont	rgtr 3, byte 0	CU-2C3-C12
		57	I	LSU 3.4C	LSU 4.9-08	Input MAC load	cont rgtr	CU-2C2-D05
58		I	LSU 3.25A	LSU 4.4-02	A Output mux/rgtr	1	CB-2C3-A03	
59		I	LSU 3.25B	LSU 4.4-05	A Output mux/rgtr	2, byte 3	CB-2C3-A02	
60		I	LSU 3.25B	LSU 4.4-05	A Output mux/rgtr	2, byte 4	CB-2C3-A01	
61		I	LSU 3.25D	LSU 4.4-05	A Output mux/rgtr	3, byte 5	CB-2C3-A05	
62		I	LSU 3.25D	LSU 4.4-05	A Output mux/rgtr	3, byte 6	CB-2C3-A07	
63		I	LSU 3.25D	LSU 4.4-05	A Output mux/rgtr	3, byte 7	CB-2C3-A08	

PROC-990 PFSB REGISTER (8B) (Sheet 1 of 2)

Byte	Bit(s)	Level 3		Level 4		Description	FRU
		Diagram	Due	Diagram	Due		
0	00	I	LSU 3.39A	LSU 4.5-00	Store path cont input rgrtr 1, byte 0	CU-2B4-H01	
	01	I	LSU 3.39A	LSU 4.5-00	Store path cont input rgrtr 1, byte 1	CU-2B4-H01	
	02	I	LSU 3.39A	LSU 4.5-00	Store path cont input rgrtr 1, byte 2	CU-2B4-J01	
	03	I	LSU 3.39A	LSU 4.5-00	Store path cont input rgrtr 1, byte 3	CU-2B4-J01	
	04	I	LSU 3.39B	LSU 4.5-00	Store path cont input rgrtr 2, byte 0	CU-2B4-D09	
	05	I	LSU 3.39B	LSU 4.5-00	Store path cont input rgrtr 2, byte 1	CU-2B4-D09	
	06	I	LSU 3.39B	LSU 4.5-00	Store path cont input rgrtr 2, byte 2	CU-2B4-D08	
1	07	I	LSU 3.39B	LSU 4.5-00	Store path cont input rgrtr 2, byte 3	CU-2B4-D08	
	08	I	LSU 3.41A	LSU 4.5-04	Store cont sel/bfr 1, byte 0	CU-2B5-E05	
	09	I	LSU 3.41A	LSU 4.5-04	Store cont sel/bfr 1, byte 1	CU-2B5-E05	
	10	I	LSU 3.41A	LSU 4.5-04	Store cont sel/bfr 1, byte 2	CU-2B4-E14	
	11	I	LSU 3.41A	LSU 4.5-04	Store cont sel/bfr 1, byte 3	CU-2B5-E05	
	12	I	LSU 3.42A	LSU 4.5-07	Store cont rgrtr 2/bfr, byte 0	CU-2B4-A07	
	13	I	LSU 3.42A	LSU 4.5-07	Store cont rgrtr 2/bfr, byte 1	CU-2B4-A07	
2	14	I	LSU 3.43A	LSU 4.5-08	Store cont rgrtr 3A, byte 3 (Not used)	CU-2B4-E14	
	15				(Not used)		
	16 through 20				(Not used)		
3	21	N	INU 3.19A	IN2 4.1-07	Issue timeout	CU-ZD1-D07	
	22		INU 3.23B	IN2 4.1-01	RPL stage 1 PE 2, byte 0,	CE-ZD1-B10	
	23		INU 3.23B	IN2 4.1-01	RPL stage 1 PE 2, byte 1,	CE-ZD1-C10	
3	24		INU 3.23B	IN2 4.1-01	RPL stage 1 PE 2, byte 2,	CE-ZD1-D10	
	25		INU 3.23B	IN2 4.1-01	RPL stage 1 PE 1, byte 0,	CE-ZD1-B10	
	26		INU 3.23B	IN2 4.1-01	RPL stage 1 PE 1, byte 1,	CE-ZD1-C10	
	27		INU 3.23B	IN2 4.1-01	RPL stage 1 PE 1, byte 2,	CE-ZD1-D10	
	28		INU 3.23B	IN2 4.1-02	RPL stage 1 PE 0, byte 0,	CE-ZD1-B05	
	29		INU 3.23B	IN2 4.1-02	RPL stage 1 PE 0, byte 1,	CE-ZD1-C05	
	30		INU 3.23B	IN2 4.1-02	RPL stage 1 PE 0, byte 2,	CE-ZD1-D05	
	31		INU 3.23B	IN2 4.1-02	RPL stage 9 PE, byte 0	CE-ZD1-B09	

PROC-990 PFSB REGISTER (8B) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
4	32		INU 3.23B	IN2 4.1-02	RPL stage 9 PE, byte 1	CE-2D1-C09
	33		INU 3.23B	IN2 4.1-02	RPL stage 9 PE, byte 2	CE-2D1-D09
	34		INU 3.23B	IN2 4.1-02	RPL stage 8 PE, byte 0	CE-2D1-B09
	35		INU 3.23B	IN2 4.1-02	RPL stage 8 PE, byte 1	CE-2D1-C09
	36		INU 3.23B	IN2 4.1-02	RPL stage 8 PE, byte 2	CE-2D1-D09
	37		INU 3.23B	IN2 4.1-03	RPL stage 7 PE, byte 0	CE-2D1-B04
	38		INU 3.23B	IN2 4.1-03	RPL stage 7 PE, byte 1	CE-2D1-C04
	39		INU 3.23B	IN2 4.1-03	RPL stage 7 PE, byte 2	CE-2D1-D04
	5	40		INU 3.23B	IN2 4.1-03	RPL stage 6 PE, byte 0
41			INU 3.23B	IN2 4.1-03	RPL stage 6 PE, byte 1	CE-2D1-C04
42			INU 3.23B	IN2 4.1-03	RPL stage 6 PE, byte 2	CE-2D1-D04
43		I	INU 3.23B	IN2 4.1-04	RPL stage 5 PE, byte 0	CE-2D1-B08
44		I	INU 3.23B	IN2 4.1-04	RPL stage 5 PE, byte 1	CE-2D1-C08
45		I	INU 3.23B	IN2 4.1-04	RPL stage 5 PE, byte 2	CE-2D1-D08
46		I	INU 3.23B	IN2 4.1-04	RPL stage 4 PE, byte 0	CE-2D1-B08
47		I	INU 3.23B	IN2 4.1-04	RPL stage 4 PE, byte 1	CE-2D1-C08
6		48	I	INU 3.23B	IN2 4.1-04	RPL stage 4 PE, byte 2
	49	I	INU 3.23B	IN2 4.1-05	RPL stage 3 PE, byte 0	CU-2D1-C03
	50	I	INU 3.23B	IN2 4.1-05	RPL stage 3 PE, byte 1	CU-2D1-B03
	51	I	INU 3.23B	IN2 4.1-06	RPL stage 3 PE, byte 2	CE-2D1-B03
	52	I	INU 3.23B	IN2 4.1-06	RPL stage 2 PE, byte 0	CU-2D1-B07
	53	I	INU 3.23B	IN2 4.1-06	RPL stage 2 PE, byte 1	CU-2D1-R07
	54	I	INU 3.23B	IN2 4.1-06	RPL stage 2 PE, byte 2	CE-2D1-B03
	55	I	INU 3.23B	IN2 4.1-07	Result error tag PE	HB-2D1-A07B
	7	56	N	INU 3.19A	IN2 4.0-15	Partial issue 1A timeout
57		N	INU 3.19A	IN2 4.0-15	Partial issue 1B timeout	
58		N	INU 3.19A	IN2 4.0-15	Partial issue 2A timeout	
59		N	INU 3.19A	IN2 4.0-15	Partial issue 2B timeout	
60		N	INU 3.19A	IN2 4.0-15	Partial issue 3A timeout	
61		N	INU 3.19A	IN2 4.0-15	Partial issue 3B timeout	
62		N	INU 3.19A	IN2 4.0-15	Partial issue 4A timeout	
63		N	INU 3.19A	IN2 4.0-15	Partial issue 4B timeout	

PROC-990 PF5C REGISTER (8C) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Description	PRU
			Diagram	Diagram		
0	00		PSR 3.0B	PSR 4.0-00	State load input rgr PE, byte 0	CU-2B5-J05
	01		PSR 3.0B	PSR 4.0-00	State load input rgr PE, byte 1	CU-2B5-J05
	02		PSR 3.0B	PSR 4.0-00	State load input rgr PE, byte 2	CU-2B5-J12
	03		PSR 3.0B	PSR 4.0-00	State load input rgr PE, byte 3	CU-2B5-J12
	04		PSR 3.0B	PSR 4.0-00	State load mux PE, byte 4	CB-2B5-K10
	05		PSR 3.0B	PSR 4.0-00	State load mux PE, byte 5	CB-2B5-K11
	06		PSR 3.0B	PSR 4.0-00	State load mux PE, byte 6	CB-2B5-K09
07		PSR 3.0B	PSR 4.0-00	State load mux PE, byte 7	CB-2B5-J10	
1	08	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 0	CU-2C5-A03
	09	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 1	CU-2C5-A03
	10	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 2	CU-2C5-A15
	11	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 3	CU-2C5-A15
	12	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 4	CU-2C5-B14
	13	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 5	CU-2C5-B14
	14	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 6	CU-2C5-B13
15	I	PSR 3.0C	PSR 4.0-04	State load data rgr PE, byte 7	CU-2C5-B13	
2	16		PSR 3.26C	PSR 4.9-00	Store rgr PE, byte 0	CU-2B5-A05
	17		PSR 3.26C	PSR 4.9-00	Store rgr PE, byte 1	CU-2B5-A05
	18	I	PSR 3.26A	PSR 4.9-01	Store history tag completion rgr PE, byte 0	CE-2B5-A11
	19		PSR 3.26A	PSR 4.9-01	Store history tag completion rgr PE, byte 1	CE-2B5-A11
	20	I	PSR 3.27A	PSR 4.9-02	Load path history tag rgr i PE, byte 0	CE-2B5-A15
	21	I	PSR 3.27A	PSR 4.9-02	Load path history tag rgr i PE, byte 1	CE-2B5-C10
	22	I	PSR 3.0C	PSR 4.0-01	State load rgr PE, byte 6	CE-2B5-D15
23	I	PSR 3.0C	PSR 4.0-01	State load rgr PE, byte 7	CE-2B5-D15	
3	24	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 0	CU-2C5-G03
	25	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 1	CU-2C5-G03
	26	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 2	CU-2C5-G14
	27	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 3	CU-2C5-G14
	28	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 4	CU-2C5-G03
	29	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 5	CU-2C5-G03
	30	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 6	CU-2C5-G03
31	I	PSR 3.23A	PSR 4.8-08	State copy muxes PE, byte 7	CU-2C5-G03	

PROC-990 PFSC REGISTER (8C) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3		Description	FRU			
			Diagram	Diagram					
4	32	I	PSR 3.22B	PSR 4.8-07	Exchange call trap mux PE, byte 0	HA-2C5-K13B			
	33	I	PSR 3.22B	PSR 4.8-07	Exchange call trap mux PE, byte 1	HA-2C5-K13B			
	34	I	PSR 3.22B	PSR 4.8-07	Exchange rgr PE, byte 2	CU-2C5-K15			
	5	35	I	PSR 3.22B	PSR 4.8-07	Exchange rgr PE, byte 3	CU-2C5-K15		
		36	I	PSR 3.22B	PSR 4.8-07	Exchange rgr PE, byte 4	CU-2C5-G13		
		37	I	PSR 3.22B	PSR 4.8-07	Exchange rgr PE, byte 5	CU-2C5-G13		
		38	I	PSR 3.22B	PSR 4.8-07	Exchange rgr PE, byte 6	CU-2C5-K14		
		39	I	PSR 3.22B	PSR 4.8-07	Exchange rgr PE, byte 7	CU-2C5-K14		
		6	40	I	PSR 3.27B	PSR 4.9-03	Load path history tag rgr 3 PE	CE-2B5-A13	
	41		I	PSR 3.27B	PSR 4.9-08	Virtual machine history tag PE	CU-2A5-J15		
	42		I	PSR 3.27B	PSR 4.9-03	Load path history tag mux 2 PE	CB-2B5-H13		
	7		43	I	PSR 3.29B	PSR 4.9-07	History tag PE	CE-2B5-A14	
			44	I	PSR 3.28A	PSR 4.9-05	PSR tag sel mux PE	HA-2B5-A10	
			45	I	PSR 3.28A	PSR 4.9-04	PSR history tag rgr 1 PE	CE-2B5-J09	
			46	I	PSR 3.28A	PSR 4.9-04	PSR history tag rgr 3 PE	CE-2B5-C14	
	8		47	I	PSR 3.28A	PSR 4.9-04	PSR tag rgr PE	CE-2B5-J09	
			48	I	PSR 3.24F	PSR 4.7-00	MAC data rgr PE	CE-2A1-J02	
			49	I	PSR 3.25B	PSR 4.7-04	Disassy rgr PE	CE-2A1-G02	
			9	50	I	PSR 3.2C	PSR 4.4-03	UTP bfr rgr PE, byte 2	CU-2A5-K05
				51	I	PSR 3.2C	PSR 4.4-03	UTP bfr rgr PE, byte 3	CU-2A5-K04
		52		I	PSR 3.2C	PSR 4.4-03	UTP bfr rgr PE, byte 4	CB-2A5-K15	
		53		I	PSR 3.2C	PSR 4.4-03	UTP bfr rgr PE, byte 5	CB-2A5-K14	
		10	54	I	PSR 3.2C	PSR 4.4-03	UTP bfr rgr PE, byte 6	CB-2A5-K14	
			55	I	PSR 3.2C	PSR 4.4-03	UTP bfr rgr PE, byte 7	CB-2A5-K12	
			56	I	PSR 3.25A	PSR 4.7-01	Data assembler rgr PE, byte 0	CB-2A1-E01	
	57		I	PSR 3.25A	PSR 4.7-01	Data assembler rgr PE, byte 1	CB-2A1-E02		
	58		I	PSR 3.25A	PSR 4.7-02	Data assembler rgr PE, byte 2	CB-2A1-G01		
	11		59	I	PSR 3.25A	PSR 4.7-02	Data assembler rgr PE, byte 3	CB-2A1-E04	
		60	I	PSR 3.25A	PSR 4.7-02	Data assembler rgr PE, byte 4	CB-2A1-E05		
		61	I	PSR 3.25A	PSR 4.7-03	Data assembler rgr PE, byte 5	CB-2A1-P04		
		62	I	PSR 3.25A	PSR 4.7-03	Data assembler rgr PE, byte 6	CB-2A1-F01		
		63	I	PSR 3.25A	PSR 4.7-03	Data assembler rgr PE, byte 7	CB-2A1-P02		

PROC-990 PFSD REGISTER (8D) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Level 4		Description	FRU
			Diagram	Diagram	Diagram	Diagram		
0	00	I	PSR 3.19B	PSR 4.6A-04	Load and vector response code PE, byte 0	0F2H-2B5-CL		
	01	I	PSR 3.19B	PSR 4.6A-04	Load and vector response code PE, byte 1	0F2H-2B5-GL		
	02	I	PSR 3.19D	PSR 4.6B-04	Store response code PE, byte 0	0F2H-2B5-FL		
	03	I	PSR 3.7B	PSR 4.4-02	Job process state pointer PE, bytes 4, 5	0FUH-2C5-CL		
	04	I	PSR 3.7B	PSR 4.4-02	Job process state pointer PE, bytes 6, 7	0FUH-2C5-CU		
	05	I	PSR 3.7B	PSR 4.4-02	MM bytes 6, 7 or UM byte 7 PE	0FUH-2C5-EU		
	06	I	PSR 3.2A	PSR 4.0-03	Model dependent word PE, byte 0	CU-2C5-K01		
1	07	I	PSR 3.2A	PSR 4.0-03	Model dependent word PE, byte 1	CU-2C5-K01		
	08				(Not used)			
	09		PSR 3.7B	PSR 4.4-02	PTL of STL or KM PE, bytes 6, 7	0FUH-2C5-DU		
	10		PSR 3.3B	PSR 4.1C-00	Bytes 2 and 3 board A output mux PE	0FUH-2C5-EL		
	11		PSR 3.3B	PSR 4.1B-00	Bytes 4 and 5 board A output mux PE	0FUH-2C5-CL		
	12		PSR 3.3B	PSR 4.1A-00	Bytes 6 and 7 board A output mux PE	0FUH-2C5-CU		
	13		PSR 3.5D	PSR 4.2B-00	Bytes 4 and 5 board B output mux PE	0FUH-2C5-DL		
2	14		PSR 3.5D	PSR 4.2A-00	Bytes 6 and 7 board B output mux PE	0FUH-2C5-DU		
	15		PSR 3.7D	PSR 4.3-00	Bytes 6 and 7 board C output mux PE	0FUH-2C5-EU		
3	16				(Not used)			
	17		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 0	CE-2A5-K11		
	18		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 2	CU-2A5-K06		
	19		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 3	CU-2A5-K06		
	20		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 4	CU-2A5-K07		
	21		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 5	CU-2A5-K07		
	22		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 6	CU-2A5-K08		
24, 25	23		PSR 3.0D	PSR 4.4-03	Data result rgr PE, byte 7	CU-2A5-K08		
	24, 25				(Not used)			
	26		PSR 3.29B	PSR 4.9-07	Port A response code, bit 1	CU-2B5-B09		
	27		PSR 3.29B	PSR 4.9-07	Port A response code, bit 2	CU-2B5-B09		
	28	I	PSR 3.29B	PSR 4.9-07	Port B response code, bit 1	CU-2B5-B09		
	29	I	PSR 3.29B	PSR 4.9-07	Port B response code, bit 2	CU-2B5-B09		
	30	I	PSR 3.29B	PSR 4.9-07	Port C response code, bit 1	0F2H-2B5-FL		
31	I	PSR 3.29B	PSR 4.9-07	Port C response code, bit 2	0F2H-2B5-FL			

PROC-990 PFSO REGISTER (8D) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level		Description	FRU
			3	4		
			Diagram	Diagram		
4	32	I	PSR 3.4F	PSR 4.4-02	PTA PE	0F0H-2C5-DL CU-2B5-B09
	33		PSR 3.30A	PSR 4.9-07	Test retry (Not used)	
5	34 through 39				(Not used)	
	40, 41				(Not used)	
	42		PMF 3.2B	PMF 4.0-07	Rgtr 22 byte 2 PE, bits 0-7	CE-1B1-B09
	43		PMF 3.2C	PMF 4.0-07	Rgtr 22 byte 3 PE, bits 0-7	CE-1B1-B09
	44		PMF 3.2A	PMF 4.1-00	Rgtr 22 byte 8 PE, bits 0-7	CE-1B1-D01
	45		PMF 3.2A	PMF 4.1-00	Rgtr 22 byte 9 PE, bits 0-7	CE-1B1-D01
	46		PMF 3.2A	PMF 4.1-00	Rgtr 22 byte 10 PE, bits 0-7	CE-1B1-G01
	47		PMF 3.2A	PMF 4.1-00	Rgtr 22 byte 11 PE, bits 0-7	CE-1B1-E01
	48		PMF 3.2A	PMF 4.1-01	Rgtr 22 byte 12 PE, bits 0-7	CE-1B1-A01
	49		PMF 3.2A	PMF 4.1-01	Rgtr 22 byte 13 PE, bits 0-7	CE-1B1-A01
6	50		PMF 3.2A	PMF 4.1-01	Rgtr 22 byte 14 PE, bits 0-7	CE-1B1-B01
	51		PMF 3.2A	PMF 4.1-01	Rgtr 22 byte 15 PE, bits 0-7	CE-1B1-B01
52 through 55				(Not used)		
7	56 through 62		PMF 3.7D	PMF 4.4-04	(Not used)	
	63				Last stage of PMF read mux PE	CE-1B1-E05

PROC-990 PFSE REGISTER (8E) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3		Description	PRU
			Diagram	Diagram		
0	00	P	INU 3.10B	IN1 4.7-03	180 instr map PE, byte 0	CU-2D4-C09
	01	P	INU 3.10B	IN1 4.7-03	180 instr map PE, byte 1	CU-2D4-C09
	02	P	INU 3.10B	IN1 4.7-03	180 instr map PE, byte 2	CU-2D4-C09
	03	P	INU 3.10B	IN1 4.7-03	180 instr map PE, byte 3	CU-2D4-C09
	04	P	INU 3.10B	IN1 4.7-03	180 instr map PE, byte 4	CU-2D4-C09
	05	P	INU 3.10B	IN1 4.7-03	180 instr map PE, byte 5	CU-2D4-C09
	06	P	INU 3.10B	IN1 4.7-03	170 instr map PE, byte 0	CU-2D4-C09
1	07	P	INU 3.10B	IN1 4.7-03	170 instr map PE, byte 1	CU-2D4-C09
	08	INU 3.8C	IN1 4.8-00	Instr output rgrt PE, byte 0	CU-2D4-K07	
	09	INU 3.8C	IN1 4.8-00	Instr output rgrt PE, byte 1	CU-2D4-K07	
	10	INU 3.8C	IN1 4.8-00	Instr output rgrt PE, byte 2	CU-2D4-K06	
	11	INU 3.8C	IN1 4.8-00	Instr output rgrt PE, byte 3	CU-2D4-K06	
	12	INU 3.11B	IN1 4.8-00	Instr adrs output rgrt PE, byte 0	CU-2D5-F01	
	13	INU 3.11B	IN1 4.8-00	Instr adrs output rgrt PE, byte 1	CU-2D5-F01	
2	14	INU 3.11B	IN1 4.8-00	Instr adrs output rgrt PE, byte 2	CU-2D5-G01	
	15	INU 3.11B	IN1 4.8-00	Instr adrs output rgrt PE, byte 3	CU-2D5-G01	
	16	INU 3.1C	IN1 4.0-02	IBA rank 1 rgrt PE, byte 4	CE-2D5-B01	
	17	INU 3.1C	IN1 4.0-02	IBA rank 1 rgrt PE, byte 5	CE-2D5-B01	
	18	INU 3.1C	IN1 4.0-02	IBA rank 1 rgrt PE, byte 6	CE-2D5-A01	
	19	INU 3.1C	IN1 4.0-02	IBA rank 1 rgrt PE, byte 7	CE-2D5-A01	
	20	I	INU 3.0F	IN1 4.1-04	SVA rgrt PE, byte 4	CU-2D4-H01
3	21	I	INU 3.0F	IN1 4.1-04	SVA rgrt PE, byte 5	CU-2D4-H01
	22	I	INU 3.0F	IN1 4.1-04	SVA rgrt PE, byte 6	CU-2D4-H02
	23	I	INU 3.0F	IN1 4.1-04	SVA rgrt PE, byte 7	CU-2D4-H02
	24	P	INU 3.0C	IN1 4.1-05	Real mem adrs rgrt PE, byte 4	CU-2D4-K01
	25	P	INU 3.0C	IN1 4.1-05	Real mem adrs rgrt PE, byte 5	CU-2D4-K01
	26	P	INU 3.6B	IN1 4.4-00	Error rgrt PE, byte 0	CU-2D5-K03
	27	P	INU 3.6B	IN1 4.4-00	Error rgrt PE, byte 1	CU-2D5-K03
4	28	I	INU 3.3A	IN1 4.3-02	Outstanding request cntr A response error	CD-2D4-G12
	29	I	INU 3.3A	IN1 4.3-02	Outstanding request cntr B response error	CD-2D4-F12
	30	I	INU 3.3A	IN1 4.3-02	Outstanding request cntr C response error	CD-2D4-G13
	31	I	INU 3.3A	IN1 4.3-02	Outstanding request cntr D response error	CD-2D4-G14

PROC-990 PFSE REGISTER (8E) (Sheet 2 of 2)

Byte	Bit(s)	Level 3		Level 4		Description	PRU
		Due	Diagram	Diagram	Diagram		
4	32	P	INU 3.6C	INI 4.4-00		Response code PE, byte 0	HA-2D5-C02B
	33	P	INU 3.0B	INI 4.1-04		Page frame adrs rgrt PE, byte 4	CU-2D4-A06
	34	P	INU 3.0B	INI 4.1-04		Page frame adrs rgrt PE, byte 5	CU-2D4-A06
	35	P	INU 3.0B	INI 4.1-04		Page frame adrs rgrt PE, byte 6	CU-2D4-J08
5	36		INU 3.8C	INI 4.8-00		IBS set 0 PE	HE-2D4-K03B
	37		INU 3.8C	INI 4.8-00		IBS set 1 PE	HE-2D4-K03B
	38		INU 3.8C	INI 4.8-00		IBS set 2 PE	HE-2D4-K03B
	39		INU 3.8C	INI 4.8-00		IBS set 3 PE	HE-2D4-K03B
5	40	P	INU 3.5C	INI 4.3-06		Multiple lookahead hits	CU-2D4-A15
	41	P	INU 3.5C	INI 4.3-06		Multiple read hits	CU-2D4-A15
5	42 through 45	I	EPN 3.2D	EPN 4.1-00		(Not used)	HE-IA5-J13B
	46	I	EPN 3.2D	EPN 4.1-00		LSU fatal X tag error	SG-IA5-H12
6	47	I	EPN 3.2D	EPN 4.1-00		RPL fatal X tag error	AP-IA5-K14
	48	I	EPN 3.6B	EPN 4.12-02		Soft cont error halt	AP-IA5-D15
6	49		EPN 3.7A	EPN 4.1-01		Fetch error missed	SP-IA5-Cl3
	50 through 52	I	EPN 3.1A	EPN 4.2-00		(Not used)	CU-IA5-J01
	53					EPN micr PE, byte 0	
	54					(Not used)	
7	55	I	EPN 3.7F	EPN 4.7-00		Delayed entry count rgrt PE	CU-IA5-H06
	56	I	EPN 3.4D	EPN 4.7-02		Instruction completion rgrt PE	HA-IA5-D14B
	57	I	EPN 3.2E	EPN 4.1-01		RPL tag PE	HA-IA5-D14B
	58	I	EPN 3.2E	EPN 4.1-01		LSU tag PE	CU-IA5-D12
	59	I	EPN 3.0B	EPN 4.1-01		ACU tag PE	CE-IA5-D08
	60	I	EPN 3.6F	EPN 4.12-01		SCM data rgrt PE, byte 0	CE-IA5-D06
	61	I	EPN 3.6F	EPN 4.12-01		SCM data rgrt PE, byte 1	CE-IA5-D07
	62	I	EPN 3.6F	EPN 4.12-01		SCM data rgrt PE, byte 2	CE-IA5-D07
	63	I	EPN 3.6F	EPN 4.12-01		Unused soft cont entry	CE-IA5-D06

PROC-990 PFSF REGISTER (8F) (Sheet 1 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Description	FRU
0	00		OCA 3.5K	OCA 4.6C-06	Data set 0 PE	EU-2B3-AU
	01		OCA 3.5K	OCA 4.6E-06	Data set 1 PE	EU-2B3-AU
	02		OCA 3.5K	OCA 4.6C-06	Data set 2 PE	EU-2B3-AU
	03		OCA 3.5K	OCA 4.6E-06	Data set 3 PE	EU-2B3-AU
	04		OCA 3.3L	OCA 4.5A-05	Tag data set 0 PE	EX-2B3-FL
	05		OCA 3.3L	OCA 4.5B-05	Tag data set 1 PE	EX-2B3-FU
	06		OCA 3.3L	OCA 4.5C-05	Tag data set 2 PE	EX-2B3-EL
1	07		OCA 3.3L	OCA 4.5D-05	Tag data set 3 PE	EX-2B3-EU
	08		OCA 3.3L	OCA 4.5A-05	Tag set 0 adrs PE	EX-2B3-FL
	09		OCA 3.3L	OCA 4.5B-05	Tag set 1 adrs PE	EX-2B3-EU
	10		OCA 3.3L	OCA 4.5C-05	Tag set 2 adrs PE	EX-2B3-EL
	11		OCA 3.3L	OCA 4.5D-05	Tag set 3 adrs PE	EX-2B3-EU
	12		OCA 3.4H	OCA 4.5A-06	Set 0 stale data	EX-2B3-FL
	13		OCA 3.4H	OCA 4.5B-06	Set 1 stale data	EX-2B3-FU
2	14		OCA 3.4H	OCA 4.5C-06	Set 2 stale data	EX-2B3-EL
	15		OCA 3.4H	OCA 4.5D-06	Set 3 stale data	EX-2B3-EU
	16		OCA 3.5C	OCA 4.6A-06	Data PE, byte 0	EU-2B3-AU
	17		OCA 3.5C	OCA 4.6B-06	Data PE, byte 1	EU-2B3-AL
	18		OCA 3.5C	OCA 4.6C-06	Data PE, byte 2	EU-2B3-BL
	19		OCA 3.5C	OCA 4.6D-06	Data PE, byte 3	EU-2B3-CU
	20		OCA 3.5C	OCA 4.6E-06	Data PE, byte 4	EU-2B3-U
3	21		OCA 3.5C	OCA 4.6F-06	Data PE, byte 5	EU-2B3-CL
	22		OCA 3.5C	OCA 4.6G-06	Data PE, byte 6	EU-2B3-DL
	23		OCA 3.5C	OCA 4.6H-06	Data PE, byte 7	EU-2B3-U
	24		OCA 3.0A	OCA 4.0-00	Upper adrs mux/rgtr PE, byte 7	CB-2A3-R13
	25	1	OCA 3.4B	OCA 4.0-03	Multiple set tag compare	
	26		OCA 3.2E	OCA 4.4-04	Set allocation error	
	27				(Not used)	
3	28		OCA 3.0E	OCA 4.0-00	Lower adrs mux/rgtr PE	AM-2A3-R15
	29		OCA 3.0A	OCA 4.0-00	Upper adrs mux/rgtr PE, byte 2	CB-2A3-G13
	30		OCA 3.0A	OCA 4.0-00	Upper adrs mux/rgtr PE, byte 3	CB-2A3-G14
	31		OCA 3.0A	OCA 4.0-00	Upper adrs mux/rgtr PE, byte 4	CB-2A3-G15

PROC-990 PFSF REGISTER (8F) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3		Description	PRU
			Diagram	Diagram		
4	32		OCA 3.0A	OCA 4.0-00	Upper adrs mux/rgtr PE, byte 5	CB-2A3-J14
	33		OCA 3.0A	OCA 4.0-00	Upper adrs mux/rgtr PE, byte 6	CB-2A3-H14
	34		OCA 3.0B	OCA 4.0-01	Address mux/rgtr 1 PE, byte 2	CB-2B2-G14
5	35		OCA 3.0B	OCA 4.0-01	Address mux/rgtr 1 PE, byte 3	CB-2B2-G15
	36		OCA 3.0B	OCA 4.0-01	Address mux/rgtr 1 PE, byte 4	CB-2B3-K11
	37		OCA 3.0B	OCA 4.0-01	Address mux/rgtr 1 PE, byte 5	CB-2B3-K07
6	38		OCA 3.0B	OCA 4.0-01	Address mux/rgtr 1 PE, byte 6	CB-2B3-K03
	39		OCA 3.0B	OCA 4.0-01	Address mux/rgtr 1 PE, byte 7	CB-2B3-K01
	40		OCA 3.0D	OCA 4.0-02	SVA rgtr 2 PE, byte 2	CE-2A3-G06
7	41		OCA 3.0D	OCA 4.0-02	SVA rgtr 2 PE, byte 3	CE-2A3-K01
	42		OCA 3.0D	OCA 4.0-02	SVA rgtr 2 PE, byte 4	CE-2A3-G07
	43		OCA 3.0D	OCA 4.0-02	SVA rgtr 2 PE, byte 5	CE-2A3-J01
8	44		OCA 3.0D	OCA 4.0-02	SVA rgtr 2 PE, byte 6	CE-2A3-G02
	45		OCA 3.0D	OCA 4.0-02	SVA rgtr 2 PE, byte 7	CE-2A3-G01
	46		OCA 3.0D	OCA 4.0-02	SVA rgtr 3 PE, byte 2	CE-2A3-G06
9	47		OCA 3.0D	OCA 4.0-02	SVA rgtr 3 PE, byte 3	CE-2A3-K01
	48		OCA 3.0D	OCA 4.0-02	SVA rgtr 3 PE, byte 4	CE-2A3-G07
	49		OCA 3.0D	OCA 4.0-02	SVA rgtr 3 PE, byte 5	CE-2A3-J01
10	50		OCA 3.0D	OCA 4.0-02	SVA rgtr 3 PE, byte 6	CE-2A3-G02
	51		OCA 3.0D	OCA 4.0-02	SVA rgtr 3 PE, byte 7	CE-2A3-G01
	52		OCA 3.10E	OCA 4.0-06	Prefetch rgtr 4 PE, byte 2	CU-2A3-H04
11	53		OCA 3.10E	OCA 4.0-06	Prefetch rgtr 4 PE, byte 3	CU-2A3-H04
	54		OCA 3.10E	OCA 4.0-06	Prefetch rgtr 4 PE, byte 4	CU-2A3-J05
	55		OCA 3.10E	OCA 4.0-06	Prefetch rgtr 4 PE, byte 5	CU-2A3-J05
12	56		OCA 3.10E	OCA 4.0-06	Prefetch rgtr 4 PE, byte 6	CU-2A3-H05
	57		OCA 3.2B	OCA 4.0-08	Prefetch rgtr 4 PE, byte 7	CE-2A3-K09
	58		OCA 3.2B	OCA 4.0-07	Cache load rgtr 1 PE, byte 2	CE-2A3-K09
13	59		OCA 3.2B	OCA 4.0-07	Cache load rgtr 1 PE, byte 3	CE-2A3-J10
	60		OCA 3.2B	OCA 4.0-07	Cache load rgtr 1 PE, byte 4	CE-2A3-J11
	61		OCA 3.2B	OCA 4.0-07	Cache load rgtr 1 PE, byte 5	CE-2A3-K11
14	62		OCA 3.2B	OCA 4.0-07	Cache load rgtr 1 PE, byte 6	CE-2A3-K10
	63		OCA 3.2B	OCA 4.0-07	Cache load rgtr 1 PE, byte 7	CE-2A3-J13

PROC-990 PTM REGISTER (AO) (Sheet 1 of 2)

Byte	Bit(s)	Level 3 Diagram	Level 4 Diagram	Description
0	00	IDU 3.18A	IDU 4.5H-04	Force MAC CIR read data PE board H
	01	IDU 3.18A	IDU 4.5G-04	Force MAC CIR read data PE board G
	02	IDU 3.18A	IDU 4.5P-04	Force MAC CIR read data PE board P
	03	IDU 3.18A	IDU 4.5B-04	Force MAC CIR read data PE board B
	04	IDU 3.18A	IDU 4.5D-04	Force MAC CIR read data PE board D
	05	IDU 3.18A	IDU 4.5C-04	Force MAC CIR read data PE board C
	06	IDU 3.18A	IDU 4.5B-04	Force MAC CIR read data PE board B
	07	IDU 3.18A	IDU 4.5A-04	Force MAC CIR read data PE board A
1	08	IDU 3.9A	IDU 4.3-04	Force PE on number of words rptr
	09	IDU 3.17H	IDU 4.6-02	Force PE on LSU cont 2 data
	10	IDU 3.17Q		(NOT used)
2	11	IDU 3.17Q	IDU 4.6-02	Force PE on ACU micr, byte 0
	12	IDU 3.17Q	IDU 4.6-02	Force PE on ACU micr, byte 1
	13	IDU 3.17Q	IDU 4.6-02	Force PE on ACU micr, byte 2
	14	IDU 3.17Q	IDU 4.6-02	Force PE on ACU micr, byte 3
	15	IDU 3.17Q	IDU 4.6-02	Force PE on ACU micr, byte 4
	16	IDU 3.21A	IDU 4.7-08	Force PE on CSA sequencing fault
	17	IDU 3.17S	IDU 4.6-01	Force PE on result destn tag, byte 0
3	18	IDU 3.17S	IDU 4.6-01	Force PE on result destn tag, byte 1
	19	IDU 3.17J	IDU 4.6-02	Force PE on LSU cont 4 data
	20	IDU 3.17F	IDU 4.6-02	Force PE on LSU cont 7 data
	21	IDU 3.14B	IDU 4.6-02	Force PE on CWD instr descr, byte 0
	22	IDU 3.14B	IDU 4.6-02	Force PE on CWD instr descr, byte 1
	23	IDU 3.14B	IDU 4.6-02	Force PE on CWD instr descr, byte 2
4	24	IDU 3.17L	IDU 4.6-02	Force PE on BDP micr, byte 0
	25	IDU 3.17L	IDU 4.6-02	Force PE on BDP micr, byte 1
	26	IDU 3.17M	IDU 4.6-02	Force PE on LSU cont 1, byte 0
	27	IDU 3.17M	IDU 4.6-02	Force PE on LSU cont 1, byte 1
	28	IDU 3.17M	IDU 4.6-02	Force PE on LSU cont 1, byte 2
	29	IDU 3.17E	IDU 4.6-02	Force PE on LSU cont 5, byte 0
	30	IDU 3.17E	IDU 4.6-02	Force PE on LSU cont 5, byte 1
	31	IDU 3.17E	IDU 4.6-02	Force PE on LSU cont 5, byte 2

PROC-990 PTM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Level 3 Diagram	Level 4 Diagram	Description
	32,33			(Not used)
	34	PMF 3.0F	PMF 4.0-08	Select scope sync start trigger
	35	PMF 3.0F	PMF 4.0-08	Select CSA compare start trigger
4	36	PMF 3.0F	PMF 4.0-08	Select scope sync stop trigger
	37	PMF 3.0F	PMF 4.0-08	Select CSA compare stop trigger
	38	PMF 3.5A	PMF 4.3-00	Force parity on byte 0 of bfr data
	39	PMF 3.5A	PMF 4.3-00	Force parity on byte 1 of bfr data
	40	PMF 3.5A	PMF 4.3-00	Force parity on byte 2 of bfr data
	41	PMF 3.5A	PMF 4.3-00	Force parity on byte 3 of bfr data
	42	PMF 3.5A	PMF 4.3-00	Force parity on byte 4 of bfr data
5	43	PMF 3.5A	PMF 4.3-00	Force parity on byte 5 of bfr data
	44	PMF 3.5A	PMF 4.3-00	Force parity on byte 6 of bfr data
	45	PMF 3.5A	PMF 4.3-00	Force parity on byte 7 of bfr data
	46	PMF 3.0F,5A	PMF 4.0-08	Test write, sel zeros, stop on overflow
	47	PMF 3.0E	PMF 4.0-08	Select 20 pattern as test write data
	48	IDU 3.4B	IDU 4.1B-04	Force segment map mem check error board 0
	49	IDU 3.4B	IDU 4.1G-04	Force segment map mem check error board 1
	50	IDU 3.4B	IDU 4.1F-04	Force segment map mem check error board 2
6	51	IDU 3.4B	IDU 4.1E-04	Force segment map mem check error board 3
	52	IDU 3.4B	IDU 4.1D-04	Force segment map mem check error board 4
	53	IDU 3.4B	IDU 4.1C-04	Force segment map mem check error board 5
	54	IDU 3.4B	IDU 4.1B-04	Force segment map mem check error board 6
	55	IDU 3.4B	IDU 4.1A-04	Force segment map mem check error board 7
	56	IDU 3.0A	IDU 4.0-04	Force branch cond
	57,58			(Not used)
	59	IDU 3.7A	IDU 4.2-00	Enbl CSA instr to CSA UTP igr
7	60			(Not used)
	61	IDU 3.7A	IDU 4.2-00	Enbl MAC write of CSA P-right
	62	IDU 3.17V	IDU 4.6-01	Force PE on EPN micr, byte 0
	63	IDU 3.4A	IDU 4.6-00	Force PE on PSR write adrs

PROC-990 PTM REGISTER (A1) (Sheet 1 of 2)

Byte	Bit(s)	Level 3 Diagram	Level 4 Diagram	Description
	00 through 03			
0	04	MAC 3.0A	MAC 4.1-01	(Not used)
	05	MAC 3.7A	MAC 4.1-08	Force MAC write data PE
	06,07			Force PPS/DEC/PTM read data PE (Not used)
1	08	ACL 3.22A	ACL 4.1-01	Force PE on length rgtr
	09	ACL 3.18C	ACL 4.0-04	Force PE on byte number addr
	10	ACL 3.19E	ACL 4.0-06	Force interval holding rgtr PE
	11	ACL 3.38B	ACL 4.5-01	Force LSU tag rank 4 rgtr PE
	12	ACL 3.26A	ACL 4.2-00	Force valid holding rgtr PE
	13	ACL 3.32B	ACL 4.4-00	Force X rgtr data rgtr PE
	14	ACL 3.34A	ACL 4.4-02	Force stack frame save area local/global key rgtr PE
	15		ACL 4.2-14	Force carry on SDF/RMA addr
16	16	ACL 3.28A	ACL 4.2-13	Invalidate STA compare during MC
	17			(Not used)
	18	ACL 3.19C	ACL 4.0-06	Force byte length PE
	19	ACL 3.13D	ACL 4.8-00	Force rank 1 and 2 backup
	20	ACL 3.13B	ACL 4.8-03	Force rank 3 and 4 backup
	21,22	ACL 3.25B	ACL 4.0-09	Execute privilege in-RMA mode
	23	ACL 3.15D	ACL 4.0-08	Force slow unit delay
24	24	ACL 3.19A	IN2 4.0-08	Issue timeout timer set, bit 5
	25	ACL 3.19A	IN2 4.0-08	Issue timeout timer set, bit 6
	26	ACL 3.19A	IN2 4.0-08	Issue timeout timer set, bit 7
3	27	ACL 3.19C	IN2 4.0-08	Enbl PPU and IGU short stop cntrs
	28	ACL 3.23D	ACL 4.2-01	Force PE on rank 2 ring and seg rgtr
	29			(Not used)
	30	ACL 3.37B	ACL 4.7-03	Force error rgtr rank 5 PE
	31	ACL 3.32C	ACL 4.4-09	Force largest ring number rgtr PE

PROC-990 PTM REGISTER (A1) (Sheet 2 of 2)

Byte	Bit(s)	Level 3 Diagram	Level 4 Diagram	Description
4	32	AC2 3.13B	AC2 4.9-0	Toggle page index bits 56-60 parity (Not used)
	33, 34			
	35	AC2 3.17A	AC2 4.3-01	Toggle page offset upper parity (Not used)
	36			
	37	AC2 3.21A	AC2 4.7-05	Dsbl port B miss bytes 4 and 5
	38	AC2 3.2D	AC2 4.7-00	Toggle CMC fctn parity
	39	AC2 3.17D	AC2 4.3-01	Toggle page RNA sel parity (Not used)
	40			
	41	AC2 3.3B	AC2 4.5-00	Dsbl backup enable
	42	AC2 3.19B	AC2 4.6-03	Toggle port A tag parity
5	43	AC2 3.14B	AC2 4.0-01	Toggle fank 4 masked SVA parity
	44	AC2 3.29C	AC2 4.10-01	Toggle data result masked debug parity bit
	45	AC2 3.2C	AC2 4.0-04	Toggle SCH4 backup delay rgrtr parity
	46	AC2 3.30C	AC2 4.5-03	Force store wait cntr DUE
	47	AC2 3.22B	AC2 4.8-08	Force store tag PE
	48	DIV 3.8A	DIV 4.0-32	Enbl result compare, byte 0
	49	DIV 3.6A	DIV 4.0-58	Enbl result compare, byte 1
	50	DIV 3.6C	DIV 4.0-58	Enbl result compare, byte 2
6	51	DIV 3.6C	DIV 4.0-58	Enbl result compare, byte 3
	52	DIV 3.6C	DIV 4.0-58	Enbl result compare, byte 4
	53	DIV 3.7A	DIV 4.0-30	Enbl result compare, byte 5
	54	DIV 3.8A	DIV 4.0-32	Stop after first iteration of instr
	55	DIV 3.8A	DIV 4.0-32	(Not used)
	56	IMU 3.1A	IMU 4.0-18	Clear PPM result catch rgrtr
	57	IMU 3.4D, 3.0C		Force IMU output mux to C input (Not used)
	58			
7	59	IMU 3.5A	IMU 4.0-12	Select error cntr attempt count
	60	IMU 3.5A	IMU 4.0-12	Force error and attempt count to zero
	61	IMU 3.5A	IMU 4.0-12	Dsbl PPM and IMU compare
	62	IMU 3.5A	IMU 4.0-12	Force error in PP compare
	63	IMU 3.5C	IMU 4.0-10	Force BDP overflow byte rgrtr PE

PROC-990 PTM REGISTER (A2) (Sheet 1 of 2)

Byte	Bit(s)	Level 3		Level 4		Description
		Diagram	Diagram	Diagram	Diagram	
0	00	CMC 3.0C	CM1 4.0B-06	Force adrs PE, bits 34-39	port 0B	
	01	CMC 3.0C	CM1 4.0A-06	Force adrs PE, bits 34-39	port 0A	
	02	CMC 3.0C	CM1 4.0C-06	Force adrs PE, bits 34-39	port 0C	
	03	CMC 2.9D	CM1 4.6-03	Force adrs PE, bits 34-39	port 1S	
	04	CMC 3.0C	CM1 4.3B-06	Force adrs PE, bits 34-39	port 2B	
	05	CMC 3.0C	CM1 4.3A-06	Force adrs PE, bits 34-39	port 2A	
	06	CMC 3.0C	CM1 4.3C-06	Force adrs PE, bits 34-39	port 2C	
1	07	CMC 3.9D	CM1 4.9-03	Force adrs PE, bits 34-39	port 3S	
	08	CMC 3.0C	CM1 4.0B-06	Force adrs PE, bits 40-47	port 0B	
	09	CMC 3.0C	CM1 4.0A-06	Force adrs PE, bits 40-47	port 0A	
	10	CMC 3.0C	CM1 4.0C-06	Force adrs PE, bits 40-47	port 0C	
	11	CMC 3.9D	CM1 4.6-03	Force adrs PE, bits 40-47	port 1S	
	12	CMC 3.0C	CM1 4.3B-06	Force adrs PE, bits 40-47	port 2B	
	13	CMC 3.0C	CM1 4.3A-06	Force adrs PE, bits 40-47	port 2A	
2	14	CMC 3.0C	CM1 4.3C-06	Force adrs PE, bits 40-47	port 2C	
	15	CMC 3.9D	CM1 4.9-03	Force adrs PE, bits 40-47	port 3S	
	16	CMC 3.0C	CM1 4.0B-06	Force adrs PE, bits 56-60	port 0B	
	17	CMC 3.0C	CM1 4.0A-06	Force adrs PE, bits 56-60	port 0A	
	18	CMC 3.0C	CM1 4.0C-06	Force adrs PE, bits 56-60	port 0C	
	19	CMC 3.9D	CM1 4.6-03	Force adrs PE, bits 56-60	port 1S	
	20	CMC 3.0C	CM1 4.3B-06	Force adrs PE, bits 56-60	port 2B	
3	21	CMC 3.0C	CM1 4.3A-06	Force adrs PE, bits 56-60	port 2A	
	22	CMC 3.0C	CM1 4.3C-06	Force adrs PE, bits 56-60	port 2C	
	23	CMC 3.9D	CM1 4.9-03	Force adrs PE, bits 56-60	port 3S	
	24	INU 3.6B	IN1 4.4-00	Force error rptr PE, bits 8-12		
	25	INU 3.11D	IN1 4.7-01	Dsbl branch		
	26	INU 3.4A	IN1 4.1-02	Force lookahead hit		
	27	CMC 3.27D	CM3 4.2-01	Stop FRC		
4	28	CMC 3.28A	CM1 4.1A-00	Enbl short warning		
	29	CMC 3.28A	CM1 4.1A-00	Enbl long warning		
	30	CMC 3.28A	CM3 4.2-04	Force read PE on MAC read data		
	31	CMC 3.32C	CM4 4.1A-02	Force response code PE all distributors		

PROC-990 PTM REGISTER (A2) (Sheet 2 of 2)


Byte	Bit(s)	Level 3		Level 4	
		Diagram	Description	Diagram	Description
4	32	INU 3.12A	INI 4.7-04	Dsbl branch prediction RAM, bit 0	
	33	INU 3.6C	INI 4.4-00	Force response code PE	
	34	INU 3.5C	INI 4.3-06	Dsbl multiple lookahead hits	
	35	INU 3.5C	INI 4.3-06	Dsbl multiple read hits	
	36	INU 3.0C	INI 4.1-05	Force read memory adrs PE, bytes 6, 7	
	37	INU 3.6A	INI 4.4-02	Force 170 mode CMC read data errors	
	38	INU 3.1C	INI 4.4-02	Force IBA rank i PE, bytes 4-7	
	39	INU 3.0K	INI 4.1-03	Force destn tag PE	
	5	40	LSU 3.51A	LSU 4.1-04	Toggle mark shift output mux parity
		41			(Not used)
42		LSU 3.6A	LSU 4.9-08	Read state cont parity toggle	
43		LSU 3.4A	LSU 4.9-08	Write state cont parity toggle	
44		LSU 3.25A	LSU 4.4-02	Toggle ring number parity	
45		LSU 3.25A	LSU 4.4-02	Toggle load A data fanout parity	
46		LSU 3.24D	LSU 4.4-04	Toggle parity on the 170 exchange mux	
47		LSU 3.23G	LSU 4.4-04	Toggle parity on A-data bytes 5-7	
6		48	LSU 3.22B	LSU 4.0-02	Toggle parity on X-data bytes 0-7
		49	LSU 3.41A	LSU 4.5-12	Toggle parity on mem to mem cont
	50	LSU 3.32A	LSU 4.12-01	Toggle parity on vector tag, byte 0	
	51	LSU 3.32A	LSU 4.12-01	Toggle parity on vector tag, byte 1	
	52	LSU 3.49B	LSU 4.1-02	Toggle parity on store data mux/rgtr 2	
	53 through 55			(Not used)	
	7	56 through 58			(Not used)
		59	OCA 3.0B	OCA 4.0-01	Toggle adrs mux/rgtr 1, bit 77
		60	OCA 3.0B	OCA 4.0-01	Toggle adrs mux/rgtr 1, bit 78
		61	OCA 3.4G	OCA 4.5X-04	Force OCA miss
62		OCA 3.7A	OCA 4.7-00	Toggle MAC adrs rgtr parity	
63		OCA 3.6D	OCA 4.7-03	Toggle prefetch and validity data byte 2 parity	

PROC-990 PTM REGISTER (A3) (Sheet 1 of 2)


Byte	Bit(s)	Level 3 Diagram	Level 4 Diagram	Description	
0	00	EPN 3.8C	EPN 4.11-00	Force not cancel	
	01	EPN 3.7C	EPN 4.13-00	Force EXT rgrtr PE	
	02	EPN 3.0D	EPN 4.0-00	Force SCU error, bits 5 and 8	
	03	EPN 3.0D	EPN 4.0-00	Force ICG error, bits 0 and 3	
	04	EPN 3.0D	EPN 4.0-00	Force FPU error, bits 1 and 9	
	05	EPN 3.7H	EPN 4.5-01	Force entry cntns parity bit	
	06	EPN 3.3C	EPN 4.6-00	Dsbl tag count to delay store P/F	
	07	EPN 3.3D	EPN 4.3-00	Set fatal P and P+ error flip-flops	
1	08	PSR 3.1D	PSR 4.4-09	Toggle monitor process state pointer parity	
	09	PSR 3.3A	PSR 4.4-09	Toggle system interval timer parity	
	10	PSR 3.18B	PSR 4.6A-04	Toggle VMID parity	
	11	PSR 3.24A	PSR 4.7-00	Toggle MAC cont and assy word PE	
	12	PSR 3.4E	PSR 4.4-09	Toggle seg table adrs parity	
	13	PSR 3.5C	PSR 4.4-07	Toggle process interval timer parity	
	14	PSR 3.1B	PSR 4.4-09	Toggle TP parity	
	15	PSR 3.18C	PSR 4.6B-04	Toggle UVVID parity	
	2	16	PSR 3.18A	PSR 4.6B-04	Toggle trap enable parity
		17	PSR 3.6E	PSR 4.3-01	Toggle debug mask parity
		18	PSR 3.6B	PSR 4.3-01	Toggle page size mask parity
19		PSR 3.7C	PSR 4.3-02	Toggle debug index parity	
20		PSR 3.11D	PSR 4.4-05	Toggle user cond rgrtr parity	
21		PSR 3.21A	PSR 4.8-00	Toggle call trap mux input 1 parity	
22		PSR 3.21B	PSR 4.8-03	Toggle flags parity	
23		PSR 3.7A	PSR 4.4-06	Toggle PTA parity, byte 4	
3		24	PSR 3.28A	PSR 4.9-05	Toggle load history tag mux 2 parity
		25	PSR 3.11F	PSR 4.4-05	Toggle monitor cond rgrtr parity
	26	PSR 3.18B	PSR 4.6A-04	Enbl VMID to be loaded at MC	
	27	PSR 3.4B	PSR 4.2A-01	Toggle STL, PYA parity, byte 6	
	28	PMF 3.2E	PSR 4.0-00	Force rgrtr 22 PE, byte 0 (bits 0-7)	
	29	PSR 3.30A	PSR 4.3X-09	Enbl retry cond 0	
	30	PSR 3.30A	PSR 4.9-08	Enbl retry test cond - monitor mode	
	31	PSR 3.30A	PSR 4.9-08	Enbl retry test cond - trap enable	


PROC-990 PTM REGISTER (A3) (Sheet 2 of 2)

Byte	Bit(s)	Level 3 Diagram	Level 4 Diagram	Description	
4	32	PSR 3.30A	PSR 4.9-08	Enbl retry test cond - VMID	
	33	PMF 3.2D	PSR 4.0-00	Force rgr 22 PE, byte 1	
	34	EPN 3.3A	PSR 4.8-00	Set error flip-flops 1-12	
	35	EPN 3.3A	PSR 4.8-02	Set error flip-flops 13-26	
	36	EPN 3.4A	PSR 4.5-00	Block initialization of active flags	
	37	EPN 3.7F	PSR 4.5-00	Forces PE on instr comp & delay entry cntr	
	38		PSR 4.11-00	Dsbl EPN interrupt handling	
	39			(Not used)	
	5	40	PSR 3.30A	PSR 4.5X-09	Enbl retry cond 1 - job mode
		41	PSR 3.30A	PSR 4.5X-09	Enbl retry cond 1 - monitor mode
42				(Not used)	
43		BDP 3.6C	BDP 4.1-05	Force A j stream pause	
44		BDP 3.8B	BDP 4.1-11	Force A k stream pause	
45		BDP 3.1B	BDP 4.3-02	Toggle mark lines parity	
46		BDP 3.14C	BDP 4.3-02	Toggle LSU load fcfn parity	
47		BDP 3.3B	BDP 4.0-09	Toggle BDP error tag parity	
6		48	BDP 3.10A	BDP 4.2-02	Toggle significant byte parity
		49	BDP 3.1B	BDP 4.0-03	Toggle move bytes mark lines parity
	50	BDP 3.13E	BDP 4.3-02	Toggle store cont parity	
	51	BDP 3.15B	BDP 4.4-01	Toggle MAC adrs parity	
	52			(Not used)	
	53	RGU 3.6A	RGU 4.15-02	Force history file X data input mux PE	
	54	RGU 3.6A	RGU 4.15-02	Force history file A data input mux PE	
	55	RGU 3.6A	RGU 4.15-02	Force MAC or IDU enter sel PE	
	7	56 through 58			(Not used)
		59	BP3 3.5F	BP3 4.1-01	Complement A stream digit parity
60		BP3 3.8D	BP3 4.2-01	Complement B stream digit parity	
61		BP3 3.28D, 14E, 29E	BP3 4.9-06	Force edit mask to all ones	
62		BP3 3.2B		(Not used)	
63		BP3 3.20B	BP3 4.0-00	Force spec error RAM adrs PE	
			BP3 4.5-02	Force C stream stage 3 rgr to zeros	



NOTES






CORPORATE HEADQUARTERS
P.O. BOX 0
MINNEAPOLIS, MINNESOTA 55440

SALES OFFICES AND SERVICE CENTERS
IN MAJOR CITIES
THROUGHOUT THE WORLD

PRINTED IN U.S.A.

 CONTROL DATA