TRAINING MANUAL


INSTRUCTION INDEX

| INSTRUCTIONS (by class) |  |  |  |  |  | PSEUDO OPS (by mnemonic) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex Code | Mnemonic | Section <br> Number | Hex <br> Code | Mnemonic | Section <br> Number | Mnemonic | Section <br> Number | Page Number |
|  | Storage |  |  | Shifts** |  |  |  |  |
| 1XXX | JMP | 5.1.2.4 | 0F2X | QRS | 5.3 | ADC | 6.7 | 6-9 |
| 2 XXX | MUI | 5.1.2.2 | 0F6X | LRS | 5.3 | ADC* | 6.8 | 6-10 |
| 3 XXX | DVI | 5.1.2.2 | 0F4X | ARS | 5.3 | ALF | 6.9 | 6-11 |
| 4XXX | STQ | 5.1.2.1 | 0FAX | QLS | 5.3 | BSS | 6.12 | 6-15 |
| 5XXX | RTJ | 5.1.2.4 | 0FCX | ALS | 5.3 | BZS | 6.12 | 6-15 |
| 6XXX | STA | 5.1.2.1 | 0FEX | LLS | 5.3 | COM | 6.13 | 6-16 |
| 7XXX | SPA | 5.1.2.1 | Interregister |  |  | DAT | 6.13 | 6-16 |
| 8XXX | ADD | 5.1.2.2 |  |  |  | DEC | 6.10 | 6-13 |
| 9XXX | SUB | 5.1.2.2 | 0808* | TRM | 5.4 | EIF | 6.15 | 6-21 |
| AXXX | AND | 5.1.2.3 | 081X | TRQ | 5.4 | EJT | 6.20 | 6-27 |
| BXXX | EOR | 5.1.2.3 | 0818* | TRB | 5.4 | EMC | 6.16 | 6-23 |
| CXXX | LDA | 5.1.2.1 | 082X | TRA | 5.4 | END | 6.2 | 6-4 |
| DXXX | RAO | 5.1.2.5 | 0828* | AAM | 5.4 | ENT | 6.3 | 6-4 |
| EXXX | LDQ | 5.1.2.1 | 083X | AAQ | 5.4 | EQU | 6.5 | 6-7 |
| FXXX | ADQ | 5.1.2.2 | 0838* | AAB | 5.4 | EXT | 6.3 | 6-4 |
|  | Skip |  | 084X | CLR | 5.4 | EXT* | 6.6 | 6-6 |
|  |  |  | 0848* | TCM | 5.4 | IFA | 6.15 | 6-21 |
| 010X | SAZ | 5.2.1 | 085X | TCQ | 5.4 | IFC | 6.18 | 6-25 |
| 011X | SAN | 5.2.1 | 0858* | TCB | 5.4 | LOC | 6.17 | 6-24 |
| 012X | SAP | 5.2.1 | 086X | TCA | 5.4 | LST | 6.19 | 6-27 |
| 013X | SAM | 5.2 .1 | 0868* | EAM | 5.4 | MAC | 6.16 | 6-23 |
| 014X | SQZ | 5.2 .1 | 087X | EAQ | 5.4 | MON | 6.22 | 6-29 |
| 015X | SQN | 5.2.1 | 0878* | EAB | 5.4 | NAM | 6.1 | 6-3 |
| 016X | SQP | 5.2.1 | 08A8* | LAM | 5.4 | NLS | 6.19 | 6-27 |
| 017X | SQM | 5.2 .1 | 08BX | LAQ | 5.4 | NUM | 6.6 | 6-9 |
| 018X | SWS | 5.2.2 | 08D8* | LAB | 5.4 | OPT | 6.21 | 6-28 |
| 019X | SWN | 5.2.2 | 08E8* | CAM | 5.4 | ORG | 6.14 | 6-19 |
| 01AX | SOV | 5.2 .3 | 08FX | CAQ | 5.4 | ORG* | 6.14 | 6-19 |
| 01BX | SNO | 5.2 .3 | 08F8* | CAB | 5.4 | SPC | 6.19 | 6-27 |
| 01CX | SPE | 5.2.4 | Register Reference |  |  | VFD | 6.11 | 6-13 |
| 01DX | SNP | 5.2.4 |  |  |  |  |  |  |
| 01EX | SPF | 5.2 .4 | 00XX | SLS | 5.5 .5 |  |  |  |
| 01FX | SNF | 5.2.4 | 02XX | INP | 5.5.4 |  |  |  |
|  |  |  | 03XX | OUT | 5.5 .4 |  |  |  |
|  |  |  | 04XX | EIN | 5.5 .3 |  |  |  |
|  |  |  | 05XX | IIN | 5.5 .3 |  |  |  |
|  |  |  | 06XX | SPB | 5.5.2 |  |  |  |
|  |  |  | 07XX | CPB | 5.5 .2 |  |  |  |
|  |  |  | 09XX | INA | 5.5.1 |  |  |  |
|  |  |  | 0AXX | ENA | 5.5.1 |  |  |  |
|  |  |  | 0BXX | NOP | 5.5 .5 |  |  |  |
|  |  |  | 0CXX | ENQ | 5.5.1 |  |  |  |
|  |  |  | 0DXX | INQ | 5.5 .1 |  |  |  |
|  |  |  | 0EXX | EXI | 5.5 .3 |  |  |  |

[^0]1700 PROGRAMMING TRAINING MANUAL
THIRD EDITION

FOR TRAINING PURPOSES ONLY
This manual was compiled and written by instructional personnel of CONTROL DATA INSTITUTE FOR ADVANCED TECHNOLOGY

CONTROL DATA CORPORATION
Publication Number 60207900B
February, 1970

The original draft of this manual was compiled and written by the Southern Region Training Staff. Technical revisions which have been incorporated in this printing were submitted by the Southern, Southeastern and Eastern Region Training Staffs.

Physical composition was accomplished by the Graphic Services Department within Control Data Educational Institutes. Since this department has continuation responsibilities for the originals of this manual, additional corrections, revisions, or suggestions should be submitted to the Manager of Graphic Services for processing.

TABLE OF CONTENTS

PART I
1700 BASIC SYSTEM DESCRIPTION

1700 ARITHMETIC

ASSEMBLY SOURCE FORMAT

BASIC 1700 INSTRUCTION FAMILIARIZATION

1700 MACHINE INSTRUCTIONS

PSEUDO OPS

INTRODUCTION TO MACHINE LANGUAGE I/O

SYSTEM REQUESTS

PART II
CONFIGURING A SYSTEM

ADVANCED CODING TECHNIQUES

PERIPHERAL PROGRAMMING - I (NON-INTERRUPT MODE) PERIPHERAL PROGRAMMING - II (INTERRUPT MODE)

LIBEDT EXAMPLES

APPENDIXES

INDEX

## INDEX TO FIGURES

Figure
1
Description Page
1700 Computer System Characteristics . . . . . . . . . . . 1-1
1700 Interrupt Trap Area . . . . . . . . . . . . . . . . 1-4
Basic System Description . . . . . . . . . . . . . . . . 1-7
Typical Configuration . . . . . . . . . . . . . . . . . 1-10
Console . . . . . . . . . . . . . . . . . . . . . . 1-11
Numbers . . . . . . . . . . . . . . . . . . . . . $2-1$
1700 Integer Numbers . . . . . . . . . . . . . . . . . $2-4$
Range of Numbers Used in the 1700 . . . . . . . . . . . . . $2-5$
Floating Point Example . . . . . . . . . . . . . . . . 2-9
Processing the Assembly Language Program . . . . . . . . . 3-1
Sample Assembly Listing . . . . . . . . . . . . . . . . 3-7
Address Modes for Storage Reference Class Instructions . . . . . 5-2
Data, Program and Common Counters . . . . . . . . . . . . 6-12
Side and Top Views of 850 Disk Pack . . . . . . . . . . . . 7-12
Flow of Requests . . . . . . . . . . . . . . . . . . . 8-4
Macro Calls for Requests Available to Background Programs . . . . 8-6
Control Statements Available Under the Job Processor . . . . . . 9-2
Control Statements Available to the Breakpoint Package . . . . . . 9-19
Control Statements Available to the System Recovery Package . . . . 9-25
1700 Computer System Block Diagram . . . . . . . . . . . . 10-7
1700 Hardware Configuration . . . . . . . . . . . . . . . 10-10
1700 (1704 or 1774) Communications System Configuration . . . . . 10-12
Mass Memory Core Maps . . . . . . . . . . . . . . . . 11-2
Object Tape . . . . . . . . . . . . . . . . . . . . 11-5
Flow of Program Through Execution . . . . . . . . . . . . 11-11
Error Examples for Incorrect Addressing in Mass Memory
Programs . . . . . . . . . . . . . . . . . . . . . 11-22
Maps of Mass Memory Modules and Core Subroutines . . . . . . 11-45
1700 Core Map (Externals) . . . . . . . . . . . . . . . 11-51
Disk . . . . . . . . . . . . . . . . . . . . . . . 12-37
Sector Format on Disk . . . . . . . . . . . . . . . . . 12-38
Data Buffer for Disk. . . . . . . . . . . . . . . . . . 12-39
Interim Drum Interface Codes . . . . . . . . . . . . . . 12-49
1731 Functions. . . . . . . . . . . . . . . . . . . . 12-59
1700 Interrupt Hardware and Software Functions . . . . . . . . 13-2
Interrupt Flow . . . . . . . . . . . . . . . . . . . . 13-10

## INDEX TO PROBLEMS*

|  | PROBLEM |
| :--- | ---: |
|  | Addressing |
|  | MOVE |
|  | SUM |
|  | CHNG |
|  | SUB |
|  | SORT |
|  | CLRPB |
|  | CONVRT |
|  | VALUE |
|  | INI |
|  | CKASSM |
|  | Runanywhere |
|  | REENTRANT |

[^1]PART I

CHAPTER I

1700 BASIC SYSTEM DESCRIPTION

## CHAPTER I-1700 Basic System Description

| 1.1 | Memory | $1-1$ |
| :--- | :--- | ---: |
| 1.2 | Protect System | $1-2$ |
| 1.3 | Interrupt System | $1-3$ |
| 1.4 | Input/Output | $1-6$ |
| 1.5 | Basic System Description | $1-6$ |
| 1.5 .1 | Registers | $1-6$ |
| 1.6 | Typical Configuration | $1-10$ |
| 1.7 | Console Description | $1-12$ |

## INTRODUCTION

The CONTROL DATA ${ }^{\circledR} 1704$ Computer is a stored program, digital computer. Physically small, it is designed for high computation and input/output (I/O) speed. The program protection features of the 1704 Computer and high reliability under a wide range of environmental conditions make it suitable for real-time, on-line, or control applications.

The interface of the 1700 Computer System is capable of accepting a great variety of peripheral devices. Refer to Figure 1 for system characteristics.

Figure 1. 1700 Computer System Characteristics

Stored program, digital computer
Completely solid-state, 6000-type logic
Parallel modes of operation
18-bit storage word
16 data bits
1 parity bit
1 program protect bit
16-bit instruction word
Two 16-bit index registers
Multilevel indirect addressing
Magnetic core storage (options available): 4096 18-bit words, expandable to 32,768 words

Input/Output (options available): Transmission of 16-bit words or 8-bit characters

Console includes: Register contents displayed in binary; operating switches and indicators

Reliability (calculated):
Approximately 8, 000 hours mean time between failures for the 1704 Computer

Environment:
$40^{\circ} \mathrm{F}$ to $120^{\circ} \mathrm{F}$
Relative humidity $0 \%$ to $80 \%$
Cooling: Forced Air
System Interrupt
Flexible repertoire of instructions:
Arithmetic operations
Logical and masking operations
Interregister transfers
Base 16 (hexadecimal) number system

Binary arithmetic:
Modulus 2-1 (one's complement)

Intercomputer communications:
1700 to 1700
Satellite operations

### 1.1 MEMORY

The basic 1700 Computer System provides high-speed, random-access magnetic core storage for 4,09618 -bit words. The storage capacity may be expanded from 4 K by 4 K increments to 32 K as a maximum. With the addition of special hardware, memory may be doubled from 32 K to 64 K .

[^2]
## 1.1

Storage cycle time is 1.1 microseconds. This is defined as the shortest possible time between successive Read/Write operations in storage.

A storage word may be a 16 -bit instruction, a 16 -bit operand or a 16 -bit address. A parity bit and a program protect bit are appended to each 16-bit storage word; thus a storage word is 18 bits long. Format:
$\begin{array}{lll}17 & 16 & 15\end{array}$ Bit 0


Bit 16 is the parity bit. It takes on a value so that the total number of 1 bits is odd (total number of bits includes the program protect bit). For example, if all 16 data bits are 1 's and the program protect bit is 0 , the parity bit is a 1 .

Bit 17 is the program protect bit. If it is a one, the word is protected and can only be modified or changed by a protected instruction.

### 1.2 PROTECT SYSTEM

The program protect system in the 1700 makes it possible to protect a program in the computer from any other non-protected program also in the computer. The combination of the high internal memory speed and the program protect system makes possible the use of the 1700 for background and foreground work. Foreground programs are protected and are generally multi-level (level 2 to 15) process programs. The foreground job is protected in core and runs at higher priority than background jobs which are assemblies, compilations, programs being debugged, etc. The background programs use the time available and are run in unprotected core. The protect system is enabled by setting the program protect switch on the programmer's panel. Any attempt to violate in any manner the protected portion of core from an unprotected instruction will cause a program protect violation which sets an interrupt on line 0 and also the program protect indicator which is visible as one of the fault lines on the programmer's panel. There are four program protect violations. They are:

1. An attempt is made by a non-protected instruction to write into a storage location containing a protected instruction or operand. It is legal to read from a protected area.
2. An attempt is made to write into a protected storage location by way of the external storage access when a non-protected instruction was the ultimate source of the attempt.
3. An attempt is made to execute a protected instruction following the execution of a non-protected instruction.
4. An attempt is made to execute interregister class instructions with bit 0 a one ( M register is the destination); instructions EIN, IIN, EXI, SPB, or CPB. Later examination of these instructions will show how these are used to change the state of interrupts or the protected core area itself.

### 1.3 INTERRUPT SYSTEM

The basic computer (1704) provides two interrupt lines. Line 0 provides entry for interrupts generated as a result of a storage parity error, a program protect fault, or power failure. There are instructions available for the processing program to check for parity error or protect fault, and power failure can be assumed if one of the other two conditions does not exist. In the case of power failure, approximately 8 milliseconds of programming time are available; then the computer generates a master clear before the power actually goes down. Special hardware is available which can generate an automatic restart after the power comes back up.

Line 1 provides for interrupts from the low-speed peripherals controlled by Equipment \#1, the slow channel synchronizer. Any of the four stations (TTY, Card Reader, Paper Tape Reader, Paper Tape Punch) on the slow channel synchronizer sends its interrupt to line 1.

The 1705 provides expansion from two interrupt lines to 16 interrupt lines, to provide for additional equipment.

Interrupts are controlled by an interrupt mask register (M Register, 16 bits) which either allows selected interrupts in or blocks them out. Each line corresponds to its bit in the M Register. If the bit is a 0 , any interrupt on that line is blocked out and must wait; if the bit is a 1 , the interrupt is allowed in. The mask in the M register is set and changed under program control. Priority is established by the mask in the M register, not by the line position. In the case of concurrent interrupts on more than one line at the same priority, the lowest numbered line is recognized first.

There is a fixed group of core locations assigned to the interrupt system, locations $\$ 100-\$ 13 F$, called the Interrupt Trap area. Four core locations are reserved for each line, beginning at $\$ 100$ for line 0 ; each 4 -word block is called the "trap" for that line.

Figure 2. 1700 Interrupt Trap Area


If the interrupt system is enabled and an interrupt occurs on a line that has a corresponding 1 in the M register, the hardware does the following:

1. disables the interrupt system (locks out all interrupts),
2. saves the contents of the $P$ register (the address of the next instruction which would have been executed in the interrupted program) in the first word of the trap for that line,
3. saves the state of the overflow indicator ( 1 if set, 0 if not set) in bit 15 of that same word,
4. transfers control to the second word in the trap.

The above is all that the hardware does in handling an interrupt; anything else must be done by the software. Under most systems, the second word of the trap for each line is initialized by the software to contain a jump out of the trap to a routine (or routines) to save the registers of the interrupted program and handle the interrupt. The third and fourth words of each trap can be used by the software to contain anything desired; the standard operating system uses these words to hold the priority level of the line and the address of the processing program for the line, respectively. The interrupt processing routine may exit interrupt state (back to the interrupted program) through word 0 of the corresponding trap.

## Example:

Assume line 1 has high priority, line 3 has lower priority. Line 0 always has highest priority. Any other running program has lower priority than either line 0,1 , or 3.

Make a table containing M register masks to be used while the routine servicing each line is running:


Note that MASKM will allow all pertinent lines to interrupt; MASK3 will allow line 1 or line 0 to interrupt; MASK1 will allow only line 0 to interrupt; MASK0 will not allow any line to interrupt.

The processing programs would be set up as follows:

## Main Program

Set M register to MASKM
Enable interrupt system


Interrupt Processor for Line 3
Store A, Q, I, M registers
Set M register to MASK3
Enable interrupt system
Inhibit interrupts
Restore registers
Exit interrupt state 03
Interrupt Processor for Line 1
Store A, Q, I, M registers
Set M register to MASK1
Enable interrupt system
Inhibit $\}_{\text {interrupts }}$
Restore registers
Exit interrupt state 01

Interrupt Processor for Line 0

could just leave interrupts locked out during execution as shown here rather than set new mask (mask would be MASK0 if set and interrupts enabled)
Chapter 4 of the Computer Reference Manual contains more details about the Interrupt System.

### 1.4 INPUT/OUTPUT

Included with the 1704 is a slow channel synchronizer. This channel handles any or all of the slow speed devices normally affixed to a 1704. These are the 1713 Teletype, the 1729 Card Reader, the 1721 Paper Tape Reader, and the 1723 Paper Tape Punch.* Figure 2 shows a data pack extending from these slow speed devices through the slow channel synchronizer to both the A and Q registers. Transfer of information to these devices then is one word at a time (unbuffered) with the $Q$ register containing address information and the A register containing data. The addition of a 1705 to the 1704 extends the $\mathrm{A} / \mathrm{Q}$ unbuffered channel to eight more equipments. The 1705 also provides the addition of a direct access bus (DAC) to core. This provides buffered transfer of data directly to or from memory, bypassing the registers in the computer and, in fact, bypassing the normal compute channel of the computer. This direct access allows high speed transfer of data from peripheral devices like discs, drums, mag tapes, or high speed industrial equipment like multiplexers, etc.

### 1.5 BASIC SYSTEM DESCRIPTION

Figure 2 illustrates the basic structure of the 1704 and also extension to peripherals through the addition of a 1705 . The basic 1704 is supplied with 4 K ( 4096 words) of core storage. Core can be expanded in 4 K increments to a maximum of 32 K (or to 64 K with the addition of special hardware).

### 1.5.1 Registers

There are four registers that the programmer can get to directly from instructions. These registers are the A, Q, I, and M registers.

The A Register is the principal arithmetic register. It contains 16 bits (labeled bit-0 up to bit-15) of which bit-15 is the sign bit for arithmetic operations. The A register is also the register used to interface data during input/output operations to peripheral equipment.

[^3]Figure 3. Basic System Description


The Q Register is a multi-use register. Its uses include:
a. Auxiliary arithmetic register.
b. Retains part of the result of arithmetic operations such as multiply or divide.
c. Retains the most significant portion of the dividend during divide operations.
d. The $Q$ Register is also used as the primary index register for address modification.
e. The $Q$ Register supplies the addressing for peripheral equipments during unbuffered input/output operations.

The I Register is the second index register available. It is actually core location $00 \mathrm{FF}_{16}$.

The M Register or Mask Register controls interrupts. A one bit in any position of the mask register will enable an interrupt from the corresponding line number while a zero in any bit position of the mask register blocks the interrupt from the corresponding line number. The mask register is effective in controlling interrupts only when the interrupt system is enabled.

Other registers of interest to the programmer are:
P Register: This 15-bit register functions as the program address counter. It holds the address of each instruction, and after executing the instruction at address $\mathrm{P}, \mathrm{P}$ is advanced to the address of the next instruction. The amount by which P is advanced is determined by the type of instruction being executed.

X Register: The $X$ register is an exchange register containing 16 bits. This register holds data going to or from memory. It also holds one of the parameters in most arithmetic operations.

Y Register: The Y register is an address register containing 16 bits. It is in this register that storage addresses are formed and held for transfer during a storage reference.

The A, Q, M, X, Y and P.Registers can be displayed and entered on the programmer's panel.

Shifter: The shifter is used by multiply, divide, and shift instructions. It is capable of shifting the output of the adder left and right one binary position or giving a direct transfer path to the arithmetic registers.

Adder: A 16-bit adder is used toperform all arithmetic and address calculations. Inputs to the adder are shown through the gates. The adder is a one's complement subtractive adder which is more fully described in the next chapter.

F Register: This 8-bit register is used by the control section of the 1704 for decoding instructions.

Z Register: This register communicates between the actual core storage and the computer through the X register. Notice this is an 18-bit register; the lower 16 bits are data or instructions from core, the 17 th bit or bit \#16 is the parity bit and the high order bit or bit \#17 is the program protect bit. Core storage is described more fully in the next section.

S Register: This 15-bit register which is fed from the Y register is used to directly address core storage. Since core storage has a maximum of 32 K locations, the S register need only be 15 bits.

The $Z$ register and the $S$ register are connected directly to external equipment through the 1705. This direct access channel allows insertion or extraction of core data directly to peripherals without program intervention.

Refer to Reference 1, Appendix A, for a more detailed description of the registers.



### 1.7 CONSOLE DESCRIPTION

| Master Clear | This is a three-position key/lever switch. A Master Clear is <br> executed whenever it is momentarily operated either up or down. <br> A Master Clear returns the computer and peripheral devices to <br> initial conditions by clearing all registers and peripheral equip- <br> ment logic. |
| :--- | :--- |
| Run/Step | This is a three-position key/lever switch. When the switch is |
| momentarily placed in the RUNposition, the computer begins pro- |  |
| gram execution, starting with the instruction whose address is in |  |
| the P register. The computer is stopped by momentarily placing |  |
| the switch in the STEP position. |  |
| If the switch is repeatedly placed in the STEP position, the com- |  |
| puter steps through the program, stopping after each storage |  |
| reference. The significance of the storage reference just made |  |
| is indicated by the Instruction Sequence indicators (INSTRUCTION, |  |
| INDIRECT ADDRESS, etc.). |  |

## Enter

The ENTER position selects the Enter mode. In this mode, each Step operation of the RUN/STEP switch stores the contents of the X register at the location specified by $\mathrm{P}+1$ and then advances the P register by one. The first step after a Master Clear or clear $P$ stores the contents of the $X$ register at the location specified by $P$.

To store a few instructions in unprotected storage, proceed as follows:

1) Power is on but computer is stopped.
2) Operate Master Clear switch.
3) Press P REGISTER SELECT switch and CLEAR pushbutton, in that order. Set desired address for instruction in $P$ by use of indicator pushbuttons.
4) Set ENTER/SWEEP switch to ENTER.
5) Press X REGISTER SELECT switch.
6) Press CLEAR pushbutton, then enter word to be stored by use of indicator pushbuttons.
7) Move RUN/STEP switch to STEP one time (carefully).

To store additional words in successive storage locations, repeat steps 6 and 7 until finished. To change to a new sequence of addresses, start at step 2 for the first one, then repeat steps 6 and 7 for each successive word.

A lighted indicator pushbutton indicates a " 1 ", a dark one a " 0 ".

## Sweep

The SWEEP position selects the Sweep mode. In this mode, each operation of the RUN/STEP switch displays in the $X$ register the contents of the storage location whose address is $P+1$. The $P$ register is advanced by one after each Step operation. The first step after a Master Clear or clear P displays the location specified by $P$. Instructions are not executed.

Selective Stop This is a three-position key/lever switch. The computer stops when it executes a Selective Stop instruction if this switch is in either the up or down position. The up position is maintained; the down position is momentary.

Selective Skip This is a three-position key/lever switch. Two Selective Skip instructions (SWS and SWN) are conditioned by this switch. This switch is off in the center position; the up position is maintained; the down position is momentary.

Program Protect/ Test Mode

This is a three-position key/lever switch maintained in all positions. The center position is off.

## Program Protect

The PROGRAM PROTECT position selects program protection.

## Test Mode

The TEST MODE position selects Test mode. This is used by the customer engineers for maintenance.

Emergency Off Pressing this switch shuts off power for the entire system.

Register Select

## INDICATORS

Program Protect

Faults

The $\mathrm{M}, \mathrm{P}, \mathrm{Y}, \mathrm{X}, \mathrm{A}$, and Q registers are available for display and manual entry of values via switch/indicators. A six-pushbutton switch/indicator, REGISTER SELECT, selects the register for display and entry.

Push the button for the desired register, and the contents of that register will light up in the 16 -bit console binary register. A button lighted indicates a 1 bit; unlighted, a 0 bit.

If it is desired to change the contents of the register, push the CLEAR button (not Master Clear switch) to clear out that register. Then set the new contents in the register by pushing the button (it will light up when pushed) for each bit that should be a 1 bit in the register.

The PROGRAM PROTECT bit indicator displays the state of the program protect bit of the last storage location referenced by the computer.

There are five fault indicators. When lighted, the fault condition is present.

- HI TEMP The temperature inside the computer has exceeded safe operating limits.
- TEMP WARN The ambient air temperature is approaching the maximum safe operating limit.
- OVERFLOW An arithmetic register overflow has occurred.
- PROGRAM PROTECT A violation of the program protect system has been detected.
- STORAGE PARITY A parity error has been detected in an operand or instruction read from storage.

When an instruction is being stepped, this group of four indicators describe the meaning of the storage reference just completed. The data of the storage reference (read or write) is in the X register. The four indicators and their meaning when lighted are:

- INSTRUCTION: The contents of the X register is an instruction.

Instruction Sequence Indicators

- INDIRECT ADDRESS: The contents of the X register is the result of indirect addressing. The indirect address may also be another indirect address, hence, this indicator may remain lighted for several consecutive storage references.
- STORAGE INDEX: The contents of the X register is the value of the Storage Index register.
- OPERAND: The contents of the $X$ register is the value of the operand either written into or read from storage.

If more than one Instruction Sequence indicator is lighted, the computer is running. If only one indicator is lighted, the computer is not running or is in a rather unlikely program loop which does not use operands, the storage index, or indirect addressing.

CHAPTER II

1700 ARITHMETIC

## CHAPTER II - 1700 Arithmetic

## TOPIC PAGE

2.1 HEX-DEC Conversions 2-1
2.2 Range of Numbers $\quad 2-4$
2.3 Adder 2-6
2.4 Overflow 2-7
2.5 Floating Point Numbers 2-7
2.6 Exercises 2-10

Figure 6. Numbers

| Decimal | Octal | Binary | Hexadecimal |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| 2 | 2 | 10 | 2 |
| 3 | 3 | 11 | 3 |
| 4 | 4 | 100 | 4 |
| 5 | 5 | 101 | 5 |
| 6 | 6 | 110 | 6 |
| 7 | 7 | 111 | 7 |
| 8 | 10 | 1000 | 8 |
| 9 | 11 | 1001 | 9 |
| 10 | 12 | 1010 | A |
| 11 | 13 | 1011 | B |
| 12 | 14 | 1100 | C |
| 13 | 15 | 1101 | D |
| 14 | 16 | 1110 | E |
| 15 | 17 | 1111 | F |
| 16 | 20 |  | 10 |

### 2.1 HEX-DEC CONVERSIONS

Since the 1700 is a 16 -bit machine, it is convenient to group the 16 binary bits into 4 hexadecimal digits. This allows for quicker and easier manipulation of the arithmetic and easier identification of program dumps. The relationship of the 4 binary bits to each hexadecimal digit and the decimal equivalent is shown below:

-16 Bit 1700 Machine Word

## 2.1

The Range of Binary Bits in Each HEX Position Is:

| Binary | HEX | Decimal | Binary | HEX | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0 | 0 | 1000 | 8 | 8 |
| 0001 | 1 | 1 | 1001 | 9 | 9 |
| 0010 | 2 | 2 | 1010 | A | 10 |
| 0011 | 3 | 3 | 1011 | B | 11 |
| 0100 | 4 | 4 | 1100 | C | 12 |
| 0101 | 5 | 5 | 1101 | D | 13 |
| 0110 | 6 | 6 | 1110 | E | 14 |
| 0111 | 7 | 7 | 1111 | F | 15 |

This table must be memorized.
The arithmetic operations that are essentially basic involve binary to HEX, HEX to binary, hexadecimal to decimal, decimal to hexadecimal conversion, taking the one's complement of a hexadecimal number, and adding and subtracting hexadecimal numbers.

Each hexadecimal digit represents by its position in the number a certain power of the base 16. The least significant digit is a multiple of $16^{0}$ which is 1 ; the second least significant digit represents a multiple of $16^{1}$ which is 16 ; the third least significant digit represents a multiple of $16^{2}$ which is 256 ; and the most significant hexadecimal digit represents a multiple of $16^{3}$ which is 4096 . It is necessary then only to do these multiplications followed by a final addition of the four multiples in order to convert a hexadecimal number to the decimal equivalent.

Example: Convert $13 E D_{16}$ to Decimal.

$$
\begin{array}{rlr}
\mathrm{D} \times 16^{0} & =13 \times 1 & =13 \\
\mathrm{E} \times 16^{1} & =14 \times 16= & 224 \\
3 \times 16^{2} & =3 \times 256 & =768 \\
1 \times 16^{3} & =1 \times 4096 & =4096 \\
\text { Sum } & =5101_{10}
\end{array}
$$

There are many methods of converting a decimal number to hexadecimal. The simplest method involves successive divisions of the decimal number by 16. Each remainder becomes in turn the least significant hexadecimal digit of the converted answer, while each quotient becomes the next decimal number to be divided. Divisions continue until the quotient becomes zero.

Example: Convert $1476_{10}$ to HEX.
$1 6 \longdiv { 1 4 7 6 }$ - Continue division
144
36
$\frac{32}{4}-$ First remainder is $H_{0}=4$


Addition of hexadecimal numbers is straightforward. Notice that 16 is carried from the least significant position to the most. The subtracting, of course, is the opposite of addition with 16 being borrowed from the most significant position.

Example: Add the HEX numbers 13CE and 2AA7.

| 13CE |  |
| :---: | :---: |
| $+2 \mathrm{AA7}$ |  |
| 3E 75 |  |
| 444 - E (14) + 7 = 21 - Carry 16-Excess 5 |  |
| $\longrightarrow \mathrm{C}(12)+\mathrm{A}(10)+1=23-$ Carry 16-Excess 7 |  |
|  | $+\mathrm{A}(10)+1=14-\mathrm{No}$ Carry-Excess E |
|  | $+2=3-$ No Carry-Excess 3 |

As we'll encounter shortly, negative numbers in the 1700 are carried in one's complement form. The subtraction in each position of a digit from the largest possible digit in the base used yields the one's complement of the number.

Example: Find the One's Complement of the HEX Number 347E.
Subtract
FFFF
347 E
CB81 - is One's Complement of 347 E .
The same result can be obtained by converting both numbers to binary.


Notice that the one's complement of a binary number has all ones in the binary number changed to zeroes, and all zeroes changed to ones, which suggests another method of obtaining the one's complement of a number.

Figure 7. 1700 Integer Numbers

Example:


Negative Numbers Stored in One's Complement Form:


## 2. 2 RANGE OF NUMBERS

Figure 8 illustrates the range of numbers used in the 1700 . The total number of bits available is 16 and for arithmetic operations bit \#15 will be a zero for positive numbers, and a one for negative numbers. For positive numbers, bits $0-14$ are in true form. However, for negative numbers bits $0-14$ are in one's complement form. Notice there are two 0 's, a positive zero and a negative zero.


Note: Each Negative Number is Represented as the One's Complement of its Corresponding Positive Number.

Figure 8. Range of Numbers Used in the 1700,

### 2.3 ADDER

A straightforward adder would pose problems in the 1700 in that negative zero in many cases would be produced as a result instead of a positive zero. Consider the addition:

FFFF - Straightforward addition of the positive number 4321 and a negative number of the same size, BCDE, yields a correct result of zero, but negative zero instead of positive zero.

Since the skip tests do not recognize negative zero, the adder in the 1700 , which is a 16 -bit one's complement subtractive adder, eliminates minus zero in all but one case. It functions by taking the one's complement of the addend and subtracting this from the augend. The same addition as in the above is accomplished:

Add

| 4321 | 4321 | 4321 |
| :---: | :---: | :---: |
| + BCDE | -4321- | 4321 |
| Same Result $\longrightarrow 0000$ |  |  |

The one case where a minus zero is produced is the case where minus zero is added to minus zero.

| Add | Subtract |
| :--- | :--- |
| FFFF | FFFF |
| + FFFF |  |
|  | FFFF |

Negative zero can be converted to positive zero by simply adding positive zero to it.

| Add | Subtract |  |
| :---: | :---: | :---: |
| FFFF | FFFF |  |
| +0000- | - FFFF |  |
|  | 0000 | $(-0)+(+0)=(+0)$ |

For subtraction, the subtrahend is not complemented, but is subtracted directly from the minuend. The only case producing negative zero is $(-0)-(+0)=(-0)$.

Subtract Directly
FFFF
0000
FFFF
Page 3-20 of Reference 1, Appendix A, expounds further on conditions causing negative zero.

### 2.4 OVERFLOW

Overflow in the 1700 is essentially a condition wherein the result of some arithmetic operation is too large to fit into its designated register. Overflow can be caused by add type operations, by a subtract type operation and by divide. In a one's complement computer like the 1700 , overflow, when it occurs, sets the overflow indicator which remains on until tested. Refer to Figure 8. Notice that overflow will not occur when a positive number is added to a negative number since the result will always lie within the range of numbers. Adding two positive numbers together or adding two negative numbers together, or the equivalent operation (subtracting a negative number from a positive number or subtracting a positive number from a negative number), can cause a result which is too large to be contained in the A or Q Register. Recovery can be made from add type overflow operations and, in fact, overflow is often a useful tool for accumulating single precision numbers into double precision numbers.

The computer logic will set the overflow indicator when both signs are initially the same and a borrow occurs.

Recovery can be made, however, by accumulating the overflow in a second cell and masking out bit-15 of the first, since bits 0 through 14 remain correct.

Remember that any add type instruction can cause overflow. This includes ADD, SUB, RAO, AAQ, etc.

Divide overflow will be described in more detail in the storage reference class of instructions for the DVI instruction itself.

### 2.5 FLOATING POINT NUMBERS

Floating point numbers will be of interest to scientific programmers, and since the Fortran compiler provides for them, their format will be discussed here. The range is $.591 \times 10^{-39}$ through $1.694 \times 10^{39}$.

Floating point numbers require two words of core and include: one bit, sign of coefficient; 8 bits, biased exponent; 23 bits, normalized coefficient.


A number, for example 25., would be packed as follows:

1. convert decimal number to hexadecimal

$$
25 \cdot 10=19 \cdot 16
$$

2. convert hexadecimal number to binary

$$
19 \cdot 16=00011001 \cdot 2
$$

3. normalize the binary number (move the binary point to the left of the first one bit)

4. bias the exponent. In the 1700 , all exponents (positive or negative) are biased by 8016 ( 80 is added to the exponent)

$$
2^{5}=5+80=85_{16}
$$

5. pack the number in the two words:


A negative number would be packed as though it was positive, then both words would be complemented.

$$
\begin{aligned}
& -1916= \\
& \begin{array}{|l|l|l|}
\hline 1 & 01111010 & 0011011
\end{array} 1111111111111111 \\
& \hline
\end{aligned}
$$

To unpack numbers (i.e., from a HEX dump) the reverse procedure is followed.

CHAPTER III
ASSEMBLY SOURCE FORMAT

Figure 9. Floating Point Example
EXAMPLE: PACK 37510

$$
375_{10}=177_{16}
$$

$$
16 \angle 375
$$

$$
\angle 23 r 7
$$

$$
\angle 1 r 7
$$

$$
177_{16}=000 \underbrace{1011101112}_{.101110111000 \times 2^{9}}=
$$

$$
\text { Or } 1
$$



$$
\begin{array}{cc} 
& +\frac{9}{89} \\
\text { EXPONENT : } \quad 10001001_{2}
\end{array}
$$

$-375_{10}$ WOULD BE STORED AS

2.6

### 2.6 EXERCISES

1. Group these 16 bit 1700 binary numbers into hexadecimal, convert the answers to decimal, then add the three together.
a. 0010110110101110
b. 1000111111000111
c. 1111111111000000
2. Convert these decimal numbers to HEX, and represent each in binary as they would appear as a 16 -bit 1700 word.
a. 4095
b. -17
c. 255
3. How would a signed number, either positive or negative, that occupied only an 8 -bit field be expanded to occupy a 16 -bit field?

## CHAPTER III - Assembly Source Format TOPIC PAGE

3.1 Program Flow 3-1
3.2 1700 Assembly Language Source Format 3-2
3.2.1 Location Field 3-2
3.2.2 Opcode Field 3-3
3.2.3 Address Field 3-3
3.2.4 Comment Field 3-5
3.3 Assembly Listing 3-5

### 3.1 PROGRAM FLOW

Two phases are involved in processing the assembly language program. The first phase involves reading of the source program (the program prepared by the programmer) into the computer under control of the assembler program. The assembler program reads and decodes the instructions outputting a listing with the object program. The object program, which can be output on either paper tape, mag tape, or disk is in a formatted form suitable for loading back into the computer under control of the relocating linking loader program. This re-entry of the object program into the computer through the loader is Phase Two. After loading, relocating and linking this program appropriately to other programs, the program can now be executed. Two large standard software packages, then, are involved in the assembly process; the assembler itself and the relocating linking loader. Figure 10 illustrates this diagrammatically.

Phase 1 - Assembly of Source Program


Phase 2-Loading and Running of Object Program


Figure 10. Processing the Assembly Language Program

## 3.2

## 3. 21700 ASSEMBLY LANGUAGE SOURCE FORMAT

Regardless of the standard assembler being used (utility assembler or macro assembler) the source format is prepared the same. This source format consists of four fields, the location field, the opcode field, the address field and the comment field as illustrated below:


The total width of all four fields combined is 72 columns. Each field, however, can be of any length and the statements are said to be free-field. To signal the end of these fields, either a blank or a tab is used. The blank is technically used as the field terminator for card input source with consecutive blanks ignored and the first non-blank character signifying the beginning of the next field. For paper tape input source the tabular key depression is normally the field terminator since the source can be typed using tab fields to arrange the sourcetype in an orderly fashion. Blanks, however, can be used for paper tape input source as field terminators also. Consecutive tabs will indicate the absence of a field. The carriage return key depression will signify the end of a statement for paper tape input source. The end of the card itself for card input source is the statement terminator.

### 3.2.1 Location Field

The location field is used for placing symbols which will define positions in the program. These symbols have a maximum length of six characters (more than six will not be processed by the assembler) and the first character must be alphabetic.

Example:


The same symbol cannot be used twice in the same program, as this would constitute a doubly defined symbol, an error condition. Upon finding a symbol in the location field, the assembler places this symbol with its location in its internal symbol dictionary. Further references to this symbol then will yield its location.

An asterisk in the first column of the location field indicates that all subsequent information in that statement is to be treated as a remark.

Example:
Location Opcode $\quad$ Address Comments

* THESE LINES WILL BE PROCESSED AS A REMARK AND
* APPEAR ONLY ON THE LISTING. THEY DO NOT GENERATE
* ANY MACHINE CODE.


## START

Symbols appearing in the location field corresponding to certain pseudo instructions are meaningless. These will be discussed under the section dealing with the pseudo instructions. A numeric entry into the location field is allowed for one pseudo instruction only, the NAM pseudo instruction.

### 3.2.2 Opcode Field

In this field, machine instruction mnemonics or pseudo instructions or macro names (if the macro assembler is used) are placed. The machine mnemonics will be decoded by the assembler with the appropriate machine codes generated. The pseudo instruction will produce action by the assembler and may not, for some pseudo instructions, generate any specific machine instructions. Macro names will be discussed in Chapter VII.

Example:
Location

START
1
1
1

| Opcode | Address |
| :---: | :---: |
| NAM | 1 |
| 1 | 1 |
| LDA | 1 |
| 1 | 1 |

Comments
NAM is a pseudoinstruction

LDA is a machine mnemonic

### 3.2.3 Address Field

The operands used in the address field are:

## Symbolic

Numeric
Asterisk
Special Characters (A, Q, M, 0, I, B)
Combination of above special characters joined by arithmetic operators (address expression)
Null (absence of operand)
Symbols used in the address field either alone or in an expression, must be legally defined. Besides appearing in the location field, symbols can be defined as being names in the address field of certain pseudo instructions.

Numeric operands in the address field can be either decimal or hexadecimal. To distinguish between the two, a $\$$ sign would precede the hexadecimal number ( 1234 is a decimal, $\$ 1234$ would be hexadecimal). The range of decimal numbers must be $\pm 32,767$. The range for hexadecimal numbers is $\pm 7 F F F$. Expressions are formed by the combination of either symbolic or numeric operands with addition, subtraction, multiplication or division operators (+, -, *, /). Nesting is not allowed. The expression is scanned left to right with divisions and multiplications done first and a second scan left to right for addition or subtraction. An expression evaluated as a constant in the address field may be used only with the $=\mathrm{X}$ form of constant, not $=\mathrm{N}$.

Example:


1st) $6 \times 28=168$
2nd) $168 \div 4=42=\$ 2 \mathrm{~A}$
$3 \mathrm{rd}) 0103+2 \mathrm{~A}=012 \mathrm{D}$, then the contents of core location $012 \mathrm{D}_{16}$ is loaded into the A register at run time.

The asterisk can be used in the address field to also specify the current location of the program counter when the instruction is assembled. If the instruction is two words long, the asterisk specifies the first word of the instruction. Even though the asterisk is also used in the address field as a multiplication sign, the logical use of the asterisk for both processes will not conflict.

Example:


The special symbols Q, I and B are used with the storage reference instructions to refer to index registers. Q refers to $Q$ register index modification, I refers to the contents of location FF to be used as an index register, and B would specify both the $Q$ register and location FF to be added to the base address to form the effective address.

Example:
$\frac{\text { Location }}{1}$



Comments
The contents of core location FF are added to TAG to produce the effective address.

Same as above, but Q register is used.

Both $Q$ and I are added.
The address field for any of the interregister instructions requires either $\mathrm{A}, \mathrm{Q}$ or M registers as a destination.

Example:
Location
1
1
1
1
1


Comments
Add A to Q and put results in A and Q

Transfer A to A, Q and M registers

For the interregister instructions, A, Q and M, refer to the registers A, Q and M.

### 3.2.4 Comment Field

This field is used for remarks that are printed as part of the list output. Entries in this field do not produce any machine code.

If it is desired to put a comment on an instruction which does not have an address field (i. e. , SLS) it is advisable to put a 0 in the address field, before the comment begins, to eliminate an assembly error message.

$$
\begin{array}{lllll}
\text { i.e., } & \text { SLS } & \text { COMMENT } & \text { incorrect } \\
\text { SLS } & 0 & \text { COMMENT } & \text { correct }
\end{array}
$$

## 3. 3 ASSEMBLY LISTING

The assembly list consists of 18 columns of descriptive information related to the source statement, followed by a maximum of 80 columns listing the source statement.
3.3

| Column | Contents |
| :---: | :---: |
| 1-4 | line number; truncated to 4 decimal digits |
| 5 | space |
| 6 | relocation designator for location <br> P program relocation <br> D data relocation |
| 7-10 | location in hexadecimal |
| 11 | space |
| 12-15 | machine word in hexadecimal |
| 16-17 | relocation designator for word |
|  | P program relocation <br> -P negative program relocation <br> C common relocation <br> -C negative common relocation <br> D data relocation <br> -D negative data relocation <br> X external <br> blank absolute |
| 18 | space |
| 19-98 | input source statement |

SYMBOL TABLE A table containing the location symbols, locations, and relocation values is printed at the end of pass 3 if the $L$ option is selected. Format of the symbol table:

| Column | Contents |
| :--- | :--- |
| $1-6$ | symbol name |
| $9-12$ | location |
| 13 | relocation of location |
| $15-20$ | symbol name |
| $23-26$ | location |
| 27 | relocation of location |
| $29-34$ | symbol name |
| $37-40$ | location |
| 41 | relocation of location |

The columns not specified above contain spaces.

Figure 11. Sample Assembly Listing


Appendix D contains error messages.

## CHAPTER IV

BASIC 1700 INSTRUCTION FAMILIARIZATION

CHAPTER IV - Basic 1700 Instruction Familiarization
TOPIC PAGE
4.1

LDA, STA, ADD Assuming Data Available
4-1
4.2

LDA, STA, ADD Using Preset Data
4-1
4.3

LDA, STA, ADD Using Preset Data to 4-2 Illustrate Looping
4.4 STQ and MUI Instructions 4-2
4.5
4. $6 \quad$ JMP and RTJ to Illustrate a Subroutine $4-3$

LDQ and DVI Instructions
4-3

### 4.1 LDA, STA, ADD ASSUMING DATA AVAILABLE

The Load A (LDA) instruction replaces the contents of the A Register with the contents of the referenced memory location. The contents of the memory location is not changed.

The Store A (STA) instruction replaces the contents of a referenced memory location with the contents of the A Register. The contents of the A Register is not changed.

The Add to A (ADD) instruction forms a 16-bit sum of the contents of the A Register and the contents of the referenced memory location and places this sum in the A Register. The contents of the memory location is not changed.

| Problem:Replace the contents of location SAVE <br> of locations SAVE and DATA, assum <br> tain legal data. |
| :--- |
| LocationOpcode <br> LDA |
| ADD |

### 4.2 LDA, STA, ADD USING PRESET DATA

The NUM instruction creates a table of constants listed in the address field behind the instruction. If a Label is given, it is assigned to the first value.

The BSS pseudo instruction reserves a segment of core to be used for any purpose. The data contained is unknown at load time.

The BZS pseudo instruction reserves a segment of core to be used for any purpose and fills this area of core with all zeroes.

Problem: Add zero to the contents of location TAG and store the result in location TAG2. Locations TAG and TAG2 should then be equal.

| Location | Opcode | Address |
| :---: | :---: | :---: |
| TAG | NUM | \$423 |
|  | BZS | TAG1(1) |
|  | BSS | TAG2(1) |
|  | - |  |
|  | - |  |
| BEGIN | LDA | TAG |
|  | ADD | TAG1 |
|  | STA | TAG2 |

4.3 LDA, STA, ADD USING PRESET DATA TO ILLUSTRATE LOOPING

The Skip if A is Zero (SAZ) instruction checks the contents of the A register. If A is all zeros, the program skips to a prestated location up to 16 locations forward, (never backward). If not, program control goes to $P+1$ (the next location).

The Skip if A is Positive (SAP) instruction checks the uppermost bit of the A register. If this bit is " 0 " (positive), program execution will skip to the specified location up to 16 locations forward, (never backward). If not, the program will continue at $\mathrm{P}+1$.

The Skip if A is Minus (SAM) operates identically to the SAP instruction except that the uppermost bit of the A Register is checked for a " 1 ", indicating a negative quantity.

Problem: Add $21_{16}$ to each of the quantities in array TAG1 and then store these new numbers at array TAG2.

Index Register I will be used for controlling the loop. It starts at 4 and progresses through $3,2,1,0$, then the loop ends when it turns negative.

Solution:

| Location | Opcode | Address | Comments |
| :---: | :---: | :---: | :---: |
| TAG1 | NUM | \$4152, \$0431, \$0210 |  |
|  | NUM | \$12F3, \$F201 |  |
|  | BSS | TAG2(5) |  |
| TAG3 | NUM | \$21 |  |
| ONE | NUM | \$0001 |  |
| SAVE | NUM | \$0004 |  |
|  | - |  |  |
|  | - |  |  |
| BEGIN | LDA | SAVE |  |
|  | STA | \$FF | $4 \rightarrow$ FF for loop control 1st no. $\longrightarrow \mathrm{A}$ |
|  | LDA | TAG3 |  |
| LOOP | ADD | TAG1, I | $\begin{aligned} & (\mathrm{A})+(\mathrm{TAG1}+(\mathrm{FF})) \longrightarrow \mathrm{A} \\ & (\mathrm{~A}) \longrightarrow \mathrm{TAG} 2+(\mathrm{FF}) \end{aligned}$ |
|  | STA | TAG2, I |  |
|  | LDA | \$FF |  |
|  | SUB | ONE | Subtracts 1 from A |
|  | STA | \$FF |  |
|  | SAZ | DONE-*-1 | Skip to DONE if $(\mathrm{A})=0$ |
|  | JMP | LOOP |  |
| DONE | SLS | 0 | Stop Instruction |
|  | END |  |  |

### 4.4 STQ AND MUI INSTRUCTIONS

The Store $Q(S T Q)$ instruction replaces the contents of the referenced memory location with the contents of the Q Register. The contents of Q are unchanged.

The Multiply (MUI) instruction forms a 32 -bit product of the contents of A (multiplier) and the contents of the referenced memory location (multiplicand) and places the product in the QA Registers. The contents of the memory location is not changed.

Problem: Multiply the contents of MEM by the quantity 2016 which is currently in A. Store the results of A in memory location A and the results of $Q$ at memory location $Q$.

| Location | Opcode  <br>   <br> MUI Mddress <br> STA A <br>  STQ$\quad$ Q |  |
| :--- | :--- | :--- | :--- |

### 4.5 LDQ AND DVI INSTRUCTIONS

The Load $Q$ (LDQ) instruction places the contents of the referenced memory location into the Q register. Contents of memory are unchanged.

The Divide Integer (DVI) instruction divides the 32-bit QA Register by the contents of the referenced memory location. The contents of memory are not changed. Q will contain the remainder and A the quotient.

Problem: Divide $4528_{16}$ by the contents of location SAVE
Solution:

| Location | Opcode | Address |  |
| :---: | :---: | :---: | :---: |
| SAVE | NUM | \$0025 | Divisor |
| TAG1 | NUM | \$4528 | Dividend |
| TAG2 | NUM | \$0000 |  |
|  | LDQ | TAG2 | Clear Q |
|  | LDA | TAG1 | Get dividend |
|  | DVI | SAVE | Answer is in A |

### 4.6 JMP AND RTJ TO ILLUSTRATE A SUBROUTINE

The Jump (JMP) instruction causes a program sequence to terminate and initiates a new sequence at a specified location.

The Return Jump (RTJ) instruction is a jump enabling the program to begin execution in a new location and, by storing a return address, return to the next instruction in the program sequence.

Problem: During the main program sequence, skip to a routine to clear a storage area, and return to the location which the program left.
4.6

| Location | Opcode | Address | Comments |
| :--- | :--- | :--- | :--- |
|  | LDA | NAME |  |
|  | STQ |  | SAVE |

## CHAPTER V

1700 MACHINE INSTRUCTIONS

## CHAPTER V - 1700 Machine Instructions

| - 5.1 | Storage Reference Class | 5-1 |
| :---: | :---: | :---: |
| 5.1 .1 | Addressing for Storage Reference Class Instructions | 5-3 |
| 5.1.1.1 | Constant Mode | 5-3 |
| 5.1.1.2 | Absolute: One Word | 5-7 |
| 5.1.1.3 | Absolute: One Word Indirect | 5-8 |
| 5.1.1.4 | Absolute: Two Word | 5-8 |
| 5.1.1.5 | Absolute: Two Word Indirect | 5-9 |
| 5.1.1.6 | Relative: One Word | 5-10 |
| 5.1.1.7 | Relative: One Word Indirect | 5-12 |
| 5.1.1.8 | Relative: Two Word | 5-12 |
| 5.1.1.9 | Relative: Two Word Indirect | 5-13 |
| 5.1.1.10 | Review of Addressing Modes | 5-13 |
| 5.1.1.11 | Indexing | 5-13 |
| 5.1 .2 | Instructions in the Storage Reference Class | 5-18 |
| 5.1.2.1 | LDA, LDQ, STA, STQ, and SPA Instructions | 5-18 |
| 5.1.2.2 | ADD, ADQ, SUB, MUI and DVI Instructions | 5-19 |
| 5.1.2.3 | AND and EOR Instructions | 5-20 |
| 5.1.2.4 | JMP and RTJ Instructions | 5-22 |
| 5.1.2.5 | RAO Instructions | 5-23 |
| 5.1.3 | Execution Times | 5-25 |
| - 5.2 | Skip Class Instructions | 5-27 |
| 5.2 .1 | A and Q Skip Tests | 5-27 |
| 5.2 .2 | Skip Switch Tests | 5-28 |
| 5.2.3 | Overflow Skip Tests | 5-28 |
| 5.2.4 | Parity and Program Protect Indicator Tests | 5-29 |
| - 5.3 | Shift Class Instructions | 5-32 |
| 5.3 .1 | Timing for Shift Class Instructions | 5-33 |
| - 5.4 | Interregister Class Instructions | 5-35 |
| - 5.5 | Register Reference Class Instructions | 5-41 |
| 5.5 .1 | Instructions ENA, INA, ENQ and INQ | 5-41 |
| 5.5 .2 | Instructions SPB and CPB | 5-42 |
| 5.5 .3 | Instructions EIN and IIN | 5-43 |
| 5.5.4 | Instructions INP and OUT | 5-44 |
| 5.5 .5 | Instructions SLS and NOP | 5-44 |
| - 5.6 | Exercises | 5-49 |
| 5.6 .1 | Exercises on Constant Mode of Addressing | 5-49 |
| 5.6 .2 | Exercises on Absolute Mode of Addressing | 5-49 |
| 5.6.3 | Exercises on Relative Mode of Addressing | 5-50 |
| 5.6 .4 | Exercises on Indexing | 5-50 |
| 5.6 .5 | Exercises on Shift and Skip Instructions | 5-51 |
| 5.6 .6 | Review Exercises | 5-52 |

## INTRODUCTION

There are five classes of instructions in the 1700. They are:
Shift Class Instructions
Skip Class Instructions
Storage Reference Class
Register Reference Class Instructions
Interregister Class Instruction
Only the storage reference class uses core for operands. Instructions in all classes other than storage reference class are one word instructions and take 1.1 microseconds to execute with the exception of the shift class instructions whose execution time depends on the number of bits shifted, and INP and OUT instructions. Refer to Appendix B for instruction execution times, or to section 5.1.3.

### 5.1 STORAGE REFERENCE CLASS

Of the five classes of instructions in the 1700 , only this group uses core for operands. This means, then, that the instructions in this group are the only ones that are addressable. Because of the limitation of 16 bits in an instruction word to implement the ability to reach any core location from any other core location, two-word instructions are used. One-word instructions are available for addressing either absolute core blocks or within a fixed range of core locations from the instruction. The format for these instructions is:

Address Mode

$\Delta$ is not zero for one-word instructions. $\Delta$ is zero, and $M$ contains the operand (or operand address) for two-word instructions.

The instructions are defined by the $F$ field and will be discussed later. The rest of the format word deals with various ways of addressing the instruction; this will be discussed first.

*If the buffer is $45_{16}$ locations in the positive direction from this instruction

### 5.1.1 Addressing for Storage Reference Class Instructions

Figure 12 illustrates the various ways of addressing storage reference class instructions. The combination of the r , ind, and $\Delta$ bits determines the mode of addressing used. Because of the limitation of 16 bits in an instruction word, some modes of addressing require two words to reach all parts of core. A brief glance at this chart shows a direct correspondence between two-word instructions and the bit content of $\Delta$. When $\Delta$ (bits $0-7$ ) in the instruction word is all $0^{\prime}$ s, two consecutive core words are used as a single instruction. Also, there are only three main types of addressing: constant, absolute and relative. Within the absolute and relative types are one and two-word varieties and also one and two-word indirect types. Listed also in this table are the proper assembly language designators necessary to tell the assembler the exact mode of addressing desired. Indirect addressing is specified by parentheses enclosing the address field contents. This table ignores manipulations with the index register since index register modification is common to all modes of addressing. This figure gives only the base address for each mode. The base address must be found before index register modification occurs even when indirect addressing is specified. In each of the indirect addressing modes notice that the base address is specified as the contents (the use of parentheses around the address specifies the contents of) of its corresponding non-indirect mode. This means that for indirect addressing a further search is made into the addressed core location to find the base address.

### 5.1.1.1 Constant Mode

This mode of addressing is used where an operand is known to the programmer, that is, he is using a constant. This mode of addressing utilizes two words.

The first word of the instruction is specifically the instruction itself, the mode of addressing for this example is constant, and the unused bits in this word will be set to zero. This arrangement is illustrated below:


The upper four bits signify the actual instruction. This field is called the $F$ field. The next four bits, that.is, bits $8,9,10$ and 11 , are used to signify the mode of addressing for the instruction. Also, bits 8 and 9 will signify indexing, where bit 8 signifies index register I which is core location FF , and bit 9 will indicate indexing with the Q register. For the constant mode of addressing bit 10, which is called the indirect bit, is a zero and bit 11, which is called the relative bit, is also a zero. For our example here, we will assume no indexing used, therefore bits 8 and 9 will be 0 . The lower eight bits, that is bits $0-7$, are called the $\Delta$ field, and for constant mode of addressing all these bits are 0 's.

The combination of the $\Delta$ field, the indirect bit and the relative bit are indicators to the machine of the mode of addressing used. Note for constant mode the field is all 0 's, the indirect bit is a 0 and the relative bit is a 0 , signifying constant mode of addressing.
Numeric constants. This form is for numbers.
Example:

$$
\text { LDA } \quad=\mathrm{N} \$ 407 \mathrm{~F}
$$

This constant mode instruction written in assembly language will generate two machine words of code:

| at P | C000 |
| :---: | :---: |
| $\mathrm{P}+1$ | 407 F |

The operand itself is placed in the second word, so the base address is $\mathrm{P}+1$, the second word of the instruction.

The $=\mathrm{N}$ in the address field signifies to the assembler the constant as numeric (a number). The number can be either decimal or hexadecimal (in which case it is preceded by the dollar sign). The result of the above example is to load into A the number $407 \mathrm{~F}_{16}$.
Example:
LDA $=$ N256
The decimal number 256 would be converted and the following code generated:

$$
\begin{array}{cc}
\text { at P } & \text { C000 } \\
\mathrm{P}+1 & 0100
\end{array}
$$

Illegal example:

$$
\text { LDA } \quad=\mathrm{N} \$ 100+\$ 27
$$

An error message would result because address arithmetic ( + ) is not allowed with the $=\mathrm{N}$ form of constant addressing.

Address constants. This form is for 15-bit addresses and address arithmetic on numbers.

Example:

$$
\text { LDA } \quad=\mathrm{XTAG}
$$

The $=\mathrm{X}$ in the address field signifies that TAG is a symbol. The assembler substitutes the value in its symbol directory for the symbol and puts this value in $\mathrm{P}+1$. If, for example, TAG is a location symbol at address 100 in the program, the following code is generated.

| at P | C 000 |
| :---: | :---: |
| $\mathrm{P}+1$ | 0100 |

An expression can also be used:
LDA $=X T A G+10$
This will put the address of TAG+10 in the code:

| at P | C 000 |
| :---: | :---: |
| $\mathrm{P}+1$ | 010 A |

The = X form of address constants is the correct way to allow numeric address arithmetic:

ADD $\quad=\mathrm{X} \$ 34 \mathrm{~F} 2-022+\$ 1 \mathrm{~A}$
will generate code to add to the contents of the A register $34 \mathrm{~F} 6_{16}$.

```
at P
    P+1
    \(-6000\)
34F6
```

Even though the result of the expression in the address field is a constant, the $=\mathrm{X}$ form must be used rather than $=\mathrm{N}$ because an expression is not allowed with $=\mathrm{N}$. LDA $=X \$ 100+\$ 27$ would be legal and would generate:

| at P | C000 |
| :---: | :---: |
| $\mathrm{P}+1$ | 0127 |

In address expressions only a 15 -bit constant will be produced so note that
LDA $=X-T A G$
will generate

$$
\begin{array}{ll}
\text { at } \mathrm{P} & \mathrm{C} 000 \\
\mathrm{P}+1 & 7 \mathrm{EFF}
\end{array}
$$

(not FEFF)
also, with numbers:

$$
\text { LDA } \quad=\mathrm{X}-11
$$

will generate

$$
\begin{array}{ll}
\text { at } \mathrm{P} & \mathrm{C} 000 \\
\mathrm{P}+1 & 7 \mathrm{FF} 4
\end{array}
$$

This feature of the assembler can well be utilized in sophisticated coding. ASCII constants. This form is for alphabetic and numeric characters. Example:

$$
\text { LDA } \quad=\mathrm{AXY}
$$

### 5.1.1.1

The =A means that the alphanumerics following (only 2 allowed) are to be converted to their ASCII 8-bit code. (See Appendix E.) The first alphanumeric (X in this case) ASCII code is placed in the high order 8 bits of $\mathrm{P}+1$, and the second ASCII equivalent is placed in the lower 8 bits. The code will be:

$$
\begin{array}{ll}
\text { at } \mathrm{P} & \mathrm{C} 000 \\
\mathrm{P}+1 & 5859
\end{array}
$$

A blank is a character in the ASCII form:

$$
\text { LDA } \quad=\mathrm{A} \quad \mathrm{X}
$$

will generate the code:

$$
\begin{array}{ll}
\text { at P } & \mathrm{C} 000 \\
\mathrm{P}+1 & 2058
\end{array}
$$

ASCII will be discussed in detail when I/O is discussed.

Examples:

| $\begin{aligned} & \mathrm{C} 000 \\ & 1000 \end{aligned}$ | LDA | $=\mathrm{N} \$ 1000$ | Get ${ }^{1000}{ }_{16}$ into A register |
| :---: | :---: | :---: | :---: |
| C000 | LDA | $=\mathrm{N} 200$ | Get $200_{10}$ into A register |
| 00 C 8 ( |  |  |  |
| C000 | LDA | $=\mathrm{XDATA}$ | Get address of DATA P0500 into A register |
| 0500 |  |  |  |
| C000 | LDA | $=\mathrm{XDATA}+5$ | Get address of DATA+5 into A register |
| 0505 |  |  |  |
| C000 | LDA | $=\mathrm{X}-\$ 100$ | Get 15 -bit negative of $100_{16}$ into A register |
| 7EFF |  |  |  |
| C000 | LDA | =AX | Get ASCII constant X into A register |
| 5820 |  |  |  |

### 5.1.1.2 Absolute: One Word

As was mentioned before, there are both one-word and two-word instructions for the Storage Reference Class. Let's examine the absolute mode of addressing in its one-word form. The format for this mode of addressing is:


The F field remains the same as in constant mode, that is, it signifies the type of instruction within this class used. The relative bit and the indirect bit are also 0 's for this class. However, $\Delta$ is non-zero (See Figure 12). It may have been noticed now that this one-word type instruction has $\Delta$ non-zero where the constant mode example had $\Delta$ as zero and was a two-word type. The actual value in $\Delta$ will be the absolute address. Notice the size of $\Delta$. It is only eight bits which means that the range of numbers in hexadecimal is from 01 to FF . In decimal this gives a range from 1 to 255 . This is the limitation on this mode of addressing. Its advantage is its one-word length. To implement this absolute region from core location 01 to FF, all operating systems for the 1700 define this area as being the Communications Region. In this region are placed all system masks and all references to other points in the system allowing quick access through this region with this mode of addressing.

Example:
START

LDA-
\$21
\$EC

The contents of location $21_{16}$ in the absolute communications region is moved to core location $\mathrm{EC}_{16}$. The minus sign as an opcode terminator signals the assembler to form a one-word instruction with the $\Delta$ field set to the address. The example above generates two one-word instructions:

C021
60 EC
Example:

| LDA | $=$ N0 |
| :--- | :--- |
| STA- | $\$ F F$ |

This example clears index register I. Since I is core location $\$ F F$ which is in the communications region, all references to I will use absolute one-word addressing.

The base address, for one-word absolute mode of addressing cannot be 0 since a delta of 0 results in a two-word instruction at run time.

Example:

$$
\text { LDA- } \quad \$ 4 \mathrm{~F}-\$ 50+1
$$

This results in base address of 0 which is an assembly error. The base address must be 01 to FF at run time.

### 5.1.1.3 Absolute: One Word Indirect

This mode of addressing is the indirect version of the absolute one-word. Its format, then, will be the same as for one-word absolute; however, bit 10 (the indirect bit) is set. Its base address, then, is not $\Delta$ but the contents of $\Delta$ and further, if the high order bit of the contents of $\Delta$ is a 1 then the indirect search will continue. This mode of addressing is extensively used where locations in the communications region contain addresses of other programs. The reference to these other programs is made by the use of the one-word absolute indirect mode of addressing through the communications region.

Example: Assume location $\mathrm{E}_{6}$ in the communications region always contains the address of a desired routine. The routine can then be entered by:
JMP-

### 5.1.1.4 Absolute: Two Word

Since it is necessary to be able to absolutely address any core location from any other core location, it takes a second word for the absolute mode of addressing to specify the absolute address. The format for absolute two-word mode of addressing is:

P


P+1

$\mathrm{r}=0$
ind $=1$
$\Delta=00_{16}$
Again, F will specify the particular instruction, $\Delta$ will be 0 , the relative bit (bit 11 ) is 0 , and the indirect bit (bit 10) is set. The second word of the instruction will contain the actual absolute address. Since the limit for allowable core in the 1700 is 32,767 , only 15 of the 16 bits in the second word are utilized for this absolute address. For absolute two-word bit \#15 of the second word will be 0 .

Example:

| COUNT | 0 | 0 |
| :--- | :--- | :--- |
| START | LDA+ | COUNT |

The + opcode terminator signals the assembler that the base address must be placed in $\mathrm{P}+1$. The base address, then, is ( $\mathrm{P}+1$ ). Notice (Figure 12) that this is really the indirect case for constant mode.

The address COUNT is placed in the second word. If the assembler's program counter for COUNT is at 0033 , then at 0034 the assembler would generate:

C400
0033
START STA $+\quad$ \$7F32-41
The address is calculated as $7 \mathrm{~F} 32_{16}{ }^{-29} 16$ or 7 F 09 and this address is placed in the second word of the instruction:

At START location 6400
7 F 09
Example: Add ${ }^{1000}{ }_{10}$ to the contents of core location 1000 .

| LDA + | $\$ 1000$ |
| :--- | :--- |
| ADD | $=\mathrm{N} 1000$ |
| STA + | $\$ 1000$ |

### 5.1.1.5 Absolute: Two Word Indirect

With indirect addressing the base address does not contain the operand itself, but rather this base address contains the address of the operand. Notice from Figure 12 that two-word absolute is actually a case of constant mode indirect. Instead of base address being $\mathrm{P}+1$ as in constant mode, the search is made into $\mathrm{P}+1$ for the base address. The indirect bit which is set for two-word absolute mode is actually a case of constant mode indirect. Indirect addressing, however, can be multi-level; that is the search may continue from address to address to find the final base address. The continuation of this indirect search is accomplished each time bit 15, the high order bit, of the base address is a 1 and the indirect bit (bit 10 ) is set. Using this high order bit of the address as an indirect flag is possible since only the low order 15 bits of this address can contain another address. Since the indirect bit is already set for the two-word absolute mode of addressing, the use of parentheses in the address field for this mode of addressing will cause bit 15 of the second word to be set. This forms two-word absolute indirect mode of addressing.

Example:

| TAG | - | - |
| :--- | :--- | :--- |
| START | LDA+ | (TAG) |

If TAG is at the absolute location 0301, this code is generated:

| 302 | C400 |
| :--- | :--- |
| 303 | 8301 |

The high order bit of 303 is set. The contents of 303 is examined at run time and since the high order bit is set, the search for a base address continues. The contents of 301 is brought out, and if the high order bit is a 1 , the search would continue; in this case, however, the high order bit is a 0 , so 400 is the base address. The effect of this instruction, then, is to load A with the contents of 0400 .

Example: Assume the following values in core:

| $\frac{\text { Core }}{}$ |  |
| :--- | :--- |
| 500 | Value |
| 501 | C400 |
| - | - |
| - | - |
| 400 F | - |
| 4010 | 3407 |
|  | 8501 |

If the contents of core location 500 were executed as the first word of a two-word instruction, the computer would be in an endless loop searching for an address. The instruction at core location 500 is:
LDA+
(\$4010)
Since this is two-word absolute indirect, the search continues to core location 4010 for an address. Bit 15 is set in core location 4010, so the search continues to 501 , then back to 4010 , etc. This condition is catastrophic, of course, but it illustrates the fact that the search for an address will continue until bit 15 is a 0 ; then this cell contains the base address.

### 5.1.1.6 Relative: One Word

- There are two types of relocation associated with programs. One is called program relocation which means that the assembler begins the assembly with its program counter equal to zero so that this program, when it is loaded into core by the relocating linking loader, can be relocated anywhere. This program relocation is strictly a function of the assembler and the loader. This ability allows the program to be loaded anywhere into the core and run. Once loaded, the ability to take the same program and move it from one area of core to another and the program still run, is not a function of the loader. This type of relocation is known as dynamic relocation or "run anywhere". In process control programs, generally many programs are put on a mass storage device with a common area of core allotted for running these programs at any time. To allow proper allocation of this core area the programs on the mass storage device should be run anywhere so they canfit into space available in the common area rather than in a particular
area of the common core. Achievement of run anywhere programs is the result of the use of the relative mode of addressing in the 1700. For the one-word relative mode of addressing $\Delta$ will contain a signed increment that when added to P will yield the base address. The base address is made relative to P or where the program instruction presently is so that if the whole program is moved, the same relative distance is maintained between instructions/data and the base address found in exactly the same manner, since $P$ is variable. The format for the oneword relative commands is:

| F | 10 Q I | $\Delta$ |
| :---: | :---: | :---: |
| Contains signed 8-bit <br> increment |  |  |

The limitation for this one-word relative mode of addressing is the size of $\Delta$. Since $\Delta$ is 8 bits and signed, the range from $P$ is +7 F to $80(-7 \mathrm{~F})$, or $\pm 127_{10}$ •

Example:
LOOP


If the JMP instruction is -12710 locations back or less, the one-word relative form can be used (and is preferred). Assume the program counter is at 010016 for LOOP and at $0143_{16}$ for the JMP instruction, then the JMP instruction decodes at:

18BC
Note: $\Delta$ is BC which is -4316 in 8 bits.
The * opcode terminator is used to signify to the assembler one-word relative mode of addressing.

Example: Consider the same basic structure but coded absolutely, then relatively. Assume the distance from LOOP to LAST is less than $12710^{\circ}$

| a) | LOOP | - |
| :--- | :--- | :--- |
|  | - | - |
|  |  | - |
| LAST | JMP + | - |
| b) |  |  |
|  | LOOP | - |
|  | - | - |
|  | LAST | JMP* |

For a) above, the routine could not be moved to another core location once loaded because with two-word absolute used with the JMP instruction, the absolute address placed in the second cell would cause a jump back to the original location of LOOP. But in case b), the incremental difference placed in $\Delta$ for JMP* LOOP, and since the distance between LOOP and LAST will not change if the whole routine is moved, the program will jump to the new location of LOOP. b), then, is "run anywhere" where a) is not.

### 5.1.1.7

### 5.1.1.7 Relative: One Word Indirect

This mode of addressing is an extension of the one-word relative to the indirect mode; the relative bit is set, the indirect bit is set, and $\Delta$ is non-zero (see Figure 12). With the base address found as in one-word relative ( $\mathrm{P}+\Delta$ ) a further search is made in this address location for the base address. The indirect bit is set and the search will continue if the high order bit in the contents of $\mathrm{P}+\Delta$ contains a one.

Example:

| ADDR | - | - | Contains an address- <br> Assume 0600. |
| :--- | :--- | :--- | :--- |
|  | - | - |  |
|  | - | - |  |
|  | - | (ADDR) |  |

For this example ADDR must be with in 12710 of the JMP instruction and ADDR contains the address, 0600 , to which control will pass. This routine jumps to location 600 and continues program execution from there.

### 5.1.1.8 Relative: Two Word

Two-word relative mode of addressing is used when the difference between the instruction and the address is greater than the limitations imposed by one-word relative, that is greater than $\pm 12710$. Two words are necessary and in the second word of the instruction is placed the difference between that word and the address. The base address is then $\mathrm{P}+1+\mathrm{M}$ where M is the contents of $\mathrm{P}+1$.

Example:
LOOP


Two word relative mode of addressing is used here since the difference between the JMP instruction and LOOP is greater than -7 F. The above JMP LOOP would decode as:

| $400-$ | 1800 |
| :--- | :--- |
| $401-$ | FCFE |

Notice that the difference between $\mathrm{P}+1$ and LOOP is placed in $\mathrm{P}+1$.

### 5.1.1.9 Relative: Two Word Indirect

This mode of addressing is the extension of the two-word relative to the indirect mode; the relative bit is set, the indirect bit is set and $\Delta=00$ since this is a twoword instruction. With the base address found as in two-word relative, a further search is made in this address location for the base address. The base address is then $(\mathrm{P}+1+\mathrm{M})$. The search will continue if the high order bit of the contents of $\mathrm{P}+1+\mathrm{M}$ contains a one since the indirect bit is set.

Example:

| ADDR | - | - | Contains an address- <br> Assume 0600. |
| :--- | :--- | :--- | :--- |
|  | - | - |  |
|  | - | - |  |

ADDR can be any distance from the JMP instruction and ADDR contains the address, 0600 , to which control will pass.

### 5.1.1.10 Review of Addressing Modes

A cross check back through Reference 1, Appendix A, page 3-4 will show that the Computer Reference Manual describes the storage reference class as having 7 modes of addressing. A count from Figure 12 here shows 9 distinct modes of addressing. Although a seeming conflict exists, there is really none. From the viewpoint of basic machine language, there are only 7 modes since two-word absolute indirect to the basic machine is nothing more than an extension of twoword absolute in the indirect mode and both relative modes can be grouped together as one. When considering the manner in which the programmer must specify the different modes to the assembler, there are 9 different combinations as described. Some of the terminology also differs between this training manual which essentially follows the terminology of the assembler manuals and the terminology used in the computer reference manual. The basic difference in terminology is:

Storage Mode is the same as Two-Word Absolute Absolute Mode is the same as One-Word Absolute Indirect is the same as One-Word Absolute Indirect Relative Mode is the same as One-Word Relative 16-Bit Relative is the same as Two-Word Relative.

### 5.1.1.11 Indexing

Two index registers are available, the Q register and the I register which is actually core location FF. The contents of these registers can be used to modify the base address to form an effective address. This indexing, or address modification is accomplished simply by adding the contents of the specified index

### 5.1.1.11

register (either Q or I or both) to the base address. If indirect addressing is specified, the search is made to find the final base address before indexing is done. This simplified flow chart illustrates this:


The use of indexing is wide-spread principally for forming repetitive loops for the type of work that would otherwise require an inordinate amount of repetitive programming.

## Example:

Suppose the problem is to add together a series of numbers located in consecutive memory locations 1000 thru 1002 and then store the result into a location called TEMP. This routine would accomplish the additions:

| TEMP | 0 | 0 | Reserve Temporary Lo- |
| :--- | :--- | :--- | :--- |
| START | LDA+ | $\$ 1000$ | cation |
|  | ADD+ | $\$ 1001$ |  |
|  | ADD+ | $\$ 1002$ |  |
|  | STA $^{*}$ | TEMP |  |

If the series of numbers to be added was much longer, however, the length of the program, due to the number of ADD instructions, would be prohibitive. The same problem, with the numbers to be added in core 1000 thru 2000, ignoring overflow, and with the instructions covered so far would be solved with an indexed loop:

| TEMP | 0 | 0 | Reserve temporary loc. |
| :--- | :--- | :--- | :--- |
| START | LDQ | $=$ X $\$ 2000-\$ 1000$ | Difference in Q |
|  | LDA | $\$ 1000$ |  |
| LOOP | ADD + | $\$ 1000$, Q |  |
|  | ADQ | $=$ N-1 | Decrease Q by 1 |
|  | SQZ | DONE-*-1 | Finished ? |
|  | JMP* | LOOP | No |
| DONE | STA* | TEMP | Yes |

Here, $Q$ is set up as the index register used. The, $Q$ in the address field signifies $Q$ register indexing, and the assembler will set bit 9 in this instruction word. $Q$ contains initially the difference between the lower and upper core locations of the numbers to be added. For each pass through the loop, Q is decreased by 1 allowing the next lower core location contents to be added in turn. The sequence of addition is: (1000) from the LDA instruction, (2000) from B. A.* of $1000+\mathrm{Q}$ which is initially 1000, (1FFF) from B. A. of $1000+Q$ which is now 1 less or 0FFF, (1FFE)---, till (1001). When $Q$ is decreased to 0 , the SQZ instruction skips out of the loop.
If $Q$ were not available at this point in the program, I could be used:

| TEMP | 0 | 0 | Temporary storage |
| :--- | :--- | :--- | :--- |
| START | LDA | $=\mathrm{X} \$ 2000-\$ 1000$ |  |
|  | STA- | $\$ F F$ | Index Register I |
|  | LDOP | $\$ 1000$ |  |
|  | ADD+ | $\$ 1000$, I |  |
|  | STA* | TEMP |  |
|  | LDA- | I | Can use either I or $\$$ FF |
|  | ADD | $=$ N-1 |  |
|  | STA- | I |  |
|  | SAZ | ENDIT-*-1 |  |
|  | LDA | TEMP |  |
|  | JMP* | LOOP |  |

ENDIT
Result is in TEMP

The, I in the address field signifies to the assembler that I register indexing is to be used and bit 8 in the machine language word is set.

I cannot be manipulated as easily as Q. TEMP is used to store the partial results of the adds when the A register is used to manipulate the contents of the index register I.

The , B in the address field signifies to the assembler that both Q and I indexing are to be used.

The use of $Q$ as an index register does not increase the execution time, but use of I indexing takes 1.1 microseconds longer.

[^4]5.1.1.11

## Addressing Problem

Given are contents of the index registers and some core locations. Contents of any locations not shown is zero. What will the A register contain after each instruction is executed?

$$
\begin{array}{ll}
(\mathrm{I})=0020 & (1000)=0120 \\
(\mathrm{Q})=0120 & (0240)=1234 \\
& (1234)=02 \mathrm{ED} \\
& (0260)=1111 \\
& (1254)=2311 \\
& (1111)=9000
\end{array}
$$

$(\mathrm{A})=$
a. $\quad \mathrm{LDA}+\$ 240$
b. $\mathrm{LDA}^{+}(\$ 240)$
c. LDA+ (\$240), I
d. $\mathrm{LDA}^{+}(\$ 1111), \mathrm{B}$
$\qquad$
$\qquad$


### 5.1.2 Instructions in the Storage Reference Class

The instructions for the storage reference class are:

| $\mathbf{F}$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{n}$ |  |  |  |  |  |
| 2 | JMP | Jump | 9 | SUB | Subtract from A |
| 3 | MUI | Multiply | A | AND | AND with A |
| 4 | DVI | Divide Integer | B | EOR | Exclusive OR |
| 4 | STQ | Store Q |  |  | with A |
| 5 | RTJ | Return Jump | C | LDA | Load A |
| 6 | STA | Store A | D | RAO | Replace Add 1 |
| 7 | SPA | Store A, Parity |  |  | in Storage |
|  |  | to A | E | LDQ | Load Q |
| 8 | ADD | Add to A | F | ADQ | Add to Q |

Any of the nine addressing modes, plus indexing, can be used on all of these instructions.

### 5.1.2.1 LDA, LDQ, STA, STQ, AND SPA Instructions

These instructions are the basic load and store instructions. For the load instructions, either LDA or LDQ, the contents of the effective address specified is loaded into the registers, either $A$ or $Q$, as per the specific instruction and the contents of the storage location are not altered. The STA and STQ registers store the contents of the register into the effective address, replacing what was in this core address with the information that was in the register. For the store instructions STA and STQ, the original contents of the A or Q registers are not changed. The SPA instruction is the same as the STA instruction with the exception that after the information from A is stored into the core address specified, A is cleared and the parity of the original contents of $A$ is returned to bit 0 of $A$. This parity bit is the value that would be necessary to make the total number of bits of the original contents of A plus this bit, odd. This parity bit is not necessarily the same as the parity bit that will appear in core for this data word since core might contain a program protect bit. In fact, this bit is the exclusive OR of the core parity bit and program protect bit.

Any method of addressing may be used with these instructions.
Example:
Location
$\frac{\text { Opcode }}{\text { LDA }} \quad \frac{\text { Address }}{\text { TAG }}$

Comments

Contents of A is replaced by the contents of core location labeled TAG. The contents of TAG is not changed.

C
Location
$\frac{\text { Opcode }}{\text { SPA }}$

SPA

Address $\quad \underline{\text { Comments }}$
TAG1

The contents of A (assume F2F7) is stored into the core location labeled TAG1. Then A is cleared and the parity of the original contents of A is returned to A, bit position 0 . The parity returned is 1 .

### 5.1.2.2 ADD, ADQ, SUB, MUI and DVI Instructions

These instructions are the primary arithmetic instructions for the 1700. Data from core can be added to the A register with the ADD instruction, or to the Q register with the ADQ instruction. Data from core can be subtracted from the A register with the SUB instruction. Notice there is no instruction for direct subtraction from Q. These arithmetic operations can cause overflow (refer to Chapter II, Section 4).

Example:
Location

| Opcode |  | Address |
| :--- | :--- | :--- |
|  |  | TAG |
| ADQ |  | $=\mathrm{N}-6$ |

Comment

Using Constant mode of addressing for the ADQ produced an effective subtraction from $Q$. $Q$ is loaded with the contents of core location TAG and the number -6 is added to Q .

The MUI instruction will multiply an operand in core by the contents of the A register. Both of these operands are 16 bits long, producing a double length, 32 bit product in the $Q$ and A registers. The $Q$ register contains the most significant portion of the product and the sign of the product and the A register contains the least significant portion of the product. The MUI instruction cannot cause overflow. The MUI instruction destroys the original contents of Q .

Example:

| Location | Opcode <br> LDA | Address <br> MUI | Comment <br>  |
| :--- | :--- | :--- | :--- |

Result is (Q register) $=\mathrm{FFFF}$ (A register) $=\mathrm{D} 891$

The result in the double length register then is $-276 \mathrm{E}_{16}$.
Negative zero can be produced by the MUI instruction:
$(+0) \times(-N)=(-0)$
$(-N) \times(+0)=(-0)$
$(-0) \times(+N)=(-0)$
$(+N) \times(-0)=(-0)$

### 5.1.2.2

Division of integers is accomplished with the DVI instruction. It divides the double length QA register by the contents of a core location. The Q register must contain the most significant portion and the sign of the dividend and A must contain the least significant portion of the dividend. The signed quotient will be placed in the A register and the signed remainder will be placed in the Q register after division occurs. The DVI instruction can cause overflow, if the quotient is larger than 7 FFF in absolute value.

Example:

| Location | Opcode | Address | Comment |
| :---: | :---: | :---: | :---: |
|  | LDQ | = N\$FFFF | $=\mathrm{N}$ in address field indi- |
|  | LDA | = N\$FFF0 | cates CONSTANT MODE |
|  | DVI | $=\mathrm{N} \$ \mathrm{FFFA}$ | OF ADDRESSING used. |
|  |  |  | The number following $=\mathrm{N}$ is the operand. |

This example divides $\mathbf{- 1 5}$ by -5 . Notice that $Q$ had to be set to extend the sign to 32 bits. Result is 0003 in A and 0000 in Q.

### 5.1.2.3 AND and EOR Instructions

These instructions perform logical manipulation of data from the specified core location with the contents of the A register. The AND instruction performs a logical product operation; its bit by bit truth table is:

| A | $\frac{\mathrm{B}}{1}$ | $\frac{\mathrm{~A} \wedge \mathrm{~B}}{1}$ |
| :---: | :---: | :---: |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |

## Example:

|  | 15 |  | it | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Operand 1 -- | 1111 | 0010 | 1001 | 0111 |
| Operand 2 -- | 0011 | 1111 | 1100 | 0000 |
| Logical Product | 0011 | 0010 | 1000 |  |

The AND instruction is used to extract a certain field of bits. In the example above, a field from bit 6 through 13 is extracted from operand 1. Operand 2 contains ones in these bit positions and $0^{\prime}$ 's in the remaining bit positions to block out the unwanted bits. Operand 2 is referred to as a mask.

Example: Examine bits 4 thru 7 of core location TAG for all zeroes.

| Location | Opcode | Address | Comment |
| :---: | :---: | :---: | :---: |
|  | LDA | TAG | Load (TAG) in A register |
|  | AND | =N\$00F0 | AND with A Mask |
|  | SAZ | YES-*-1 | Test for zeroes |
|  | JMP | NO |  |
| YES | --- | --- |  |

The EOR logical instruction performs an exclusive OR bit by bit. The logical rules for an exclusive OR are:

| $\frac{\mathrm{A}}{1}$ | $\frac{B}{1}$ | $\frac{\mathrm{~A} \forall \mathrm{~B}}{0}$ |
| :---: | :---: | :---: |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

A 0 is produced as a result of a match between the two bits and a 1 is produced as a result of a mismatch. This instruction is frequently used to test for a particular bit pattern.

Example: Test for 10110 in bit positions 3 thru 7 of contents of core location DATA.

Location

| Opcode |  | Address |
| :--- | :--- | :--- |
| LDA |  | DATA |
| AND |  | $=$ N\$00F8 |
| EOR |  | $=$ N\$00B0 |
| SAZ |  | YES-*-1 |

Comments

Mask out all except 3-7.
Test for bits 10110

YES
If the exact bit pattern 10110 was present in bit positions 3 through 7, all the bits in both operands would match, and a positive zero will be in the A register and the program will skip to YES.

An instruction that performs an inclusive $O R$ is not specifically available in the storage reference class. The truth table for the inclusive OR is:

| A | $\frac{B}{1}$ | AVB |
| :---: | :---: | :---: |
|  | 1 | 1 |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

A 1 is produced if a 1 appears in either or both operands. Notice that the inclusive OR logical function can be obtained by the combination of the logical product and exclusive OR functions.

Example: Form the inclusive OR bit-by-bit of the contents of core location AA and BB.

| Location | Opcode |  | Address |
| :--- | :--- | :--- | :--- |
| TEMP | 0 |  |  |
|  | LDA |  | AA |
|  | AND | BB |  |
|  | STA | TEMP |  |
|  | LDA | AA | Logical Product AA \& BB |
|  | EOR | BB | Exclusive OR AA \& BB |
|  | ADD | TEMP |  |
|  |  |  | Combine them. Inclusive |
|  |  |  | OR is now in A. |

### 5.1.2.4 JMP and RTJ Instructions

These instructions alter the path of program flow. JMP is an unconditional program branch to the effective address. The RTJ, besides branching control to another core location, also provides the link by which control can be returned to the instruction following the RTJ instruction. This allows program flow from a main program to a closed subroutine and back again to the main program. This is illustrated below:


The subroutine is structured with its first location left open to allow the address ( $\mathrm{P}+1$ or $\mathrm{P}+2$ ) to be placed by the RTJ instruction. Program control is then given to the second cell of the subroutine. By using a jump indirect through the first cell as the last instruction in the subroutine, program control will be given to the next executable instruction following the RTJ in the main program. This flow is independent of the location of the RTJ instruction.

Example:

| Location | Opcode | Address | Comment |
| :--- | :--- | :--- | :--- |
| LOOP | LDA | TEN |  |
| BACK | - | - | LOOP |

To specify indirect mode of addressing the address is placed in parentheses as in the above example. This means that the specified address (in this case, BACK1) itself contains the address that is desired. More will be said on addressing later.

### 5.1.2.5 RAO Instructions

This RAO instruction is used to increase the contents of the effective address by 1. This instruction is very useful as a counter where a memory location is initialized or preset and the RAO instruction increases the count in this memory cell each time a desired condition occurs (number of times through a loop, etc.).

Example:

| Location | Opcode | Address | Comment |
| :---: | :---: | :---: | :---: |
| COUNT | 0 | 0 |  |
|  | - | - |  |
|  | - | - |  |
| LOOP | LDA | TEST, Q |  |
|  | - | - |  |
|  | - | - |  |
|  | SAZ | 2 | Skips to RAO COUNT if A is zero |
|  | JMP | LOOP |  |
|  | RAO | COUNT |  |
|  | JMP | LOOP |  |

In this example the contents of core location COUNT is increased by 1 each time the A register is found to be zero. This RAO (Replace and Add One) instruction can only add one to the contents of the designated core location and does not change the contents of any of the registers. This instruction can cause overflow and, as such, is very useful for loop control.

Example: Loop through a given portion of a program 12 times then jump to core location NEXT. It is necessary to preset a COUNT cell such that increasing it by 1 will not cause overflow until it has been increased 12 times. The largest positive number minus 11 then is preset into COUNT.

| Location | Opcode | Address | Comment |
| :---: | :---: | :---: | :---: |
|  | SOV | 0 | Turn off overflow if set |
|  | LDA | =X\$7FFF-11 |  |
|  | STA | COUNT |  |
| LOOP | - |  |  |
|  | - |  |  |
|  | - |  |  |
|  | RAO | COUNT |  |
|  | SOV | NEXT-*-1 |  |
|  | JMP | LOOP |  |
| COUNT | 0 | 0 |  |
| NEXT | - |  |  |

Overflow will occur the 12th time the RAO instruction is performed.
5.1.3 Execution Times

|  | INSTRUCTION |
| :--- | :--- | :---: |$\quad$| EXECUTION TIME |
| :---: |
| (microseconds) |

Timings are for one-word instructions. An additional cycle must be added for a two-word instruction.

Note the speed of the integer multiply and divide instructions. These are considered very fast for the computer hardware.

[^5]```
    SKIPS
    *
    F=0 F1=1 F2 SKIP COUNT *
    (P)=**** **** **** **** *
```



```
5-26
```

$\mathrm{F}=0 \quad \mathrm{~F} 1=1 \quad \mathrm{~F} 2 \quad$ SKIP COUNT
$(\mathrm{P})=* * * * \quad * * * * \quad * * * * * * * *$

```
*
```



```
SAZ (A) \(=\) ZERO
* 1 SAN (A) \(\neq\) ZERO
* 2 SAP (A)=POSITIVE
* 3 SAM \((A)=\) NEGATIVE
* 4 SQZ \((\mathrm{Q})=\) ZERO
* 5 SQN (Q) \(=\) ZERO
* \(6 \quad \mathrm{SQP} \quad(\mathrm{Q})=\) POSITIVE
* \(7 \quad\) SQM \(\quad(\mathrm{Q})=\) NEGATIVE
```



```
MACHINE STATE TESTS
*TEST*
*
*TEST* *
SKIP SWITCH ON *
9 SWN SKIP SWITCH OFF *
A SOV OVERFLOW *
B SNO NOT OVERFLOW *
C SPE PARITY ERROR *
D SNP NOT PARITY ERROR *
E SPF PROTECT FAULT *
F SNF NOT PROTECT FAULT *
```


### 5.2 SKIP CLASS INSTRUCTIONS

These instructions are used to make conditional tests and skip forward depending on whether the instruction meets the actual condition being tested. The format for these instructions appears below:


Notice the skip count is only four bits which allows a skip count of only 15. The skip count is not signed so the instructions will only allow a skip in the forward direction.

If the skip condition is met, program control proceeds to $\mathrm{P}+1+$ skip count. If the skip condition is not met, program control continues from P+1.
5.2.1 A and Q Skip Tests

The following types of conditional tests are available on the $A$ and $Q$ register:

| $\frac{\mathrm{F} 2}{0}$ | 0000 | SAZ | $\mathrm{A}=+0$ |
| :--- | :--- | :--- | :--- |
| 1 | 0001 | SAN | $\mathrm{A}=+0$ |
| 2 | 0010 | SAP | $\mathrm{A}=+$ |
| 3 | 0011 | SAM | $\mathrm{A}=-$ |
| 4 | 0100 | SQZ | $\mathrm{Q}=+0$ |
| 5 | 0101 | SQN | $\mathrm{Q} \neq+0$ |
| 6 | 0110 | SQP | $\mathrm{Q}=+$ |
| 7 | 0111 | SQM | $\mathrm{Q}=-$ |

## Example:

## Location

START

TAG

Opcode
ARS
SAZ
ARS
SAZ
-
-
-

Address
$=\mathrm{N} \$ 0080$.
4
1
4
TAG1-*-1

Comments
Loads 0080 into A
1 is the Skip Count will not skip to TAG will skip to TAG1

TAG1
The TAG1-*-1 address is a form peculiar only to the utility assembler. With this form the assembler is being directed to form a skip count to TAG1, which has some program counter value. This counter value, minus the current location of
*the SAZ instructions (which is some program counter value less than TAG1), minus one more, forms the skip count. The -1 is used to compensate for the +1 in the skip formula $\mathrm{P}+1+$ skip count. When using the macro assembler, the address need only be TAG1 as the macro assembler will automatically calculate the skip count. For all cases the distance skipped (to TAG1 in this example) must be no greater than 16 locations forward from the location of the skip command. The macro assembler will also accept the $-*-1$ form.

### 5.2.2 Skip Switch Tests

The SWS and SWN instructions test the condition of the skip switch located on the programmer's panel. This switch can be used to alter program flow from the panel.
Example:

| Location | Opcode | Address | Comments |
| :---: | :---: | :---: | :---: |
| START | - |  |  |
|  | - |  |  |
|  | - |  |  |
| TAG | SWS | GO-*-1 |  |
|  | - |  |  |
|  | - |  |  |
|  | - |  |  |
| GO | - |  |  |
| TAG1 | SWN | GO1-*-1 |  |
|  | - |  |  |
|  | - |  |  |
|  | - |  |  |
| GO1 | - |  |  |

The code between TAG and GO will be skipped at run time if the skip switch on the programmer's panel is set. It would be executed if the switch were not set.

The code between TAG1 and GO1 will be skipped if the skip switch on the programmer's panel is not set. It will not be skipped if the switch is set.

### 5.2.3 Overflow Skip Tests

The SOV ( $\mathrm{F} 2=\mathrm{A}$ ) and SNO ( $\mathrm{F} 2=\mathrm{B}$ ) instructions test the state of the overflow indicator. Refer to Chapter II, Section 4, for a discussion of those arithmetic operations causing overflow. The overflow indicator is cleared upon execution of these instructions.

Example:

| Location | Opcode | Address | Comments |
| :---: | :---: | :---: | :---: |
| START | LDA | OP1 |  |
|  | ADD | OP2 |  |
|  | SNO | TAG-*-1 |  |
| CORR | - | - |  |
|  | - | - |  |
| TAG | ADD | OP3 |  |
|  | SOV | ERROR-*-1 |  |
|  | JMP | OK |  |
|  | - | - |  |
| ERROR | - | - |  |
|  | - | - |  |
|  | - | - |  |
|  | - | - |  |
| OP1 | - | - |  |
| OP2 | - | - |  |
| OP3 | - | - |  |
| OK | - | - |  |

In the above example, two numbers are added and if no overflow occurred, the instructions between CORR and TAG will be skipped and a third number will be added. The overflow indicator is again checked and if overflow had occurred, the routine would skip to ERROR. The overflow indicator once set, remains set until tested with either an SOV or SNO instruction.

### 5.2.4 Parity and Program Protect Indicator Tests

The SPE ( $\mathrm{F} 2=\mathrm{C}$ ) and SNP ( $\mathrm{F} 2=\mathrm{D}$ ) instructions will test for a storage parity error and the SPF ( $\mathrm{F} 2=\mathrm{E}$ ) and $\operatorname{SNF}(\mathrm{F} 2=\mathrm{F}$ ) instructions will test for program protect fault errors.

Example:

| Location | Opcode | Address | Comments |
| :---: | :---: | :---: | :---: |
| START | SPE | PAR-*-1 |  |
|  | SPF | PROT-*-1 |  |
|  | JMP | ERROR |  |
| PAR | JMP | PARITY |  |
| PROT | JMP | PROTEK |  |

If either a parity error or a program protect fault occurs, an interrupt is generated on line 0 . Since both interrupts can occur on the same line, the interrupt processor for this line must distinguish between the two. This example illustrates how this might be done with program control going to the location named PARITY
if a parity error is found, and program control jumping to core location named PROTEK if the protection fault caused the interrupt. If neither interrupt was found by this process, program control would jump to some error routine to service what is apparently a ghost interrupt. The parity and protect indicators (both the interrupt signal and the programmer's panel fault indicators) will clear when these instructions are executed.

Problem: The following routine will move how many numbers? From what core locations to what core locations?

| MOVE | 0 | 0 |
| :---: | :---: | :---: |
|  | LDQ | = N \$1000 |
| LP1 | LDA + | \$1000, Q |
|  | STA+ | \$3000, Q |
|  | ADQ | $=\mathrm{N}-1$ |
|  | SQM | 1 |
|  | JMP* | LP1 |
|  | JMP* | (MOVE) |

Problem: The following routine sums how many numbers? From what core locations? Where does it store the answer?

| SUM | LDQ | $=X \$ 2000-\$ 1000$ |
| :--- | :--- | :--- |
|  | LDA | $=\mathrm{N} \$$ |
| LOOP | ADD + | $\$ 1000$, Q |
|  | ADQ | $=$ N-1 |
|  | SQM | DONE-*-1 |
|  | JMP* | LOOP |
| DONE | STA + | $\$ 3000$ |

Problem: The following routine moves how many numbers? From which core locations to where?

| CHNG | 0 | 0 |
| :---: | :---: | :---: |
|  | LDA | = $\mathrm{N} \$ 1000$ |
|  | STA* | ADDR1 |
|  | LDA | = $\mathrm{N} \$ 4000$ |
|  | STA* | ADDR |
| LP2 | LDA+ | (ADDR1) |
|  | LDQ ${ }^{+}$ | (ADDR) |
|  | STA+ | (ADDR) |
|  | STQ+ | (ADDR1) |
|  | RAO* | ADDR1 |
|  | LDA* | ADDR |
|  | SUB | = N 1 |
|  | STA* | ADDR |
|  | SUB | $=\mathrm{N} \$ 3000$ |
|  | SAM | 3 |
|  | JMP* | LP2 |
| ADDR1 | 0 | 0 |
| ADDR | 0 | 0 |
|  | JMP* | (CHNG) |


|  | * |  |  |  | SHIFTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | * |  |  |  | $\dagger$ SHIFT A |  |  |  | * |
|  | * |  |  |  | SHIFT |  |  |  | * |
|  | * |  |  |  | $\mathrm{F}=$ | $\mathrm{F} 1=\mathrm{F}$ | SHIFT C | UnT | * |
|  | * |  |  |  | $(\mathrm{P})=* * * *$ | **** *** | ***** |  |  |
|  | * |  |  |  |  |  |  |  |  |
|  | * |  | LEFT | SHIFTS | 4 RIGH | SHIFTS | + | DELA | * |
|  | * | C | ALS | (A) LEFT | 4 ARS | (A) RIGHT | 8 | NOP 1 | * |
| $\begin{gathered} \stackrel{c}{1} \\ \stackrel{\omega}{\omega} \end{gathered}$ | * | A | QLS | (Q) LEFT | 2 QRS | (Q) RIGHT |  |  | * |
|  | * | E | LLS | (QA) LEFT | 6 LRS | (QA) RIGHT |  |  | * |
|  | * |  |  |  |  |  |  |  | * |
|  | * |  |  |  |  |  |  |  | * |

## 5.3

## 5. 3 SHIFT CLASS INSTRUCTIONS

These instructions are used to shift the data bit by bit either in the A register or the Q register singly or together. The data can be shifted either left or right bit by bit. For these instructions the format appears below:


Notice the shift count is five bits allowing a shift either way a maximum of 31 positions. The upper bit of the shift count will appear in the hex code as part of the second digit. For example, a 0 F 51 is an ARS $\phi_{1}$ instruction, not ARS 1.
Left shifts are end around: the high order bit of the register is shifted around and into the low order bit of that register for single register shifts. For a double register shift, (Long Shift), the Q register is considered the most significant register and the A register the least significant register and on left shifts the high order bit of $Q$ is shifted around into the low order bit of A. High bit of A is shifted left into the low order bit of Q.

Right shifts are end off with sign extension. Bits shifted off the right end are lost, and the sign bit of the register is extended from the left. "For long right shifts, the low bit (Bit 0 ) of $Q$ is shifted into the high bit (Bit 15) of A and the $\operatorname{sign}$ (Bit 15) of $Q$ is extended from the left.

The mnemonics for the instructions in this class are:

ARS
QRS
LRS
ALS
QLS
LLS

A Right-Shift
Q Right Shift
Long Right Shift (QA)
A Left Shift
Q Left Shift
Long Left Shift (QA)

Example:
Location
$\frac{\text { Opcode }}{\text { ALS }}$
$\frac{\text { Address }}{1}$

## Comments

If the A register contained F302, execution of this instruction would shift the A register left 8 bits leaving 02F3. The high order bits of A moved end around into the low order bits of A.


If $\mathrm{Q}=8000$ and $\mathrm{A}=\mathrm{AOF} 0$, execution of this instruction extends the sign of $Q$ to the right and the lower 8 bits of $A$ would shift end off and be lost. Result is FF80, in Q, and 00A0 in A.
Illegal
Legal


Maximum number of shifts allowed is 31 ,
Is effectively a no operation
5.3.1 Timing for Shift Class Instructions

The time for shift class instruction execution is:
For long shifts (QA together) $1.1+.2 \times$ shift count
For single register shifts (Q or A) $1.1+.1 \times$ shift count


### 5.4 INTERREGISTER CLASS INSTRUCTIONS

This class of instructions performs arithmetic or logical manipulation with the contents of $A, Q$ or $M$ or any combination of the three. The format for this class of instruction is:


Since the adder can operate on only two operands and there are three possible origin registers, these three origin registers are considered as two operands, operand 1 and operand 2. Operand 1 includes bit 5 or the A register bit and it can have two forms:

$$
\begin{array}{ccc}
\text { A (Bits) } & - & \frac{\text { Operand } 1}{\text { FFFF }} \\
1 & - & \text { Contents of A }
\end{array}
$$

If this bit 5 is a 0 , then all 1 's are used as an operand and if bit 5 is a 1 , then the contents of $A$ is an operand.
Operand 2 is the combination of bits 3 and 4 or the combination of the $Q$ and $M$ register bits:

| Q (Bit 4) | M (Bit 3) |  | Operand 2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | - | FFFF |
| 0 | 1 | - | (M) |
| 1 | 0 | - | (Q) |
| 1 | 1 | - | Inclusive OR of Q \& M |

If neither of these registers is specified, then all 1's are used as the operand. If any one but not the other is specified, then the contents of that specified register is used. If both $Q$ and $M$ are specified, then the inclusive $O R$ of $Q$ and $M$ is used as Operand 2. The bit by bit truth table for the inclusive OR is:


Here a bit in either position yields a bit in the result.

## 5.4

Either A, Q or M, or any combination of these can be specified as the destination registers. These are listed in any order and separated by commas in the address field.

Since $M$ is the interrupt mask register, the interregister instruction with $M$ as a destination register must itself be protected if the protect switch on the programmer's panel is on. Otherwise, a protect fault will occur.

Formation of the operation itself comes from bits 6 and 7 of the instruction word. The operations possible are:

| $\frac{L P}{\operatorname{LP}(\text { Bit 7) }}$ | $\frac{\mathrm{XR}(\text { Bit 6) }}{0}$ | 0 |
| :---: | :---: | :--- |
| 0 | $\frac{\text { Operation }}{\text { Arithmetic Sum }}$ |  |
| 0 | 1 | Exclusive OR |
| 1 | 0 | Logical Product |
| 1 | 1 | Complement Logical Product |

Refer back to Section 5.1.2.3 of this chapter for the truth tables of the logical product and the exclusive OR. All the possible combinations of different instructions in this class using these two operands number 22. The mnemonics assigned with the instructions in this class are:

| SET | Set to $1^{\prime}$ 's |
| :--- | :--- |
| CLR | Clear to "0" |
| TRA | Transfer A |
| TRM | Transfer M |
| TRQ | Transfer Q |
| TRB | Transfer Q V M |
| TCA | Transfer Complement A |
| TCM | Transfer Complement M |
| TCQ | Transfer Complement Q |
| TCB | Transfer Complement Q V M |
| AAM | Transfer Arithmetic Sum A, M |
| AAQ | Transfer Arithmetic Sum A, Q |
| AAB | Transfer Arithmetic Sum A, Q V M |
| EAM | Transfer Exclusive OR A, M |
| EAQ | Transfer Exclusive OR A, Q |
| EAB | Transfer Exclusive OR A, Q V M |
| LAM | Transfer Logical Product A, M |
| LAQ | Transfer Logical Product A, Q |
| LAB | Transfer Logical Product A, Q VM |
| CAM | Transfer Complement Logical Product A, M |
| CAQ | Transfer Complement Logical Product A, Q |
| CAB | Transfer Complement Logical Product A, Q $V$ |

$$
5.4
$$

Examples:

| IDA | $=$ NO |
| :--- | :--- |
| LR | A |
| LR | A, Q, M |
| FAQ | A |
| CA | Q |
| RA | Q, M |
| SET | M |
| FAQ | 0 |

Clears A
So does this
Clears A, Q and M Adds A to Q , puts result in A Puts complement of $A$ into $Q$ Transfers A to Q and M Set M to all 1's
Only affects overflow indicator-adds A and Q , puts result nowhere

Problem:
The following is an example of how a subroutine can pick up parameters from the calling routine. How does the subroutine pick up the parameters? Does it pick up the actual argument or the address of the argument?


Addresses of parameters fall directly beneath the call to the subroutine.
5.4

| Subroutine: |  |  |
| :---: | :---: | :---: |
| SUB | 0 | 0 |
|  | STA* | SAVEA+1 |
|  | STQ* | SAVEQ+1 |
|  | LDA- | \$FF |
|  | STA* | SAVEI+1 |
|  | LDA* | SUB |
|  | EOR | $=\mathrm{N} \$ 8000$ |
|  | STA* | SUB |
|  | LDA* | (SUB) |
|  | STA* | SUBAG1 ${ }^{\circ}$ |
|  | RAO* | SUB |
|  | LDA* | (SUB) |
|  | STA* | SUBAG2 |
|  | RAO* | SUB |
|  | LDA* | (SUB) |
|  | STA* | SUBAG3 ${ }^{\text {¢ }}$ |
|  | LDA* | SUB |
|  | INA | I |
|  | AND | $=\mathrm{N} \$ 7 \mathrm{FFF}$. |
|  | STA* | SUB |
|  | $\xi$ | - |
| SAVEI | LDA | = N 0 |
|  | STA- | \$FF |
| SAVEQ | LDQ | = N 0 |
| SAVEA | LDA | = NO |
|  | JMP* | (SUB) |
| SUBAG1 | BSS | SUBAG1(1) |
| SUBAG2 | BSS | SUBAG2 (1) |
| SUBAG3 | BSS | SUBAG3(1) |

Problem:
How many numbers does the following routine sort? In what order? From what core locations?

| SORT | CLR | A |
| :---: | :---: | :---: |
|  | STA- | \$FF |
|  | ENQ | 1 |
| BEGIN | LDA+ | \$500, Q |
|  | SUB + | \$500, I |
|  | SAP | CHECK-*-1 |
|  | LDA ${ }^{+}$ | \$500, Q |
|  | STA* | TEMP+1 |
|  | LDA + | \$500, I |
|  | STA+ | \$500, Q |
| TEMP | LDA | = NO |
|  | STA + | \$500, I |
| CHECK | INQ | 1 |
|  | TRQ | A |
|  | EOR | $=\mathrm{N} \$ 10$ |
|  | SAZ | 1 |
|  | JMP* | BEGIN |
|  | LDA- | \$FF |
|  | INA | 1 |
|  | STA- | \$FF |
|  | EOR | $=\mathrm{N} \$ \mathrm{~F}$ |
|  | SAZ | EXIT-*-1 |
|  | ENQ | 1 |
|  | ADQ- | \$FF |
|  | JMP* | BEGIN |
| EXIT | SLS |  |

REGISTER REFERENCE *
$\mathrm{F}=0 \quad \mathrm{~F} 1$ DELTA
*
$(\mathrm{P})=* * * * \quad * * * * \quad * * * * \quad * * * * \quad *$


* $\downarrow$ ARITHMETIC $\uparrow$ INTERRUPT $\downarrow$ PROTECT $\quad$ I O
* 4
* A ENA + + DELTA A
4 EIN* ENABLE
* C ENQ +-DELTA Q
5 IIN INHIBIT
$6 \quad$ SPB SET
INP I/OPA
3 OUT (A) $-\mathrm{I} / \mathrm{O}$
0 SLS SELECTIVE STOP
* 
* 9 INA $+-D E L T A+(A) \upharpoonright \mathrm{A}$
E EXI* EXIT
B NOP
* D INQ $+-\mathrm{DELTA}+(\mathrm{Q})-\mathrm{Q}$
*ONE INSTRUCTION DELAY


### 5.5 REGISTER REFERENCE CLASS INSTRUCTIONS

All the instructions in the class are one-word. The F field is always a zero and the F1 field will signify the particular instruction within this class. The format for the Register Reference Class of instructions is:


The instructions within this class are:

| $\frac{\text { F1 }}{0}$ |  |  |
| :--- | :--- | :--- |
| 1 | SLS | Selective Stop |
| 2 |  | SKIPS |
| 3 | INP | Input to A |
| 4 | OUT | Output from A |
| 5 | EIN | Enable Interrupt |
| 6 | IIN | Inhibit Interrupt |
| 7 | SPB | Set Program Protect |
| 8 | CPB | Clear Program Protect |
| 9 |  | INTERREGISTER |
| A | INA | Increase A |
| B | NOP | Enter A |
| C | ENQ | No operation |
| D | INQ | Enter Q |
| E | EXI | Increase Q |
| F |  | Exit Interrupt State |
|  |  | SHIFTS |

The $\Delta$ field is available in this class of instructions.
5.5.1 Instructions ENA, INA, ENQ and INQ

These four instructions are used to either enter into or increase the A register or the $Q$ register by the value in $\Delta$. This value is signed allowing numbers of the magnitude plus or minus 127.

Example:

| LDA | $=$ N2 2 | Loads A with 1616 |
| :--- | :--- | :--- |
| ENA | 22 | So does this |
| SUB | $=$ N $\$ 1$ | Decreases A by 1 |
| INA | -1 | So does this |

### 5.5.1

Where applicable, these instructions should be used in place of storage reference class with constant mode as these take only one word and 1.1 microseconds to execute.

The value in the address field is placed into $\Delta$ by the assembler. The ENA 22 machine instruction equivalent is 0A16.

### 5.5.2 Instructions SPB and CPB

These instructions are used to either setor clear the protect bit (Bit 17) in memory. For these instructions $\Delta$ is not used. The address of the core location which will have its protect bit either set or cleared must be in the Q register. If the program protect switch on the programmer panel is on, then these instructions must be protected. Otherwise, a program protect fault (interrupt on line 0 , protect fault indicator on panel) will occur and these instructions become no operations.

Example: Clear the protect bits in core from 1000 to 2000.

| TEMP | 0 | 0 |  |
| :--- | :--- | :--- | :--- |
| START | LDQ | $=$ N $\$ 1000$ |  |
| LOOP | CPB |  |  |
|  | INQ | 1 |  |
|  | STQ | Address is in $Q$ |  |
|  | ADQ | TEMP |  |
|  | SQZ | $=$ N- $\$ 2000$ |  |
|  | LDQ* | DONE-*-1 | Finished? |
|  | JMP* | TEMP | No |
|  | - | LOOP |  |
|  | - | - | Yes |

This particular routine is further simplified with the use of interregister class instructions.

Problem: The CLRPB subroutine clears protect bits on what core area?
Calling Program

|  | RTJ | CLRPB |
| :--- | :--- | :--- |
| LWA | NUM | $\$ 4000$ |
| FWA | NUM | $\$ 2000$ |

Subroutine

| CLRPB | 0 | 0 |
| :---: | :---: | :---: |
|  | STQ* | TEMPQ+1 |
|  | STA* | TEMPA+1 |
|  | LDA | =X\$7FFF |
|  | SUB* | (CLRPB) |
|  | RAO* | CLRPB |
|  | LDQ* | (CLRPB) |
|  | SOV | 0 |
| LOOP | CPB |  |
|  | INQ | 1 |
|  | AAQ | 0 |
|  | SOV | DONE-*-1 |
|  | JMP* | LOOP |
| DONE | RAO* | CLRPB |
| TEMPQ | LDQ | = NO |
| TEMPA | LDA | = NO |
|  | JMP* | (CLRPB) |

### 5.5.3 Instructions EIN and IIN

These instructions are used to either enable the interrupt system or inhibit the interrupt system. If the program protect switch on the programmer's panel is on, these instructions must be protected. Otherwise, a protect violation will occur. The interrupt system is inhibited immediately upon execution of the IIN instruction. However, for the EIN instruction one free instruction is allowed before the interrupt system becomes enabled.

Example:
MAIN RTJ SUB

SUB

| - | - |
| :--- | :--- |
| - | - |
| 0 | 0 |
| IIN | - |
| - | - |
| - |  |
| EIN | (SUB) |

Interrupt System inhibited

This instruction is free.
This subroutine will operate on any level without interference from any other level since the whole subroutine functions with the interrupt system off. Control is returned to the main program before the interrupt system is activated through use of the one free instruction following the EIN.

For example, if an internal interrupt occurred on line $0, P$ and the overflow indicator of the interrupted program would have been saved in word 0 of the trap for line 0 (location \$100). Control would have been transferred to word 1 (location $\$ 101)$. If word 1 contained a jump to the Internal Interrupt Processor, that routine would be executed. It would determine the cause of interrupt (program protect violation or parity error) by using the appropriate instructions (skips). Then the routine could exit back to the interrupted program. It would do that by:

$$
\text { EXI } 00
$$

The delta in the EXI instruction should be the lower 8 bits of the word 0 trap location for the appropriate line. In this case, the 00 means the trap for line 0 , at address $\$ 100$.


The EXI instruction (Exit Interrupt State) is used to exit from an interrupt subroutine. It restores the overflow indicator to its previous state, resets $P$ of the interrupted program, and enables the interrupt system.

### 5.5.4 Instructions INP and OUT

The INP and OUT instructions are used for all input and output operations on the 1700. They are used to input or output data to or from the A register. They output function codes to the peripheral equipment from the A register, and they input status conditions of the equipment to the A register. The Q register is used to address the desired equipment. A brief introduction to I/O using these instructions is contained in Chapter 7.
5.5.5 Instructions SLS and NOP

The SLS or selective stop instruction is dependent upon the positioning of the selective stop switch on the programmer's panel. If the selective stop switch is up, then the program will stop on this instruction. If the selective stop switch is not up, then this instruction is the same as a NOP or No Operation Instruction, where the computer simply steps past this instruction without performing any operation. If the computer stops, program execution will continue by momentarily setting the RUN-STEP switch on the programmer's panel to the RUN position.

Example:
START

| LDA | $=\mathrm{N} \$ 1000$ |
| :--- | :--- |
| NOP |  |
| NOP |  |
| - |  |
| - |  |
| - |  |
| SLS |  |
| - |  |
| - |  |
| - |  |

Put in for future expansion

Program stops i\{ stop switch is up
Continues when run switch is hit or if stop switch is not up.

## Problem:

The following is a conversion routine which converts a positive or negative hexadecimal number in the A register to the ASCII codes for the decimal number. It consists of a CONVRT subroutine and a main program CONTST which was used to check it out.

Study the program carefully, see how the conversion is done and how the parameters are passed.

This should be considered a final examination over the 1700 instructions and their use.



| I | $00 F F$ | SAVEQ | 0000 P SAVEI | $0001 P$ SAVEA | 0002 P | BUF | 0003 P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BUF1 | $0006 P$ | SIGN | $000 C P$ TAB | $000 E P$ CONVRT | $0018 P$ POS | 0021 P |  |
| LOOP | $002 R P$ OUT | $0033 P$ BACK | $0035 P$ DONE | $003 E P$ |  |  |  |

$\qquad$
$\qquad$
$\qquad$

|  |  |
| :--- | :--- |
|  |  |
| CONTST $28 B 5$ |  |


5.5 .5

$\qquad$
$\qquad$
$\qquad$
$\qquad$ I 00FF CONTST 0000P WRITE 0007P COMPL 000FP EXIT 0011P CONVRT 0004X

### 5.6 EXERCISES

### 5.6.1 Exercises - Constant Mode of Addressing

1. What is in the $A$ and $Q$ registers when location NEXT is reached?
a)

| -- |  |
| :--- | :--- |
| LDA | $=\mathrm{N} \$ 1 \mathrm{~F} 0 \mathrm{C}$ |
| ALS | 3 |
| LDQ | $=\mathrm{N} 277$ |
| LRS | 12 |
| EOR | $=\mathrm{N} \$ 0106$ |
| --- | --- |

b)
neXT

LDA
LDA
MUI
---
c)

c) | LDQ | $=$ AAB |  |
| :--- | :--- | :--- |
|  | LDA | $=$ AXY |
|  | AND | $=$ ACD |
|  | LLS | 16 |
| NEXT | AND | $=$ AWZ |
|  | -- | --- |

See Appendix E for
ASCII conversions.
5.6.2 Exercises - Absolute Mode of Addressing

1. Write code to increase the contents of Index Register I by $10_{16}$ •
2. If C017 is in core location 3 F , and 4016 is in core location 4017 , where would program control be given for:
a)
JMP-
b)
JMP-
JMP+
c)

$$
2
$$

(\$3F)
3. What is wrong with these:
a)
LDA-
b)
LDA +
c)
LDA ${ }^{+}$
0
\$7F3-\$700
(TEST)
5.6.3
5.6.3 Exercises - Relative Mode of Addressing

1. Will these instructions address backward or forward, and how many locations from $P$ ?
a) 1831
b) 1800

EFFF
c) 18 FE
2. What modes of address are these assembly language instructions?

| a) | LDA | TASK |
| :--- | :--- | :--- |
| b) | JMP- | $(\$ 44)$ |
| c) | RAO+ | (HIND) |
| d) | STA | *+3 |
| e) | AND | $=$ X\$4111-4111 |
| f) | STQ | (DRUM) |
| g) | LDA | $=$ XTWIX |
| h) | LDA- | 10 |

3. Why is relative addressing never used to address into the communications region?
5.6.4 Exercises - Indexing
4. What is wrong with these:
a)
b)
c)
LDA
MUI
ALS
$A B, Q, I$
$A, Q$
$6, Q$
5. What number is in A when NEXT is reached:

| Core Location | Contents |
| :---: | :---: |
| --- | --- |
| 0022- | 0000 |
| 0023- | 8024 |
| 0024- | 0023 |
| --- | --- |
| --- | --- |

a)

a) |  |  | LDQ |
| :--- | :--- | :--- |
|  |  | LDA- |
|  |  | nexT |

$$
\begin{aligned}
& =\mathrm{N} \$-1 \\
& (\$ 23), \mathrm{Q}
\end{aligned}
$$

---

$$
=\mathrm{N} \$ 24
$$

$$
(\$ 22), Q
$$

---

$$
\begin{aligned}
& =\mathrm{N} \$ 1 \\
& \$ 23, \mathrm{Q}
\end{aligned}
$$

---
3. What is wrong with this program:

| START | NAM |  |
| :---: | :---: | :---: |
|  | LDA | $=\mathrm{N} \$ 10$ |
|  | STA- | I |
|  | LDA+ | \$2000 |
| LOOP | SUB+ | \$2000, I |
|  | LDQ- | I |
|  | ADQ | $=\mathrm{N}-1$ |
|  | SQZ | DONE-*-1 |
|  | JMP* | LOOP |
| DONE | --- | --- |

5.6.5 Shift and Skip Instructions

1. What will these machine language instructions do:
a) 0 FF 0
b) O1A3
c) OF52
d) OF88
2. What will be in the $Q$ and A Registers when this program jumps to OVER.

| Location | Opcode | Address | Comments |
| :--- | :--- | :--- | :--- |
|  | LDART | $=\mathrm{N} \$ 738 \mathrm{~F}$ | Loads 738F in A |
|  | LDQ | =N\$01CA | Loads 01CA in Q |
|  | LLS | 3 |  |
|  | QRS | 14 |  |
|  | ALS | 5 |  |
|  | SQM | GO-*-1 |  |
|  | ARS | 2 |  |
|  | SAM | GO-*-1 |  |
|  | ALS | 2 |  |
|  | QRS | 3 |  |
|  | JMP |  | OVER |

### 5.6.6

### 5.6.6 Review Exercises

1. Switch the contents of Location 1000 into Location 1001, and vice versa:

TEMP

| 0 | 0 |
| :--- | :--- |
| - | - |
| LDA + | $\$ 1000$ |
| STA | TEMP |
| LDA + | $\$ 1001$ |
| STA + | $\$ 1000$ |
| LDA $*$ | TEMP |
| STA + | $\$ 1001$ |
| - | - |
| - | - |

## Several points of note:

1. The problem descriptions seldom, if ever, specify core locations in decimal; they're assumed to be hexadecimal since rarely is a core location referenced decimally. Therefore, 1000 and 1001 in the problem mean 1000 hex and 1001 hex.
2. The TEMP location is necessary for switching to hold the one operand while the other is being switched. This form TEMP 00 can be used to simply define a core location; one cell is reserved and zero's placed therein.
3. The one-word relative mode of addressing is used for locations within the range of $\pm 127$ to save one core location and one cycle time, and also to allow the program to be run anywhere.
4. Two-word absolute mode of addressing is used for the core locations 1000 \& 1001. This is because this program could be finally loaded any number of core locations away from 1000 and 1001; therefore, a two-word instruction is needed. But why use absolute mode instead of relative? For programming "run anywhere" programs there are two basic rules:
a) Everything that will move with the program is to be coded using relative mode;
b) Everything that remains fixed in core is to be coded using absolute mode.

Since the statement of the problem states the two fixed core locations to be switched regardless of where the program doing the switching is to be loaded, references to 1000 and 1001 should be made using absolute mode.
2. Transfer the contents of core locations 1000 through 1 FFF to 3000 through 3 FFF .

| START | LDQ | $=$ X\$1FFF-\$1000 |
| :--- | :--- | :--- |
| LOOP | LDA + | $\$ 1000$, Q |
|  | STA + | $\$ 3000$, Q |
|  | INQ | -1 |
|  | SQM | DONE-*-1 |
|  | JMP* | LOOP |
|  | - | - |
|  | - | - |

3. Do a reverse transfer of problem 2, i. e., place contents of 1000 in 3FFF, 1001 in 3 FFE , etc.

| START | LDQ | $=$ X |
| :--- | :--- | :--- |
|  | CLR | AFF- $\$ 1000$ |
|  | STA- | I |
| LOOP | LDA + | $\$ 1000$, I |
|  | STA+ | $\$ 3000$, Q |
|  | RAO- | I |
|  | INQ | -1 |
|  | SQM | DONE-*-1 |
|  | JMP* | LOOP |
|  | DONE | - |
|  | - | - |
|  |  |  |

For this problem, two index registers are needed, one indexing up (I), and one indexing down (Q).
4. Do Example 2 without Index Registers:

|  | NAM | EXAMP |  |
| :---: | :---: | :---: | :---: |
| AREA1 | ADC | 0 |  |
| AREA2 | ADC | 0 |  |
| COUNT | NUM | $\begin{aligned} & 0 \quad \text { NUM sets the number } 0 \\ & =\mathrm{X} \$ 7 \mathrm{FFF}-\$ 1 \mathrm{FFF}+\$ 1000 \end{aligned}$ |  |
|  | LDA |  |  |
|  | STA* | COUNT |  |
|  | LDA | $=\mathrm{N} \$ 1000$ | First Address in AREA1 |
|  | STA* | AREA1 |  |
|  | LDA | = $\mathrm{N} \$ 3000$ | First Address in AREA2 |
|  | STA* | AREA2 |  |
| LOOP | LDA* | (AREA1) | Indirect Addressing |
|  | STA* | (AREA2) |  |
|  | RAO* | AREA1 |  |
|  | RAO* | AREA2 |  |
|  | RAO* | COUNT |  |
|  | SOV | DONE-*-1 |  |
|  | JMP* | LOOP |  |
| DONE | - | - |  |
|  | - | - |  |

Several points to note:

1. The number prestored in location COUNT is the difference between the largest possible positive number 7FFF and the difference between the beginning and end of the core blocks. If we increase this count by one each time through the loop, we will encounter an overflow condition when the count changes from 7FFF to 8000. We can then loop through and exit from the loop using this preset count.
2. AREA1 and AREA2 are preset by using the ADC pseudo-op to 0. Formerly the form AREA1 00 was used to perform the same function. The assembler, when encountering a zero in the opcode field, treats it as an ADC pseudo-op so both forms are equivalent.
3. This method of solving the problem is absolutely dependent on the use of indirect addressing since the addresses must be contained and manipulated in core cells.

CHAPTER VI

PSEUDO OPS

## CHAPTER VI - Pseudo Ops

TOPIC
PAGE

| 6.0 | Introduction | 6-1 |
| :---: | :---: | :---: |
| 6.1 | NAM | 6-1 |
| 6.2 | END | 6-2 |
| 6.3 | ENT, EXT | 6-2 |
| 6.4 | EXT* | 6-4 |
| 6.5 | EQU | 6-4 |
| 6.6 | NUM | 6-5 |
| 6.7 | ADC | 6-6 |
| 6.8 | ADC* | 6-6 |
| 6.9 | ALF ASCI Locatlue fleco? - wewr feotedith | 6-7 |
| 6.10 | DEC | 6-8 |
| 6.11 |  | 6-9 |
| 6.12 | BSS, BZS | 6-10 |
| 6.13 | DAT, COM | 6-11 |
| 6.14 | ORG, ORG* | 6-14 |
| 6.15 | IFA, EIF | 6-15 |
| 6.16 | MAC, EMC | 6-16 |
| 6.17 | LOC | 6-18 |
| 6.18 | IFC | 6-18 |
| 6.19 | NLS, LST, SPC | 6-19 |
| 6.20 | EJT - (PAGE EJECT ON LUST OWIT) | 6-19 |
| 6.21 | OPT | 6-19 |
| 6.22 | MON | 6-20 |
| 6.23 | Exercises on Pseudo Ops, Utility Assembler | 6-21 |
| 6.24 | Exercises on Pseudo Ops, Macro Assembler | 6-22 |

### 6.0 INTRODUCTION

The 1700 has 3 assemblers:

- Basic assembler, which operates as a stand-alone system in a 4-K computer
- Utility assembler, which operates under the utility system and requires an $8-\mathrm{K}$ computer
- Macro assembler, which operates under the mass storage operating system and requires a $12-\mathrm{K}$ computer

The standard pseudo ops covered in this chapter are available under all 3 assemblers, with the exception of some additional pseudo ops available only under the macro assembler. These are noted where they are described.

In addition to the mnemonics for the machine instructions which we have covered, there are certain instructions that are only recognized by the assembler. They are used by the assembler itself to control the assembly, control the data, reserve storage, convert data, signify beginning and end of assembly and control the output listing. These instructions are called pseudo instructions or pseudo ops.

### 6.1 NAM

The first instruction on any source program must be the pseudo instruction NAM. Its use is to signal the assembler when to begin assembly and how to set up its program counter for this assembly. Its form is:
$\underline{\text { Location }} \quad \frac{\text { Opcode }}{\text { NAM }} \quad \frac{\text { Address }}{\text { Name }} \quad \underline{\text { Comments }}$

If the location field is blank, the assembler will begin assembly with its counter at zero and signal to the loader in the object program that this program is program relocatable. This provides the ability to have the source program assemble without regard to where the program will finally be loaded and run in core. If a hexadecimal number appears in the location field, the assembler sets its program counter to that value and assembles the program absolutely. When a program of this type becomes loaded, it is loaded beginning at this absolute address specification. In the address field of the NAM pseudo op will be the program name which is reproduced on the output listing.

Example:

| NAM | SORT |
| :--- | :--- |
| - |  |
| - |  |

This program is assembled program relocatable and can be loaded anywhere into core. The name SORT will appear on the output listing.

| $\$ 100$ | NAM | INTERRUPT |
| :--- | :--- | :--- |
|  | - |  |

This program is assembled absolutely, beginning at 100 hex , and will be loaded into core at 100 hex only.

### 6.2 END

The last instruction in the program must be an END pseudo instruction. It marks the physical end of the program. The address field may contain an entry point to the program. This is called a named transfer address, and it is the entry point where it is desired for execution to begin after the object program is loaded.

Example:

|  | NAM | SORT |
| :--- | :--- | :--- |
|  | ENT | START |
| START | - | - |
|  | - | - |
|  | - | - |
|  | END | START |

### 6.3 ENT, EXT

Two pseudo instructions are used to provide communication between programs. They are the ENT (entry point) pseudoinstruction, and the EXT (external point) pseudo instruction. Those locations internal to a program that are needed in another program are declared as entry points to the immediate program. The other program can then refer to these entry points in its immediate program by declaring them as external. The names must match identically. Since communication between these two programs can not be made at assembly time (since both programs can be assembled at different locations at different times), the relocating linking loader must provide the correct location addresses when these two programs are finally loaded together. To accomplish this, the loader builds loader symbol tables (Figure 13) where it places references to all entry points and external points. These tables locate exactly for the loader where the entry point addresses are and where the external point references are that need patching with
their corresponding entry point addresses. When it finds a match in names between an entry point and an external point, it does the patching.

Example:
Program 1 is written and it needs to extract data from program 8 which has not yet been written. The writers of both programs agree to a 10 word area with the name of CLARK. Since program 1 needs to refer to CLARK in program 8, it declares CLARK as an external. This external declaration allows the assembler the use of this symbol which is not otherwise defined in program 1.

| NAM | PROG1 |
| :--- | :--- |
| EXT | CLARK |
| - |  |
| - |  |
| - |  |
| LDA+ | CLARK |

Program 8, when it is finally written, will declare CLARK as an entry point.

| NAM | PROG8 |
| :--- | :--- |
| ENT | CLARK |
| - | - |
| - | - |
| - | - |
| BSS | CLARK(10) |
| - | - |

When both of these programs are finally loaded together in core, the loader will link the address of CLARK at program 8 to its correct reference in program 1.

The EXT described above is called an absolute external. It means references made from the program to the external are assembled in absolute form (even if a relative mode is used in the instruction).

More than one symbol can be defined with each ENT and EXT instruction, since their general form is:

| EXT | $n_{1}, n_{2}, \cdots$ |
| :--- | :--- |
| ENT | $n_{1}, n_{2}, \cdots$ |

n - name

## 6.4

6. 4 EXT *

Another form of external is available under the macro assembler: the relative external. It causes the loader (at load time, when linking is done) to patch in the relative distance from the referencing instruction to the location of the external, rather than the absolute core location. This allows the use of relative references.


A two-word relative mode must be used in referencing these externals.

### 6.5 EQU

It is common to use symbols in place of constants or known address locations. The EQU pseudo instruction provides a means of declaring to the assembler the equivalence of a symbol with a number or expression. The form of EQU is:

| Location | $\frac{\text { Opcode }}{\text { EQU }} \quad \frac{\text { Address }}{\operatorname{ONE}(1), \text { TWO(2), THREE (3) }} \quad$ Comments |
| :--- | :--- | :--- |

The symbol with its equivalent number is placed in the assembler's symbol directory and all references to that symbol will yield its equivalent number. It is important to note that the EQU does not generate any code; it simply tells the assembler another value for symbols found in the program. For example, it uses a 2 wherever it sees the name TWO.

Example: Count the number of times the exact bit configuration 1110 appears in bit positions 4 to 7 of core locations 1000 to 10CE.

|  | NAM | FIND |  |
| :--- | :--- | :--- | :--- |
| COUNT | 0 | 0 |  |
|  | EQU | MASK1(\$00F0), MASK2(\$00E0), FIRST(\$1000) |  |
|  | EQU | LAST(\$10CE) |  |
| START | LDQ | =XLAST-FIRST |  |
| LOOP | LDA+ | FIRST,Q |  |
|  | AND | =NMASK1 | And out all but bits 4 thru 7. |
|  | EOR | =NMASK2 | Look for exact match. |
|  | SAN | OVER-*-1 | Was match not exact? |
|  | RAO* | COUNT | No, match was exact. |
| OVER | INQ | -1 | Yes, no match. |
|  | SQM | DONE-*-1 | Finished $?$ |
|  | JMP* | LOOP | No. |
|  | - | - | Yes. |
|  | - | - |  |

By using the EQU, the same general problem with different parameters could be solved with this program simply by changing the EQU card. Assume the problem looked for $10110_{2}$ in bit positions 8 through 12 of core location 3020 through 3 F21. Simply pull out the EQU card and insert one:

$$
\begin{array}{ll}
\text { EQU } & \text { MASK2 }(\$ 1 \mathrm{~F} 00), \text { MASK2 }(\$ 1600), \text { FIRST }(\$ 3020) \\
\text { EQU } & \text { LAST } \$ 3 \mathrm{~F} 21)
\end{array}
$$

The EQU instruction is especially useful for referencing the mask tables in low core. (See Appendix I.) These masks are available for foreground or background programs to use, rather than defining additional core locations in a program to contain masks. The EQU's to be used would be as follows:

| EQU | LPMASK(\$2), NZERO(\$12), ZERO(\$22) |
| :--- | :--- |
| EQU | ONEBIT $(\$ 23)$, ZROBIT $(\$ 33)$ |

These are the same EQU's used by the system and they make it easier to remember which mask is being used. For example:
LDA- LPMASK+2

This can be used instead of:

> LDA-
\$4
The same code is generated: C004

It is easier to remember that LPMASK +2 is a mask location containing two one bits on the right end than to remember what location $\$ 4$ contains. NZERO +4 would contain 4 zero bits on the right. Location ZERO always contains a 0 word. ONEBIT+ +5 would contain a one bit in bit position 5; ZROBIT+8 would contain a zero bit in bit position 8.
6. 6 NUM

In order to insert known constants into the assembly, the pseudo op NUM is used. Its form is:

| $\underline{\text { Location }}$ | Opcode | Address | Comments |
| :---: | :---: | :---: | :---: |
| s | NUM | $\mathrm{c}_{1}, \mathrm{c}_{2}, \ldots$ |  |

16-bit constants are inserted, in line, one constant to a word. If a symbol is specified in the location field, it is assigned the storage address of the first constant.
6.6

Example:

|  | NAM | EXAM |
| :--- | :--- | :--- |
| HERE | NUM | $\$ 7312,21,-21,-\$ 216$ |

Since this is a program relocatable assembly (blank in location field of NAM card), HERE is at program counter P0000 and the following constants are inserted:

| P0000- | 7312 |
| :--- | :--- |
| P0001- | 0015 |
| P0002- | FFEA |
| P0003- | FDE9 |

Expressions are not allowed.
NUM $\quad$ \$7312-41 $\quad$ Ilegal

### 6.7 ADC

To insert in line a table of addresses, the ADC pseudo instruction is used. It functions identically to the NUM pseudo instruction except expressions may be used and the result is evaluated for only 15 bits since an address value cannot exceed 15 bits in length. Bit 15 will be set if the expression is enclosed in parentheses (indicating an indirect reference). Its form is:
s
ADC

$$
e_{1}, e_{2}---e_{n}
$$

Example:

| Location | Opcode | Address | Comments |
| :---: | :---: | :---: | :---: |
|  | NAM | EXAM |  |
|  | EQU | TEN(10) |  |
|  | EQU | MASK(\$F302) |  |
| HAT | ADC | TEN | TEN is 000A (See EQU) |
| STILL | ADC | (HAT) | Will set Bit 15 |

Assume the program counter for HAT is at P0102 and for STILL, P01FF; then:

| P0102 | 000 A |
| :--- | :--- |
| P 01 FF | 8102 |

## 6. 8 ADC*

Under the macro assembler there is a second form of the ADC pseudo op, the ADC* pseudo op. This form functions identically to the ADC pseudo op in the utility assembler. However, all address expressions evaluated are then placed in relative form. Examples of both forms are on the following page.

|  | NAM | EXAM1 |
| :--- | :--- | :--- |
|  | BSS | TAG(10) ,TAG1(10) |
| HERE | ADC | TAG, TAG1 |

HERE which is at P0014 has the absolute address of TAG (P0000), and HERE+1 (P0015) has the absolute address of TAG1 (P000A).

|  | NAM | EXAM2 |
| :--- | :--- | :--- |
|  | BSS | TAG(10), TAG1(10) |
| HERE | ADC* | TAG, TAG1 |

HERE, at P0014, has the relative address of TAG (FFEB, or twenty decimal locations back) and HERE+1 (P0015) has the relative address of TAG1 (FFF5).

### 6.9 ALF

ASCII characters are stored in consecutive locations, two 8-bit characters for each core location, by the ALF pseudo instruction. The ALF pseudo instruction is used to pack a core area with a message which can be used for subsequent output to ASCII devices like the teletype. A symbol, if used in the location field, will refer to the first word of the block. The format for the ALF pseudo instruction is:
s
ALF
$\mathrm{n},\langle 2 \mathrm{n}$ characters $\rangle$

Example:

|  | NAM | EXAM |
| :--- | :--- | :--- |
| HERE | ALF | 3, ABACAD |

Three words are packed with the ASCII equivalents of ABACAD:

| P0000 | 4142 |
| :--- | :--- |
| P0001 | 4143 |
| P0002 | 4144 |

Table of ASCII equivalents is found in Appendix E.
A blank is stored into unused locations.
Example:

|  | HERE | ALF | 6, ABACAD |
| :--- | :--- | :--- | :--- |
| produces: | P0000 | 4142 |  |
|  | P0001 | 4143 |  |
|  | P0002 | 4144 |  |
|  | P0003 | 2020 |  |
|  | P0004 | 2020 |  |
|  | P0005 | 2020 |  |

The ALF pseudo op in the utility system only allowed specification for its message by the use of an unsigned integer for the number of core locations to be reserved. In the macro assembler a second form for this pseudo op is available:

ALF

n may be a non-integer character which signals the end of the message. n is a delimiter and appears before the comma and after the message.

This form is an advantage where the programmer does not desire to count the number of words in his message and will find no conflict between his message and the terminating character used.

For either form the pseudo op ALF will pack two ASCI characters per word. The address of the first location of the message in core will be assigned to the symbol in the location field, if specified.

Example:

|  | NAM | EXAMP |
| :--- | :--- | :--- |
| GO | ALF | Z,DATAZ |

Two words are reserved, starting at location GO for the ASCII equivalent of DATA.

### 6.10 DEC

A DEC pseudo op is available under the macro assembler. Suppose the following problem needed to be solved:

$$
\mathrm{y}=\frac{1.63 \times 10^{3}}{.0074 \times 10^{6}} \mathrm{x}^{2}+21246 \times 10^{-2} \times \frac{81 \times 2^{6}}{.11 \times 10^{3}}
$$

Insertion of the constants in this problem would be facilitated by having the assembler do the binary or decimal conversions. The DEC pseudo op allows insertion of constants with decimal or binary scaling factors. Its form is:
k is a constant - fDdBb

Example:

|  | NAM |
| :--- | :--- |
| HERE | DEC |
|  | - |
|  | - |

$$
\mathrm{s} \quad \text { DEC } \quad \mathrm{k}_{1}, \mathrm{k}_{2} \ldots, \mathrm{k}_{\mathrm{n}}
$$

## EXAMP

163D1, 74D2, 21246D-2, 81B6, 11D1

This example shows the constants from the equation inserted. The decimal numbers are converted mentally to integers. HERE is the symbolic address of the first of these decimal constants which are inserted one per core cell. The size, then, of the converted decimal constants must lie within the range of $\pm 32,767$.

### 6.11 VFD

The VFD pseudo op is available under the macro assembler. It is frequently desirable to pack data into memory locations. The VFD (variable field definition) pseudo instruction assigns data to consecutive locations in the instruction sequence without regard for computer words. Data is stored in bit strings rather than word units. Its format is:

VFD

$$
m_{1} n_{1} / v_{1}, m_{2} n_{2} / v_{2}, \ldots, m_{n} n_{n} / v_{n}
$$

m will specify the mode. Three modes are possible:

| N | numeric constant |
| :--- | :--- |
| A | ASCII character code |
| X | expression |

n will specify the number of bits and v is the value. n may be 16 bits or less for either N mode or X mode; however, for A mode $n$ must be some multiple of 8 since ASCII character conversion is meaningless for a non-multiple of 8 bits. Numeric constants must be within the range of $\pm 32,767$.

Example using numeric constants:


The assembly of the bit strings begins with the high order bit of the first core cell (in this example the core cell labeled TAG). TAG gets packed with 1111 which is the binary equivalent of hexadecimal F . The next 8 bits of TAG get packed with the binary equivalent of 6 which is 00000110 . The next 8 bits (which will now be the lower four bits of TAG) and the upper four bits of TAG+1 get packed with -6 or 1111 1001. The next two higher order bits get packed with as much of the number 16 as is possible, that is, with the low order two bits ( 00 ). The remaining bits of TAG+1 set to zeros. TAG and TAG+1 will then look like this:

$$
\begin{array}{llllll}
\text { TAG } & \text { F06F- } & 1111 & 0000 & 0110 & 1111 \\
\text { TAG }+1 & 9000- & 1001 & 0000 & 0000 & 0000
\end{array}
$$

If the number of bits specified is not sufficient for the value then the high order bits of the value are truncated (chopped off), as many as are necessary. If the number of bits is larger than the value, then the sign of the value is extended.

Example using expressions:

|  | NAM | EXAMP |
| :--- | :--- | :--- |
|  | EQU | TAG $(\$ 4 F F 1)$, HAT (20) |
| TOP | VFD | X8/TAG+2, X8/HAT |

The previous example shows the use of expressions where the expression is evaluated absolutely (since neither TAG nor HAT is relocatable). If fewer than 16 bits are specified, the absolute expression by itself is evaluated (using 16 bits) and is truncated. The previous example is decoded by the assembler.

$$
\text { TOP } \quad \text { F314 }
$$

When the expression is evaluated relatively, the n must be 15 and the expression must be positioned so that it will be stored right justified at bit position 0 of the computer word.

Example using ASCII character mode:
NAM EXAMP
TAP VFD
A24/ABC, N8/\$3F
The above example illustrates three ASCII characters, A, B and C; these will be converted using 8 bits for each, followed by the numeric constant 3 F hex in the lower 8 bits of TAP+1. The above example is decoded by the assembler.

| TAP | 4142 |
| :--- | :--- |
| TAP +1 | $433 F$ |

### 6.12 BSS, BZS

Blocks of data storage can be allocated within the program using either the BSS or the BZS pseudo instructions. The block is given a name and a size according to the following format:

BSS

$$
\mathrm{n}_{1}\left(\mathrm{~s}_{1}\right), \mathrm{n}_{2}\left(\mathrm{~s}_{2}\right), \cdots-\mathrm{n}_{\mathrm{m}}\left(\mathrm{~s}_{\mathrm{m}}\right)
$$

n is name of block
s is size

These pseudo instructions reserve areas. The BZS area is zeroed out at load time while the BSS block is not changed at load time; therefore, anything may be initially set in a BSS block at run time.

Example:

| NAM | EXAM |
| :--- | :--- |
| BSS | AA(10), BB(20) |
| LDA | - |
| - | - |

The symbol AA will be assigned the address of the first location of the block of 10 and the symbol BB will be assigned the address of the first location of the block of 20 locations reserved. When this program is loaded, anything canbe initially contained in these first 30 locations. Had a BZS been used instead of the BSS, these first 30 locations would have been zeroed at load time.

### 6.13 DAT, COM

Two other pseudo ops are used to reserve areas for use that are outside the bounds of the main program. These areas are reserved by the DAT and COM pseudo ops. Refer to Figure 13. Notice that the common storage area (reserved by the COM pseudo instruction) is the area that is used by the loader. This area cannot be preset with data and is used only at run time when the loader becomes destroyed. The data area (reserved by the DAT pseudo instruction) is assigned an area with the programs themselves; in fact, the data block will precede the program that declares it. The data area can be preset. The loader will make common and data area assignments just once and will use its common counter and data counter at this assigned value for the rest of the programs loaded. It is necessary, then, for the first subprograms of a run declaring common or data storage to declare the largest a mount necessary. The format for the COM and DAT pseudo instructions is the same as for the BSS and BZS and is:

$$
\begin{array}{ll}
\text { DAT } & n_{1}\left(s_{1}\right), n_{2}\left(s_{2}\right), \ldots n_{m}\left(s_{m}\right) \\
\text { COM } & n_{1}\left(s_{1}\right), n_{2}\left(s_{2}\right), \ldots n_{m}\left(s_{m}\right)
\end{array}
$$

Example:

The BSS will reserve 30 locations within the program while the DAT will reserve a total of 60 core locations, reserved outside of the program area. In fact, this data area will immediately precede the main program area in core. The common area, 50 words in this example, is reserved at the high end of core where the loader resides at load time. This common area cannot be preset with data and can only be used at run time, when the loader is no longer needed.
6.13


Figure 13. Data, Program and Common Counters.
Figure 13 illustrates the three counters: data, program and common counter. There are three types of relocation possible when loading programs, each type using its appropriate counter. References to addresses will be relocated using the data counter if the address is in the data area, the program counter if the address is in the main program area and the common counter if the address is in the common area.

Example:

| NAM | EXAMP |
| :--- | :--- |
| DAT | AA(10) |
| COM | BB(10) |
| BSS | CC(10) |
| LDA+ | AA+3 |
| STA+ | BB+7 |
| STA+ | CC+4 |
| - |  |
| - |  |
| - |  |

The listing for the above looks like:

| 001. |  |  | NAM | EXAMP |
| :---: | :---: | :---: | :---: | :---: |
| 002. |  | 0000D | DAT | AA (10) |
| 003. |  | 0000C | COM | $\mathrm{BB}(10)$ |
| 004. | P0000 | 000A | BSS | CC(10) |
| 005. | P000A | C400 | LDA+ | AA+3 |
|  | P000B | 0003D |  |  |
| 006. | P000C | 6400 | STA + | BB+7 |
|  | P000D | 0007C |  |  |
| 007. | P000E | 6400 | STA+ | CC+4 |
|  | P000F | 0004P |  |  |

The first column is the line number. The second column is the core location in hex. The P preceding it indicates that the value of the program counter will be added to the number at load time, yielding the actual core location.

Hex word followed by relocation symbol: P for program counter, D for data counter, and C for common counter.

Although there is only one common area and one data area assigned per core load, references to data in these areas can be made by all programs in core. The relative position with respect to the data or common counter for the data desired must be known by each program but the same names need not be used by different programs to reference the same data.

Example: Program 1 is the first program loaded. It must declare the largest data or common area.

| NAM | PROG1 |
| :--- | :--- |
| DAT | AX(100) $, \mathrm{BX}(50), \mathrm{CX}(100)$ |

When the program is loaded, a data area of 250 locations is assigned and the data counter is set at the beginning of this area.

Suppose PROG6, which is the sixth program loaded, is interested only in the data which PROG1 knows as the 26th to 30th locations in BX.

| NAM | PROG6 |
| :--- | :--- |
| DAT | DUMMY(125), MINE (5) |
| -- |  |
| LDA | MINE |
| --- |  |
| -- |  |

DUMMY is not used by program 6. It only allows a skip past the AXand first 25 locations of BX corresponding to program 1. Reference to MINE in program 6 will yield the same data as reference to $\mathrm{BX}+25$ in program 1.

### 6.14 ORG, ORG*

Presetting the data area is accomplished by the use of the ORG pseudo op. Its form is:
ORG a
This pseudo op changes the value of the assembler's counter to agree with a. All instructions or data following the ORG instruction are assembled into consecutivelocations until either another ORG instruction is encountered or an ORG* is encountered. When an ORG* is encountered, the assembler's program counter is set to the value that it would have been if the very first ORGinstruction had not occurred. The address expression (a) may be either positive program relocatable, positive data relocatable or absolute. Notice common relocatable address expressions are not allowed since the common area cannot be preset.

Example:

| NAM | EXAMP |  |
| :--- | :--- | :--- |
| DAT | AX(20), $\operatorname{BX}(40)$ |  |
| LDA | - |  |
| - | - | Assume P. C. $=$ P0030 |
| - | - |  |
| ORG | AX +10 |  |
| - | - |  |
| - | AX |  |
| ORG | 10 |  |
| BZS | - |  |
| ORG* | - |  |
| LDA | - |  |
| - | - |  |

In this example the program counter starts off at 0000 and proceeds in sequence until the first ORG instruction is assembled. Since the address expression refers to the data area, the assembler's program counter will now be at D000A, indicating that the code beneath this first ORG pseudo instruction will be inserted beginning in the 10th data area location. When the second ORG instruction is encountered, the code under it (BZS10) is assembled into the beginning of the data area. When the ORG* instruction is encountered, the program counter is set to P0031; this is the next location following the last location assembled before the first ORG instruction. Any symbols used in the address expression of the ORG pseudo op must have been previously defined in the program.
The following example can be used to illustrate presetting values in A and B in the DATA block:


The macro assembler contains a conditional assembly instruction. With the pseudo op IFA, it is possible to specify portions of a program to be either assembled or excluded during assembly time. Its format is:

$$
\text { s } \quad \text { IFA } \quad e_{1}, c, e_{2}
$$

(This pseudo op can be used within a macro skeleton.) e may be an expression and c specifies one of four conditions:

| EQ | $\mathrm{e}_{1}=\mathrm{e}_{2}$ |
| :--- | :--- |
| NE | $\mathrm{e}_{1} \neq \mathrm{e}_{2}$ |
| GT | $\mathrm{e}_{1}>\mathrm{e}_{2}$ |
| LT | $\mathrm{e}_{1}<\mathrm{e}_{2}$ |

The termination of the coding encompassed within the range of an IFA pseudo op is accomplished with the pseudo op EIF. Since nesting is allowed, a match between an IFA and EIF pseudo op range is made by correspondence between the first two characters of the symbols in the location field of the IFA and the address field of an EIF.
6.15

| Example: |  | NAM | EXAMP |
| :--- | :--- | :--- | :--- |
|  |  | EQU | AB(10) $, \mathrm{AC}(20), \operatorname{AD}(30)$ |
|  |  | - |  |
|  |  | TOTS | - |
|  | IFA | AB+AC, EQ, AD |  |
|  |  | LDA | TAG |
|  | STA | TAG1 |  |
|  | EIF | TOTS |  |

The LDA TAG and the STA TAG1 instructions will be assembled in this example since equality exists. Changing the EQU card, however, or changing the condition from EQ to NE would have excluded these two lines of code from the assembly.

Problem:

## VALUE PROBLEM (COMMON)

Starting in the 11th location of COMMON are 10 words. Bits $13-8$ of each of the 10 words are to be compared with bits $5-0$ of a location called VALUE which is external to this program. Do not destroy the original contents of VALUE. Count how many complete matches are found in the bit strings compared and store the answer in the 7th word of the data block. For example, if bits 5-0 of VALUE contain 101100 and bits $13-8$ of $\mathrm{X}_{1}$ contain 101100, one match has been found. Any other bit configuration would be a nomatch. Write a complete program to solve this problem.


### 6.16 MAC, EMC

The macro assembler gets its name from the macro capability incorporated therein. An often used set of instructions may be grouped together to form a macro. Macros then need be defined once and thereafter the whole macro structure will be incorporated in line in the assembly generated coding whenever the macro name is called. Each macro has a name which is first defined by the use of the MAC pseudo op and thereafter the name can be placed in the opcode field as if it were an instruction or pseudo instruction and the assembler will substitute, starting at that location, the whole structure that was previously defined by that name. The macro must first be defined. The form is:

## MAC

$p_{1}, p_{2}, \ldots, p_{n}$
$s$ is the name of the macro. The p's are symbols of one or two characters that will define variables within the macro structure. Parameters are enclosed in apostrophes as shown within the macro. The keypunch code for apostrophe is $8-5$. The macro structure itself is defined to be finished when the EMC pseudo op appears in the opcode field. EMC is always the last instruction in a macro definition.

Example:

|  | NAM | EXAMP |
| :--- | :--- | :--- |
| HELP | MAC | XA, XB |
|  | LDA | 'XA' |
|  | STA | 'XA'+1 |
|  | ADD | 'XA' -1 |
|  | STA. | $' X B^{\prime}$ |
|  | EMC |  |

HELP is the name of the macro and XA and XB signify variables within the macro. All the code between the MAC and EMC is the macro structure. Anything in this structure can be made variable. In this assembly only positions of the address field were varied. Macros canbe of any length and they can also be nested. A macro must be defined before it is called by name. Calling the macro in the above example would look like this:

|  | - | - |
| :--- | :--- | :--- |
|  | - | - |
|  | - | - |
|  | SAZ | OVER-*-1 |
|  | HELP | TAG, TAG1 |
|  | - | - |
|  | - | - |

The macro is called by placing its name in the opcode field. The assembler will search the symbol directory for a macro with the name of HELP, and if found, the complete macro structure is placed in line at this point. When calling a macro, the variables must be specified. For this example TAG will be inserted for each XAreference and TAG1 will be inserted for each XB reference. Effectively, then, the assembler will place in line the following:

| LDA | TAG |
| :--- | :--- |
| STA | TAG+1 |
| ADD | TAG-1 |
| STA | TAG1 |

A macro could be defined as "an instruction which 'stands for' a number of other instructions."

### 6.17 LOC

Since the code for a macro is inserted in line wherever it is "called," if there are any symbols in the location field of the macro, it could be called only once, since the symbol would'be doubly defined if the macro were called again. This problem can be eliminated by defining the symbols local to the macro.
Symbols that are local to the macro being defined are listed in the LOC pseudo op. This pseudo op immediately follows the MAC pseudo op and it allows use of one- or twocharacter symbols local to the macro so that the same symbols can also appear in the main program. Its form is:

$$
s_{1}, s_{2}, \cdots, s_{n}
$$

## Example:

| TOPP | NAM | EXAMP |
| :---: | :---: | :---: |
|  | MAC | AD, AB |
|  | LOC | G1, G2 |
|  | LDA | ${ }^{\prime} \mathrm{AD}^{\prime}$ |
| ${ }^{\prime} \mathrm{AB}^{\prime}$ | EOR | =N\$0171 |
| 'G1' | STA | ${ }^{\prime} A D^{\prime}+1$ |
| 'G2' | JMP | ${ }^{\prime} \mathrm{AD}^{\prime}+2$ |
|  | EMC |  |

Symbols passed as parameters may not be defined as local.

### 6.18 IFC

A conditional assembly pseudo op is available for use within the macro skeleton. It is the IFC pseudo op. It operates the same as the IFA covered previously; however, it has only two conditions, the NE and EQ. Its form is:

$$
\mathrm{s} \quad \text { IFC } \quad a_{1}, c, a_{2}
$$

Each a must be a string of from one to six characters, or a formal parameter specified in the MAC statement. The character strings should not contain commas, blanks or apostrophies. Two character strings are equal when they contain the same characters in the same position and are of the same length. Characters in excess of 6 are ignored. Termination of the range of the IFC is made when an EIF is encountered with the first two characters of the symbol in its address field matching the first two characters in the location field of the IFC.

Example:

|  | NAM | EXAMP |
| :--- | :--- | :--- |
| TOTAL | MAC | XA, XB, XC, XD |
|  | LD'XA' | $=$ N\$4000 |
|  | STA | 'XB' |
| IT | IFC | 'XC'EQ'XD' |
|  | ADD | 'XB'+2 |
|  | STA | $' X B '$ |
|  | EIF | IT |
|  | EMC |  |

If parameter XC and XD are equal when this macro is called then the ADD and STA instructions will be incorporated in line with the rest of the macro structure. If parameters XC and XD are not equal when the macrois called, these instructions will not be inserted in line as part of this macro structure during assembly.

```
_
TOTAL Q,TAG,TEN,NINE
-
-
-
```

The generated code is:

| LDQ | $=N \$ 4000$ |
| :--- | :--- |
| STA | TAG |

Since TEN and NINE do not match character for character, the IFC condition is not met and the ADD followed by the STA instructions are not assembled.

Problem:
Write a macro for an INI instruction. Add a test routine to check it out.
The INI macro s hould increase the I Register by any constant exactly the same way the INA increases the A Register or the INQ increases the $Q$ Register. In other words, no other registers should be destroyed when the macro is called.
6.19 NLS, LST, SPC

Three pseudo instructions are used for control of the listing. They are NLS, which prevents normal output list until a LST instruction is encountered or until the end of a program. Spacing paper on the printer is accomplished by the SPC pseudo op. The number of lines to space is specified as an absolute address expression in the address field.
6.19

| Example: | NAM | EXAMP |  |
| :--- | :--- | :--- | :--- |
| LDA | - |  |  |
|  | - | - | 12 lines are spaced |
|  | SPC | 12 |  |
|  | - | - | Listing is stopped |
|  | - | - |  |
|  | NLS | - | Listing is enabled |

### 6.20 EJT

In addition to the NLS, LST, and SPC listing control pseudo instructions, the macro assembler also has an EJT pseudo op. This instruction causes page ejection during printing of the list output.

### 6.21 OPT

Three standard options determine the type of output from the assembler. All three are automatically selected if no OPT statement is encountered before the first NAM. OPT is the only pseudo instruction that may precede the NAM pseudo op. No code is generated by this pseudo instruction.
OPT must begin in card column 2.
Normal execution of assembly produces list output on the standard list device, punch output on standard punch device and load and go output on the mass storage device. These are options L, P and X. Two other options are available. The M option will enable listing of macro skeletons and an A option will cause abandonment of the assembly and will return control to the operating system. To exercise these options or to eliminate any of the three standard options, the OPT pseudo instruction is used. When the OPT pseudo instruction is encountered by the assembler it will type OPTIONS on the teletypewriter and allow the operator to manually reset the options desired. He can choose any or all of these five options.

| Option | Meaning |
| :---: | :---: |
| L | List output on standard list unit |
| P | Punch binary output on standard punch unit |
| X | Load and go; executable output loaded on a mass storage device |
| M | List macro skeletons |
| A | Abandon assembly |

Relocatable binary output is selected by the P option. The format is described in the 1700 Operating System Reference Manual.
If the X option is selected, relocatable binary output is placed on the mass storage unit for subsequent loading and execution as described in the 1700 Operating System Reference Manual.

The L option results in assembly listing.

### 6.22 MON

After the last subprogram has been assembled, control can be returned to the operating system by use of the MON pseudo op. It may be used only after the END statement.

MON must begin in card column 2.
Example:


MON
cc
2

### 6.23 EXERCISES ON PSEUDO OPS - UTILITY ASSEMBLER

1. What are the errors in this program?

| Location |  | Opcode |  | Address |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  | Comments |  |
| LED | NAM |  | EXAMP |  |
| TAG | EQU |  | 720 |  |
| TAG11 | NUM |  | $-72, \$ F F F F, 72$ |  |
|  | BSS |  | 25 |  |
| START | EXT | LAD, TAG |  |  |
|  | LDA + | TAG |  |  |
|  | STA + | LAD |  |  |
|  | - |  |  |  |
|  | - |  |  |  |
|  | END |  | START |  |

6.23
2. Why will the ORG LIST produce an error?

| COM | LIST(30) |
| :--- | :--- |
| - |  |
| - |  |
| ORG | LIST |
| - |  |
| - |  |

3. In this example:

| COM | LIST(30) |
| :--- | :--- |
| - |  |
| - | LIST |

this assembler will decode the LDA LIST as:

$$
\mathrm{C} 400
$$

$$
0000 \mathrm{C}
$$

Why?
4. What is the problem?

| - |  |
| :--- | :--- |
| - |  |
| BSS | LIST(10) |
| - |  |
| - |  |
| LDA | LIST+3 |
| SAZ | - |
| - |  |
| - |  |

6. 24 EXERCISES ON PSEUDO OPS - MACRO ASSEMBLER
7. What code is produced:
a) VFD $\quad \mathrm{N} 12 /-17, \mathrm{~N} 5 / \$ 7 \mathrm{~F} 2, \mathrm{~N} 15 / 47$
b) VFD

A8/A, A8/B
c) DEC

16D1B4
d) $\mathrm{ADC} *$
*-1
2. What instructions are assembled:

|  | - |  |
| :--- | :--- | :--- |
|  | - |  |
| GO1 | EQU | AA(10), BB(20), CC (30) |
|  | IFA | $10, \mathrm{GT}, \mathrm{BB}-15$ |
| TO2 | LDA | $=\mathrm{N} \$ 1000$ |
|  | IFA | CC-AA, EQ, BB |
| HO3 | ADD | $=\mathrm{N} \$ 1000$ |
|  | IFA | $40, \mathrm{NE}, \mathrm{BB} * 2$ |
|  | ADD | $=\mathrm{N} \$ 2000$ |
|  | EIF | HO |
|  | EIF | TO |
|  | EIF | GO |
|  | - |  |

3. If this macro definition:

| PRINT | MAC | XA, XB, XC |
| :---: | :--- | :--- |
| TAG | ALF | Z, ERROR'XB' Z |
|  | IFC | 'XA', EQ, LU |
| TAG1 | ALF | Z, LOGICAL UNIT'XC'Z |
|  | EIF |  |
|  | EMC |  |
| is called by |  |  |
|  |  |  |
|  | PRINT | LU, 6,8 |

what assembly language is produced when this macro is called?
4. What discrepancy is in this program?

|  | - |  |
| :--- | :--- | :--- |
| FALL | MAC |  |
|  | TE' | LOC |
|  | NUM | TE |
|  | LDA | 'TFF3 |
|  | EMC |  |
|  | - |  |
|  | - |  |
|  | FALL |  |
|  | LDA | TE |
|  | - |  |
|  | - |  |

$0$

## CHAPTER VII

INTRODUCTION TO MACHINE LANGUAGE I/O

## CHAPTER VII

Introduction to Machine Language I/O
TOPIC
PAGE

| 7.0 | Introduction |
| :--- | :--- |
| 7.1 | $7-1$ |

7.1 .1
7.1.1.1
7.1.1.2
7.1.2
7.1 .3
7.1 .4
7.1.5 Reply or Reject 7-4
7.1.6 Functions 7-5
7.1.6.1 Paper Tape Reader Example 7-5
7.1.7
7.1.8
7.2
7.2 .1
7.2.1.1
7.2.1.2
7.2.1.3
7.2.1.4
7.2.1.5
7.2.2
7.2.2.1
7.2.2.2
7.2 .3

Status 7-9
Interrupts 7-10
Buffered I/O, Disk Example 7-11
Disk Functions 7-12
Director Function 7-13
Load Address Function 7-14
Write Function 7-15
Read Function 7-17
Compare Function 7-17
Disk Status 7-17
Director Status 7-17
Address Register Status 7-18
Summary, Buffered I/O 7-18

### 7.0 INTRODUCTION

The 1700 is composed of a 1704 and various peripherals. The 1704 contains the registers and the logic necessary for bringing data into the computer, performing operations upon the data and sending the data out of the computer for future reference and/or display.


1704

The peripherals are composed of devices capable of sending and/or receiving data. Such devices are the teletype, paper tape reader and paper tape punch. Many other peripherals are available and discussed in Chapters 12 and 14.

The peripherals and the 1704 cannot communicate directly; therefore, an interpreter is required. The interpreter is referred to as a controller. The program tells the controller the operation to be performed and the controller directs the peripheral in the performance of the operation.

### 7.1 UNBUFFERED I/O

### 7.1.1 Use of Registers in I/O

Communications among the 1704 and the peripherals is accomplished via one input/output (I/O) channel attached to each controller. The I/O channel works in conjunction with the 1704's A register and Q register. It is, consequently, called the $A / Q$ channel.


### 7.1.1.1

### 7.1.1.1 Q Register

The Q register designates the equipment to be referenced and directs the operations to be performed. The Qregister will be in the following format when performing an I/O operation via the A/Q channel.

| 15 |  | 11 | 10 | A | 7 | , | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q | W |  |  | E |  | S | D |

The W field, bits $15-11$, will always be zero except when referencing a 1706; this will be discussed later.

The E portion, bits 10-7, designates the equipment number being referenced. The equipment number will correspond directly with a hardware switch located on each controller. The number will vary from a hexadecimal 0 to a hexadecimal F.

The Sportion distinguishes among peripherals attached to the same controller. The bits composing the station code will vary with controllers.

The D portion is the director bit or bits which designates the type of information being transferred: data, status or function. The number of bits used to compose the D portion also varies according to the controller being referenced.

### 7.1.1.2 A Register

The A register sends and receives all communications between the 1704 and the peripherals; that is, the data, functions, or status.

### 7.1.2 Functions, Status, and Data

The 1704 is capable of sending or receiving data, sending a function, or receiving status. The D portion of $Q$ and the I/Oinstruction executed denote which of the three operations is to be performed. All input/output operations via the $A / Q$ channel are performed with two instructions.

$$
\begin{aligned}
& \text { INP } \\
& \text { OUT }
\end{aligned}
$$

The INP instruction brings information into the A register: data or status. The OUT instruction sends infor mation from the A register: data or function. Bit 0 of $Q$ is usually the $D$ portion, designating the type of information being transferred. (Note: the exceptions are discussed in Chapter 14.) When bit 0 of $Q$ is a 0 , the transfer of data is designated. The direction of the data flow is indicated by the I/O instruction. The INP brings data into A. The OUT sends data from $A$. When bit 0 of $Q$ is a 1 , the transfer of status or the transfer of a function is requested. INP requests status while an OUT sends a function.


### 7.1.3 Summary, Unbuffered I/O

In review, all input/output operations performed by the 1704 will take place via the $A / Q$ channel. The $Q$ register indicates the peripheral being referenced and the type of information being transferred. The information to be transferred will be brought into or sent from the A register, depending upon the instruction executed: INP or OUT. Three types of information may be transferred: data, function, or status.

### 7.1.4 Low-speed Package

The grouping of the teletype, paper tape reader and paper tape punch is referred to as the low-speed package. The low-speed package is always equipment number 1. The various peripherals attached are referenced specifically with the S portion of the Q register, bits 4-6.

Peripheral
Teletypewriter
Paper tape reader
Paper tape punch
"S"tation
1
2
4

The format of Q for each of the low-speed peripherals is as follows:


TELETYPEWRITER \$0090/\$0091


PAPER TAPE READER \$00A0/\$00A1

## 7.1 .4

Q


PAPER TAPE PUNCH $\$ 00 \mathrm{C} 0 / \$ 00 \mathrm{C} 1$
The programmer must load the $Q$ register with the correct equipment, station and director setting prior to executing the desired I/O instruction.

The coding necessary to reference each of the low-speed peripherals for data is as follows:

| LDQ | $=$ N $\$ 0090$ | TTY FOR DATA |
| :--- | :--- | :--- |
| NOP | -1 |  |
| INP | $-\mathbf{1}$ | DATA IN A |
| LDQ | $=$ N $\$ 0090$ | TTY FOR DATA |
| LDA | DATA | DATA IN A |
| NOP |  |  |
| OUT | $\mathbf{- 1}$ | SEND DATA TO TTY |
| LDQ | $=$ N\$00A0 | PTR DATA |
| NOP | $\mathbf{- 1}$ | DATA IN A |
| INP | $=$ N\$00C0 | PTP DATA |
| LDQ | DATA | DATA IN A |
| LDA | $\mathbf{- 1}$ | DATA TO PTP |
| NOP |  |  |

### 7.1.5 Reply or Reject

Control will be returned to the program after the execution of an I/O instruction at one of three locations: $\mathrm{P}+1, \mathrm{P}+\Delta, \mathrm{P}+1+\Delta$. Control will be returned to $\mathrm{P}+1$ when the controller accepts the command, NORMAL REPLY. Control will be returned to $\mathrm{P}+1+\Delta$ when the controller rejects the command, EXTERNAL REJECT. If the controller fails to reply or reject within 6 microseconds, an INTERNAL REJECT is generated and control continues at $P+\Delta$. The NOP instruction is inserted within the above coding to allow for an INTERNAL REJECT.

| RESPONSE | ADDRESS |
| :--- | :--- |
| INTERNAL REJECT $\longrightarrow 2000$ |  |
| EXTERNAL REJECT $\longrightarrow(P) 2001$ |  |
| NORMAL REPLY $\longrightarrow 2002$ |  |


| INTERNAL REJECT | $\mathrm{P}+\Delta$ | $2001+(-1)=2000$ |
| :--- | :--- | :--- |
| EXTERNAL REJECT | $\mathrm{P}+1+\Delta$ | $2001+1+(-1)=2001$ |
| NORMAL REPLY | $\mathrm{P}+1$ | $2001+1=2002$ |

### 7.1.6 Functions

I/O programming for the 1700 peripherals requires the programmer to connect with the desired peripheral by setting the Q register and issuing a function.

| LDQ | $=$ N\$00A1 | PTR FOR FUNC OR STATUS |
| :--- | :--- | :--- |
| LDA | FUNC | FUNCTION IN A |
| NOP |  |  |
| OUT | -1 | SEND FUNCTION TO PTR |

A function is a command or a group of commands sent to the controller. The function sent will vary according to the equipment. The paper tape reader allows the programmer to clear the controller, clear interrupts, select interrupt on data and/or alarm, start motion and stop motion. Each function corresponds to a bit in the A register. The function is requested if a 1 appears in the corresponding bit.

A


The above functions may be sent together, with the exception of the clear controller and clear interrupt; these must be sent separately.

### 7.1.6.1 Paper Tape Reader Example

The programmer may clear the controller to clear all logic and interrupts previously selected by loading Q with $\$ 00 \mathrm{~A} 1$, by setting bit 0 of the A register and by issuing an OUT instruction.

| LDQ | $=\mathrm{N} \$ 00 \mathrm{A1}$ | PTR FUNC OR STATUS |
| :--- | :--- | :--- |
| ENA | $\mathbf{1}$ | CLR CONTROLLER |
| OUT | $\mathbf{- 1}$ | FUNC TO PTR |

The programmer may then start the motor on the paper tape reader. The start motor command causes the reader to begin moving paper tape and start reading.

| LDQ | $=\mathrm{N} \$ 00 \mathrm{A1}$ | PTR FUNC OR STATUS |
| :--- | :--- | :--- |
| ENA | $\$ 20$ | START MOTION |
| OUT | $\mathbf{- 1}$ | FUNC TO PTR |

The next step is to bring the data into the A register by setting the director bit of $Q$ to 0 and issuing an INP instruction.

| LDQ | =N $\$ 00 A 0$ | PTR FOR DATA |
| :--- | :--- | :--- |
| NOP |  |  |
| INP | $\mathbf{- 1}$ | DATA INTO A |

The program will continue to loop on the INP instruction until data has been read into the holding register of the paper tape reader. Once data is available it will be brought into the lower 8 bits of the A register. Note: the number of bits composing a data word will vary among the peripherals. The first frame will be in A and may be shifted to the upper 8 bits. Input will then be requested again for the lower 8 bits.

ALS
NOP
INP

8
$-1$

FIRST FRAME UPPER 8 BITS A

NEXT FRAME BROUGHT TO A

The entire 16 -bit word is now in the A register and should be stored in the buffer area. Once the word is stored the program continues to bring data into the A register. A check should be made to determine when all requested words have been read from the reader.

|  | NAM | PTR |  |
| :---: | :---: | :---: | :---: |
| START | LDQ | = $\mathrm{N} \$ 00 \mathrm{~A} 1$ | PTR FOR FUNC/STATUS |
|  | ENA | 1 | CLR CONTROLLER |
|  | OUT | -1 | FUNC TO PTR |
|  | ENA | \$20 | START MOTOR |
|  | OUT | -1 | FUNC TO PTR |
|  | INQ | -1 | PTR FOR DATA |
|  | NOP |  |  |
| DATA | INP | -1 | FRAME IN A |
|  | ALS | 8 | DATA UPPER 8 BITS |
|  | NOP |  |  |
|  | INP | -1 | 16-BIT WORD IN A |
|  | STA* | BUF | SAVE IN MEMORY |
|  | LDA | WDCK | WORD CHECK IN A |
|  | SAP | COMP | WHEN POSITIVE COMPLETE |
|  | RAO* | WDCK |  |
|  | JMP* | DATA | CONTINUE READING |
| COMP | SLS | 0 | STOP WHEN COMPLETE |
| WDCK | NUM | FFF0 | CHECK FOR 16 WORDS |
|  | END | START |  |

The programmer may check for leader on the paper tape as has been done in the example on the next page.
*Clear controller from console; cannot start motion and clear controller in same function.

| 01. |  | NAM | BOOTSTRAP |  |
| :--- | :--- | :--- | :--- | :--- |
| 02. |  | ANT | START |  |
| 03. P0000 E000 | START | LOQ | =N $\$$ Al | PR DIR FUND |
| P0001 00A1 |  |  |  |  |
| 04. P0002 | 0A20 |  | ANA | S20 |

Where
$B^{\text {OOTST }}$
1725 loaded

Set Stop switch up and program will stop after reading paper tape. Run and loaded PGM will execute.

The paper tape reader has been programmed without the use of interrupts for each of the above examples. Status may be taken on the paper tape reader at any time to monitor the progress of the operation or to assure the program that the operation was completed correctly. Status is taken by setting the Q register and issuing an INP instruction.

| LDQ | =N\$00A1 | PTR FUNC/STATUS |
| :--- | :--- | :--- |
| NOP |  |  |
| INP | $\mathbf{- 1}$ | STATUS TO A |

The status is now in the A register. The status conditions exist if a 1 is present in the corresponding bit position.


Ready (bit 0): Power is on and paper tape has been loaded into the reader. The preparations have been made known to the logic by pressing the READY switch on the paper tape reader console. The reader becomes not ready if a paper motion failure occurs or if the power is turned off.

Busy (bit 1): The paper tape reader is busy if a start motion command has been issued and no stop motion command has followed. Motion stops on a stop motion command, a paper motion failure, or if the power is turned off.

Interrupt (bit 2): An interrupt condition exists. Other status bits must be examined to determine the condition causing this interrupt.

Data (bit 3): The data hold register in the paper tape reader contains an 8-bit frame of data which is ready for transfer to the computer. Start motion must be set to receive this status. The status drops when the data hold register is emptied by transfer to the computer.

## 7.1 .7

Alarm (bit 5): At least one of the following conditions exists in the paper tape reader: (1) paper motion failure (bit A9), (2) lost data (bit 6), or (3) power off (bit A10 is 0 ).

Lost data (bit 6): When in interrupt on data mode, paper motion continues after the data hold register is full. If the data is not transferred to the computer before the next frame appears, a lost data status occurs to show a frame has been passed. The time between frames is 2.857 milliseconds. The status drops when a clear controller command is sent. Lost data stops tape motion.

Protected (bit 7): The PROGRAM PROTECT switch is on. This switch on the paper tape reader works in conjunction with the PROGRAM PROTECT switch on the computer. If the switch on the computer is off and the PROGRAM PROTECT switch of the peripheral device is on, no action is taken but the status bit is set to indicate the switch is on. If the switch on the computer is set, all rules of program protection apply. The paper tape reader in this condition only accepts protected instructions.
Existence code (bit 8): The paper tape reader is attached. If the bit is a 1 , the reader is missing from the particular computer system.

Paper motion failure (bit 9): No change in the feed hole circuit has occurred for 40 milliseconds while trying to read. The paper motion failure causes the reader to become not ready; it can only be made ready by pushing the READY switch or by a clear controller command. It is considered an illegal operation to send any other function code or a read command to the reader until the READY switch has been pressed or a clear controller has been issued.

Power on (bit 10): Power to the reader is on. If this bit is a 0 , power is off.

### 7.1.8 Interrupts

The paper tape reader may be programmed with interrupts by simply selecting the desired interrupts and exiting to the operating system or continuing execution of instructions within the program. When a selected interrupt is generated, control will be returned to the program.

| LDQ | $=$ N\$ 00 A1 | PTR FUNC/STATUS |
| :--- | :--- | :--- |
| ENA | 1 | CLR CONTROLLER |
| OUT | -1 | FUNC TO PTR |
| ENA | $\$ 34$ | START MOTOR, ALARM, DATA |
| OUT | -1 | FUNC TO A |
| Exit |  |  |

When the interrupt returns control to the program, status must be taken to determine which of the two interrupts was generated, data or alarm. If the data interrupt was generated, the programmer brings the data into A and saves it. Once the data is saved, a check should be made to determine if all data has been
transferred. If the operation was not complete, the programmer should reselect interrupts and exit, waiting for the next interrupt.

### 7.2 BUFFERED I/O EXAMPLE

The $A / Q$ channel prohibits the execution of other instructions while data is being transferred. The reason is obvious: the $Q$ register and A register, which are used for I/O, are also the arithmetic registers. A direct storage access (DSA) channel may be connected to the 1704. The DSA transfers data directly to memory, bypassing the A and $Q$ registers. Therefore, a program may be executing while data is being transferred. The direct storage of data is referred to as BUFFERING. The A/Q channel is used to send functions and receive status, but the data is transferred via the DSA. The disk is an example of a buffered device.

7.2

SIDE VIEW:
850 DISK PACK
(6 DISKS)


TOP VIEW:
DISK SURFACE


853 contains 100 cylinders; 854 contains 200 cylinders.
Figure 14. Side and Top Views of 850 Disk Pack

### 7.2.1 Disk Functions

The program selects the disk by setting the $Q$ register with the equipment number and the desired director bits. Throughout this discussion the disk shall be considered equipment number 8.


The setting of the director bits will define the operation and the information to be sent from or received in the A register.

A
(A) depends upon D field of Q


| Value Set in Q <br> (Bits 02-00) | Output from A | Input to A |
| :--- | :--- | :--- |
| 001 | Director function | Director status |
| 010 | Load address | Address register status |
| 011 | Write |  |
| 100 | Read |  |
| 101 | Compare |  |
| 110 | Checkword check |  |
| 111 | Write address |  |

7.2.1.1 Director Function

$$
\mathrm{D}=001, \mathrm{OUT}
$$

| LDQ | =N\$0401 | DISK FOR FUNC |
| :--- | :--- | :--- |
| LDA $*$ | FUNC | FUNC IN A |
| NOP |  |  |
| OUT | $\mathbf{- 1}$ | FUNC TO CONTROLLER |



The clear interrupt function will clear all selectedinterrupts, allowing the programmer to select the interrupts he desires. Three interrupts may be selected: next ready and not busy status, end of operation, and alarm. The next ready and not busy interrupt occurs when the 1738 becomes not busy but still holds its ready status.

The end of operation interrupt allows the controller to inform the 1700 when it has completed an operation such as a data transfer. The alarm interrupt will notify the 1700 that an alarm condition has arisen. There are eight possible alarm conditions: not ready, checkword error, lost data, seek error, address error, defective track, storage parity error, and protect fault.

The release function allows an unprotected program to use the disk even though the protect switch on the disk is still set. A protected program must issue the release function. The next time a protected program accesses the disk, the disk will become protected and must again be released before it will become accessible to an unprotected program.

The unit select and unit select code will always be zero unless two disks are connected to the controller. Bit 8 is the unit select bit. It informs the controller that the program will select unit 0 or unit 1. Bit 9 indicates which unit bit 8 wishes to select. If 9 bit is a 0 , unit 0 is selected; if it is a 1 , unit 1 is selected. The controller ignores bit 9 unless bit 8 is set.

### 7.2.1.2 Load Address Function

$$
\text { D = } 010, \text { OUT }
$$

Once the functions have been sent to the controller, the program notifies the controller of the beginning address on the disk to be used by the program. The $Q$ register is loaded with the D portion set to 010 and the disk address (sector record address) is placed in the A register (Figure 14).

| LDQ | $=$ N $\$ 0402$ | DISK FOR DISK ADDR |
| :--- | :--- | :--- |
| LDA | $=$ XDISKAD | ADDR IN A |
| NOP |  |  |
| OUT | $\mathbf{- 1}$ | ADDR TO THE DISK |

The controller will position the Read/Write heads on the requested address. The heads will be moved directly to the address forward or backward, depending on the currentlocation of the Read/Write heads. The address held in the A register will be in the following format.

A

| 15 | 8 | 4 |  |
| :---: | :---: | :---: | :---: |
| CYLINDER | HEAD | SECTOR |  |

The disk has been functioned and given the desired disk address. The next step will be to initiate one of three operations.

| WRITE | $\mathrm{D}=011$ |
| :--- | :--- |
| READ | $\mathrm{D}=100$ |
| COMPARE | $\mathrm{D}=101$ |

### 7.2.1.3 Write Function

D = 011, OUT
The write function code requests the controller to prepare to read data from memory and write it on the disk.

| LDQ | $=$ N $\$ 0403$ | DISK TO WRITE |
| :--- | :--- | :--- |
| LDA | $=$ XMEMADR | MEMORY ADDR IN A |
| OUT | -1 | WRITE OPERATION INITIATED |

The controller expects to find the first word address minus 1 (FWA-1) of the buffer area in the Aregister when the write function is received. The controller goes into memory via the DSA to the FWA-1, at which location the controller extracts the last word address plus 1 (LWA +1 ). The controller keeps the LWA+1 and updates the FWA-1 until the two are equal; at this point the write operation is complete. The controller updates the address each time a 16 -bit data word is transferred from memory.

### 7.2.1.3

DATA BUFFER FOR DISK


FWA - 1 MUST CONTAIN LWA + 1 OF BUFFER
Prior to issuing the write operation, the interrupts must be selected, the sector record address must be sent to the controller and the LWA+1 of the buffer area must be at the FWA-1.

| LDQ | $=$ N\$0401 | DISK FOR FUNC |
| :--- | :--- | :--- |
| LDA $*$ | FUNC | SELECTED INT IN A |
| NOP |  |  |
| OUT | $\mathbf{- 1}$ | INT SELECTED |
| LDQ | $=$ N\$0402 | DISK FOR DISK ADDR |
| LDA | =XDISKAD | ADDR IN A |
| NOP |  |  |
| OUT | $\mathbf{- 1}$ | HEADS POSITIONED |
| LDA | =XLWAP1 | LWA+1 IN A |
| STA | FWAMI | LWA+1 AT FWA-1 |
| LDQ | $=$ N\$0403 | DISK TO WRITE |
| LDA | =XFWAM1 | FWA-1 IN A |
| NOP |  |  |
| OUT | $\mathbf{- 1}$ | OPERATION INITIATED |

The 1704 continues executing instructions while the disk transfers data. When the data has all been transferred or an alarm condition has arisen, the 1704 will be notified.

### 7.2.1.4 Read Function

D = 100 ; OUT
The read function code follows the same programming procedure as the write function, the differences being the $D$ setting of $Q$ and the fact that the disk reads data into memory rather than writing data on the disk.

### 7.2.1.5 Compare Function

D = 101 ; OUT
The compare function code follows the same programming procedure as the read and write function codes. The compare function causes the controller to read data from the computer's memory and compare it with the data stored on the disk. If at any time during the compare, one word does not compare, the no compare status bit will be set. This function provides an extracheck on the validity of the data transferred.

The checkword check ( $\mathrm{D}=110$ ) and write address ( $\mathrm{D}=111$ ) functions are used by the customer engineers.

### 7.2.2 Disk Status

### 7.2.2.1 Director Status

$\mathrm{D}=001$, INP
Status may be taken to monitor the operation of the disk. Once the disk generates an interrupt, status must be taken to determine which interrupt was generated. This is accomplished by loading the Q register with the D portion set to 001 and by issuing an INP instruction.

| LDQ | $=$ N $\$ 0401$ | DISK FOR STATUS |
| :--- | :--- | :--- |
| NOP |  |  |
| INP | $\mathbf{- 1}$ | STATUS IN A |



The ready status indicates that the unit is available. The busy bit indicates that the controller and/or the drive unit is presently involved in the performance of an operation. This bit is set with the acceptance of a load address, write, read, compare, checkword check, or write address function. At the completion of the function which set the busy status, the status will be cleared and the disk will become not busy. Once the disk is not busy, a new function may be issued.

The interrupt bit acknowledges that an interrupt has occurred. Further examination of A will determine which of the three selectedinterrupts was generated: bit 4 (EOP) and bit 5 (ALARM).
If neither bit 4 nor bit 5 is set, the programmer should check bits 0 and 1 for ready and not busy. If the alarm bit is set, the programmer must determine which of the eight alarm conditions caused the interrupt.
The on cylinder status bit 3 is set when the Read/Write heads have reached the sector record address initially sent to the controller via the $A / Q$ channel.

### 7.2.2.2 Address Register Status

D $=010$; INP
The programmer may request the disk to return the current position of the Read/ Write heads at any time by selecting the disk as above but issuing an INP instruction.

| LDQ | $=N \$ 0402$ | DISK FOR DISK ADDR |
| :--- | :--- | :--- |
| NOP |  |  |
| INP | -1 | CURRENT ADDR IN A |

The address will be in the same format used to send the address to the controller.

### 7.2.3 Summary, Buffered I/O

The DSA provides the 1704 with a means of storing data directly in memory; this permits the execution of instructions while transferring data. The program sends the function word, the sector record address, and stores the LWA+1 of the buffer area at the FWA-1 prior to initiating an operation. The operation is indicated by the D portion of Q , with the A register containing the FWA-1 of the buffer area. The controller interrupts the 1704 when a selected interrupt condition arises. The program takes status to determine which of the selected interrupts was generated.

## CHAPTER VIII

SYSTEM REQUESTS

## CHAPTER VIII - System Requests

|  | TOPIC | PAGE |
| :---: | :---: | :---: |
| 8.1 | Operating Systems | 8-1 |
| 8.1 .1 | Utility | 8-1 |
| 8.1 .2 | MSOS | 8-1 |
| 8.2 | Request Processing | 8-1 |
| 8.2 .1 | Summary of Request Processing | 8-3 |
| 8.3 | Requests | 8-4 |
| 8.3 .1 | Exit Request | 8-7 |
| -8.3.2 | Read/Write Requests | 8-8 |
| 8.3.2.1 | Format of the Read/write Request | 8-9 |
| 8.3.2.2 | Request Code | 8-10 |
| 8.3.2.2.1 | Format of Records | 8-10 |
| 8.3.2.2.1.1 | Teletype | 8-11 |
| 8.3.2.2.1.2 | Paper Tape Reader and Paper Tape Punch | 8-11 |
| 8.3.2.2.1.3 | Mass Storage Addressing | 8-15 |
| 8.3.2.3 | X Bit | 8-15 |
| 8.3.2.4 | Request Priority | 8-16 |
| 8.3.2.5 | Completion Priority | 8-16 |
| 8.3.2.6 | Completion Address | 8-16 |
| 8.3.2.7 | Thread Word | 8-19 |
| 8.3.2.8 | Error Code | 8-19 |
| 8.3.2.9 | Mode | 8-19 |
| 8.3.2.10 | A Field | 8-19 |
| 8.3.2.11 | Logical Unit | 8-19 |
| 8.3.2.12 | Number of Words | 8-24 |
| 8.3.2.13 | Starting Address of Buffer | 8-24 |
| 8.3.2.14 | Setting Up RW Requests in Background | 8-28. |
| 8.3.2.14.1 | Looping on the Thread Word | 8-28 |

CHAPTER VIII - System Requests (Cont)

TOPIC
8.3.2.14.2 Looping on a Flag 8-2
8.3.2.14.3
8.3.2.15

- 8.3.3
8.3.3.1
8.3.3.2
8.3.3.3
8.3.3.4
8.3.3.5
8.3.3.6
- 8.3 .4
8.3.4.1
8.3.4.2
8.3.4.3
8.3.4.4
8.3.4.5
8.3.4.6
8.3.4.7
8.3.4.8
- 8.3 .5
8.3.5.1
8.3.5.2
8.3.5.3
8.3.5.4
8.3.5.5
8.3.5.6
8.3.5.7
8.3.5.7.1

Scheduling Out of the Completion Routine
Examples of Programs Using I/O Requests 8-30
$\begin{array}{ll}\text { Schedule Request } & 8-36\end{array}$
Format of Schedule Request 8-36
Request Code 8-37
X Bit 8-37
Priority 8-37
Address 8-37
Example of Schedule Request 8-38
Timer Request 8-40
The Format for the Timer Request 8-40
Request Code 8-41
X Bit $\quad 8-41$
Units 8-41
Priority 8-41
Address 8-41
Q Parameter 8-41
Example of Timer Request 8-42
Status Request $\quad 8-42$
Format of the Status Request 8-42
Request Code 8-43
X Bit $\quad 8-43$
A Field $\quad 8-43$
Logical Unit 8-43
Address of Parameter List 8-43
Reply to Status Request 8-44
Hardware Status $\quad 8-45$

## Chapter VIII - System Requests (Cont)

8.3.5.7.2
8.3.5.7.3
8.3.5.8

- 8.3.6
8.3.6.1
8.3.6.2
8.3.6.3
8.3.6.4
8.3.6.5
8.3.6.6
8.3.6.7
8.3.6.8
8.3.6.9
8.3.6.10
8.3.6.11
8.3.6.12
8.3.6.13
- 8.3.7
8.3.7.1
- 8.3.8
8.3.8.1
8.3.8.2
- 8.3 .9
8.3.9.1
8.3.9.2
8.4

TOPIC
Word 8 of PDT
PAGE

Current Buffer Address
Example of Status Request
GTFILE Request 8-45 8-47

8-47

Format of GTFILE Request
Request Code
X Bit
Request Priority 8-49

Completion Priority 8-49
Completion Address 8-49

Mode
8-49
A Field $\quad 8-49$
Logical Unit
8-49
Word Addresses: w1, w2 8-50
Starting Core Address 8-50
File Name Address 8-50
Example of a GTFILE Request 8-51
Loader Request 8-54
Format of the Loader Request 8-55
Core Request $\quad 8-55$
Format of Core Request 8-56
Example of Core Request 8-56
INDIR Request 8-59
Format of the INDIR Request 8-59
Example of the INDIR Request $\quad 8-59$
Problem 8-60

### 8.1 OPERATING SYSTEMS

The 1700 computer system has two commonly used operating systems: the utility system and the mass storage operating system (MSOS). MSOS is a disk or drum oriented system and allocates the resources of the computer according to a priority system. The utility system is a much smaller system. It provides for assembly, loading, and execution of programs in a batch mode.

### 8.1.1 Utility

The 1700 utility system provides the 1700 computer with a means of loading and executing programs in configurations smaller than the minimum required for the 1700 operating system. The utility system requires 8 K of core but no disk or drum. I/O is by way of the paper tape reader and paper tape punch, and listing and operator control is through the teletype.* Execution of jobs through the utility system can make use of the standard drivers provided by utility. The standard drivers provided are for the teletype, paper tape input, and paper tape output. It is possible, then, to operate these devices in one's own program by simply using a standard calling sequence.

### 8.1.2 MSOS

Under MSOS core is divided into two areas: foreground and background. The foreground is for system and process programs. System programs are those programs that make up the operating system, such as the job processor and drivers. Process programs are those application programs that are most important to the particular installation. For example, if the system is controlling a chemical plant operation, those programs monitoring the chemical process are the process programs. The process programs and system programs usually have the highest priority and have access to the resources of the computer first. Foreground is protected; this means the on-line process programs cannot be destroyed by programs in the background and they cannot be inadvertently brought into execution by background programs. However, background programs may make use of protected routines such as I/O drivers.

Background programs are run in a batch mode (serially) and run at the lowest priorities in the system. Programs in the background are called jobs. Assembling, compiling, and loading are examples of such jobs.

### 8.2 REQUEST PROCESSING

Three basic functions of the operating system are to: (1) allocate core space to those programs that want to use it, (2) communicate with the outside world, i.e., supervise I/O operations, and (3) allocate CPU time between the various programs. When a program wants one of these functions done, a request is made to the operating system.
*There are other options available.

Arequest takes the form of a transfer of control to the module of the operating system that processes requests (the request entry processor, entry point name MONI) followed by words containing the necessary parameters for the particular request.

The entry address for MONI is always located in core location F4 so every request is initiated by an indirect return jump through F4. The return jump will provide the linkage necessary. The parameter string length is different for different requests:
\(\left.\begin{array}{ll}54 \mathrm{~F} 4 <br>
\mathrm{xxxx} <br>

\mathrm{xxxx}\end{array}\right\} \quad\)| RTJ (\$F4) $\quad$Request code <br> and other parameters |
| :--- |

In the first parameter word, bit positions 9 through 14 will be the request code. This is for all requests.

MONIsaves the registers of the requesting program in a special core area called volatile storage and gives control to a request processor denoted by the request code in the parameter list. This processor must return control to the request exit processor which returns control to the requesting program.

The 1700 operating system provides the user with up to 30 monitor requests; 20 are reserved for the operating system. However, they may be replaced by user-written processors when the system is initiated. The other 10 requests may be added at initialization by including in the resident load the necessary programs with the required entry points. The number of possible request processors can be extended from 30 to 63 by reassembly.

Each request processor is a separate submodule and has a coded entry point with one of the following names:


The numerical part of each name is the request code. It corresponds to the value of an index to a table of request processor addresses contained in MONI.

MONI has these entry points as externals providing linkage with each appropriate request processor.
Since the numeric part of the entry point name for each request processor must correspond to its request code, a request code of 5 will provide entry through MONI to module T5.


Request Submodules

Users can assemble an added request processor, assign a request code to it, and affix the entry point with T followed by the number for the request code and incorporate it as part of the system.

### 8.2.1 Summary of Request Processing

Note that all requests begin with the return jump to MONI and that MONIdetermines which type of request it is by examining the request code in the first word of the parameter string. Each type of request has a request processor to which MONI gives control, depending on the request code. When control is given to the request processor, several functions take place before control is returned to the requesting program.

It is important for the programmer to understand that a request only initiates action desired of the operating system. It does not do anything. In most cases, a request causes the desired action only to be put on a queue; control is returnedimmediately to the requestor at the next instruction beneath the parameter string.

For example, it is desired to write a message on logical unit 4:

|  | $\sum_{\text {RTJ- (\$F4) }}^{\text {REQ }}$ |
| :--- | :--- |
|  | (Parameters for a <br> write request on |
|  | logical unit 4) |
| RET | $\xi$ |

Control is passed to MONI. MONI passes control to the Read/Write request processor which puts the request on a queue of other messages waiting to be printed on logical unit 4. Control then passes to the request exit routine which returns control to the requestor at RET. The message has not yet been written but it will be done in due time.


Figure 15. Flow of Requests

### 8.3 REQUESTS

The following requests are included in the standard operating system:


Available to both foreground and background programs.


Available only to background programs.
Request processor modules for these requests must have the same residency as the job processor.

SPACE
RELEASE $\}$
Available only to foreground programs.

INDIR is an indirect version of any of the listed requests.
The job processor can make any request.
*These requests are included in the utility system.

System macro calls are available to generate the code for the requests under the macro assembler, which runs under MSOS. Codes for the requests under the utility system must be coded by the programmer.
In this chapter those requests that are available to background programs will be discussed. Those requests available only to foreground programs will be discussed in Chapter 11.

Any of the allowable requests for background programs will be accepted by the operating system and put on the desired queue. They will not be rejected.
8.3


Figure 16. Macro Calls for Requests Available to Background Programs

[^6]
### 8.3.1 EXIT Request - Request Code 5

The EXIT request is available only to background programs.
When control is to be given back to the job processor, the EXIT request is used. This may be when the program has reached a point where it has completely finished its goal and wants to terminate itself or when it wants to give up control while waiting for an I/O operation to take place.

The EXIT assembles into two words in the following manner:


$$
\mathrm{RC}=5
$$

54F4
0A00
macro call:
EXIT
coded call:

| RTJ- | $(\$ F 4)$ |
| :--- | :--- |
| NUM | $\$ 0 \mathrm{~A} 00$ |

Most of the examples in this chapter have at least one EXIT request; check them for its use and assembly.

If this request were executed in a completion routine, normal processing of a job would resume at the location where it was interrupted. If this request was not executed in a completion routine, the job is considered complete.

The EXIT request simply causes a jump to the dispatcher which could be accomplished by:

EQU
JMP-

ADISP(\$EA)
(ADISP)

This would be a better way to code exits since it saves time and since protected programs cannot make EXIT requests.

In the background, the jump to the dispatcher can be used only under MSOS 2.0; under 1.0 it can only be used in the foreground.

### 8.3.2 Read/Write Requests - Request Code 1, 2, 4, 6

For peripheral equipment that more than one program may use, a standard driver for each is written and incorporated into the operating system. The programmer makes use of the driver when he makes a Read/Write request to the operating system. Read/Write requests are available to both foreground and background programs.

When the programmer wants to communicate with a peripheral device, he makes a READ, WRITE, FREAD, or FWRITE request. Reads are used when information is to be brought into core and writes when information is to be transferred from core to the device.

When a Read/Write request is made, the transfer of data is only initiated. If the driver is busy working on another request, the new request is placed in a list of requests waiting to use the device. The position of the request on the queue will depend on the request priority. The request itself is not placed on a stack but is simply threaded. When the device is free and the transfer begins, there will be a period of time lapse before the complete transfer has taken place. During this time, control is given back to the requesting program so that it may execute any portion of the program that is not dependent upon the data. Therefore, when control returns to the instruction immediately following the parameter list, the programmer cannot assume that the transfer of data has been completed or, for that matter, even begun.

The programmer specifies a completion address in the request. Control will be given to this address when the request has been completed, according to the completion priority in the request.

This completion address is where the device driver will schedule reentry after the particular request has been completed. This scheduling of the completion address is done by the driver using the SCHDLE schedule request; this completion address is scheduled by priority. There are, then, parameters in the Read/Write requests to signify the priority of the requestitself and the priority of the completion address.

### 8.3.2.1 Format of the Read/Write Request


rc request code, 6 bits: WRITE $=2$, READ $=1$, FWRITE $=6$, FREAD $=4$ relative/indirect indicator: 0 or 1
rp request priority, 4 bits, $0-15$ : position of request on driver's thread
cp completion priority: $0-15$
c completion address, bit 15 set if (c)
thread word, is used by the system: equals zero when request is not active, nonzero when active
v error code passed to the completion address in $Q$ and set in the parameter list when the request is completed
m mode bit: $0=$ binary, $1=$ ASCII
\& logical unit, 10 bits; modified by a
a settings for the a parameter (logical unit address indicator), 2 bits:

$$
\begin{aligned}
& \mathrm{a}=\mathrm{blank}=\varnothing: \ell \text { is a logical unit number } \\
& \mathrm{a}=\mathrm{R}= \\
& \mathrm{a}=\mathrm{I}= \\
& 01: \ell \text { is a signed increment }( \pm 1 \mathrm{FF}) \\
& 10: \ell \text { is a core address }(0<\ell \leq 3 \mathrm{FF})
\end{aligned}
$$

s starting word of storage block, bit 15 set if (s)
msb-lsb set up by the programmer if logical unit specifies a mass storage device
The type of addressing used is determined by the request code. Background programs can access scratch only; sector 0 , word 0 refers to the first word of scratch. These two words should be included in the request only if a mass storage device is involved. The macro call does not assemble them so the code must be added for them.

The macro call is:

|  | FREAD |
| :--- | :--- |
| REQ | READ |
|  | FWRITE |
|  | WRITE |$\quad \ell, \mathrm{c}, \mathrm{s}, \mathrm{n}, \mathrm{m}, \mathrm{rp}, \mathrm{cp}, \mathrm{a}, \mathrm{x}$

REQ will be on the 54 F 4 , which will be generated. REQ +1 is the first word of the parameter string. The parameter list is the same for all four of the Read/Write requests.

An example of a coded call would be:

| RTJ- | (\$F4) |
| :--- | :--- |
| NUM | $\$ 0 \mathrm{C01}$ |
| ADC | COMPL |
| NUM | 0 |
| NUM | $\$ 1004$ |
| NUM | 35 |
| ADC | BUF |

### 8.3.2.2 Request Code

There are four input/output requests handled by the Read/Write request processor RW, which has entry points $\mathrm{T} 1, \mathrm{~T} 2, \mathrm{~T} 4, \mathrm{~T} 6$ for them.

|  | Request Code |  |
| :--- | :---: | :---: |
|  | 1 | NUM |
| READ | 4 | $\$ 02 X X$ |
| FREAD | 2 | $\$ 08 X X$ |
| WRITE | 6 | $\$ 04 X X$ |
| FWRITE |  | $\$ 0 \mathrm{CXX}$ |

The manner in which the data is to appear on the device is determined by which form of the request is used. FWRITE and FREAD are used for formatted transfers and READ and WRITE are used for unformatted transfers.

### 8.3.2.2.1 Format of Records

The format in which data may appear on a device is different for each device and driver. This information is given in the manual for each driver. The record formats for devices included in the minimum equipment configuration are outlined on the following page.

### 8.3.2.2.1.1 Teletype

FREAD
A format record for a teletype read operation consists of any number of characters followed by a carriage return. Format reading continues until a carriage return is detected or the requested number of words is transferred. If the requested number of words is transferred before the carriage return is detected, reading continues but no more data is transferred. A delete character will terminate data transfer until the next carriage return. The request will then be repeated. Line feed characters are not transferred in a format read. Before a format read on the teletypewriter begins, the break light is turned on; therefore, type in must be preceded by pressing the break release.

## FWRITE

A format record for a teletype write operation consists of any number of characters following a carriage return and line feed character. A format write is the same as an ordinary write except that the driver supplies a carriage return and line feed character before beginning the transfer of data for a format write request.

## READ

In an unformatted read, the number of words requested is filled starting at the specified address. Two characters fill one word; the first character is put into the upper half of the word. All carriage control must be provided by the programmer.

## WRITE

In an unformatted write, two characters are transferred per word. The information must be stored in ASCII since no conversion is made from binary.

### 8.3.2.2.1.2 Paper Tape Reader and Paper Tape Punch

A format record for the paper tape reader and punch depends on mode. In ASCII mode, it is any number of characters preceding a carriage return. In binary mode, it is any number of words preceded by a word which represents the ones complement of the number of words to be transferred and followed by a word containing a checksum. If the number of words to be transferred is greater than 21,759 , the first word represents the ones complement of the number of words to be transferred plus 256.

If the first character of the header word in a format record (requested in binary mode) is an asterisk, the record is read in ASCII mode. This allows ASCII and binary mode records to be mixed.

## FREAD, ASCII

For a form at read, ASCII mode, characters are read until a carriage return is detected or the requested number of words has been transferred. If the requested number of words is transferred before a carriage return is detected, reading will continue but no additional data will be transferred. Nulls (blank tape) preceding a format record are skipped; no data transfer takes place until a non-blank character is detected. Line feed characters detected during the read are not transferred; delete characters are ignored. All characters are checked for even parity.

## FREAD, Binary

Format reading in binary mode continues until the word count is exhausted or the requested number of words has been transferred. If the latter occurs before the count is exhausted, reading will continue but no additional data will be transferred. The checksum is verified after the entire record is read. If the first character of the header word is an asterisk, the record is read in ASCII mode in spite of the binary mode declaration. Nulls (blank tape) preceding a format record are skipped.

## FWRITE, WRITE

A format write is the same as an ordinary write request except the driver supplies carriage return and line feed characters after the end of the operation.

In ASCII mode format write, characters are transferred from the specified core block until the word count is exhausted. A parity bit is added to each character. In binary mode, format write, characters are transferred until the word count is exhausted. Word count is the first word on the tape and is the ones complement of block size. The driver supplies a checksum word after the data.

## Checksum

The driver generates the checksum word on a paper tape by accumulating a sum of the word count word (which is the complement of the data block size and is output on the tape first) plus all the data words, disregarding any overflow. This sum is then complemented and output as the last word in the block on the tape. For example, if the data words are $\$ F 001, \$ \mathrm{E} 001, \$ \mathrm{E} 002, \$ \mathrm{E} 003$, and $\$ \mathrm{~B} 005$, the word count will be 5 and the sum of the data 4010. The checksum will be \$BFF4 which is $\$ F F F A$ (complement of 0005 ) plus $\$ 4010$, which is $\$ 400 \mathrm{~B}$; the complement of $\$ 400 \mathrm{~B}$ is $\$ \mathrm{BFF} 4$. The tape will contain FFFA, F001, E001, E002, E003, B005, BFF4.

When the checksum word is read on input, it will result in zero when the word count word is read, the data words added to it, and then the checksum word is added to that. For example, on the above tape the word count word FFFA is read first, the data totalling 4010 is added to it as the data is read, giving 400B. When the checksum BFF4 is read and added, the sum will be FFFF arithmetically, which will be 0000 by the subtractive adder.
The paper tape on page 8-14 contains the data used in these examples.

The following example program shows the paper tape output for all four kinds of writes. It writes 100 words of data from a buffer BUF. The data in the buffer is $1-64_{16}\left(1-100{ }_{10}\right)$. The buffer is written out from the end to the beginning.

| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 90000 | 0000 | WRITF | NAM ENT | TEST WRITE INSTRUCTIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | WRITE |  |
| 0003 |  |  |  |  | 0 |  |
| 0004 |  |  | ; |  |  | THIS IS HOW TO GENERATE |
| 0005 |  |  | $\%$ |  |  | IN A PROGRAM FOR A TEST |
| 0006 | P0001 | 0 C 63 |  | ENQ | 99 |  |
| 0007 | P000? | OA00 |  | ENA | 0 |  |
| 0008 | P0003 | 0901 | DATA | INA | 1 |  |
| 0009 | P0004 | 6A2l |  | STA* | BUF, Q |  |
| 0010 | P0005 | 0142 |  | SOZ | PUNCH-*-1 |  |
| 0011 | P0006 | ODFE |  | INQ | -1 |  |
| 0012 | P0007 | 18 FB |  | JMP* | DATA |  |
| 0013 |  |  | * |  |  |  |
| 0014 |  |  | * |  |  | WRITE, BINARY |
| 0015 | P0009 | 5454 | PUNCH | RTJ- | (\$F4) |  |
| 0016 | P0009 | 0401 |  | NUM | \$0401 |  |
| 0017 | P000s | 0000 |  | NUM | 0 |  |
| 0018 | P0008 | 0000 |  | NUM | 0 |  |
| 0019 | POOOC | 0003 |  | NUM | \$0003 |  |
| 0020 | P0000 | 0064 |  | NUM | 100 |  |
| 0021 | P000E | 0025 | $\bigcirc$ | $\triangle D C$ | BUF | $\cdots$ |
| 0022 |  |  | * |  |  | WRITE, ASCII |
| 0023 | P000F | $54 F 4$ |  | RTJ- | ( \$F 4) |  |
| 0024 | P0010 | 0401 |  | NUM | \$0401 |  |
| 0025 | P0011 | 0000 |  | NUM | 0 |  |
| 0026 | P0012 | 0000 |  | NUM | 0 |  |
| 0027 | P0013 | 1003 |  | NUM | \$1003 |  |
| 0028 | P0014 | 0064 |  | NUM | 100 |  |
| 0029 | P0015 | 0025 | D | ADC | BUF |  |
| 0030 |  |  | $\cdots$ |  |  | FWRITE, ASCII |
| 0031 | P0016 | $54 F 4$ |  | RTJ- | (\$F4) |  |
| 0032 | P0017 | 0 COl |  | NUM | \$0COl |  |
| 0033 | P0018 | 0000 |  | NUM | 0 |  |
| 0034 | P0019 | 0000 |  | NIJM | 0 |  |
| 0035 | P001A | 1003 |  | NUM | \$1003 |  |
| 0036 | P001A | 0064 |  | NUM | 100 |  |
| 0037 | P001C | 0025 | $P$ | ADC | BUF |  |
| 0038 |  |  | * |  |  | FWRITE, BINARY |
| 0039 | P0010 | 5474 |  | RTJ- | ( 5 F4) | .... |
| 0040 | Poole | 0 COl |  | NUM | \$0C01 |  |
| 0041 | P001F | 0000 |  | NUM | 0 |  |
| 0042 | P0020 | 0000 |  | NUM | 0 |  |
| 0043 | P0021 | 0003 |  | NUM | \$0003 |  |
| 0044 | p002? | 0064 |  | NUM | 1000- |  |
| 0045 | P0023 | 0025 | P | ADC | BUF |  |
| 0046 |  |  | * |  |  |  |
| 0047 | P0024 | 14EA |  | JMP- | ( SEA) |  |
| 0048 | P0025 | 0064 | BUF | BZS | BUF (100) |  |
| 0049 |  |  |  | END | WRITE |  |

8.3.2.2.1.2

OOFF URITF 00000 DATA 00030 PIJNCH 000 QF QUF $0025 P$
(NOTE THAT DATA IS NOT BLOCKED)


### 8.3.2.2.1.3 Mass Storage Addressing

When the logical unit in a read/write request specifies a mass storage device, the address to be accessed must be in the two words following the parameter list. This must be set up by the programmer. For example:
----
READ
-, -, -, -, -, -, -, -, -
NUM
$\$ 0000,0002$
(sector 2)

Since all transfers to and from mass storage do not have a mode or format associated with them; that is, what is written on the disk is a mirror image of the contents of core, the formatted and unformatted forms of the request determine the type of addressing that will be used. Formatted requests mean sector addressing and Read/Write assumes word addressing. Check the manual for the driver for the exact details of addressing mass storage. Sector addressing can always be used; word addressing can only be used under systems which have the disk word driver.

In the background a program can access only the scratch area of the disk or drum through read/write requests. Therefore, sector one or word one in the background is sector or word one of the scratch area.

### 8.3.2.3 X Bit

The x bit is used in conjunction with the $\mathrm{cp}, \mathrm{n}$, and s parameters to indicate direct, indirect, or relative location of those parameters. It will be discussed as it relates to each parameter.

As a rule, the x bit $=0$ is satisfactory for background programs, with all the associated parameters direct.


Its use as relative (for run anywhere programs) will be discussed in detail in Chapter 11. When the x bit $=1$, the c and s parameters must be relative!

### 8.3.2.4

### 8.3.2.4 Request Priority

The request priority indicates to the operating system the priority of this request in relation to the other programs requesting use of the device. The request priority has nothing to do with the running priority of the program. In the background the rp parameter is always 0 .

Since the request priority determines the position of the request on the queue for the driver, the reads and writes done by jobs at priority 0 will always be on the bottom of the queue and therefore will be done last.

This is why, for example, if a job and a process program are both writing messages on a remote teletype, the messages will be interspersed together with the process program's messages taking priority over the job's.

### 8.3.2.5 Completion Priority

The completion priority is the priority at which the completion routine is to run. For background jobs, cp is always 1. Since the running priority for jobs is always 0 , the completion priority of 1 will cause the job to be interrupted, when the driver has finished the I/O, and the completion routine to be entered. (When the completion routine exits, control is returned by the dispatcher to the location where the job was interrupted.)

A completion priority greater than the running priority will always cause a pseudo interrupt of the program and will cause the priority to be changed higher and the completion address entered. A cp equal to or less than the running priority will cause the completion routine not to be entered until after the program exits and the priority structure works down to the desired level.

### 8.3.2.6 Completion Address

The completion address is scheduled by the driver as a program when the transfer is completed, or terminated by an error. The completion address is scheduled at a particular priority specified by the cp parameter. In the background cpis always 1.

This completion routine is generally short because, under the utility system, when it is entered the interrupt mask is set to prevent external interrupts from occurring. Under MSOS, interrupts are not locked out while the completion routine is being executed, so process equipment can interrupt.
The completion address may be omitted; then no address is scheduled upon completion.

When control is given to the completion address, the Q register will contain a 3bit code in the upper three bits of $Q$. These bits can also be found in the $v$ field of the fourth word of the request.

| $\frac{\text { Bit }}{15}$ | $\frac{\text { Value }}{0}$ | $\frac{\text { Condition }}{}$ |
| :---: | :---: | :--- |
| 14 | 1 | Error free operation |
| 13 | 0 | Error occurred (device failure) <br> Requested number of words transferred |
|  | 1 | Less than requested number of words trans- <br> ferred during a read or for mat read (short <br> read) |
|  | 1 | Error occurred because device was notready <br> Error was due to failure of the devic e; de- <br> vice is ready |

The Q register should always be checked for the possibility that an error occurred. For example, if a short read occurred on a READ request, bit 14 would equal 1. Bit 15 would indicate whether it was a legal short read (Q15=0), or due to device failure (Q15=1). If it was due to device failure, bit 13 would indicate whether the device is ready or not.

The programmer could find out how much of the data was transferred by the last word of the data buffer. This word would contain the address plus 1 of the last word transferred. Thus, by subtracting the contents of the last word in the buffer from the first word address of the buffer, the number of words can be found. If, for example, a read of 50 words was requested but only 25 words were read:


LDA $=\mathrm{XBUF}$
(A) $=B U F$

SUB BUF+49
$\frac{-\mathrm{BUF}+25}{(\mathrm{~A})=25}$

Each appropriate driver manual will indicate possible error conditions.
The completion address may be specified in several ways. The x parameter determines the mode of addressing that is used for the completion address.
8.3.2.6

| x | c | The meaning of c |
| :---: | :---: | :---: |
| 0 or blank | c | c is the completion address |
|  |  | e. g. , FWRITE -, COMPL, -, -, -, -, -, -, 0 COMPL is assembled as an absolute address (program relocatable). |
| $\neq 0$ |  |  |
| \#blank | c | c is relative |
|  |  | c is a positive increment added to the address of the first word of the parameter list to locate the completion address. |
|  |  | i. e., FWRITE -, COMPL-*+1, -, -, -, -, -,,- X In the example the completion address is at COMPL. |
| - | (c) | c in parentheses represents an index to the system library. x has no meaning. |

Note that there is no indirect version for the completion address.
The option (c) cannot be used in the background because the programs on the system library may not be scheduled from the background; see Chapter 11.
A completion routine in one's own program may be scheduled in one of the following ways:


Note that the first assembles with a $P$ following the completion address, meaning that it is direct and will be absolutized at load time (the actual core address filled in); so the program will be relocatable.

The second example is relative to the first word of the parameter list. Also, in the second example, note that the 8 refers to the location where the parameter is but that the parameter address must be relative to the first word of the parameter list, hence COMP2-*+1. The x bit must be set in the first word.

### 8.3.2.7 Thread Word

The thread word must always be initialized to 0 or the request cannot be executed. The thread word is used by the operating system for the queue for requests and alsofor the completion. It is non-zero during the entire time the request is being processed and while the I/O is being done. It does not become zero again until the operation is complete.

### 8.3.2.8 Error Code

The 3-bit v field in the fourth word of the parameter string is the same 3-bit error code that comes back to the $Q$ register at completion. It will be set by the driver whether or not there is a completion routine. Therefore, a program not using a completion routine may check the v field for errors.

### 8.3.2.9 Mode

The m parameter tells the driver whether the data is stored in core in Binary or ASCII. When m is A (or, if coded, 1) it means the data is stored in ASCII, and $B$ (or, if coded, 0 ) means Binary.
8.3.2.10 A Field

The a bits modify the logical unit field, indicating whether the logical unit field contains the actual logical unit number, an indirect address containing the LUN, or a relative distance to LUN. The a bits will be discussed under the logical unit heading.

### 8.3.2.11 Logical Unit

The logical unit may be specified directly (i.e., $\ell=4$ ), a word may be specified that contains the logical unit, or a relative distance to the address of the LUN may be specified. The a parameter indicates which form of the $\ell$ parameter the programmer has used.
a

$$
\left.\begin{array}{l}
=0 \text { or } \\
=\mathrm{A} \text { or } \\
=\mathrm{blank} \\
=2 \text { or } \\
=\mathrm{I}
\end{array}\right\}
$$

$=1$ or $\quad \ell$ is relative
$=\mathrm{R} \quad\}$
$\ell$ is indirect

Meaning of the $\ell$ parameter
the parameter is the logical unit
e. g., FWRITE 13, -, -, -, -, -, -, $0,-$
$\ell$ is an absolute location that contains the logical unit
e. g. , FREAD \$FD, -, -, -, -, -, -, I, -
is used when standard comments (input) wanted. \& cannot be larger than $\$ 3 F F$.
$\ell$ is a number that specifies the number of words toa word that contains the logical unit. The $\ell$ parameter in this case can be positive or negative but must not exceed + or - \$1FF.
e.g., READ LUN $-*+3,-,-,-,-,-,-, R,-$ where LUN contains the logical unit.

Note the restriction that when using the I option the absolute address must be within the range of 000 to 3 FF which in most cases precludes the use of the I option when the location is within ones own program, except for system units.

The following are the core locations in the operating system which contain the logical unit numbers of the standard devices:

| Device | Core Location |
| :--- | :---: |
| Input comment device | \$FD |
| Output comment device | $\$ F C$ |
| Standard print output device | $\$ F B$ |
| Standard binary output device | $\$ F A$ |
| Standard input device | $\$ F 9$ |
| Mass storage library | $\$ C 2$ |
| Mass storage scratch | $\$ B 3$ |

Each piece of equipment has a logical unit number assigned to it for the system to use. Also, one piece of equipment may have more than one logical unit number, depending on the use. It is not to be confused with the equipment number dialed on the controller nor with the unit number set on the unit (i.e., tape unit). It could be thought of as the system number of the driver.

The logical unit numbers will be different at each installation but the following numbers are very commonly used:

$$
\begin{aligned}
& 2 \text { - PTR } \\
& 3 \text { - PTP } \\
& 4 \text { - TTY } \\
& 5 \text { - CR } \\
& 6 \text { - MT \#1 } \\
& 7 \text { - MT \#2 } \\
& 8 \text { - DISK } \\
& 9 \text { - LP, system driver } \\
& 10 \text { - LP, FORTRAN driver }
\end{aligned}
$$

If the programmer does not want to change the logical unit for this request, during his program he could specify it directly, as in the following example.


Note that the assembler put 0003 in the logical unit position (P000A) of the code for the FWRITE. Note also that only 5 of the 6 words in the buffer were written out.

See also the logical unit specification in the macro calls in the completion address example in section 8.3.2.6. The A specified that the logical unit field (4) was absolute.

On the other hand, if the programmer wanted to use one of the standard devices, such as the comment device, he would specify an indirect address in the following form:


The programmer may want to change the logical unit, depending on the conditions in his program; therefore, he may have a location within his program in which to store the logical unit number. The following example would be a way to code a program to write one message (from M21) on a LOG unit and the COMMENTS unit, then write another message (from M22) on the COMMENTS unit only. The entry point is GO TO, and LOG is EQU'd to the LOG unit while COMMENTS is EQU'd to $\$ F C$. Note that the word in the program which contains the logical unit number must be addressed relatively because its absolute address may not fit in the 10bit $\ell$ field. Note also that the completion and buffer addresses may be addressed absolutely in this same macro call because the x bit is not set for a relative logical unit word.


What other information does the programmer need to supply the operating system to perform an I/O operation? The operating system needs to know how many words are to be transferred, where in core the information is stored for a write operation or, for a read, where it is to be stored. This is done by specifying the remaining parameters.

### 8.3.2.12 Number of Words

The $n$ parameter is the number of words requested to be transferred. A read will transfer one record, so if less than the requested number of words is in the record (i.e., on paper tape, see 8.3.2.2.1.2) a short read will occur. This is perfectly legal since it allows the programmer to specify a maximum but get the actual number.

The location of the number of words can be specified in several ways:

| x | n | Meaning of n |
| :---: | :---: | :---: |
|  | n | n is the length of the block to be transferred; x has no meaning. |
|  |  | e.g., FWRITE -, -, -, 6, -, -, -, -, - |
|  |  | In this case 6 words would be transferred. |
| $=0$ | ( n ) | n is indirect. |
| =blank |  | It is a core location containing the block size. |
|  |  | e. g., WRITE -, -, -, (n), -, -, -, -, 0 <br> n contains the block size. |
| $\neq 0$ | ( n ) | n is relative. |
| $\neq$ blank |  | It is the relative distance to a core location containing the block size. |
|  |  | e. g., READ -, -, -, ( $\mathrm{N}-*+4$ ), -, -, -, -, X |
|  |  | N in this case contains the number of words to be transferred. |

See the other read/write examples for illustrations of the n parameter.

### 8.3.2.13 Starting Address of Buffer

The location in core in which the data to be transferred is stored is indicated by the s parameter. The s refers to the first word of the data block. The buffer address can be specified in several ways, again in conjunction with the x bit.

| $\quad \mathrm{x}$ |  |
| :--- | :--- |
| $=0$ | $\frac{S}{s}$ |
| $=$ blank |  |

$=0$
=blank
$\neq 0$
$\neq b l a n k$
$\neq 0$
\#blank

Meaning
s is the starting address of the data block in core.
e.g., FWRITE -,-, BUF,-,--,-,-,-, 0 where BUF is the starting address.
s is indirect.
It is the core location that contains the absolute address of the data block.
e. g., READ -,-, (BUFADR),-,-,-,--,-, 0

BUFADR contains the absolute address of the starting address.
$s$ is relative.
$s$ is a positive increment added to the address of the first word of the parameter list to form the starting address.
e.g., FREAD -,-, BUF-*+5,-,-,-,--,-, X

BUF would be the first word of the data block.
s is double relative.
$s$ is a positive increment added to the address of the parameter list to form the address of a word that contains another relative indicator. This indicator is added to the first word of the parameter list to form the address of the data block.
e. g. , WRITE -,-, (BUFREL-*+5), -,-,--,-,-, X BUFREL contains a number to be added to the first word of the parameter list to locate the buffer.

The above specifications mean one can specify the address directly, relatively or indirectly. If the buffer were within one's program and if the request were always going to deal with this one buffer, one could reference in one of the following ways.
8.3.2.13

0001
0002
P0000 5448
P0001 4953
P0002 2049
P0003 5320
P0004 414E
P0005 2045
P0006 5841
P0007 4D50
P0008 4C45
P0009 2046
P000A 4F52
P000B 2053
P000C 2050
P000D 4152
P000E 414D
P000F 4554
P0010 4552
0003
0004
0004
0004
0004
P0011 54F4
P0012 0C01
P0013 001A P
P0014 0000
0004 P0015 18FC
0004 P0016 0011
P0017 0000 P $\downarrow$ - Starting Address
0005
0005 P0018 54F4
0005
0006
$\xi$
0007
0007 P001B 54F4
0007 P001C 0D01
0007 P001D 0009
P001E 0000
0007 P001F 18FC
0007 P0020 0011
P0021 7 FE 3
0008
0008 P0022 54F4
0008 P0023 0A00
0009 P0024 181C ER1 JMP* ERROR
NAME - R/W EXAMPLE

ENT X1
X1

EXIT

SQM ER1

Starting Address, Relative EXIT

STATEM ALF *, THIS IS AN EXAMPLE FOR S PARAMETER*

FWRITE $\$$ FC, XC-*+1,STATEM-*+5, 17, A, $0,1, \mathrm{I}, \mathrm{X}$

The second example shows that even though the relative address must be in the positive direction the data block can come before the request in the program. This makes use of the wrap-around feature of the machine's 15-bit address arithmetic.

$$
1 \mathrm{C}+7 \mathrm{FE} 3=7 \mathrm{FFF}, \text { which is a zero in } 15 \text { bits, indicating } \mathrm{P} 0000 .
$$

If, on the other hand, the request may be used to read or write a number of data tables, an indirect method might be used.

| 0010 | P0025 | C000 | XC | LDA =XSTATEM |
| :---: | :---: | :---: | :---: | :---: |
|  | P0026 | 0000 P |  |  |
| 0011 | P0027 | 6818 |  | - STA* PT |
| 0012 |  |  |  | FWRITE \$FC, XD, (PT), 17, A, 0, 1, I, 0 |
| 0012 | P0028 | 54F4 |  | - |
| 0012 | P0029 | 0C01 |  | 人 |
| 0012 | P002A | 0031 P |  |  |
|  | P002B | 0000 |  |  |
| 0012 | P002C | 18FC |  |  |
| 0012 | P002D | 0011 |  |  |
|  | P002E | 803F |  | Starting Address, Indirect |
| 0013 |  |  |  | EXIT |
| 0013 | P002F | 54F4 |  |  |
| 0013 | P0030 | 0A00 |  |  |
| 0014 | P0031 | 017C | XD | SQM ER2 |
| 0015 | P0032 | C000 |  | LDA =XSTATEM-EX-1 |
|  | P0033 | 7FC9 |  |  |
| 0016 | P0034 | 680B |  | STA* PT |
| 0017 |  |  | EX | FWRITE \$FC, EC-*+1, (PT-*+5), 17, A, 0, 1, I, X |
| 0017 | P0035 | 54F4 |  |  |
| 0017 | P0036 | 0D01 |  |  |
| 0017 | P0037 | 0006 |  |  |
|  | P0038 | 0000 |  |  |
| 0017 | P0039 | 18FC |  |  |
| 0017 | P003A | 0011 |  |  |
|  | P003B | 8009 |  |  |
| 0018 |  |  | EC | EXIT |
| 0018 | P003C | 54F4 |  |  |
| 0018 | P003D | 0A00 |  |  |
| 0019 | P003E | 1802 | ER2 | JMP* ERROR |
| 0020 | P003F | 0001 | PT | BSS PT |

### 8.3.2.14 Setting Up RW requests in Background

Jobs are supposed to run at priority 0 and their completion routines are supposed to run at priority 1. There are three ways the input/output requests can be set up (for jobs) to maintain control in the program.

1. Looping on the thread word
2. Looping on a flag set by the completion routine
3. Scheduling out of the completion routine

The example to use would be an input of a card buffer which would then be written on the teletype.
8.3.2.14.1 Looping on the Thread Word

|  | RTJ- | (\$F4) |  |
| :--- | :--- | :--- | :--- |
|  | NUM | $\$ 0801$ | FREAD |
|  | NUM | 0 | NO COMPL |
| THR | NUM | 0 |  |
|  | NUM | $\$ 1002$ | ASCII, PTR |
|  | NUM | 35 | 35 WORDS |
|  | ADC | BUF |  |
|  |  |  |  |
|  | LDA $*$ | THR |  |
|  | SAZ | WRITE-*-1 |  |
|  | JMP* | WAIT |  |
|  | - | - |  |

The thread word will be non-zero until the input is finished; then the buffer can be written out. This technique hangs the computer in a loop and locks out any lower priority operations. Of course, a job is running at 0 so this will not matter. However, this method should not ever be used in foreground programs.
8.3.2.14.2 Looping on a Flag

|  | RTJ- | (\$F4) |  |
| :--- | :--- | :--- | :--- |
|  | NUM | $\$ 0801$ | FREAD |
|  | ADC | COMPL | COMPL |
|  | NUM | 0 |  |
|  | NUM | $\$ 1002$ | ASCII, PTR |
|  | NUM | 35 | 35 WORDS |
|  | ADC | BUF |  |
| WRITE | LDA* | FLAG |  |
|  | SAN | WRITE |  |
|  | JMP* | WAIT |  |
|  | ENA | 0 |  |
|  | STA* | FLAG |  |
|  | $\xi$ |  |  |
|  |  | $8-28$ |  |



This method does the same thing as looping on the thread word, except it provides for a completion routine where errors can be checked. It should not be used in the foreground either because it locks out priorities lower than the completion priority.

### 8.3.2.14.3 Scheduling Out of the Completion Routine

This method may be used only under MSOS.

|  | RTJ- | (\$F4) |  |
| :---: | :---: | :---: | :---: |
|  | NUM | \$0801 | FREAD |
|  | ADC | COMPL | COMPL |
|  | NUM | 0 |  |
|  | NUM | \$1002 | ASCII, PTR |
|  | NUM | 35 | 35 WORDS |
|  | ADC | BUF | BUFFER ADDR |
|  | EXIT |  |  |
| COMPL | SQP | OK-*-1 | CHECK ERRORS? |
|  | RTJ* | ERR |  |
| OK | SCHDLE | WRITE, 0,0 | SCHEDULE WRITE |
|  | EXIT |  |  |
| WRITE | ふૂ |  |  |

This method provides for an exit immediately after the request is initiated at priority 0 , to wait for completion. When the completion routine is entered at priority 1, a check is made for errors and then a schedule request is made for the address WRITE to be entered at priority 0 , after the completion routine does its exit. (The schedule request is covered in the next section.)

Scheduling out of the completion routine is a good method to learn to use because it can be used by either background or foreground programs, it maintains a priority scheme if it is desired that the I/O completion routines run at a different priority from the main body of the program (either higher or lower), and it does not lock out lower priority operations.

Any coding which can be done in the program before the data is needed can be inserted after the ADC BUF and before the EXIT. That coding will run at priority 0 , the priority of the main body of the program.

A method similar to this is often used; it works in the background but does not maintain any priority scheme:

|  | RTJ- | $\left(\${ }^{2} 4\right)$ |
| :--- | :--- | :--- |
|  | NUM | $\$ 0801$ |
| ADC | COMPRD |  |
|  | NUM | 0 |
|  | NUM | $\$ 1002$ |
|  | NUM | 35 |
|  | ADC | BUF |
|  | EXIT |  |
| COMPRD | SQP | WRITE-*+1 |
|  | RTJ |  |
| WRITE | ERR |  |
|  | RTJ- | $(\$ F 4)$ |
|  | NUM | $\$ 0 \mathrm{C01}$ |
|  | ADC | COMPWR |
|  | NUM | 0 |
|  | NUM | $\$ 1004$ |
|  | NUM | 35 |
|  | ADC | BUF |
|  | EXIT |  |
| COMPWR |  |  |

In the above example, the read is initiated at priority 0 . When the first completion routine is entered, COMPRD, the priority would change to 1 and would never drop back to 0 during the remainder of the program. Therefore, the write will be initiated at 1, not 0 . However, if it were desired to have completion routines run higher, the cp in the write request would have to be 2 (illegal in jobs) and each subsequent request would have to have a higher completion priority. This would be rather sloppy in the foreground.

This method could not be used under the utility system because interrupts would be locked out at the beginning of the first completion routine. The schedule method could not be used under utility either, because the schedule request is not available under utility.

### 8.3.2.15 Examples of Programs Using I/O Requests

The following two programs read one card into a buffer (BUF) from the card reader, logical unit 12. They then print the card on the teletypewriter. The first program uses system macro requests; the second program codes the system calls.


### 8.3.2.15

Reads and writes initiate I/O. Control returns to next instruction in program before I/O is done. Job I/O is done at priority 0 . Program should not loop waiting for I/O to be done.

Completion address is entered when I/O is done, at priority 1. It should be short and exit to dispatcher. Check Q for I/O errors.

This JOB does not check $Q$ after Request, to see if Request accepted (Q15 = 0). Jobs do not have to but system programs must.
 J

For program checkout, hang instruction could also be used to see if completion routine entered.

| 0019 |  |  | $*$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0020 | P0042 | 0172 | COMPPR | SQM | HANG |
| 0021 |  |  |  | EXIT |  |
| 0021 | P0043 | 54 F 4 |  |  |  |
| 0021 | P0044 | 0 A00 |  |  |  |
| 0022 | P0045 | 18 FF | HANG | NUM | $\$ 18 \mathrm{FF}$ |
| 0023 |  |  |  | END | START |

## EXAMPLE READ/WRITE PROGRAM

| JOB |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 |  |  | NAM | CARD TO PRINT |  |
| 0002 |  |  | ENT | START, PRINT |  |
| 0003 |  |  | EXT | IOERR |  |
| 0004 | 00EA |  | EQU | ADISP(\$EA) |  |
| 0005 | P0000 0000 | START | 0 | 0 |  |
| 0006 | P0001 54F4 |  | RTJ- | (\$F4) | Initiate FREAD |
| 0007 | P0002 0201 |  | NUM | \$0201 | $\mathrm{READ}, \mathrm{CP}=1 \mathrm{RP}=0$ |
| 0008 | P0003 0009 | P | ADC | COMPRD | Completion Address |
| 0009 | P0004 0000 |  | NUM | 0, \$100C | THREAD, LUN CR=12, ASCII |
|  | P0005 100C |  |  |  |  |
| 0010 | P0006 0028 |  | NUM | 40 | ONE CARD TO READ |
| 0011 | P0007 | P | ADC | BUF | FWA BUFFER AREA |
|  | Control returns beneath parameter string after Read is initiated. If program has nothing to do, it should exit until completion routine is entered. Unprotected program can exit to dispatcher. |  |  |  |  |
| 0012 | P0008 14EA |  | JMP- | (ADISP) |  |
|  | When Read is finished control will go to completion address COMPRD. Completion routine should check bit 15 of Q for I/O errors and exit to dispatcher. |  |  |  |  |
| 0013 | P0009 0162 | COMPRD | SQP | SCHPRT |  |
| 0014 | $\begin{array}{ll} \text { P000A } 5400 \mathrm{X} \\ \text { P000B } & 7 \mathrm{FFF} \mathrm{X} \end{array}$ |  | RTJ | IOERR |  |
|  |  |  |  |  |  |
| 0015 | P000C 54F4 | $\mathrm{P}^{\text {SCHPRT }}$ | RTJ- | (\$F4) | Schedule PRINT at priority 0 before exit, to drop priority back to 0 . |
| 0016 | P000D 1200 |  | NUM | \$1200 |  |
| 0017 | P000E 0011 |  | ADC | PRINT |  |
| 0018 | P000F 54F4 |  | RTJ- | (\$F4) |  |
| 0019 | P0010 0A00 |  | NUM | \$A00 | T REQUEST |

Dispatcher will pass control to Print after read completion routine exit.

| 0020 | P0011 | 54F4 | PRINT | RTJ- | (\$F4) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0021 | P0012 | 0401 |  | NUM | \$0401 | PRINT, $\mathrm{CP}=1 \mathrm{RP}=0$ |
| 0022 | P0013 | 001A | $P$ | ADC | COMPPR | COMPLETION ADDRESS |
| 0023 | P0014 | 0000 |  | NUM | 0, \$1009, 35 |  |
|  | P0015 | 1009 |  |  |  | 35 words on TTY |
|  | P0016 | 0023 |  |  |  |  |
| 0024 | P0017 | 001F | P | ADC | BUF | FWA BUFFER |

Control returns here after print is initiated. Exit Request is same as jump to dispatcher.

| 0025 | P0018 | 54 F 4 | RTJ- | (\$F4) |
| :--- | :--- | :--- | :--- | :--- |
| 0026 | P0019 | 0 A 00 | NUM | $\$ A 00$ |

After print is done, control goes to COMPPR at priority 1. Here exit from program.

| 0027 | P001A 0162 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0028 | P001B 5400 X |  | COMPPR | SQP | FINI |
|  | P001C 000B X |  |  | RTJ | IOERR |
| 0029 | P001D 54F4 | FINI | RTJ- | $(\$ F 4)$ |  |
| 0030 | P001E 0A00 |  | NUM | \$0A00 |  |
| 0031 | P001F 0028 | BUF | BSS | BUF(40) |  |
| 0032 |  |  |  | END | START |

EXIT WHEN THRU

### 8.3.2.15

TTY Printout. Read/Write Program
Not using system macros.
Coding requests as in example will produce much faster assembly time than when using macros.

```
*P
```

J
*ASSEM
J
*P
J
*L, 8
J
*X, N The E message noted unpatched externals (IOERR). The * CRtyped by operator said to ignore them.
TH®S PROGRAM WORKS ON THE 1700 COMPUTER SYSTEM UNDER MSOS 2.0
J

Unformatted Write did not do line feed as there are no line feed/CR in unformatted Write. Formatted Write should be used on print devices such as TTY and LP.

Unformatted Write on printer does not work correctly. The printer buffer is filled but the line is not printed until the next output line is sent to the printer.

Read formatted ASCII data records from paper tape into BUF area and type it out. Assume the BUF area is larger than the formatted record. Continue until the reader runs out of tape, giving an error.

|  | NAM |  |  |
| :---: | :---: | :---: | :---: |
|  | ENT | BEGIN |  |
|  | BSS | BUF(30), ST |  |
| FLAG | ADC | 0 | Flag for switching |
| BEGIN | 0 | 0 |  |
| START | CLR | A |  |
|  | STA* | FLAG | Clear flag |
| READIT | RTJ- | (\$F4) | Format read LU2 is paper tape reader where to go when finished |
|  | NUM | \$800 |  |
|  | ADC | READY |  |
|  | NUM | 0, \$1002, 30 |  |
|  | ADC | BUF |  |
|  | LDA* | FLAG | Hang until flag set by completion routine |
|  | SAN | 1 |  |
|  | JMP* | *-2 |  |
|  | LDQ | STAT |  |
|  | SQP | MORE-*-1 |  |
|  | RTJ- | (\$F4) | Exit request on input errorend job |
|  | NUM | \$A00 |  |
| MORE | CLR | A | Clear flag |
|  | STA* | FLAG | Hang until flag set by completion routine. Type out format |
|  | RTJ- | (\$F4) |  |
|  | NUM | \$C00 |  |
|  | ADC | READY |  |
|  | NUM | 0, \$1004, 30 |  |
|  | ADC | BUF |  |
|  | LDA* | FLAG |  |
|  | SAN | 1 |  |
|  | JMP* | *-2 |  |
|  | JMP* | START |  |
| READY | RAO* | FLAG | Completion routine sets flag Exit back to program |
|  | STQ | STAT |  |
|  | RTJ- | (\$F4) |  |
|  | NUM | \$A00 |  |

### 8.3.3

### 8.3.3 Schedule Request - Request Code 9

The schedule request is available only under MSOS.
Programs occur in the 1700 run at 16 different priorities, 15 (high) to 0 (low). A program can schedule a section of coding to be executed at a certain priority level. The address of the scheduled coding can be either in the scheduling program, external to it, or in the system.

If the desired priority of the scheduled program is higher than the running priority of the scheduling program, a pseudo interrupt occurs and the scheduled program is executed immediately. In this way a schedule request can be considered a jump that also changes the running priority. Control will return to the "interrupted" program when the scheduled program exits.

If the desired priority of the scheduled program is not higher, it is threaded onto a queue of programs waiting to be executed, in order of priority. In this way one program may schedule another to be executed at a different priority after the scheduling program exits.

Background programs can be scheduled to run at levels 0 and 1 only.
A parameter may be passed in the requestor's Q register to the program being scheduled.

### 8.3.3.1 Format of Schedule Request


rc request code, 6 bits: 9
x relative/indirect indicator, 1 bit: 0 or 1
rp this field is ignored by the scheduler
p priority, 4 bits: 0-15
c address of program scheduled
The macro call is:
REQ SCHDLE c, $\mathrm{p}, \mathrm{x}$
REQ will be on the 54 F 4 , which will be generated by the macro. REQ+1 is the first word of the parameter string.

An example of a coded call would be:

| RTJ- | $(\$ F 4)$ |
| :--- | :--- |
| NUM | $\$ 1201$ |
| ADC | PGM |

(schedules PGM at priority 1)
8.3.3.2 Request Code

This field is always 9 for schedule requests.
8.3.3.3 X Bit

The x bit is used in conjunction with the c parameter. It will be discussed as it relates to this parameter.
8.3.3.4 Priority

The $p$ field is the priority at which the programmer desires to run the scheduled program. The priority may be greater than, equal to or less than the program that schedules it. However, in the background it is always 0 or 1.

### 8.3.3.5 Address

The $c$ field contains the address of the program being scheduled. The x parameter determines the forms the c may take as it did for the c parameter of the read/write requests.

| x | c | The meaning of c |
| :---: | :---: | :---: |
| 0 or blank | c | c is the address. |
|  |  | i. e., SCHDLE PGM,-, - <br> PGM is assembled as an absolute address (program relocatable). |
| $\neq 0$ | c | c is relative. |
| \#blank |  | c is a positive increment added to the address of the first word of the parameter list to locate the address. |
|  |  | i. e., SCHDLE PGM-*+1, -, X |
|  |  | In this example PGM is the address. |
| - | (c) | c is an index to the system directory. The () set bit 15. x has no meaning. |

Note that there is no indirect form and that the option (c) cannot be used in the background because programs in the system library may not be scheduled from the background; see Chapter 11.
8.3.3.6 Example of Schedule Request

The following example program writes one message from program SCHEDULE and then schedules TWO (the entry point in program NEXT) to run at priority 1 and write another message.


```
        0001
        0003
        0004
    P0000 4558
            MA
        P0001 414D
        P0002 504C
        P0003 4520
        P0004 4E4F
        P0005 2031
        P0006 2E20
            XA FWRITE 4, XB,MA,6,A,0,1, A
        0005
        0005 P0007 54F4
        0 0 0 5 ~ P 0 0 0 8 ~ 0 C 0 1 ~
        0005 P0009 0010 P
            P000A 0000
        0 0 0 5 ~ P 0 0 0 B ~ 1 0 0 4 ~
        0005 P000C 0006
        P000D 0000 P
        0006
        0006
        0006
        0007
        0007
        0007
        0 0 0 7
        0008
        0 0 0 8
        0008
        0009
        I
        0001
        0002
        0003
            P0000 4558 MB
        P0001 414D
        P0002 504C
        P0003 4520
        P0004 4E4F
        P0005 2E20
        P0006 3220
        0004
        0004 P0007 54F4
        0 0 0 4 ~ P 0 0 0 8 ~ 0 C 0 1 ~
        0004 P0009 0010 P
        P000A 0000
        0004 P000B 1004
        0004 P000C 0007
        P000D 0000 P
0005
    EXIT
1 ENTRY POINT TABLE-
    XA 2E2F TWO 2F44
J
*X
EXAMPLE NO 1.
EXAMPLE NO. 2

\section*{8.3 .4}

\subsection*{8.3.4 TIMER Request - Request Code 8}

The timer request is available only under MSOS.
A hardware timing device such as the 1573 timer is required for the timer request to work since there is no real time clock in the CPU.

The timer request is a scheduled request where the program is scheduled after a predetermined time delay. The delay allowed will be from \(1 / 60\) second to 32,767 minutes.

Parameters c, p, and \(x\) are specified as for the SCHDLE request. However, instead of a parameter a time delay is specified in \(Q\) when the request is made. The delay is specified in multiples of the basic unit of the timing device. The timer passes the current contents of the core clock (E8) to the scheduled program in Q .

Timer requests are stacked in the schedule request stack but are not threaded with them. Instead, they are threaded together on the basis of time until activation. When the delay for a timer request has expired, a SCHDLE request is made by the system and the request is rethreaded into the SCHDLE thread.

The timer request is normally made by protected programs but it can be made by jobs at levels 0 or 1.

The timer was different under MSOS 1.0.
8.3.4.1 Format for the|TIMER Request
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{2}{|l|}{(\$F4)} & \multirow[b]{2}{*}{7} & & & & & \\
\hline 15 & 14 & rc & 9 & 8 & & u & \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{3} & p & \multirow[t]{2}{*}{0} \\
\hline 0 & & 8 & & x & & 0-3 & & & 0-15 & \\
\hline \multicolumn{11}{|c|}{c} \\
\hline \multicolumn{11}{|c|}{Q} \\
\hline
\end{tabular}
rc request code, 6 bits: 8
\(x\) relative/indirect indicator, 1 bit: 0 or 1
\(u\) type of units desired, 4 bits: 0 to 3
p priority, 4 bits: \(0-15\)
c address of program to be scheduled
Q number of units desired: 1-32,767 must also be in Q register

The macro form for this request is:
TIMER \(c, p, x, Q, u\)

An example of a coded call would be:
\begin{tabular}{ll} 
LDQ & \(=\) N\$0005 \\
RTJ- & \((\$ F 4)\) \\
NUM & \(\$ 1024\) \\
ADC & PGM \\
NUM & 5
\end{tabular}
(schedule PGM in 5 seconds to run at priority 4)

\subsection*{8.3.4.2 Request Code}

Request code is 8 .
8.3.4.3 X Bit

The x bit is used in conjunction with the c parameter. It will be discussed as it relates to this parameter.
8.3.4.4 Units

The type of units requested is specified based on the basic unit of the timing device.
\begin{tabular}{ll}
\(\underline{u}\) & \\
0 & basic units: \(60 /\) sec on 1573 \\
1 & \(1 / 10\) second \\
2 & seconds \\
3 & minutes
\end{tabular}

The units field is used in conjunction with the Qparameter to calculate the desired time delay and it controls the precision required in the timing.

\subsection*{8.3.4.5 Priority}

This is the priority at which the scheduled program is to run. It follows the same rules as in a schedule request.
8.3.4.6 Address

The c field contains the address of the program being scheduled and it follows the same rules as for a schedule request.

\subsection*{8.3.4.7 Q parameter}

The \(Q\) parameter is the number of the type of units desired; it must be in the \(Q\) register and the Q word of the request.

For example, a timer request for 5 seconds could be either \(u=2\) and \(Q=5\), or \(u=1\) and \(\mathrm{Q}=50\). If \(\mathrm{u}=2\), the request will be on the seconds thread and will be scheduled in at least 5 , but less than 6 , seconds. If \(u=1\), the request will be on the \(1 / 10\) second thread and will be scheduled in at least 5 seconds, but less than \(51 / 10\) seconds. This is how the desired timing precision can be achieved.

\subsection*{8.3.4.8 Example of|TIMER Request}

Assume the basic unit of the system is \(1 / 60\) second. Schedule the program PGM using an absolute call, after 20 minutes has elapsed, to run at priority 6.
\begin{tabular}{ll} 
ENQ & 20 \\
TIMER & PGM, \(6,20,3\)
\end{tabular}

\subsection*{8.3.5 STATUS Request - Request Code 3}

This request is available to unprotected programs only. Foreground programs do not use the status request to obtain status.

The status of a particular read/write request is obtained with the status request. The status of the request is returned in the \(\mathrm{A}, \mathrm{Q}\), and I registers.

The status request can be used to determine whether an I/O operation is complete, to examine the type of hardware to which the logical unit is assigned, to check the dynamic status on the hardware, or to find out how far along the I/O is by checking the current buffer address.

\subsection*{8.3.5.1 Format of the STATUS Request}

RTJ-
(\$F4)

rc request code, 6 bits: 3
x relative/indirect indicator, 1 bit: 0 or 1
\& logical unit, 10 bits; modified by a, same as for read/write requests
a logical unit address indicator, 2 bits; same as for read/write requests Settings are:
\[
\begin{aligned}
& \mathrm{a}=\mathrm{blank} \\
& =00: \quad \ell \text { is the logical unit number } \\
& \mathrm{a}=\mathrm{R} \quad=01: \quad \ell \text { is a signed increment }( \pm 1 \mathrm{FF}) \\
& \mathrm{a}=\mathrm{I}
\end{aligned} \quad=10: \quad \ell \text { is a core address }(0<\ell \leq 3 \mathrm{FF}), ~ l
\]
ap address of parameter list of request

The macro call is:
STATUS
\[
\ell, a p, a, x
\]

An example of a coded call would be:
\begin{tabular}{ll} 
RTJ- & \((\$ F 4)\) \\
NUM & \(\$ 0600\) \\
NUM & 0004 \\
ADC & REQ+1
\end{tabular}
(Obtain status of a request on logical unit 4; request address is REQ +1 )

\subsection*{8.3.5.2 Request Code}

The request code is 3 .
8.3.5.3 X Bit

The x bit is used in conjunction with the ap parameter and will be discussed as it relates to that parameter.
8.3.5.4 A Field

The a bits modify the logical unit field in the same way as in the I/O request.

\subsection*{8.3.5.5 Logical Unit}

The logical unit is the same logical unit upon which the I/O request was made (the one we wish to have the status of). The logical unit may be specified directly, indirectly or relatively, in the same way the logical unit was specified in the I/O request.

\subsection*{8.3.5.6 Address of Parameter List}

The ap field is the address of the parameter list for the request for which status is desired. It can be specified directly, indirectly or relatively, in conjunction with the x bit.
\(\quad \frac{\mathrm{x}}{}\)\begin{tabular}{l} 
ap \\
\(=0\) or blank \\
ap
\end{tabular}
\(\neq 0\)
\(\neq\) blank

> Meaning of ap
> ap is the address of the first word of the parameter list of the I/O request.
> i.e., STATUS -,REQ+1,-,-

> REQ +1 is the parameter address.
> ap is relative.
> ap is a positive increment added to the address of the first word of the status request parameter list to obtain the address of the first word of an input/output request parameter list.

\subsection*{8.3.5.6}
\begin{tabular}{|c|c|c|}
\hline x & ap & Meaning of ap \\
\hline & & i.e., STATUS,- REQ \(+1-*+2,-, \mathrm{X}\) \(\mathrm{REQ}+1\) is the parameter address. \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& =0 \\
& =\text { blank }
\end{aligned}
\]} & (ap) & \begin{tabular}{l}
ap is indirect \\
ap is the address of a location containing the address of the first word of an input/output parameter list.
\end{tabular} \\
\hline & & i.e., STATUS -, (REQADR), -, REQADR contains the address of REQ+1 \\
\hline \multirow[t]{4}{*}{\begin{tabular}{l}
\(\neq 0\) \\
\(\neq\) blank
\end{tabular}} & (ap) & ap is double relative. \\
\hline & & ap is a positive increment added to the address of the first word of the status request parameter \\
\hline & & list to obtain the address of a location containing another positive increment. The second increment is added to the address of the first word of the status request parameter list to obtain the address of the first word of an input/output request parameter list. Because of wraparound in adding, both increments may refer to locations ahead of or behind the status request. \\
\hline & & i.e., STATUS -, (REQREL-*+2), - , X REQREL contains a number to be added to the first word of the status parameter list to form the distance to REQ +1 ( \(s+1+\) contents of REQREL). \\
\hline
\end{tabular}

Although the parameter/address is not needed in the utility system, it is supplied to be compatible with 1700 MSOS. If it is omitted, only device status will be returned.

\subsection*{8.3.5.7 Reply to STATUS Request}

Following execution of the status request, the \(\mathrm{A}, \mathrm{Q}\), and I registers contain the status. The content of these registers is as follows:

A: hardware status of device
Q: word 8 of Physical Device Table for device
I: last core address of data transmission
8.3.5.7.1 Hardware Status

A
\begin{tabular}{|l|l|}
\hline & Hardware Status Reply \\
\hline
\end{tabular}

The hardware reply is dynamic unless the device is connected to a buffered data channel and the channel is busy. If it is not busy, the hardware reply is the status obtained at the completion of the last request for that device. For an explanation of hardware replies refer to the hardware specifications.

This status is the hardware reply bits on the device itself.
8.3.5.7.2 Word 8 of PDT

See appendix D of the MSOS Reference Manual for contents of this word.

Q
\begin{tabular}{|c|c|c|c|c|c|}
1514 & 13 & 11 & 10 & 4 & \multicolumn{2}{c}{1} \\
\hline E & S & T & R & P \\
\hline
\end{tabular}

Word 8
EREQST
Request Status
Bits
\(\mathrm{P}-0=1 \quad\) Device not available to unprotected programs
\(R \quad \begin{cases}1=1 & \text { Device may be read from unprotected programs } \\ 2=1 & \text { Device may be written by unprotected programs } \\ 3=1 & \text { Equipment table includes words 18-33 for message }\end{cases}\) buffering
T — 4-10 Equipment type constant ( T ), see T table
S \(\left\{\begin{array}{l}11 \\ 12 \\ 13\end{array}\right\}\)
Equipment Class, see S table
\(\mathrm{E} \quad\left\{\begin{aligned} & 14=1 \\ & 15=1 \\ &=0 \\ & \text { Device failure } \\ & \text { Operation is in progress }\end{aligned}\right.\)
S TABLE

\section*{EQUIPMENT CLASS CODES}

Word 8, EREQST Bits 11-13
\begin{tabular}{ll}
0 & Class not defined \\
1 & Magnetic tape device \\
2 & Mass storage device \\
3 & Card device \\
4 & Paper tape device \\
5 & Printer device \\
6 & Teletype device \\
7 & Reserved for future use
\end{tabular}

\section*{STANDARD EQUIPMENT TYPE CODES}

Word 8, EREQST Bits 4-10
\begin{tabular}{|c|c|}
\hline 0 & 1711/1713 Teletypewriter \\
\hline 1 & 1721/1722 Paper Tape Reader \\
\hline 2 & 1723/1724 Paper Tape Punch \\
\hline \(\left.\begin{array}{l}3 \\ 4\end{array}\right\}\) & Unassigned \\
\hline 5 & 1738/853 Disk Unit \\
\hline 6 & 1751 Drum Unit \\
\hline 7 & 1729 Card Reader \\
\hline 8 & 1738/854 Disk Unit \\
\hline 9 & 601 Magnetic Tape Unit \\
\hline 10 & Software Buffering Device \\
\hline 11 & 1742 Line Printer \\
\hline 12 & 1728/430 Card Reader/Punch \\
\hline 13 & Software Core Allocator \\
\hline 14 & 210 CRT Display Station \\
\hline 15 & 1558 Latching Relay Output \\
\hline 16 & 1553 External Register Output \\
\hline 17 & 311B/312B Data Set Terminal \\
\hline 18 & 322/323 Teletype Terminal \\
\hline 19 & Unassigned \\
\hline 20 & 166 Line Printer \\
\hline 21 & 1612 Line Printer \\
\hline 22 & 415 Card Punch \\
\hline 23 & 405 Card Reader \\
\hline 24 & 608 Magnetic Tape Unit \\
\hline 25 & 609 Magnetic Tape Unit \\
\hline 26 & 1713 Teletype Keyboard \\
\hline 27 & 1713 TTY Paper Tape Punch \\
\hline 28 & 1713 TTY Paper Tape Reader \\
\hline 29 & Unassigned \\
\hline 30 & 1797 Buffered I/O Interface \\
\hline 31 & Software Dummy Alternate \\
\hline 32 & 1584 Selectric I/O Typer \\
\hline 33 & 1582 Flexowriter I/O Typer \\
\hline 34 & 1716 Coupling Data Channel \\
\hline 35 & 1718 Satellite Coupler \\
\hline 36 & Unassigned \\
\hline 37 & 8000 Series Magnetic Tape Unit \\
\hline \(\left.\begin{array}{l}38 \\ 39\end{array}\right\}\) & Unassigned \\
\hline 40 & 1530 A/D Converter 30/40 PPS \\
\hline 41 & 1534 A/D Converter 200 PPS \\
\hline 42 & 1538 A/D Converter High Speed \\
\hline \(\left.\begin{array}{l}43 \\ 44\end{array}\right\}\) & Unassigned \\
\hline 45-99 & Reserved for future standard equipment \\
\hline 100-127 & Open for user assignment \\
\hline
\end{tabular}

The word 8 status can be used to determine several things about the device. The E field can be used to see if any request is active on the device and whether a hardware error is present; this requires operator intervention. T can be used to find out what kind of equipment the device is. For example, a program could see if the standard output device is a teletypewriter or a line printer and then output either 70 -character lines or 136 -character lines. The \(P\) and \(R\) fields can be used to determine the availability to jobs.

\subsection*{8.3.5.7.3 Current Buffer Address}

I address
The address of the last word that was stored in the buffer or written from the buffer is in the I register. In this way a job can determine how much of its buffer has been filled during operation.

\subsection*{8.3.5.8 Example of Status Request}
\begin{tabular}{llllll}
0015 & & AA & FWRITE & \$FC, XA, (ADDR), (LENGTH), A, 0, 1, I \\
0015 & P008F 54 F 4 & & & \\
0015 & P0090 0C01 & & & \\
0015 & P0091 00A1 P & & & \\
& P0092 0000 & & & \\
0015 & P0093 18FC & & & \\
0015 & P0094 8053 P & & EXIT & OK-*-1 \\
& P0095 8052 P & & SQP & STATUS & \$FC, AA+1, I \\
& & & OUT & & \\
0022 & & & & &
\end{tabular}
\[
\text { OK } \quad\}_{\text {EXIT }}^{3}
\]

The above example takes status on the request from the completion routine if an error indication is present.

More examples of status requests are in the CKASSM routine, section 8.3.10.

\subsection*{8.3.6 GTFILE Request - Request Code 13}

This request is available only to background programs and only under MSOS.
A permanent file that has been placed in the program library* can be accessed during execution by the GTFILE request. A file is brought into core as it appears on the mass storage device; GTFILE does not load a program. If a program is

\footnotetext{
*A file is placed in the program library by a LIBEDT operation.
}
8.3.6
placed in the program library as a file, it must be in its absolute binary form. Data files cannot be changed and written back on the library during execution. GTFILE only reads the file into core.

\subsection*{8.3.6.1 Format of GTFILE Request}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{RTJ-} & \multicolumn{4}{|c|}{(\$F4)} \\
\hline \(\begin{array}{r}15 \\ 0 \\ \hline\end{array}\) & 14
0 & 0 & rc
1 & 1 & \(\begin{array}{r} \\ 0 \\ 0 \\ \hline\end{array}\) & \begin{tabular}{l}
8 \\
\(\times\) \\
\hline
\end{tabular} & 7 & 4 & 3 & \[
\begin{array}{ll}
\hline & 0 \\
\text { cp } & \\
\hline
\end{array}
\] \\
\hline \multicolumn{11}{|c|}{completion address} \\
\hline \multicolumn{11}{|c|}{thread} \\
\hline & v & & 0
m & 2
a & & & & & & \\
\hline \multicolumn{11}{|c|}{w1} \\
\hline \multicolumn{11}{|c|}{8
starting core address} \\
\hline \multicolumn{11}{|c|}{w2} \\
\hline \multicolumn{11}{|c|}{filename address} \\
\hline
\end{tabular}
rc request code, 6 bits: 13
\(x\) relative indicator
rp request priority (for MSOS), 4 bits: 0
cp completion priority, 4 bits: 1
c completion address
thread for system: 0
v error bits, 3 bits
m mode, 1 bit: 0 *
a logical unit modifier, 2 bits: 2 *
\& logical unit address of MS device, 9 bits: \$C2 *
w1 first word desired in file
s starting core address for buffer
w2 last word desired in file
f filename address
The macro call is:
GTFILE \(\mathrm{c}, \mathrm{f}, \mathrm{s}, \mathrm{w} 1, \mathrm{w} 2, \mathrm{x}, \mathrm{rp}, \mathrm{cp}\)

\footnotetext{
*Set by assembler if macro call used.
}

An example of a coded call would be:
\begin{tabular}{llll} 
FILNAM & ALF & \(*\), FILE \(*\) & FILE NAME \\
& \(\sum^{\text {RTJ- }}\) & \((\$ F 4)\) & \\
& NUM & \(\$ 1 \mathrm{~A} 01\) & \\
& ADC & GOT & COMPL \\
& NUM & 0 & \\
& NUM & \(\$ 08 \mathrm{C} 2\) & BINARY, LIBUNIT \\
& NUM & 0 & WHOLE FILE WANTED \\
& ADC & BUF & BUFFER \\
& NUM & 0 & \\
& ADC & (FILNAM) & ADDR OF FILE NAME
\end{tabular}
(The file FILE is requested to be stored in BUF. GOT is the completion address.)

\subsection*{8.3.6.2 Request Code}

Request code is 13.

\subsection*{8.3.6.3 X Bit}

The x bit is used in conjunction with the f parameter. It will be discussed as it relates to that parameter.

\subsection*{8.3.6.4 Request Priority}

The request priority is always 0 in the background for jobs. It will be used as the request priority for the mass storage driver when it reads in the file.
8.3.6.5 Completion Priority

The completion priority is always 1 in the background.

\subsection*{8.3.6.6 Completion Address}
c is for the completion address and takes the same form as for the read/write request.

\subsection*{8.3.6.7 Mode}

The mode field must be set to 0 (binary).
8.3.6.8 A Field

The a bit, logical unit modifier, must be set to 2 (indirect).

\subsection*{8.3.6.9 Logical Unit}

The address of the library logical unit, \(\$ \mathrm{C} 2\), must be set in this field.

\subsection*{8.3.6.10}

\subsection*{8.3.6.10 Word Addresses: w1, w2}
w 1 and w 2 are the beginning and ending word addresses (mass storage) within the file if word addressing is used and the disk word driver is present in the system.
If only a portion of a file is wanted, the \(\mathrm{w} 1, \mathrm{w} 2\) specifies the words wanted. They are specified directly. If the complete file is wanted, w 1 and w 2 should be left blank.
\[
\begin{aligned}
& \text { GTFILE -,-,-, 10,45, -, - } \\
& \text { GTFILE -, -, -, ,, -, - }
\end{aligned}
\]

In the first example words 10 to 45 would be brought in. In the second, the complete file would be brought in.

\subsection*{8.3.6.11 Starting Core Address}
s is the starting address of the block into which the file or a portion of the file is to be transferred. \(x\) determines the type of addressing mode \(s\) takes.
\begin{tabular}{|c|c|c|}
\hline x & S & Meaning of s \\
\hline - & S & \begin{tabular}{l}
s is the starting address; x has no meaning. \\
e.g., GTFILE -,--, BUF, -, -, -, -, -
\end{tabular} \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& =0 \\
& =\text { blank }
\end{aligned}
\]} & (s) & \begin{tabular}{l}
s is indirect. \\
\(s\) is the core location which contains the starting address of the block.
\end{tabular} \\
\hline & & \begin{tabular}{l}
e. g., GTFILE -, -, (BUFADR), -, -, -, -, - \\
In this case BUFADR contains the address of the block.
\end{tabular} \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \neq 0 \\
& \neq \text { blank }
\end{aligned}
\]} & (s) & \(s\) is relative. \\
\hline & & \(s\) is a positive increment added to the first word of the parameter list toform the starting address of the block. \\
\hline & & e.g., GTFILE -,-, (BUF-*+5), -, -, X, -, BUF is the buffer. \\
\hline
\end{tabular}

\subsection*{8.3.6.12 File Name Address}

The \(f\) parameter indicates the address of the first word of a three-word block that contains the ASCII name of the file. It takes two forms, \(f\) and ( \(f\) ).
f is a positive increment to be added to the first word of the parameter list when it stands alone.

For example:
GTFILE -, NAME-*+7,-,-, -,-, -, -

In this case NAME would contain the first two characters of the ASCII name and the relative distance to NAME would be assembled into the macro.
(f) indicates \(f\) is the address of the three word block containing the ASCII name.

For example:
GTFILE -, (NAME), -,-, -, -,-,--
In this case the address of NAME is assembled into the macro.
The system searches the program library for the file with the specified name.
It is supposed to be necessary to specify two additional words at the end of the request in which the system will return the actual sector address of the file. This does not work, however, so we omit it.

\subsection*{8.3.6.13 Example of a GTFILE Request}

The following example uses a GTFILE request to obtain a file named SYSINI from the program library and store it into a buffer, beginning at \(\$ 6000\) (absolute address).

It happens that in this example the GTFILE request is to obtain a file that is an absolute program and is to transfer control to it; but the GTFILE could simply have been used to input data to a buffer.

The example shows how the GTFILE works and how it is assembled.

EXAMPLE USING GTFILE REQUEST FOR SYSTEM INITIALIZER


This program may be reassembled for any system. Change the EQU for the desired high core address where the system initializer is to be placed. The system initializer should be stored in the program library under the file name SYSINI. It can then be called into core by typing on the TTY
*SI
SYSINI was made a file so it could be stored in high core.

\subsection*{8.3.7}

\subsection*{8.3.7 LOADER Request - Request Code 7}

This request may be made only by background programs.
The loader request enables the program to load programs during execution. A program is loaded beginning at the first word of unassigned, unprotected core. When loading, the loader resides in the upper part of unprotected core, wiping out COMMON if it was being used.

The parameters for the loader request are in the \(A\) and \(Q\) registers. These parameters prescribe what type of load is to take place and from which logical unit.

t type of loading operation; discussion follows
lu logical unit number of the input unit if a relocatable binary program is being loaded
tna entry point, core address of the first of three sequential locations containing the entry point name
\begin{tabular}{llll}
t & \multicolumn{1}{c}{ Function } & \multicolumn{1}{c}{\begin{tabular}{c} 
lu \\
0
\end{tabular}} & \begin{tabular}{l} 
Load relocatable binary programs \\
from any unit
\end{tabular} \\
1 & \begin{tabular}{l} 
Load from program library \\
on library unit
\end{tabular} & library unit & ignored \\
2 & \begin{tabular}{l} 
Load program from library \\
unit and execute immediately
\end{tabular} & library unit & \begin{tabular}{l} 
location of \\
program name
\end{tabular} \\
3 & Produce memory map & ignored & ignored \\
4 & Look up entry point name & ignored & \begin{tabular}{l} 
location of \\
entry point
\end{tabular} \\
name
\end{tabular}

When the load is completed without an error, the A register contains the last transfer address given, as in normal loading. If an error terminated loading, A contains zero and the \(Q\) register contains the storage address of the input block processed by the loader at the time the error occurred.

\subsection*{8.3.7.1 Format of the LOADER Request}

RTJ-
\begin{tabular}{|r|rrrrrr|ll|}
\hline 15 & 14 & & & & & 9 & 8 & 0 \\
0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\
\hline
\end{tabular}

The macro call would be:
LOADER
An example of a coded request would be:
\begin{tabular}{ll} 
RTJ- & (\$F4) \\
NUM & \(\$ 0 \mathrm{E} 00\)
\end{tabular}

See the core request for a program example using the loader request.

\subsection*{8.3.8 CORE Request - Request Code 11}

The core request can be made only by background programs.
The core request can expand or contract available unprotected core. For example, if during execution the high locations of one's program are no longer needed, one could release these locations by a core request so that another program could be loaded into this area.

The core request has two forms, depending on the contents of the A and Q registers. If \(A\) and \(Q\) are zero, the core request asks for the current boundaries of unassigned unprotected core. When the request has been processed, the Q register contains the lower boundary-1 and the Aregister contains the upper boundary+1. (The contents of \(A\) and Q are actually obtained from core locations \$ED and \$EC.) With this information the program can set new boundaries to available unprotected core.

When \(A\) and \(Q\) are non-zero and a core request is made, the new boundaries are set according to the contents of A and Q. A contains the new upper boundary and \(Q\) the lower. Both boundaries must be within unprotected core and A must be larger than Q .

The core request is supposed to return the actual lower and upper bounds of unprotected core, but since it currently returns the lower-1 and upper +1 (from \$ED and \(\$ E C\) ) we program it to allow for that.

\subsection*{8.3.8.1}

\subsection*{8.3.8.1 Format of Core Request}

RTJ-
(\$F4)
\begin{tabular}{|r|rrrrr|rrrrrrrrr|}
\hline 15 & 14 & & rc & & & 9 & 8 & & & & & & & 0 \\
0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

The macro call would be:
CORE
The coded call would be:
\begin{tabular}{ll} 
RTJ- & \((\$ F 4)\) \\
NUM & \(\$ 1600\)
\end{tabular}

\subsection*{8.3.8.2 Example of Core Request}

The following example program, LOADERC, makes a core request to obtain bounds. It then drops the lower bound by \(2216^{\circ}\). Then it makes a loader request to load a relocatable binary program tape from logical unit 2. The program on the tape will begin to overlay the BSS block in LOADERC at address P0011. LOADERC receives the entry point address in A from the loader (from the end tna card of the loaded program) and stores it in the second word of the jump instruction, where it can jump to the loaded program.


The system recovery package was used to dump some of the program area beginning at P000D in LOADERC. It shows that the new buffer of the loaded program exactly overlayed the BSS in LOADERC; then the write request, beginning at P0009 in the new program, wrote out the confirming message.

Use of the system to execute this job is covered in Chapter 9, but the example is included here so that it can be studied for later reference (since it applies to the core and loader requests).

Buffer PT began here at 2F3F but is now overlayed by message buffer. CORE wiped out PT buffer and set new lower limit at 2F3F.


New program \(F\) was loaded at 2F3F.



\section*{MPLE}

Write request at


1804 AF47

TTY PRINTOUT
*P
J
*L, 8
J
*SR
*
*X Unpatched external ENTRY which was not needed so ignored.
E*
L, 02 FAILED 02
ACTION
Load F from paper tape reader. There is no \({ }^{*} \mathrm{~T}\) on
ACTIO the end of the tape, hence the message and CU.
CU
ANOTHER EXAMPLE
ANOTHER EXAMPLE
Output from Program F
RE
*2F3B
ERR
RE
*D2F3B, 2F5B \(\longleftarrow\) RE Dump Request
RE

\subsection*{8.3.9 INDIR Request - No Request Code}

This request can be used by foreground or background programs under MSOS only. It is not a separate request but is an indirect version of any other request.
Any request can be used again without repeating the request by using the INDIR request.

\subsection*{8.3.9.1 Format of the INDIR Request}

RTJ-
(\$F4)
15
1

Only in the INDIR request should bit 15 of the first word of the parameter list be set to 1. This tells the system that the word under the RTJ- (\$F4) is not a parameter but is the address of the parameter list to be requested.

The macro form is:
INDIR (p)
p is the address of the parameter list; it must be in parentheses.
To code the call:
\[
\begin{array}{ll}
\text { RTJ- } & (\$ F 4) \\
\text { ADC } & (\mathrm{REQ}+1)
\end{array}
\]
(if the desired request parameters begin at \(\mathrm{REQ}+1\) )

\subsection*{8.3.9.2 Example of the INDIR Request}

An example of the INDIR request would be one in which the request parameters could be stored in a buffer and an indirect request could cause them to be executed.

The following example stores the buffer address for MESSAGE in the s field of a request at REQBUF (the number of words in \(n\) ) and then executes the requestat REQBUF.

Note that by using the INDIR request, control returns beneath it after the request is initiated. If a jump had been made to REQBUF-1 (if a RTJ- ( \(\$\) F4) were there), control would return under the parameter string at REQBUF. This may not be the desired action.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{7}{*}{BUF} & \[
\stackrel{\zeta}{\text { ALF }}
\] & *, MESSAGE & \multirow[t]{7}{*}{*} \\
\hline & \[
\xi
\] & & \\
\hline & LDA & \(=\mathrm{XBUF}\) & \\
\hline & STA* & S & \\
\hline & ENA & 4 & \\
\hline & STA* & N & \\
\hline & \[
\begin{gathered}
\text { INDIR } \\
\text { § }
\end{gathered}
\] & (REQBUF) & \\
\hline \multirow[t]{4}{*}{REQBUF} & NUM & \$0C01 & \multirow[t]{3}{*}{FWRITE} \\
\hline & ADC & COMPL & \\
\hline & NUM & 0 & \\
\hline & NUM & \$1004 & \multirow[t]{4}{*}{ASCII, TTY} \\
\hline N & NUM & 0 & \\
\hline S & NUM & 0 & \\
\hline & ટે & & \\
\hline
\end{tabular}

More examples of the INDIR request appear in the routine CKASSM in the next section, 8.4.

\subsection*{8.4 PROBLEM}

The following program is a routine which can be used to check out the macro assembler. Study it carefully to see what it does.

After studying the program as it is written, figure out what would happen if the two SQP instructions at P0007 and P000D were SQN instead.

Comprehension of the CKASSM routine should be considered a "final examination" on requests. Any points which are not thoroughly clear to the reader should be restudied carefully in the appropriate sections. A very good knowledge of these requests is required before the student goes on to study Part II of the training manual.

8.4
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 0026 & P0031 & 4041 & MSG 1 & ALF & 25,MACRO & \(\triangle\) SSEMBLE & ON & \multirow[t]{2}{*}{\[
1700
\]} \\
\hline & \multicolumn{7}{|l|}{\[
\text { P0032 } 4352
\]} & \\
\hline & \multicolumn{7}{|l|}{\[
\text { P0033 4F } 20
\]} & \\
\hline & \multicolumn{7}{|l|}{P0034 4153} & \\
\hline & \multicolumn{7}{|l|}{P0035 5345} & \\
\hline & \multicolumn{7}{|l|}{P0036 4042} & \\
\hline & \multicolumn{7}{|l|}{P0037 4C45} & \\
\hline & \multicolumn{7}{|l|}{P0038 5220} & \\
\hline & \multicolumn{7}{|l|}{P0039 4F4E} & \\
\hline & \multicolumn{7}{|l|}{P003A 2031} & \\
\hline & \multicolumn{7}{|l|}{P0038 3730} & \\
\hline & \multicolumn{7}{|l|}{P003C 3020} & \\
\hline & \multicolumn{7}{|l|}{P003D 4F4B} & \\
\hline & \multicolumn{7}{|l|}{P003E 2020} & \\
\hline & \multicolumn{2}{|l|}{P003F 2020} & & & & & & \\
\hline & \multicolumn{2}{|l|}{P0040 2020} & & & & & & \\
\hline & \multicolumn{2}{|l|}{P0041 2020} & & & & & & \\
\hline & \multicolumn{2}{|l|}{P0042 2020} & & & & & & \\
\hline & P0043 & 2020 & & & & & & \\
\hline & P0044 & 2020 & & & & & & \\
\hline & P0045 & 2020 & & & & & & \\
\hline & P0046 & 2.020 & & & & & & \\
\hline & P0047 & 2020 & & & & & & \\
\hline & P0048 & 2020 & & & & & & \\
\hline & P0049 & 2020 & & & & & & \\
\hline 0027 & \multirow[t]{2}{*}{P004A} & 0060 & & BZS & BUF (96) & & & \\
\hline 0028 & & & T2 & STA & S 5,R1+1 & & & \\
\hline 0028 & \multicolumn{2}{|l|}{POOAA 54F4} & & & & & & \\
\hline 0028 & POOAB & 0600 & & & & & & \\
\hline 0028 & POOAC & 0005 & & & & & & \\
\hline 0028 & POOAD & 00 AF & & & & & & \\
\hline 0029 & & & RI & FREA & \$C2, BUF & 25,B., 1 & & \\
\hline 0029 & POOAE & 54F4 & & & & & & \\
\hline 0029 & P00AF & 0800 & & & & & & \\
\hline 0029 & POOBO & 0000 & & & & & & \\
\hline & POOBI & 0000 & & & & & & \\
\hline 0029 & \multicolumn{2}{|l|}{POOB2 08C2} & & & & & & \\
\hline 0029 & \multicolumn{3}{|l|}{P0083 0019} & & & & & \\
\hline & P00B4 & 004A & \(P\) & & & & & \\
\hline \multirow[t]{2}{*}{0030} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { P00B5 } \\
& \text { P00B6 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
0000
\]} & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{NUM 0,1}} & \\
\hline & & 0001 & & & & & & \\
\hline 0031 & & & T1 & \multicolumn{4}{|l|}{STATUS 5,W1+1} & \\
\hline 0031 & \multicolumn{3}{|l|}{P00B7 54F4} & & & & & \\
\hline 0031 & \multicolumn{3}{|l|}{P0088 0600} & & & & & \\
\hline 0031 & P0089 & 0005 & & & & & & \\
\hline 0031 & \multirow[t]{2}{*}{POOBA} & \multirow[t]{2}{*}{00BC} & & & & & & \\
\hline 0032 & & & W 1 & FWR & E \$C2, M & G1, 25, B, , & & \\
\hline 0032 & \multicolumn{3}{|l|}{P00BB 54F4} & & & & & \\
\hline 0032 & \multicolumn{3}{|l|}{POOBC 0 COO} & & & & & \\
\hline 0032 & \multicolumn{3}{|l|}{\[
\text { POORO } 0000
\]} & & & & & \\
\hline & \multicolumn{3}{|l|}{\[
\text { POOBE } 0000
\]} & & & & & \\
\hline 0032 & \multicolumn{3}{|l|}{P00BF 08C2} & & & & & \\
\hline 0032 & \multicolumn{2}{|l|}{POOC0 0019} & & & & & & \\
\hline & \multicolumn{3}{|l|}{P00C1 0031 P} & & & & & \\
\hline 0033 & P00C2 & 0000 & & NUM & \(0 \cdot 1\) & & & \\
\hline & P00C3 & 0001 & & & & & & \\
\hline
\end{tabular}

```

J
*P
J
*ASSEM
OPTIONS LX
J
*P
J
*L,5
J
*X,N
NEXT MESSAGE SHOULD INDICATE VERIFICATION
MACRO ASSEMBLER ON 1700 OK
J

```

CHAPTER IX
MSOS USE
\(C\)

\section*{CHAPTER IX - MSOS Use}

TOPIC PAGE
9.1 Job Processor 9-1
9.1.1

Assembling a Program 9-2
9.1 .2
9.1.3
9.2
9.2.1
9.2.2
9.2.3
9.2.4
9.2.4.1
9.2.4.2

Loading and Executing a Program 9-6

Other Job Processor Control Statements 9-7
Debugging 9-13
Assembler Errors 9-13
Device Failure 9-15
Loading Errors 9-17
Logic Errors 9-17
Breakpoint Package 9-18
System Recovery Package 9-24

\subsection*{9.1 JOB PROCESSOR}

The job processor is that part of the operating system which monitors the background. It is a system program, and it allows jobs to run in the background when the system does not need the CPU or the background core area. Under the control of the job processor are the program library and such jobs as assembling, loading, compiling and executing.

The job processor resides in the system library on the mass storage device until it is called into execution by a manual interrupt and an \(*\) followed by any control statement and a carriage return (CR).

For example: The operator depresses the MI key and types *P.


The system will type the MI and J. (In this chapter all messages typed by the operator will be circled.) MI indicates that the manual interrupt has been accepted.

The J will be printed when the job processor has come into core and is ready for a control statement. The job processor types its messages on the standard comments device which, in most cases, is the teletypewriter.

Each control statement to the job processor must begin with an asterisk and must be terminated with a carriage return. The job processor will type a J when it has finished doing what it was instructed to do and is ready to accept another control statement. It will also light the BREAK light on the teletype, and the operator must depress the BREAK RELEASE key to turn off the light (and start the motor), then type his statement. If this light was not lighted, the system is not waiting for his input.

If the operator realizes that he has typed the statement incorrectly before he types the carriage return, he can "erase" it by typing a rub out, line feed, carriage return and then proceed.

JOX, hhhh indicates an error in a control statement to the job processor or a processing error in the background program. A summary of the error messages appears in Appendix D.

The following control statements are available for the operator to use to instruct the job processor in running a job. A brief description of their meaning is here and they are described in detail in the MSOS reference manual.

Figure 17. Control Statements Available Under the Job Processor
\begin{tabular}{|c|c|}
\hline Control Statement & Meaning \\
\hline *P & Brings in the loader, initializes for an independent loading operation. \\
\hline * \(\mathrm{K}, \mathrm{Iu}, \mathrm{Pu}, \mathrm{Lu}\) & Alters standard logical units. Where I is input, \(P\) is punch and \(L\) is the list device. \\
\hline *L, u & Loads a program from logical unit \(u\). \\
\hline * \(\mathrm{X}, \mathrm{m}\) & Executes the program that was loaded. If \(m\) is blank, the memory map will be printed. \\
\hline *〈entry point〉 & Loads a program from the program library and transfers control to it. \\
\hline *Z & If a job is in process, terminates the job. Following a J, terminates job processor. \\
\hline *V & Switches to standard input unit for subsequent control statements \\
\hline *U & Returns control to comments unit for subsequent statements. (i.e., This statement could appear on the card reader.) \\
\hline *B & Brings in the breakpoint package. \\
\hline *SR & Brings in the system recovery package. \\
\hline *R, u & Restores a logical unit u after it has failed. \\
\hline *T & Terminates loading from input device. Should be last record of object deck being loaded. \\
\hline * & Continue execution. \\
\hline
\end{tabular}

\subsection*{9.1.1 Assembling a Program}

Once an Assembly Language program has been written and placed in machine readable form (punched on a card, typed in USASI font for the OCR or punched on paper tape), it may be as sembled by bringing in the assembler (*ASSEM(CR)) under the job processor's control. The *ASSEM(CR) statement assumes that the source deck will be read from the standard input device. For example, if the standard input device is the card reader, the programmer could place his cards in the hopper, depress the clear button and, at the teletypewriter, bring in the job processor and assembler in the manner described on the following page.


Comments Device


The *P brings in the job processor and the loader to load the assembler. Assembly will begin immediately and will continue until a MON card or an illegal assembly card is encountered.

In this case an OPT card was not used; therefore, a listing will be made, an object program will be prepared on the standard output device and the relocatable binary program will be stored on the first scratch sector of the mass storage device for immediate loading and execution. This binary image of the object program on mass storage is called "load-and-go" (LGO).

If an OPT card is used, the operator will have a choice of three results: listing, punching an object program and "load-and-go". The computer will type OPTIONS.


Comments Device


The operator's response can be: \(L\) if he wants a listing; \(P\) if he requires an object program; and X if he wants the "load-and-go" eXecute option. In the situation where a programmer is debugging and wants a listing plus the "load-and-go" option to allow an immediate load from the mass storage device, he would type the following:


The \(\mathrm{X}, \mathrm{L}\) and P can be in any combination and in any order; e.g., LX or just \(P\). If more than one program is assembled in the same run and each has an OPT card, the assembler will ask for new options when it assembles each subsequent program.


Assembling a Program, Illustration 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Col. } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { Col. } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { Col. } \\
3
\end{gathered}
\] & \multicolumn{5}{|l|}{\begin{tabular}{l}
Source \\
Program
\end{tabular}} \\
\hline 0001 & & & & \multicolumn{4}{|l|}{NAM EXAMPL} \\
\hline 0002 & & & & ENT G & \multicolumn{3}{|l|}{GO} \\
\hline \multirow[t]{9}{*}{0003} & P0000 & 4558 & \multirow[t]{9}{*}{MESSAG} & \multirow[t]{9}{*}{ALF *} & \multicolumn{3}{|l|}{\multirow[t]{9}{*}{*, EXAMPLE PRINT OUT*}} \\
\hline & P0001 & 414D & & & & & \\
\hline & P0002 & 504C & & & & & \\
\hline & P0003 & 4520 & & & & & \\
\hline & P0004 & 5052 & & & & & \\
\hline & P0005 & 494E & & & & & \\
\hline & P0006 & 5420 & & & & & \\
\hline & P0007 & 4F55 & & & & & \\
\hline & P0008 & 5420 & & & & & \\
\hline 0004 & & & \multirow[t]{8}{*}{GO} & \multirow[t]{8}{*}{FWRITE} & \multicolumn{3}{|l|}{\multirow[t]{8}{*}{E \$FC, GO1, MESSAGE, 9, A, 0, 1, I, 0}} \\
\hline 0004 & P0009 & 54F4 & & & & & \\
\hline 0004 & P000A & \(0 \mathrm{C01}\) & & & & & \\
\hline \multirow[t]{2}{*}{0004} & P000B & 0012 P & & & & & \\
\hline & P000C & 0000 & & & & & \\
\hline 0004 & P000D & 18FC & & & & & \\
\hline 0004 & P000E & 0009 & & & & & \\
\hline & P000F & 0000 P & & & & & \\
\hline 0005 & & & & \multicolumn{4}{|l|}{EXIT} \\
\hline 0005 & P0010 & 54F4 & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{.}} \\
\hline 0005 & P0011 & 0A00 & & & & & \\
\hline 0006 & P0012 & 0806 & GO1 & SET Q & Q, A & & \\
\hline 0007 & & & & END G & GO & & \\
\hline I & & 00FF & GO & 0009P & MESSAG & 0000P GO1 & 0012P \\
\hline
\end{tabular}

Column one is the card number, e. g., the symbol GO is on card four (4). Column two, when preceded by a \(P\), is the address of each storage word relative to the beginning of the program. For example: the EXIT request takes up words \(10_{16}\) and \(11_{16}\).

The complete program occupies \(13_{16}\) locations (0000-0012). Note that the ENT card doesn't occupy a location in the program nor does the END card.

Column 3 shows the assembled code. For example, the first word of MESSAG assembles as 455816 which is the ASCII code for the letters EX. SET Q,A in machine language is 080616 . If a letter follows the machine code, for example P , the contents of the word is to be modified at load time. In the previous example, the word will be modified by the program counter. e.g., If the program is loaded at location \({ }^{2000}{ }_{16}\) then the contents, after loading, of word \(000 \mathrm{~B}_{16}\) would be \(2000{ }_{16}+0012{ }_{16}\) or \(2^{2012} 16\) -

Everything to the right of Column 3 is a printout of the source deck as it appeared on input.

Assembling a Program, Illustration 2
\begin{tabular}{|c|c|c|c|c|c|}
\hline Col.
\[
1
\] & Col. & \[
\begin{gathered}
\text { Col. } \\
3
\end{gathered}
\] & Source Deck & & \\
\hline 0001 & & & & NAM & PSEUDO EX \\
\hline 0002 & & 0010 & & EQU & CAT(16) \\
\hline 0003 & & 0000 D & & DAT & BUF(50), EX(50) \\
\hline & & 0032 D & & & \\
\hline 0004 & & 0000 C & & COM & TABLE (50) \\
\hline 0005 & P0000 & 000A & & BSS & XX(10), \(\mathrm{X}, \mathrm{Y}, \mathrm{Z}\) \\
\hline & P000A & 0001 & & & \\
\hline & P000B & 0001 & & & \\
\hline & P000C & 0001 & & & \\
\hline 0006 & & 0032 D & & ORG & EX \\
\hline 0007 & D0032 & C400 & & LDA & TABLE \\
\hline & D0033 & 0000 C & & & \\
\hline 0008 & D0034 & F0F0 & & NUM & \$F0F0, \$FFFF \\
\hline & D0035 & FFFF & & & \\
\hline 0009 & D0036 & 0000 D & & ADC & BUF \\
\hline 0010 & & 0000 P & & ORG & XX \\
\hline 0011 & P0000 & 5341 & & ALF & *,SAM IS OK* \\
\hline & P0001 & 4D20 & & & \\
\hline & P0002 & 4953 & & & \\
\hline & P0003 & 204F & & & \\
\hline & P0004 & 4B20 & & & \\
\hline 0012 & & 000D P & & ORG* & \\
\hline 0013 & P000D & 0B00 & & NOP & \\
\hline 0014 & P000E & 0B00 & & NOP & \\
\hline 0015 & P000F & 0000 & & VFD & X4/CAT \\
\hline 0016 & P0010 & 0B00 & QQ & NOP & \\
\hline 0017 & P0011 & 0B00 & & NOP & \\
\hline 0018 & & & & EXIT & \\
\hline 0018 & P0012 & 54F4 & & & \\
\hline 0018 & P0013 & 0A00 & & & \\
\hline 0019 & & & & ENT & QQ \\
\hline 0020 & & & & END & QQ \\
\hline
\end{tabular}

\subsection*{9.1.1}

In this example a \(D\) appears in columntwo - specifying the DATA area of storage. Thus, location 0032 of the DATA area will contain C 40016 when loaded.

The D and C following the machine instructions in column three indicate that these instructions will be modified by either the DATA counter or the COMMON counter. An Xappearing in this position indicates an address eXternal to the program. The COMMON and DATA counters are used by the loader when it is loading into these core areas.

\subsection*{9.1.2 Loading and Executing a Program}

The general form for the load statement is \(* L, u(C R)\). The \(u\) is for the logical unit of device from which the object deck is to be loaded. The program is loaded immediately but is not placed into execution until the \(* \mathrm{X}(\mathrm{CR})\) statement is given. If a "load-and-go" option was chosen at assembly time, we could load and execute the program in the following manner (given that the scratch unit is logical unit 8):


The following is printed on the standard list device as a result of the \(* \mathrm{~L}, 8(\mathrm{CR})\) (program name and address where loaded):

List Device
EXAMPL 24E0
and as a result of the *X
List Device
ENTRY POINT TABLE (MAP)
GO \(\quad 24 \mathrm{E} 9\)

Note that it was necessary to call in the loader with a *P control statement before asking the loader to load with the \({ }^{*} \mathrm{~L}\) statement. After the loader loaded the program, the printout EXAMPL 24 E 0 indicated that the absolute beginning core address where the program was loaded was \(\$ 24 \mathrm{E} 0\).

If one has an object deck to be loaded from another device (other than the scratch LGO device), the same sequence would take place but this time the other logical unit would be used. This would be, for example, an object tape made earlier being loaded. An \(* \mathrm{~T}(\mathrm{CR})\) must follow the last program to be loaded.
There are two forms to the \(* \mathrm{X}(\mathrm{CR})\) statement. If a nonblank character is used after the X (i.e., \(\mathrm{X}, \mathrm{N}(\mathrm{CR})\) ), the memory map (Entry Point Table) will not be printed.


Note that when an error on a control statement is made the job processor indicates the type of error, 03 , that was made and prints out that error. In the above example, *A was an illegal control statement.

\subsection*{9.1.3 Other Job Processor Control Statements}

\section*{*K Control Statement}

There are times when the programmer would like to change the various standard units. He may prefer that his listing appear on the teletypewriter or be stored on another output device to be printed at a later time. The programmer may change any standard device except the comments device by the \(*_{\mathrm{K}}, \mathrm{Iu}, \mathrm{Pu}, \mathrm{Lu}(\mathrm{CR})\). The I is for the input device with the \(u\) standing for the logical unit it is to be changed to. \(P\) is for the punch (or binary output) device and the \(L\) stands for the list (or print) device. For example, if the programmer wanted to store his relocatable binary program on magnetic tape (logical unit 5 at his installation), his listing to appear on the comments device (logical unit 4), and his source program is on another magnetic tape drive (logical unit 6), he could type the following:
\begin{tabular}{l}
\begin{tabular}{l} 
Comments \\
Device
\end{tabular} \\
\hline J \\
*K, P5, L4, I6 \\
J \\
*ASSEM \\
OPTIONS XLP \\
J
\end{tabular}

The parameters \(\mathrm{P}, \mathrm{L}, \mathrm{I}\) can be in any order and in any combination. The change will be in effect until another *K statement is given or until the system is autoloaded again. It simply causes the contents of location \(\$ F 9-\$ F D\) to be changed in core.

It is usually a good idea for the programmer to refer to standard devices in his program rather than directly to specific logical unit numbers. Then he can reassign the units with the *K control statement if he desires. Particularly, for example, if he was outputting answers on the printer, he could output on the standard print device. Then if the printer was down, the output could be changed to go on the teletype without changing the program.

A standard device is also used by the system when a particular function is to take place but the logical unit number of the particular device to be used may be different for each installation. For example, a message is to be given to the operator but whether the teletype is logical unit 4 or 11, or whether the message is to be printed on a line printer or upon an auxiliary teletypewriter depends upon the purpose and configuration. The actual device to be used can be defined by the logical unit placed in the LOCORE word associated with the standard device. The logical units are assigned at installation time but may always be changed by a *K control statement.
*V and *U
The \(* V\) is used to direct the system to expect further control statements from the standard input device. The \({ }^{*} \mathrm{U}\) (on the input device) tells the system to switch back to the comments device for control statements.


Comments
Device


These allow the programmer to put his control statements in the card deck rather than type them on the teletype.
*〈Entry Point Name〉
When a program has been placed on the program library either during system initialization or through LIBEDT it may be loaded into the system and brought into immediate execution by an *<entry point name \((C R)\). The assembler and FORTRAN compiler work in this manner as do user written programs.


The following is an example of compiling, loading and executing a program under FORTRAN. The TTY printout is shown.
9.1 .3

1700 MSOS 2.0 COMPILE AND EXECUTE
Operator must first: STEP - center protect switch - master clear - autoload - run


The next example is one in which the control statements were on the input unit. In this case the card reader was used so the control statements were on cards with the source deck. TTY (comments device) printout and printer (list device) printout are shown.

TTY PRINTOUT CONTROL STATEMENTS ON INPUT UNIT


Deck Setup:
Operator must type \(* \mathrm{~K}\) (if needed to assign units), \(* V\) to send control to input unit.
Deck would contain:
```

*P
*ASSEM (or *FTN)
END mm
NAM
END etc.
MON
*P
*L, 8 < Load from LGO unit (i.e., 8)
*X, ,
\longleftarrow If missing subroutines, operator must type *CR
*U To return control to TTY

```
9.1.3

\author{
Printer Output \\ Control Statements on Input Device
}

\(\mathbf{U}\)

\subsection*{9.2 DEBUGGING}

After a program has been written, the programmer will want to run it to determine if the coding meets the specifications that he meant them to satisfy. There are basically two types of errors that may have been made: those of format and those of logic. The assembler and loader detect most of the format errors and notify the programmer via diagnostics.

Two software packages are provided to help the programmer detect errors of logic: the breakpoint package and the system recovery package.

\subsection*{9.2.1 Assembler Errors}

If an error is made in the general format of the program the assembler may detect it in either of the first two passes or in the third. If an error is detected during the first two passes, the diagnostic will appear before the NAM card on the listing; otherwise, the diagnostic will be within the body of the program. If at assembly time the Loption was chosen, the diagnostics will appear on the list device; otherwise, the diagnostics will appear on the comments device.

When the error is detected during the first or second pass of the assembler, the diagnostic will take the following form:
\begin{tabular}{ll} 
Column & Contents \\
\hline 1 & \(*\) \\
\(2-5\) & 4 -digit card number \\
\(6-7\) & \(* *\) \\
\(8-9\) & 2 -character error code \\
\(10-19\) & \(* * * * * * * * * *\)
\end{tabular}

In the following example a symbol to be used in an IFA pseudo-instruction must be defined before it is used. Therefore, the assembler prints the diagnostic UD, meaning undefined. The 0004 indicates the error occurred in card \#4.

\subsection*{9.2.1}

LIST DEVICE
```

*0004**UD**********
*0004**UD**********

```
\begin{tabular}{|c|c|c|c|c|}
\hline 0001 & & & NAM & VARIABLE ASSEMBLY \\
\hline 0002 & P0000 & 5448 & ALF & *, THIS WILL ALWAYS ASSEBLE* \\
\hline & P0001 & 4953 & & \\
\hline & P0002 & 2057 & & \\
\hline & P0003 & 494C & & \\
\hline & P0004 & 4 C 20 & & \\
\hline & P0005 & 414C & & \\
\hline & P0006 & 5741 & & \\
\hline & P0007 & 5953 & & \\
\hline & P0008 & 2041 & & \\
\hline & P0009 & 5353 & & \\
\hline & P000A & & & \\
\hline & P000B & 4 C 45 & & \\
\hline 0003 & P000C & 0B00 & NOP & \\
\hline ***** & *PP** & ******** & & \\
\hline 0004 & & XX & IFA & DOG, GT, CAT \\
\hline 0005 & & ZZ & ALF & *, SOMETIMES ASSEMBLES DEPENDING UPON CAT* \\
\hline
\end{tabular}

When an error is discovered in the third pass of the assembler, the assembler will print the message immediately before the line with the error in the following form:
```

******OP***********
******UD***********
0 0 0 6 ~ P 0 0 0 6 ~ 0 0 0 0 ~ S H I F T ~ T W O ~

```

The PP in the first example says the error in that card was identified in the previous pass.

The next example shows the RL error messages for attempted illegal relocation outside the program area (relative). It also shows the EX message for the illegal expression in the address field of the VFD.

LIST DEVICE


\subsection*{9.2.2 Device Failure}

If while working with the 1700 System there is a device failure, the operating system will print the following:

> L, nn Failed ee ACTION

The nn specifies the logical unit that failed and the ee an error code indicating why it failed.
\begin{tabular}{cl} 
Error Code & Meaning \\
\cline { 1 - 1 } 00 & Input/output hangup (diagnostic timer) \\
01 & Reject (internal or external) \\
02 & Alarm \\
03 & Parity error \\
04 & Checksum error \\
05 & Internal reject \\
06 & External reject
\end{tabular}

For special errors for each device see the manual for its driver.
The operator may respond in one of the following ways:

RP

CU

DU

CD

DD

Repeat the request. This assumes the operator has corrected the condition and wants to complete the operation. The operator may have forgotten to ready the device. Upon receiving a device failure message, he depresses the readybutton, types RP and goes on as normal.

Indicates the error has not been corrected but the operator would like to continue operating. The program is notified of the error.

The device is marked down for this request and all future ones. This allows the operator to get back to the job processor and take the necessary steps to use another device for his program.

The same as CU but, also, suspends job processing.

The same as DU but, also, suspends job processing.

In the example on the following page the load was from the paper tape reader. The paper tape was read past its end, as there was no \(* \mathrm{~T}(\mathrm{CR})\) on the end of the tape. The CU signalled the loader to continue as all the tapes had been read.
```

J
*L,2
L,02 FAILED 02
ACTION
CU
J

```

If it had been desired to load another tape, the operator would have put it in the reader and typed \(R P\) instead.


In this case the operator did not want to assemble from the standard device but forgot to change the logical unit before the *ASSEM statement. By marking the device down he got back to the job processor to change devices and continue.

\subsection*{9.2.3 Loading Errors}

At the time of loading the loader may detect those types of errors that can only be detected at load time, such as undefined externals, DATA or COMMON declared larger by a second or third program than by the initiating program. The diagnostics appear on the list device preceded by an E.
9.2.4 Logic Errors (Detected During Execution)

There are several standard software packages to help a programmer detect errors of logic. The Breakpoint Package and System Recovery Package aid in debugging programs in the background. UTOPIA and the On-line Debug Package are for debugging in the foreground in the real-time environment. In this chapter the breakpoint package and system recovery package will be discussed.

The breakpoint package allows the programmer to do such things as run his program under different sets of trial data, divide his program into segments and execute only portions of his program at a time or check intermediate results as he goes along. The recovery package only functions after the program has aborted or finished normally. The programmer then can dump core or mass storage to determine the final state of his program and data.

There are several reasons for using a debug package as compared to console debugging. One of the most important on the 1700 is that one can debug while the machine is being shared with other programs. It is also easier as several conversions are made for the programmer and the programmer has a hard copy of his statements and results.

\subsection*{9.2.4.1 The Breakpoint Package}

The breakpoint package must be brought in by an *B sometime after an *P and before the program is put into execution. However, the breakpoint control statements are not used until after the \(* \mathrm{X}\) statement. All numerics in the breakpoint package are in hexadecimal and all addresses are absolute core addresses not program addresses. A BP message from the computer indicates that the breakpoint package is in operation and expects a control statement.

The *B control statement actually causes a flag to be set in the job processor so that after the \({ }^{*} \mathrm{X}\) control statement is typed the breakpoint package is brought into core and control is transferred to it. Therefore, the core area the breakpoint package runs in is physically the core area immediately above the area occupied by the background program.

Figure 18. Control Statements Available to Breakpoint Package
\begin{tabular}{|c|c|}
\hline Control Statement & Brief Description \\
\hline *Ahhhh(CR) & Enter register A with the hexadecimal number indicated by the hhhh. \\
\hline * ( \({ }_{\text {(CR) }}\) & Continue execution after breakpoint reached \\
\hline *Daaaa \({ }_{1}\), aaaa \({ }_{2}(\mathrm{CR})\) & Dump locations from hexadecimal address aaaa 1 through aaaa \({ }_{2}\). \\
\hline *Eaaaa, hhhh, .... (CR) & Enter locations in core from hexadecimal address aaaa with data hhhh, hhhh,.... \\
\hline *Ihhhh(CR) & Enter Index I with the hexadecimal number hhhh. \\
\hline *Jaaaa(CR) & Jump, that is transfer control, to the address given by the aaa. \\
\hline *Ms1, w1, s2, w2, n(CR) & Dump data from the mass storage device beginning with the sector and word, s1, w1 through the sector and word indicated by \(\mathrm{s} 2, \mathrm{w} 2\). Logical unit n . \\
\hline * P(CR) & Print the contents of A, Q, I, P and M. \\
\hline *Qhhhh(CR) & Enter the Q register with the hexadecimal number given by hhhh. \\
\hline *Raaaa(CR) & Transfer control to and set a breakpoint at location aaaa. \\
\hline *Saaaa, aaaa, .... (CR) & Set breakpoints at locations indicated by the aaaa's. Maximum of 15 set at one time. \\
\hline *Taaaa, aaaa, . . . (CR) & Terminate breakpoints at the locations specified by the aaaa's. \\
\hline *T(CR) & Terminate all breakpoints that have been set. \\
\hline * Z ( CR ) & Terminates the breakpoint package. \\
\hline
\end{tabular}

For example:


At this point the programmer can enter any one of the available breakpoint statements.

The programmer may want to break his programs into portions and execute them separately. An Saaaa, aaaa,....CR sets a stop or breakpoint at the addresses , aaaa, so that during execution when the program reaches this point the program will halt and control will return to the keyboard. The breakpoint program will at that time print the message BP , aaaa indicating that the breakpoint at the address aaaa has been reached and the breakpoint program expects another control statement.

For example, in the program EXAMPL listed as illustration 1 under Section 9.1.1 perhaps the programmer would like to execute his program thru the EXIT on card 5 , program location 12. He would probably take the TTY listing which has the address of the first location of his program ( 24 E 0 ). He would then add the program relocatable address of the instruction where he wants the breakpoint to the first location. He would set the breakpoint one instruction after the last instruction that he wants executed. For example:


The *S24F2 sets a breakpoint at 24F2. The D24E0, 24 F 2 dumps that core area. The J24E9 jumps to location 24E9 (P0009) and executes the write. The program stops at 24 F 2 before executing the SET A, Q instruction.

One can set a maximum of 15 breakpoints with one *Saaaa(CR). However, many more than that can actually be set at any one time. A breakpoint at a location is actually a RTJ to the breakpoint package inserted in place of the actual code. The actual code is kept by the breakpoint package to be executed and to be returned when the breakpoint is removed. Therefore, several considerations should be made when setting a breakpoint. A breakpoint should not be set at a non-executable instruction such as a data word because the program would never get to that word to execute the RTJ, and therefore would not stop at that breakpoint. Also, the breakpoint should not be set at the second word of a two-word instruction because when that instruction is put into execution the RTJ would then be interpreted as an address rather than executed as a jump to the breakpoint package. The breakpoint should not be placed at a location that will be modified or changed during execution. For example, a breakpoint should not be set at an instruction whose address is to be modified or the first word of a subroutine whose entry is via a RTJ for then again the RTJ to the breakpoint package would be modified or destroyed and the result would be unpredictable.

A breakpoint should never be set on an \(R T J\) instruction because the actual instruction is executed in the breakpoint program itself. Hence, the actual program's RTJ would take the wrong address with it.

If a breakpoint is to be cleared, the *Taaaa, aaaa(CR) statement is used. If all the breakpoints that have been set are to be cleared, the *T(CR) statement is used but none of the addresses are specified.

The contents of the registers are printed out with the \(* P(C R)\) statement.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{\multirow[t]{2}{*}{BP}} \\
\hline & & & & & \\
\hline REG. & \(\mathrm{A}=18 \mathrm{FD}\) & \(\mathrm{Q}=18 \mathrm{CD}\) & \(\mathrm{I}=0814\) & \(\mathrm{M}=9000\) & \(\mathrm{P}=54 \mathrm{FF}\) \\
\hline BP & & & & & \\
\hline
\end{tabular}

One can enter each of the registers except \(M\) by indicating the register and typing the hexadecimal number that is to be entered.


The contents of core can be dumped by the *Daaaa, aaaa statement. The first aaaa specifies the first location the programmer wants to print and the second aaaa specifies the last.
```

BP
*S24F2
BP
*D24E0,24F2
24E0 4558 414D 504C 4520 5052 494E 5420
24EA 0C01 24F2 0000 18FC 0009 24E0
BP

```

The output from the \(* \mathrm{P}(\mathrm{CR})\) statement is on the standard list device. In this example the list device has been made the same as the comments device with an *K statement. This example is a dump of the program listed as Illustration 1. Note that the last location printed out ( 54 F 3 ) has been set as a breakpoint.

If only one location is wanted, specify the single address.
```

BP

* *D24E0
4 5 5 8
BP

```

If one wants to enter a location in core an *Eaaaa, hhhh, hhhh, .... (CR) is used. The aaaa specifies the first address to be entered and the following hexadecimal numbers to be placed in each sequential location.
```

BP
*E2557, FFFF, 0000, FFFF
BP
*D2557, 2559
2557 FFFF 0000 FFFF
BP
*EAAXX
B01, *EAAXX
BP
*E2557, AAAA, BBBB, CCCC
BP
*D2557, 2559
2557 AAAA BBBB CCCC
BP

```

If a location is to be skipped, i.e., not entered with data, skip that location by typing two commas in a row. This indicates that the location is to be left unaffected. If a location is to be filled with zeros, the zeros must be specified.

When a programmer would like to begin execution of a sequence of programming out of the normal sequence, he may use the jump statement, *Jaaaa(CR) to the instruction to be executed. Execution begins immediately after the *Jaaaa statement. The aaaa is the address of the first instruction to be executed.


The \(*\) J24E9 caused the jump to P0009 to execute the write.
The return jump *Raaaa is used when an iterative loop is being checked out and the programmer would like a stop at each execution of the loop.

The contents of words on the mass storage device may be dumped using the *Ms1, w1, s2, w2, nCR where:
s1 is the beginning sector number
w1 is the beginning word to be dumped of that sector
s2 is the last sector to be dumped
w2 is the last word of that sector to be dumped
n is the logical unit of the disk

\subsection*{9.2.4.1}

There are several combinations that one can use. If, while working in the background, the scratch unit is wanted, the n may be omitted and the scratch unit is assumed. If complete sectors are wanted, the word specification can be omitted and the complete sector will print, If one wanted to examine a file that has been stored on sector 24 of the disk, he could do the following:
*M24(CR)
The programmer may begin in the middle of a sector and dump the rest of the sector by specifying the first sector and first word but omitting the second sector and word.

If the first complete sector of scratch is wanted, type
*M(CR)
Examples of the \(* M\) statement are under the system recovery section as the system recovery's \({ }^{*} \mathrm{M}\) works exactly the same as the breakpoint's.

If at any time the program is to be terminated, a MI and an \(* \mathrm{Z}(\mathrm{CR})\) will do so. An example of \(* Z\) being used to terminate a job is in the first program in the system recovery section.

If an error is made while using the breakpoint package, the breakpoint package will print a message beginning with a \(B\). The possible error statements are as follows:
\begin{tabular}{ll} 
B01, statement & \begin{tabular}{l} 
Statement or parameters are unintelli- \\
gible for the breakpoint program.
\end{tabular} \\
B02, hhhh & \begin{tabular}{l} 
hhhh16 cannot be processed by break- \\
point program because it is protected.
\end{tabular} \\
B03, hhhh & \begin{tabular}{l} 
Breakpoint limit exceeded. hhhh \\
the last breakpoint processed.
\end{tabular} \\
& \begin{tabular}{l} 
Previous *E statement requested entries \\
in protected core. Entries are not pro- \\
cessed; breakpoint program waits for \\
new statement.
\end{tabular}
\end{tabular}

\subsection*{9.2.4.2 System Recovery Package}

The system recovery package is called in with an \(* \mathrm{SR}(\mathrm{CR})\) before the program is executed just as the breakpoint was. However, the system recovery package does not function and does not accept control statements until after the program has finished normally or aborts. A RE message indicates that Recovery is in and is ready to receive a statement.

Figure 19. Control Statements Available to the System Recovery Package

Control Statements
*Daaaa \({ }_{1}\), aaaa \(_{2}(\mathrm{CR})\)
*Ms1, w1, s2, w2, n(CR)
*T(CR)
\(*_{\mathrm{n}}(\mathrm{CR})\)

\section*{Brief Description}

Dump locations of core beginning with hexadecimal address aaal 1 and ending with hexadecimal address aaaa \(_{2}\).
Dump mass storage unitnfrom sector and word s1, w1 to sector and word s2, w2.

Terminate the system recovery package and return to the job processor.

Change the list device for dumping contents of core or mass storage.

The statements for dumping core and mass storage are the same as for the breakpoint. The output is on the standard list device.

An \({ }^{*} T(C R)\) terminates the system recovery package.


The \(*\) D above dumps core from 24 E 0 through 24 F 2 , after the program has executed.


Note: ERROR Occurred because word 1 is larger than word 2.
RE
\({ }^{*} \mathrm{M}, 15\)
\begin{tabular}{lclllllllll}
\multicolumn{1}{c}{ SECTOR NUMBER } & 0000 & & & & & & & \\
0015 & 5800 & 0 D 03 & 0302 & 1803 & 0 B 00 & 18 F 0 & 5806 & 0 D 04 & 03 FB & 5803 \\
001 F & 0400 & 1401 & 0000 & 0844 & E80D & 0 B 00 & 02 FE & A30B & B80B & 0104 \\
0029 & 0 F 0 A & 0121 & 18 DF & 18 F 5 & C8E0 & 1 CF 2 & 0000 & 0181 & 0039 & 0019 \\
0033 & \(0 B 00\) & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 \\
\(* *\) & & & & & & & & & &
\end{tabular}

RE
\(\frac{\text { *D2137 }}{2137}\)
RE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline *D24E0,2558 & & & & & & & & & & \\
\hline 24 E 0 & 0001 & 0163 & 0A00 & 0001 & 0002 & 0003 & 0004 & 0005 & 0006 & 0007 \\
\hline 24EA & 0008 & 0009 & 000A & 000B & 000C & 000D & 000E & 000F & 0010 & 0000 \\
\hline 24F4 & 0000 & FFFE & FFFA & FFFC & FFFB & FFFA & FFF9 & FFFF & 5443 & 4520 \\
\hline 24FE & 534D & 414C & 4045 & 5354 & 204E & 4F2E & 2049 & 5320 & 4154 & 204C \\
\hline 2508 & 4F43 & 2E20 & 0000 & 24E3 & 68D5 & 0842 & 481D & 0 C 17 & 5825 & 54F4 \\
\hline 2512 & 0D01 & 0008 & 0000 & 18FC & 001E & 7 FEA & 54F4 & 0A00 & 54F4 & 0D01 \\
\hline 251C & 0008 & 0000 & 08FC & 0001 & 255E & 54F4 & 0A00 & 54F4 & 0D01 & 0008 \\
\hline 2526 & 0000 & 18 FE & 000A & 0031 & 0000 & 0B00 & 0000 & 2560 & 68B3 & \(0 \mathrm{C09}\) \\
\hline 2530 & 5805 & 0000 & 18FD & 68F7 & 18DC & 0B00 & CCAB & 68A8 & 68A8 & D8A8 \\
\hline 253A & ODFE & 0161 & 1CF8 & 90A4 & 01A7 & 0138 & CCA1 & 689E & C800 & FF9E \\
\hline 2544 & 681A & 18F3 & 0131 & 18F8 & CC99 & 9897 & 01A6 & 012A & CC95 & 6893 \\
\hline 254E & C893 & 6810 & 18E8 & 0131 & 18E6 & 18F8 & 5448 & 4520 & 534D & 414C \\
\hline 2558 & 4045 & & & & & & & & & \\
\hline
\end{tabular}

RE
*M, 124, 25, \(124_{\text {SECTOR NUMBER }} 0124 \quad 0000\)
014


Note: ** implies that the 0000 or FFFF continues for the rest of the sector.

In the previous example the \({ }^{*} 4\) reassigns output to lun4, the TTY. The \({ }^{*} \mathrm{M}, 15 \mathrm{im}-\) plies sector 0 of scratch from word 15 on. *D2137 dumps location 2137. *D24E0, 2558 dumps those locations, inclusive. \({ }^{*} \mathrm{M}, 124,25,124\) dumps several consecutive sectors.

PART II

\section*{CHAPTER X}

CONFIGURING A SYSTEM
\begin{tabular}{llr} 
& CHAPTER X - Configuring a System & \\
& TOPIC & PAGE \\
10.1 & Central Processor & \(10-1\) \\
10.1 .1 & Low Speed I/O Package & \(10-1\) \\
10.2 & 1705 Interrupt Data Channel & \(10-2\) \\
10.3 & Buffered Controllers & \(10-2\) \\
10.4 & 1706 Buffered Data Channel & \(10-3\) \\
10.5 & Unbuffered Controllers & \(10-3\) \\
10.6 & \(160-A\) Peripherals & \(10-5\) \\
10.7 & 1500 Equipment & \(10-5\) \\
10.8 & Priorities for DSA Bus & \(10-5\) \\
10.9 & Summary, Configuring Equipment & \(10-6\) \\
10.10 & Related Manuals & \(10-6\)
\end{tabular}



\section*{CONFIGURING A SYSTEM}

The content of this chapter will be devoted to the 1700 and its peripherals as a total system. It is designed to assist the presales analyst in configuring a system by considering the interrelationship of the various pieces of hardware. Each has its own characteristics which must relate to and interface with the total hardware configuration.

Figure 20 is a diagram of most of the standard hardware and it should be consulted as a reference from the text in this chapter. Figure 21 also contains the hardware and it includes the new hardware.

\subsection*{10.1 CENTRAL PROCESSOR}

The basic 1704 computer consists of the central processor, arithmetic unit, 4 K memory and \(A / Q\) channel access to the low-speed I/O package via the slow-channel synchronizer, equipment number 1.

Memory modules may be added in 4 K (1708) increments to a maximum of 32 K . The 1709 ( 8 K module) is available only on a used basis. A new hardware addition has recently been made to the product line to allow an increase of memory size to 65 K .

Two interrupt lines are included: line 0 for internal interrupts and line 1 for the slowchannel synchronizer.

\subsection*{10.1.1 Low Speed I/O Package}

The low-speed package consists of:
- teletypewriter

1711 - keyboard entry and printer only, 100 characters per second
1712*- keyboard \& printer, 100 cps , with offline mechanical paper tape reader and punch

1713 - keyboard, printer, on-line mechanical paper tape reader and punch, 100 cps
- paper tape reader

1721-400 cps reader, electronic
1722 - same reader, with added take-up and supply reels
- paper tape punch

1723-120 cps punch
1724 - same punch, with added take-up and supply reels
- card reader

1729*- 100 card-per-minute reader, replaced by 1729-2 which connects to 1705

\footnotetext{
*Only available used on an as-available basis.
}

These are the \(\operatorname{standard}\) peripherals connected to line 1 ; other peripherals must normally be connected through a 1705. Some existing configurations do have special peripherals other than those above on line 1, but this is on a QSE basis and each case must be considered individually.

\subsection*{10.21705 INTERRUPT DATA CHANNEL}

Any system which will require more than the two basic interrupts or the peripherals in the low-speed I/O package will need a 1705 . The addition of the 1705 will add the following capabilities to the system:
a) addition of 14 more interrupt lines for external equipment
b) addition of up to eight controllers to the \(A / Q\) channel
c) addition of direct memory access for up to eight buffered controllers

See note A, Figure 20, for additional explanation of line connections.
Input/Output for the additional eight controllers would be unbuffered if they are connected to the A/Q channel only. I/O will be buffered if they are connected to the A/Q channel and the DSA bus and are either capable of doing direct memory access on their own or are connected through a 1706 or 1716 .

\subsection*{10.3 BUFFERED CONTROLLERS}

Three controllers are capable of performing data transfers directly between computer memory and the attached peripheral device:

1738 disk controller - controls one or two 853 (1.5-million-word) or 854 (3.0-millionword) disks,

1751 drum controller - controls drum; size from 65 K to 524 K words,
1748 master communications terminal controller - controls up to 64 remote communications sets (through 8136's) or up to four 302 communications expansion modules.
The buffered controllers are connected to the A/Q channel (for transfer of control information) and the DSA bus (for transfer of data). Any program which is running and using the CPU continues to run while the controller is handling the data transfer, since the A and Q registers are not used during the data transfer.
Direct memory transfer is done on a cycle-stealing basis; that is, the controller steals a memory cycle every time it wishes to transfer a word (through the Z register). In order to calculate how much each buffered controller will slow down the CPU (and, therefore, a running program), a percentage could be figured based on the transfer rate of the peripheral. For example, the 1738 is capable of transferring one word every \(12.8 \mu \mathrm{~s}\) so it will steal approximately every 12 th cycle and can therefore slow down a program by up to \(9 \%\) when the disk is running. The program would only be slowed down if the CPU and the 1738 both wanted to access memory at the same time.

\subsection*{10.4 1706 BUFFERED DATA CHANNEL}

The 1706 allows direct memory access for unbuffered controllers. It is for any of the controllers that are not capable of doing buffered data transfers. (That is, any except the 1738, 1751 and 1748.) The 1706 is connected between the 1705 (DSA and A/Q channels) and the peripheral controller.
Only three 1706 's are allowed in any system; this is a software limitation rather than a hardware limitation. The 1716 is exactly like a 1706 except it is accessible by two computers. See note C of Figure 20. The 1706 may control up to eight controllers. However, when deciding which peripherals should go on the 1706, it is very important to note that it is logically busy the entire time it is handling a buffer transfer for a peripheral. During that time it cannot be accessed to do any operation or take status on any other peripheral connected to it. Therefore, the timing on the peripherals must be, considered so that data will not be lost on one while the 1706 is working on another.
As a rule, a 1706 would not be purchased to handle relatively slow peripherals (i. e., the 1742 line printer or 430 card reader/punch). These peripherals can very effectively be operated in interrupt mode as they will interrupt the CPU infrequently to perform their I/O. The 1706 would more effectively be used and needed to handle fast peripherals (such as magnetic tapes or the 405 card reader). For example, a 1732/608 magnetic tape can transfer one frame of data every \(32 \mu \mathrm{~s}\). Since MSOS can lock out interrupts for up to \(50 \mu \mathrm{~s}\) at one time, data could be lost on the tapes if they were not connected to a 1706 .

Software for controllers operated in the buffered mode through the 1706 should be considered on an individual basis in the light of new software releases.

\subsection*{10.5 UNBUFFERED CONTROLLERS}

The standard controllers which could be operated in the unbuffered mode through the 1705 to the A/Q channel are as follows. Most are shown in Figure 20. The newer ones are in Figure 21.
- 1726/405 Card Reader - 1200 cpm reader. 405 can also be connected through 1750 via a 177 controller. Shown on Figure 21.
- 1728/430 Card Reader/Punch - 500 cards per minute read; 100 cards per minute punch, (column punch). Reader can be purchased separately as a 1729-2, 330-cpm. Punch can be purchased separately as a \(420 \mathrm{~A}, 100 \mathrm{cpm}\).
- 1729-2 Card Reader - this is the replacement for the 1729 and it reads 330 cpm . Not shown on Figures.
- 1731/601 Magnetic Tapes - this is the 1x8 controller for 601 magnetic tapes (200, \(556 \mathrm{bpi})\). They do not have assembly/disassembly mode. They have been updated by the newer 1732/608-609 tapes, and are now available only on a used basis.
- 1732/608-609 Magnetic Tapes - the new controller, featuring assembly/disassembly option, which replaces the 1731. One controller can handle up to eighttape units; \(608^{\prime} \mathrm{s}\) or 609's or a combination of both.

608's - 7 track; bcd or binary; 200, 556, 800 bpi ; read forward and reverse 609's - 9 track; binary only; 800 bpi only; read forward and reverse

Software from the \(1731 / 601\) is completely upward compatible with 1732 hardware.
The 1732 is a more expensive controller than the 1731, but the added features would be desirable for the more sophisticated user:
assembly/disassembly mode*
800 bpi
forward and reverse read
9-track tape
- 1735/915 Page Reader - optical character recognition equipment, 370 characters per second. Software operates as a compiler under Utility System; no standard driver is as yet available under MSOS, but it is planned to be added.
- 1736-1 OCR Document Reader Controller - controls one 935-1 or 935-2 document reader. Software not yet available; will probably run under Utility first.
- 1740/501-505 Line Printers - 501, 1000-lpm printer or 505, 500-lpm; 136 characters. Software not yet available for 505 .
- 1742 Line Printer (with controller included) - this is the Holley \(300-\mathrm{lpm}\) with control, 136 columns.
- 1744 Digigraphics Controller - controls one 274 digigraphic light-pen console. Shown on Figure 21. Software is QSS.
- 1745-1 Inquiry/Retrieval Controller - controls 211 Display/Entry and 218 Output stations.
- 1746-1 Single Station Entry/Display - controls CRT display and keyboard.
- 1747 Data Set Controller - controls 301-B data sets. Software runs under Utility System. Standard software is available for 6000 import/export.
- 1749 Communications Terminal Controller-controls remote communications equipment, up to 16 lines per controller. Standard software is available only in the unbuffered mode on the 1749; software is not available to connect the 1749 through the 1706 in a buffered mode. The 1748 is used for buffered operations.

Standard software is available now or will be shortly on most of the peripherals above (except as noted) to run under MSOS in the unbuffered mode.

\footnotetext{
*Also, new software for the 1732 utilizing assembly mode will mean the tapes only have to be accessed half as often.
}

\subsection*{10.6 160-A PERIPHERALS}

Several 160 -A peripherals are connected to the 1700 on existing configurations through a \(160-\mathrm{A}\) adapter, and the 1750 :
a) 405 card reader (through 177 controller)
b) 166 line printer and control
c) 415 card punch (through 170 controller)
d) 165-2 Calcomp plotter and control

These equipments are not listed as standard available products as they are only available used on an as-available basis.

\subsection*{10.71500 EQUIPMENT}

The 1500 series of analog equipment for process control is all connected to the 1700 through different interfaces. A large, detailed chart of 1500 equipment is available through ADSD in La Jolla. Much of the series is shown in the Figure 20 chart and its primary interfaces are:
a) 1750 DCB Terminator - this is the prime interface and it allows A/Q channel access to the 1500 series via the 1705 . It is required if any 1500 equipment is to be connected to the computer.
b) 1797 Buffered I/O Interface - this provides access to the DSA bus for buffered 1500 equipment. It is functionally equivalent to the 1706 for standard peripherals. It is connected to the DSA and the 1750 and it controls up to three 1571's.
c) 1571 Chaining Buffer Channel - this is the priority buffer channel which assigns priorities to the equipment on the 1797. It is required if a 1797 is present. A high priority piece of equipment can steal the channel away from a low priority equipment.

See notes E-J of Figure 20.
One piece of 1500 equipment will be mentioned here as it is nearly always needed in all configurations: 1573 Line Synchronized Timing Option.

This is the clock connected to the 1750 which generates timed interrupts to the CPU \((60 / \mathrm{sec})\). Any process system which requires a clock for timed programs will need a 1573 since there is no realtime clock in the computer itself. Many standard systems need a clock, especially to monitor I/O which can get hung up (for example, the 1706 can hang up in a buffer operation if the peripheral malfunctions or drops Ready). Several controllers are capable of generating the necessary timed interrupt, but if one of these is not present in the system, the 1573 can be used.

\subsection*{10.8 PRIORITIES FOR DSA BUS}

Since all memory accesses, even buffered, must go through the Z register, priorities must be assigned to all the interfaces which may use the DSA bus. The 1797 takes
highest priority in direct memory access, the 1706 takes second priority, the standard buffered equipments \((1738,1751,1748)\) take third priority. The running program takes lowest priority for accessing memory. On Figure 20, see (1), (2), and (3).

\subsection*{10.9 SUMMARY, CONFIGURING EQUIPMENT}

The chart in Figure 20 can be utilized very effectively to configure a system. Note that low-speed I/Opackage is connected to the CPU through the Low-Speed I/O Synchronizer. Each of the standard buffered equipments ( 1738,1751 and 1748) has line connections leading to the CPU via the A/Q channel line and the DSA line. The unbuffered equipments connect to either the A/Q line or, through a 1706, to the DSA line and A/Q line (to add buffer capability).

The 1750 connects to the 1705 (for A/Q access). The 1797 has lines to the 1750 and DSA, and the 1571 leads directly to the 1797 . Note that all 1500 peripherals connect either to the 1571,1797 or 1750 . The \(160-\) A peripherals connect through the 1750.

\subsection*{10.10 RELATED MANUALS}

Additional information on systems configuration will be found in:
Systems Manual
Communications Peripheral Equipment Manuals
ADSD General Information Manual
Pricing Manual


Figure 20 (cont)
Figure 20 is an overall view of a CONTROL DATA \({ }^{\circledR} 1700\) Computer System; it shows how different subsystems are used and the methods by which they can be connected. A few basic facts about the CDC \({ }^{\circledR} 1700\) Computer System are pointed out below. Each statement corresponds to letters on the block diagram.

A Up to eight input/output ( \(\mathrm{I} / \mathrm{O}\) ) controllers can be connected directly to the \(\mathrm{A} / \mathrm{Q}\) channel and up to eight I/O controllers can be connected directly to the direct storage access (DSA) bus. However, this does not mean that 16 I/O controllers can be directly connected; only eight can be connected because each controller that is connected to the DSA bus must also be connected to the \(A / Q\) channel.

B Only three CDC 1706 Buffered Data Channels and/or the buffered 1716 Coupling Data Channels can be used in a system complex; this is an addressing restriction, not a hardware restriction.

C Each Model 1706 or 1716 provides up to eight data channels to which I/O subsystems can be connected. Either the 1706 or the 1716 permits the attached subsystems to operate via the direct storage access (DSA) bus.

D The "OR" box indicates that the attached I/O subsystem can either operate through the 1716 or connect directly to the \(A / Q\) channel. Operation via the 1706 is in the buffered mode; operation via the \(A / Q\) channel is in the unbuffered mode.

E The CDC Model 1750 DCB Terminator is required whenever a CDC 1500 Series subsystem is used with the CONTROL DATA 1700 Computer. The 1750 provides a data and control bus (DCB) which is functionally equivalent to the A/Q channel.

F The DCB provides the capability of attaching up to 15 CDC 1500 Series I/O subsystems, all of which operate through the \(A / Q\) channel via the Model 1750.

G The CDC 1797 Buffered I/O Interface is required when the attached CDC 1500 Series subsystems must operate through the DSA bus; it provides up to eight priority buffer channels to which the CDC 1500 Series equipment can be connected.
H The CDC 1571 Chaining Buffer Channel connects to one of the eight priority buffer channels of the Model 1797. Up to three 1571's can be connected to one 1797. Each 1571 uses one priority buffer channel.

\section*{NOTE}

If a 1797 is included in a system, the Model 1571 is also required to connect existing CDC 1500 Series I/O subsystems.
I Each 1571 provides a buffered data and control bus (BDCB) to which up to 15 CDC 1500 Series I/O subsystems can be connected.

All devices that are shown connected to the BDCB can be connected to the DCB (refer to F, above); this means that the \(1797 / 1571\) is only required by system definition.

\section*{Figure 20 (cont)}

J Subsystems connected to the BDCB normally operate through the Model 1797 and the DSA bus. However, by program control, they can operate through the Model 1750 and the A/Q channel.

K The 1587A Master Control Panel, 1587B Digiswitch Panel, 1587C Pushbutton Panel, 1587E Rotary Switch Panel and 1587F Keyboard Panel connect to the 1564A through 1564H Digital Input Signal Conditioning and operate through the 1544 Digital Input Interface with the 1545 Digital Input Sync Unit.

L The 1587G Annunciator Panel receives its information directly from a 1553 External Register Output Interface.

\section*{1700 HARDWARE CONFIGURATION}



Figure 22 shows the latest configuration of communications equipment through the various communications controllers.
10-12


The following is a systems bulletin describing buffered and non-buffered operations:

\section*{BUFFERED/NON-BUFFERED OPERATIONS}

The purpose of this Data Sheet is to define the terms "Buffered and Non-Buffered" operations in terms of hardware. Hopefully, this will eliminate any misconceptions in actual hardware operations relative to the terms. It should be made clear that all I/O devices used with the 1700 Computer are buffered in regard to the handling of data. Each output device or subsystem has a buffer into which the computer can load data. This is a temporary storage media that holds the data while the output device goes through its slow-speed operation using that data. During this time, the computer is free to continue on with its program. Each input device or subsystem contains a buffer media into which it loads data until the running program can accept it as input and during which time the input device is obtaining the next set of data for entry into the buffer.

\section*{Non-Buffered Operations}

The term "Non-Buffered" operation is synonomous with "Direct" operation, and means that an I/O operation is in progress and data is being transferred during the execution of an I/O instruction via the computer's A/Q Channel. Therefore, data is either being input to the A-Register or output from the A-register. The Q-register, in each case, holds an address specifying the equipment or device from which the data is coming or to which the data is going. Output data goes to a buffer for temporary storage until the device can use it and input data comes from a buffer where it has been waiting. This is the Non-Buffered or Direct I/O Operation.

\section*{Buffered Operations}

The term "Buffered" operation means that the program has initiated an I/O operation for the Direct Storage Access (DSA) bus and is then free to continue its program while the actual data transfer is completed. The running program is not interrupted until the entire record has been either read or written. Typically, a buffered operation is carried out as follows:
1) Normally initiated by the computer program executing a "Non-Buffered" input or output instruction to a device connected to both the A/Q channel and DSA bus. This Non-Buffered output would be the instruction telling the device or subsystem to start operating in the "Buffered" mode.
2) Information supplied to the device during this Non-Buffered operation would be a "Pointer Word" that would point to a set of control words located in memory.
3) These control words may represent the Starting and Ending memory addresses (Record length) plus any other information required by the device. They may also represent the starting and ending addresses used by the I/O device.
4) Once the Non-Buffered operation is completed, the program is free to continue its function.
5) When the specified device wants data or has data available, it requests a memory cycle.
6) On the next available memory cycle, the data word is transferred to or fetched from the memory. Therefore, the program is delayed for one memory cycle each time a data word is transferred in or out of memory. This is commonly referred to as cycle stealing.
7) After each data transfer, the device or subsystem increments the current address and compares it with the Ending address. Steps 5, 6 and 7 are repeated until the current address and Ending address match (held in the 1571 or its equivalent).
8) When the entire record has been transferred, the Buffered operation stops and the program can be interrupted.

Direct Storage Access (DSA)
Direct Storage Access is commonly referred to as Direct Memory Access or may just be called a memory channel. The 1700 Computer DSA contains a Data Register, Memory Address Register and control logic which enables attached devices or subsystems to request memory cycles and receive access to the memory on a priority basis. The DSA bus always have a higher priority than the arithmetic unit. With no Memory request from DSA, the arithmetic units requests will continue to be granted for consecutive memory cycles. However, a Memory request from the DSA has first priority so that when received, the next memory cycle is granted for DSA use. Once the DSA has control of the memory, it would use as many memory cycles as necessary to satisfy all requests from the devices on the DSA bus. For example, if six devices were attached to the DSA bus and all requested memory at the same time, the program would be effectively stalled for six memory cycles ( \(6.6 \mu \mathrm{~s}\) ) while these six requests were serviced.

\section*{Summary}

In summary, a Non-Buffered operation passes data in and out of the A-register via the \(A / Q\) channel while the Buffered operation passes data in and out of the memory on the Direct Storage Access Bus.

CHAPTER XI
ADVANCED CODING TECHNIQUES

\section*{CHAPTER XI-Advanced Coding Techniques}
\begin{tabular}{llr}
11.0 & Introduction & \(11-1\) \\
11.1 & Source, Object and Absolutized Programs & \(11-4\) \\
11.1 .1 & Source Program & \(11-4\) \\
11.1 .2 & Object Program & \(11-4\) \\
11.1 .3 & Absolutized Program & \(11-10\) \\
11.1 .4 & Form of Programs in MSOS Libraries & \(11-12\) \\
11.2 & Run Anywhere Coding & \(11-12\) \\
11.2 .1 & Writing Programs for Run Anywhere Coding & \(11-12\) \\
11.2 .2 & Buffer Addresses & \(11-17\) \\
11.2 .3 & X Bit in System Requests & \(11-19\) \\
11.3 & Reentrant Coding & \(11-24\) \\
11.3 .1 & Methods of Reentrants & \(11-26\) \\
11.3 .2 & Reentrant Problem, AVG & \(11-31\) \\
11.4 & MSOS Requests Made by System Programs & \(11-32\) \\
11.4 .1 & Schedule & \(11-32\) \\
11.4 .1 .1 & Priorities (Schedule) & \(11-34\) \\
11.4 .1 .2 & Rejects (Schedule) & \(11-34\) \\
11.4 .2 & TIMER Request & \(11-34\) \\
11.4 .3 & I/O Requests & \(11-35\) \\
11.4 .3 .1 & Priorities (I/O) & \(11-35\) \\
11.4 .3 .2 & Rejects (I/O) & \(11-37\) \\
11.4 .3 .3 & System Request Problem, THREAD & \(11-38\) \\
11.4 .4 & EXIT Requests & \(11-38\) \\
11.4 .5 & SPACE and RELEASE & \(11-38\) \\
11.4 .5 .1 & SPACE Request & \(11-39\) \\
11.4 .5 .2 & RELEASE Request & \(11-40\) \\
11.5 & Coding Mass Memory Programs & \(11-42\) \\
11.5 .1 & Modules in Library & \(11-42\) \\
11.5 .2 & Allocatable Core & \(11-43\) \\
11.5 .3 & Scheduling the Mass Memory Program & \(11-44\) \\
11.5 .4 & Form of Mass Memory Programs & \(11-44\) \\
11.5 .5 & Externals to Mass Memory Programs & \(11-46\) \\
11.5 .6 & Space & \(11-46\) \\
11.5 .7 & Mass Memory Problem, MMPGM & \(11-47\) \\
11.6 & External References and Linkage, Summary & \(11-49\) \\
& &
\end{tabular}
\(C\)

\subsection*{11.0 INTRODUCTION}

Advanced coding techniques for the 1700 will be the special considerations needed for understanding and writing programs that are part of the system. There are two separate libraries of programs: the Program Library and the System Library.

The programs in the Program Library are relocatable binary programs which are run in the background as jobs. This would include such programs as the library subroutines needed by the jobs. They are loaded into the unprotected background area of core by the loader, for execution, after being called in from the teletypewriter. Jobs could also be loaded from the card reader or paper tape reader for execution.

The programs in the System Library are absolute programs which are part of the system; they are run in the foreground in a large area of protected core called allocatable core. This would include user process programs. The Operating System contains a directory of all the system programs (all the mass memory programs and maybe a few core resident programs). This is like a list of all the programs, by module name, and it contains the addresses of where they are. The system uses the directory to find the programs when it is desired to bring them into core to execute them.

Protected core is normally synonymous with the foreground, and unprotected core with the background. In the background only one program (and its subroutines) would be in execution at one time at the lowest priority. In the foreground many programs could be in various states of execution at different priorities. The lower priority ones might have been suspended (temporarily stopped) while the highest priority one is executed. The unfinished programs wait in core to finish execution. If the system needs more allocatable core because it is full, it will "swap out" the entire background area to the Swap area on mass memory, protect the background area, and use it for foreground programs. When enough foreground programs are completed in order to release the background area, that core is unprotected again and the job swapped back in to continue.

Note that some of the system programs are core resident. The reason all of them are not core resident is that they will not all fit in core at once. Therefore, the ones which are not needed all the time reside on mass memory in the System Library and are called into allocatable core as they are needed.

In order to understand what all these programs look like and how they execute, as well as how they call each other in to core, it will be necessary to study the different kinds of programs.

Emphasis in this chapter will be on system programs as background programs will run with any of the coding techniques previously covered.
11.0


Figure 23. Mass Memory and Core Maps

An introduction to the priority structure of the running programs under MSOS will also be helpful as an introduction to this chapter. There are 16 program priorities from 15 (high) to 0 (low). An idle loop runs at priority -1 when the system has nothing else to do. These priorities pertain to core resident and mass memory resident programs. When a program is running at its priority, it can be suspended by any higher priority program which the system allows to run. The suspended program waits in core to resume execution when the priority structure works back down to it.

The priority structure can only be changed by interrupts (hardware) or scheduling (software). The mask in the \(M\) register allows hardware, which has a higher priority than the running program, to interrupt. When an interrupt occurs, the Common Interrupt Handler saves all the registers of the interrupted program on the Interrupt Stack (so that the program can later be resumed) and transfers control to the program which will service the interrupt on the line.
A schedule request allows a program to change the priority level. If the request is for a higher level program, a pseudo interrupt will occur immediately (the suspended program goes on the Interrupt Stack) and the higher level program is executed. Control will later return to the suspended program. If the schedule request is for an equal or lower level priority, the request parameters go on the Scheduler Stack and are threaded in it by priority to be picked up later when the priority structure works down to that level.

All programs exit to the MSOS Dispatcher. It is the Dispatcher that must cause the next lowest priority program to be executed. It does this by looking at the Interrupt Stack and Scheduler Stack and finding the highest priority waiting program.

11.1

\section*{11. 1 SOURCE, OBJECT AND ABSOLUTIZED PROGRAMS}

\subsection*{11.1.1 Source Program}

The source program is the program written in assembly language code by the programmer. It most likely would be punched on cards or on paper tape. Here is an example of a source program listing:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& 0001 \\
& 0002
\end{aligned}
\]}} & \multirow[t]{3}{*}{NAM ENT 0} & \multirow[t]{2}{*}{SOURCE START} \\
\hline & & & & & & \\
\hline 0003 & P0000 & 0000 & & START & & 0 \\
\hline \multirow[t]{2}{*}{0004} & P0001 & C400 & & & LDA + & X \\
\hline & P0002 & 0006 & P & & & \\
\hline 0005 & P0003 & 60FF & & & STA- & I \\
\hline \multirow[t]{2}{*}{0006} & P0004 & 1400 & & & JMP + & (START) \\
\hline & P0005 & 8000 & P & & & \\
\hline 0007 & P0006 & 0010 & & X & NUM & \$10 \\
\hline 0008 & & & & & END & START \\
\hline
\end{tabular}

I 00FF START 0000P X 0006P

The source program is read into the computer by the assembler. The computer does not execute the program at this time. The assembler translates the mnemonics into binary object code. The source program is listed at this time (on the teletypewriter or the line printer) and the object program is punched on paper tape (or on the disk, drum or magnetic tape).

\subsection*{11.1.2 Object Program}

It is important to know that the object program is not executed either. It must be loaded by a "relocating" loader back into the computer before it can be executed. It is not important at this point to be able to interpret the codes in the object program. One must just understand that the codes represent the desired program and that the loader will interpret the codes when it loads the object program and will make an executable program out of these codes. On the following page is an example of how the previous source program would look in object form.

Figure 24. Object Tape


Note that each block on the paper tape is preceded by the one's complement of the word count in that block and followed by a checksum word on that block.
11.1 .2

Figure 24. Object Tape (Cont)
\begin{tabular}{|c|c|c|c|}
\hline 0010 & 0000 & 0101 & 0000 \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 7 \\
\hline \multicolumn{2}{|r|}{S} & \multicolumn{2}{|c|}{O} \\
\hline \multicolumn{2}{|r|}{U} & \multicolumn{2}{|c|}{R} \\
\hline \multicolumn{2}{|r|}{C} & \multicolumn{2}{|c|}{E} \\
\hline
\end{tabular}

1 word \(=2\) frames on paper tape

RBD BLOCK
\begin{tabular}{|c|c|c|c|}
\hline 0100 & 0000 & 0101 & 0000 \\
\hline 0001 & 0000 & 0000 & 0001 \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 0 \\
\hline C & 4 & 0 & 0 \\
\hline 0 & 0 & 0 & 6 \\
\hline 0000 & 0000 & 0001 & 1000 \\
\hline 6 & 0 & F & F \\
\hline 1 & 4 & 0 & 0 \\
\hline 8 & 0 & 0 & 0 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

ENT BLOCK
\begin{tabular}{|c|c|c|c|}
\hline 1000 & 0000 & 0101 & 0000 \\
\hline S & \multicolumn{2}{|c|}{T} & \\
\hline A & \multicolumn{2}{|c|}{R} & \\
\hline \multicolumn{2}{|c|}{T} & & \\
\hline 0 & \multicolumn{2}{|c|}{0} & 0 \\
\hline
\end{tabular}

XFR BLOCK
\begin{tabular}{|c|c|c|c|}
\hline 1100 & 0000 & 0101 & \\
\hline S & T \\
\hline A & R \\
\hline T & \\
\hline
\end{tabular}

The following is some of the information about the blocks the assembler makes in the binary object program for the loader. This was extracted from the Loader Chapter of the MSOS Reference Manual, and it may be consulted for more detail.

Relocatable Binary Input
The loader recognizes relocatable binary blocks by the type indicator field in bits \(13-15\) of the first word of the block. The following block types are defined:
\begin{tabular}{llll}
\(\frac{\text { Type }}{}\) & \(\underline{\text { Indicator }}\) & & Description \\
NAM & 001 & & Name block \\
RBD & 010 & & Command sequence block \\
BZS & 011 & & Zero storage block \\
ENT & 100 & & Entry point block \\
EXT & 101 & & External name block \\
XFR & 110 & & Transfer address block
\end{tabular}

If the loader is unable to recognize the indicator, it does not process the block. NAM Block

The NAM block contains a word count for common storage and data storage, the program length, and the name of the program.
\left.\begin{tabular}{|l|c|r|}
\hline 0010 & 0000 & 0101 \\
\hline \multicolumn{2}{|c|}{ Number of words in common storage block } \\
\hline \multicolumn{2}{|c|}{ Number of words in data storage block } \\
\hline \multicolumn{3}{|c|}{ program length } \\
\hline character 1 & character 2 \\
\hline character 3 & character 4 \\
\hline character 5 & character 6 \\
\hline
\end{tabular}\(\right\}\)\begin{tabular}{l} 
Program \\
Name
\end{tabular}

\section*{RBD Block}

An RBD block contains a portion of the actual command sequence data of the program. Words 2-59 contain the relocation bytes and words for the command sequence input. Each relocation byte is a 4-bit indicator that identifies a word of the command sequence input as an absolute 15 -bit address or as a 15-bit address relative to some relocation base. The relocation base for a word is determined by the particular combination of bit settings within the relocation byte.

Relocation bytes in RBD blocks:
\begin{tabular}{ll}
0000 & Absolute (no relocation) \\
0001 & Positive program relocation \\
0101 & Negative program relocation \\
0010 & Positive common storage relocation \\
0110 & Negative common storage relocation \\
0011 & Positive data storage relocation \\
0111 & Negative data storage relocation
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline 0100 & 0000 & 0101 & 0000 \\
\hline R0 & R1 & R2 & R3 \\
\hline \multicolumn{4}{|c|}{W0} \\
\hline \multicolumn{4}{|c|}{W1} \\
\hline \multicolumn{4}{|c|}{W2} \\
\hline \multicolumn{4}{|c|}{W3} \\
\hline R4 & R5 & R6 & R7 \\
\hline \multicolumn{4}{|c|}{W4} \\
\hline \multicolumn{4}{|c|}{W5} \\
\hline \multicolumn{4}{|c|}{W6} \\
\hline \multicolumn{4}{|c|}{W7} \\
\hline R8 & R9 & R10 & R11 \\
\hline & & & \\
\hline & & & \\
\hline R40 & R41 & R42 & R43 \\
\hline \multicolumn{4}{|c|}{W40} \\
\hline \multicolumn{4}{|c|}{W41} \\
\hline \multicolumn{4}{|c|}{W42} \\
\hline \multicolumn{4}{|c|}{W43} \\
\hline R44 & R45 & & \\
\hline \multicolumn{4}{|c|}{W44} \\
\hline \multicolumn{4}{|c|}{W45} \\
\hline
\end{tabular}

Core Image of RBD Block
Wn nth word of input block, ( \(\mathrm{n}=1-45\) )
Rn Relocation byte of nth word
W0 Origin address of input block
R0 Relocation byte for W0

There is one relocation byte for every word in the command sequence input, and a maximum of 45 words in an RBD block. The first word is the address at which the loader begins storing command sequence data. The relocation byte for the first word address (storage address) of an RBD block may be 0000, 0001, or 0011. Zero is the leading bit for all but the last relocation byte; one is the leading bit for the last relocation byte.

In processing an RBD block, the loader picks up the 15 bits which represent the first word address of the command sequence data in the block. It adjusts this address for relocation according to the setting of the bits representing its relocation byte. The resulting absolute address is the first word address in core to receive the command sequence data (stored in consecutive locations). Each word is relocated according to its relocation byte.


Core Image of ENT Block
Namen \(=\) Six-character name of nth entry in block
En = Entry point address of nth name

\section*{XFR Block}

The XFR block contains a transfer address (in words 2-4), which is six ASCII characters in length, including trailing spaces. The transfer address must be an entry point in the program being loaded or in another program loaded during the same load operation.
\begin{tabular}{|c|c|c|c|}
\hline 1100 & 0000 & 0101 & 0000 \\
\hline Character 1 & \multicolumn{2}{|c|}{ Character 2} \\
\hline 3 & & 4 \\
\hline 5 & & 6 \\
\hline
\end{tabular}

Core Image of XFR Block
The XFR block must be the last in a relocatable binary program. If an XFR block is out of order, a loader error message is issued and the load is terminated. The
loader records the transfer address in the XFR block. If two or more relocatable binary programs are loaded with one operation, the loader saves the last transfer address for the start of execution.

It is obvious by looking at the code that it could not be executed exactly as it appears. Normally the programmer never has to know what the object tape looks like. He would only have to know the format if he wanted to examine parts of the tape. For example, if he stored a number of object programs on one tape, he may wish to be able to search the tape for a particular program. He could do that by writing a program to look at the NAM blocks until it found the right one.

\subsection*{11.1.3 Absolutized Program}

The programmer is, however, very much concerned with how the program looks after it is loaded into core for execution. The different addressing modes he used when he wrote the source program will determine what the final core image of that program looks like. An absolutized program is an exact copy of this core image, which can be executed. The loader loads and absolutizes the object program at a certain address, which is wherever it happens to load it. It also links the program to any externals and loads and links any library subroutines required. A utility routine could be used to punch a tape with this core image on it; hence, the term "absolute tape". Here is an example of an absolutized image of the previous object program, (if the program was loaded at \(\$ 1000\) ).
\begin{tabular}{lllll}
\((\$ 1000)\) & 0000 & 0 & 0 & Op Code \\
\((\$ 1001)\) & C400 & LDA + & X & \\
\((\$ 1002)\) & 1006 & & & \\
\((\$ 1003)\) & 60 FF & STA- & I & \\
\((\$ 1004)\) & 1400 & JMP & (START) & \\
\((\$ 1005)\) & 9000 & & & \\
\((\$ 1006)\) & 0010 & NUM & \(\$ 10\) &
\end{tabular}

Notice that the contents of location \(\$ 1002\) is \(\$ 1006\) to indicate where X is and that \(\$ 1005\) contains \(\$ 9000\) to indicate the jump through location \(\$ 1000\). The 0006P and 8000 P in the source code were relocated by the loader when the object program was loaded. No matter where the program was loaded, the correct addresses would be filled in at that time.

Figure 25. Flow of Program Through Execution

11.1.4 Form of Programs in MSOS Libraries

The reason it is so important for the analyst to understand the distinction between what the object program generated by the assembler and the absolutized program after loading look like is because user and system programs are stored in the libraries on mass storage in these two different forms. User background programs in the program library are stored in relocatable binary object form. They will be loaded by the loader into core whenever they are executed, so they will be absolutized and linked each time they are loaded and run.

System programs (including user process programs) in the system library are stored in absolutized form and will be read into core (without any changes) whenever they are needed for execution. This is because it must be possible to bring the real time process programs into memory very fast; the relative time it would take to load them in with the loader every time they are needed would be too great. A much better solution would be to write the source program in such a fashion that the absolutized program could be run anywhere in core and would still execute properly. The absolutizing of the system process programs is done during system initialization (by the loader portion of the system initializer) when the programs are stored on the system library.

\subsection*{11.2 RUN ANYWHERE CODING}

\subsection*{11.2.1 Writing Programs for Run Anywhere Coding}

The method devised for writing programs so they can be stored in absolute form and still run anywhere in core is called Run Anywhere Coding. It is important to know that this is done at the source level.


The object program can be loaded anywhere and absolutized and will run correctly at that time because the loader has relocated any addresses which were in the program. However, if an absolute image of this program is later run somewhere else in core, it will run correctly if it was coded run anywhere in the original source form. Here is an example of the same program coded both ways; (assume it was loaded and absolutized at \(\$ 1000\) ).
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Source}} & Not Ru & \multirow[b]{2}{*}{Absolute} \\
\hline & & & \\
\hline \multirow[t]{6}{*}{START} & 0 & 0 & \((\$ 1000)=0000\) \\
\hline & LDA+ & X & \((\$ 1001)=\mathrm{C} 400\) \\
\hline & & & \((\$ 1002)=1006\) \\
\hline & STA- & I & \((\$ 1003)=60 \mathrm{FF}\) \\
\hline & JMP+ & (START) & \((\$ 1004)=1400\) \\
\hline & & & \((\$ 1005)=90000\) \\
\hline X & NUM & \$10 & \((\$ 1006)=0010\) \\
\hline
\end{tabular}

Runanywhere
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{Source} \\
\hline \multirow[t]{4}{*}{START} & 0 & 0 \\
\hline & LDA* & X \\
\hline & STA- & I \\
\hline & JMP* & (START) \\
\hline X & NUM & \$10 \\
\hline
\end{tabular}
\begin{tabular}{l} 
Absolute \\
\hline\((\$ 1000)=\)\begin{tabular}{lllll}
0 & 0 & 0 & 0 \\
\((\$ 1001)\) & \(=\mathrm{C}\) & 8 & 0 & 3 \\
\((\$ 1002)\) & \(=6\) & 0 & \(F\) & \(F\) \\
\((\$ 1003)\) & \(=1\) & \(C\) & \(F\) & \(C\) \\
\((\$ 1004)\) & \(=0\) & 0 & 1 & 0
\end{tabular}
\end{tabular}

Notice that the addresses of X and START in the first example were relocated by the loader to show that X is at \(\$ 1006\) and START at \(\$ 1000\). The program will run at \(\$ 1000\), but if, for example, it is moved to \(\$ 2000\) without the object being reloaded, it will not run correctly because it will think \(X\) is at \(\$ 1006\) (when actually it moved to \(\$ 2006\) ) and then it will jump through \(\$ 1000\) (when actually the entry point START moved to \(\$ 2000\) ).

However, in the second example all addressing in the program is relative. The LDA* loads from \(X\) which is 3 locations forward and the JMP* jumps through START which is 3 locations backward. Yet the STA- I must be left as it was because the I register is absolute core location \(\$ F F\), and it will always be there. The program is runanywhere because it can be kept in absolute form and can be later run anywhere in core with correct results.

One might at this point wonder why not code all programs in run anywhere form. The primary reason is that it is more difficult to learn to do run anywhere coding since there are more chances for the programmer to make errors which will not produce any error messages. In general, when writing a program to be run anywhere, all references to addresses that move with the program should be relative, and all addresses which are absolute core locations must be absolute.


Without worrying about the externals at this point, note that all references within the program area must be relative. A good way to tell if there are any which are not relative is to look at the source listing and see if any of the codes on the left are followed by a P, i. e., in the program SOURCE example, change:
to


Change all loads, stores, jumps, etc., in the program to relative.
Look at the VALUE problem from chapter 6 and observe the addressing used in the program. COUNT is addressed in two-word relative mode, because the DATA block most likely moves with the program and may be further away than \(1_{127}{ }_{10}\) locations. LPMASK +6 is addressed with one-word absolute mode because it is a fixed low core address. MASK in the program is addressed in one-word relative mode because it moves with the program. Yet X in the common block must be addressed in two-word absolute mode because common is fixed and is in high core. The LDA VALUE is in two-word relative mode. This implies VALUE is relative to the TEST subroutine and the assembler requires two-word addressing for any relative externals.
11.2 .1

VALUE PROBLEM
\begin{tabular}{|c|c|c|}
\hline & NAM & TEST \\
\hline & COM & DUMMY(10), \(\mathrm{X}(\mathbf{1 0})\) \\
\hline & DAT & DUM (6), COUNT(1) \\
\hline & EQU & LPMASK(\$2) \\
\hline & ENT & START \\
\hline & EXT* & VALUE \\
\hline MASK & BZS & MASK(1) \\
\hline START & 0 & 0 \\
\hline & CLR & Q \\
\hline & STQ & COUNT \\
\hline & LDA & VALUE \\
\hline & AND- & LPMASK +6 \\
\hline & ALS & 8 \\
\hline & STA* & MASK \\
\hline & ENQ & 9 \\
\hline SEARCH & LDA+ & X, Q \\
\hline & AND & \(=\mathrm{N} \$ 3 \mathrm{~F} 00\) \\
\hline & EOR* & MASK \\
\hline & SAN & \$ \\
\hline & RAO & COUNT \\
\hline & SQZ & EXIT-*-1 \\
\hline & INQ & -1 \\
\hline & JMP* & SEARCH \\
\hline EXIT & JMP* & (START) \\
\hline & END & \\
\hline
\end{tabular}

\subsection*{11.2.2 Buffer Addresses}

Buffer addresses used for indirect addressing (to load or store) in the program must be absolutized each time they are used. If the buffer is in low core system resident, it can be absolutely addressed:


The address assembled into BUFADR will be the absolute address of the buffer. Since the buffer will never move, even though the program moves, the addressing will still be correct.

However, if the buffer moves with the program, the ADC would not work because it would contain the address of where the buffer was when the program was absolutized. In the following example RELATIVE the buffer BUF is in the program at P0007. BUFABS must always contain the address of where the buffer really is. If we used:

BUFABS ADC BUF
BUFABSwould assemble as 0007P which, if the program was absolutized at \(\$ 1000\), would contain \(\$ 1007\). Whenever the program moved, the buffer would not be at \(\$ 1007\) any more. Neither would the example at P006C work correctly for the same reason.

Study the code beginning at P0000 and see that BUFABS is calculated each time it is used. The RTJ* will cause the current address of the BD instruction to be stored in BD. (RTJ stores P+1 in jump address, then RNI at P+2.) Then the LDA calculates the distance from BUF to BD. ADD the contents of BD (the current address of BD) and store it in BUFABS to calculate the buffer address!


The buffer address will be correct whether the buffer is forward from the LDA \(=X B U F-B D\) or behind it, because of the 15-bit arithmetic used. With BUF in its current location the calculation would be
\[
\begin{array}{r}
0007 \\
\begin{array}{r}
-0001 \\
\hline 0006 \\
+0001
\end{array} \text { assembled } . \\
\hline 0007
\end{array}
\]

If the buffer were at 7 FFE relatively, the calculation would be
\[
\begin{array}{r}
7 \mathrm{FFE} \\
-0001 \\
\hline 7 \mathrm{FFD} \\
+0001
\end{array} \text { assembled }
\]

A very nice way to clean up even the correct code above would be:
\begin{tabular}{lll} 
& RTJ* & BUFABS \\
BUF & BZS & BUF(100) \\
BUFABS & 0 & 0
\end{tabular}

The RTJ jumps over the buffer, taking the buffer address with it. It stores it in BUFABS, then continues execution following BUFABS.

Look at the peripheral program BOOTSTRAP for the paper tape reader in chapter 8. Location P0012 is used to contain the buffer address of where the data is to read into. Since this address is program relocatable (contains 0014P), the program is not run anywhere because when it is loaded and absolutized P0012 will contain the absolute buffer address at that time. If the program and buffer were moved, ADDRES would then contain the wrong buffer address.
More coverage of the externals for run anywhere programs will be mentioned in a later section, 11.6. How the externals are written depends primarily on where they and the referencing program are in the system.

\subsection*{11.2.3 X Bit in System Requests}

In run anywhere programs, the X bit must be used in system requests; and addresses used in the requests must follow the same rules for addresses in the program which move relative to the program or are external in low core.

The following example is for the X bit being set in a schedule request:


Since this is a request made from a run anywhere program, the address being scheduled, which is HELP, must be relative if HELP is relative to this request. (HELP could be in the scheduling program or external to it.)

When the X bit is used as above to indicate relative addresses, the relative distance must be from the first word of the parameter string (not from the RTJ or the ADC). That is why the relative address constant (ADC* HELP+1) is coded as HELP+1 instead of HELP. The distance established from the ADC to HELP+1 would be the same distance as from the VFD to HELP, which is the distance required by the operating system.


Of course, if HELP were a core resident program, it would have to be scheduled absolutely from a run anywhere program. It can be scheduled this way even if it is in the system directory.
\begin{tabular}{lcc}
54 F4 & RTJ- & (\$F4) \\
1208 & NUM & \$1208 \\
7 FFFX & ADC & HELP \\
& E & \\
& EXT & HELP
\end{tabular}

When the X bit is set to indicate relative, all addresses in that request must follow suit. In an I/O request, for example, the completion address and buffer address must be relative. Again, they must be relative to the first word of the parameter string.
\begin{tabular}{llll} 
& RTJ- & \((\$ 54)\) & \\
REQ & NUM & \$0D56 & FWRITE, RP=5, CP=6 \\
& ADC & \\
& NUM & COMPL+1 & \\
& NUM & \$18FC & ASCII, STD PRINT DEV \\
& NUM & 10 & \\
& ADC \(*\) & BUF+5 & \\
COMPL & \(\{\) & & \\
& & &
\end{tabular}

Note that COMPL+1 is used to add 1 to the distance between the ADC* and COMPL (to make it relative to REQ). BUF+5 is used to add 5 to the distance between the ADC* and BUF. The number of words does not have to be relative even though the X bit is set.

If it is desired to use relative addressing to locate the number of words, it would be done as follows:
\begin{tabular}{lll} 
& RTJ- & \((\$ F 4)\) \\
REQ & NUM & \(\$ 0 \mathrm{D} 56\) \\
& ADC* & COMPL+1 \\
& NUM & 0 \\
& NUM & \(\$ 18 \mathrm{FC}\) \\
& ADC* & \((\mathrm{N}+4)\) \\
& ADC* & BUF+5 \\
COMPL & \(\{\) & \\
BUF & & \\
N & & \\
& NUM & 10
\end{tabular}

All other requests which can utilize the X bit for relative addressing must follow the same pattern.

The ADC* in the above examples will only calculate the correct distance for addresses forward from the ADC*. Since the relative address must be a 15 -bit positive increment which is added to P and must work whether the distance is forward or backward, the following method is often used:

ADC COMPL-*+1
or
ADC
BUF-*+5
The regular ADC form used here has an expression in the address field which will always calculate the correct distance. The desired address minus the current \(P\) counter makes a 15 -bit relative distance from \(P\) and the adjustment of +1 or +5 in the example is for a completion or buffer address.
Figure 26 shows incorrect examples of relative addressing. See MMPGM in the mass memory coding section 11.5.7 for more examples. Relative addressing is detailed in Chapter 8 of this manual. Also, the MSOS Reference Manual contains details of using the X bit in all system requests.

Figure 26. Error Examples for Incorrect Addressing in Mass Memory Programs

\begin{tabular}{|c|c|c|}
\hline & & NOTE: \begin{tabular}{l} 
Buffer is at P0003 \\
Completion address is at P001D
\end{tabular} \\
\hline 0016 & WRITE & FWRITE \$FC,*-WROTE-5, *+MSGBUF-5, 10, A, 5, 6, I, X \\
\hline 0016 & P000D 54F4 & \\
\hline 0016 & P000E 0D56 & \\
\hline 0016 & P000F 7FEC & Wrong rel. dist. to compl. \\
\hline & P0010 0000 & \\
\hline 0016 & P0011 18FC & \\
\hline 0016 & P0012 000A & \\
\hline ***** & ***RL********* & \\
\hline \(\sim\) & P0013 0000 & Illegal relocation to buffer \\
\hline 0016 & \(\sim\) WRITE & FWRITE \$FC, *-WROTE-5, *-MSGBUF-5, 10, A, 5, 6, I, X \\
\hline 0016 & P000D 54F4 & \\
\hline 0016 & P000E 0D56 & \\
\hline 0016 & P000F 7FEC & Wrong rel. dist. to compl. (appears backward) \\
\hline & P0010 0000 & \\
\hline 0016 & P0011 18FC & \\
\hline 0016 & P0012 000A & \\
\hline & P0013 000B \(\leftarrow\) & Backward rel. dist. to buffer (appears forward) \\
\hline
\end{tabular}

Problem: Write a runanywhere program.
Given: skeleton of a program which computes an average of 10 positive numbers.
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{3}{*}{} & NAM & AVERAGE \\
\hline & ENT & AVG \\
\hline & BZS & OVFL(1) \\
\hline \multirow[t]{4}{*}{AVG} & 0 & 0 \\
\hline & ENQ & 9 \\
\hline & ENA & 0 \\
\hline & SOV & 0 \\
\hline \multirow[t]{4}{*}{LOOP} & ADD* & X, Q \\
\hline & SNO & TEST-*-1 \\
\hline & RAO* & OVFL \\
\hline & AND & = N\$7FFF \\
\hline \multirow[t]{3}{*}{TEST} & SQZ & AV-*-1 \\
\hline & INQ & -1 \\
\hline & JMP* & LOOP \\
\hline \multirow[t]{6}{*}{AV} & LDQ* & OVFL \\
\hline & ALS & 1 \\
\hline & LRS & 1 \\
\hline & DVI & = N10 \\
\hline & JMP* & (AVG) \\
\hline & END & AVG \\
\hline
\end{tabular}
a. Write a main program, with a buffer with data in it, to call AVG as a subroutine. Set up the proper linkage between the main program and its subroutine. The main program should punch the answer (the average of the data) on binary paper tape.* Be sure the programs work before going further.
b. The programs should be coded in runanywhere form and should not destroy themselves.
c. To check out the runanywhere features of the programs add a move subroutine to move the main program and AVG to a higher core area after they have run once and given one answer. Then control should be transferred to the entry point of the main program at its new address to run it again and see if it gives the same answer.

This will simulate a runanywhere mass memory module being executed in a different core area, and it can be checked out in the background with the protect switch set.

If CONVRT is used, it should not be moved in the move and should be addressed absolutely. This is because it is not runanywhere. Using CONVRT would simulate a mass memory module calling a core resident subroutine which remains at afixed location even though the module runs in different locations.

\subsection*{11.3 REENTRANT CODING}

It is necessary in a real time process environment for many of the programs to be reentrant. This is because the process programs run at different priority levels and may have common subroutines. A reentrant program is one that can be entered at more than one priority level. The program may begin its computations but be stopped (perhaps as a result of a hardware interrupt at a higher level). Then it may be entered again at a higher level (perhaps by being called by the higher level interrupting program). It must do a computation for the higher level calling program. Then it must resume the original computation later without losing any continuity or results. An example of a situation in which a subroutine PGM must be reentrant is as shown on the following page.

\footnotetext{
*The main program could instead call the CONVRT conversion subroutine to convert the hexadecimal answer to ASCII codes, then write it in ASCII on the teletype.
}
11.3

1. Program A runs at Priority 4 and
2. calls PGM (at same priority).
3. PGM is running when
4. an interrupt occurs.
5. Program B begins to run at priority 6 (higher) as a result of the interrupt, and
6. it, too, calls PGM.
7. PGM must run a calculation for program \(B\) and
8. return to program B.
9. Program B must complete and exit. At that time
10. the priority drops back down to 4, and PGM resumes its computation for program A where the interrupt occurred. It must correctly complete its run for A and
11. return to program A. A then can
12. complete and exit. PGM must be reentrant so it can make correct computations and exits for A and B .

\section*{11.3 .1}

\subsection*{11.3.1 Methods of Reentrants}

There are a number of different methods which are used to make programs reentrant. 1700 MSOS provides for reentrant programs by containing a core area called Volatile Storage which any protected program may use. Volatile storage is actually a BSS block in the program VOLA and its size is set up at system initialization time. A program can establish its reentrancy by requesting a temporary area of volatile storage for each run in which to store its temporary results during execution. No locations in the program area can be used for temporary results because they would be destroyed if the program was reentered before it completed execution. Therefore, all data would be either in volatile storage or in the registers. ( \(\mathrm{P}, \mathrm{A}, \mathrm{Q}\) and I would be saved in the interrupt stack if an interrupt occurred.)

The following program can be used as an example and it will be recoded to be reentrant. The addresses of two parameters which are to be added together by the subroutine are passed in A and Q. The answer is to be passed back in A.
\begin{tabular}{llll} 
& NAM & ADD2 & \\
END & ADD2 & \\
& 0 & 0 & \\
& STA* & TEMP & STORE ADDRESSES OF \\
& STQ \(^{*}\) & TEMP+1 & PARAMETERS. \\
& LDA* & (TEMP) & PICK UP PARAM 1 \\
& ADD* & (TEMP+1) & ADD PARAM 2 \\
& JMP* & (ADD2) & RETURN WITH ANSWER \\
& \(\xi\) & & IN A \\
& BSS & TEMP(2) & \\
& END & &
\end{tabular}

The program as it is written above would not be reentrant because its return address and parameter addresses would be lost if the program was reentered before it was finished.

The following is the program coded in reentrant form.


Subroutine ADD2's I register contains volatile addres.
A separate 4-word block of volatile storage will be assigned each time the program is reentered. Since its I register is always saved when an interrupt occurs, the value of I in each run will locate the specific block being used in that run.

Successive blocks allocated will always be to higher priorities and, naturally, release will be in reverse order.
\$1008
\(\$ 1004\)
\(\$ 1000\)


Volatile assigned on 3rd entry; i.e., at priority 6, I register contains \(\$ 1008\)

Volatile assigned on 2nd entry; i.e., at priority 5, I register contains \(\$ 1004\)

Volatile assigned on 1st entry; i.e., at priority 4, I register contains \(\$ 1000\)

Lines 1 through 7 in the example ADD2 program could be the same in any reentrant program consisting of getting volatile storage for that run and saving the return address. Lines 12 through 17 could be the same also, consisting of returning the volatile and exiting. Lines 8 through 11 comprise the program itself. Note that in this case no TEMP's were needed because the parameter addresses in the calling program's \(A\) and \(Q\) registers are contained in volatile locations 1 and 0 and they can be used to access the parameters. The following is a line-by-line description of the reentrant coding for the ADD2 program.
1. The entry point is entered by a RTJ from the calling program.
2. The subroutine must lock out interrupts because the return address which the RTJ stored in the entry point must not be lost. Since the RTJ instruction stores its return address in the jump address and does an RNI at jump address+1 (line 2, the IIN) an interrupt cannot occur and wipe out the return address in ADD2 before the IIN. The IIN must also be in effect before the RTJ to VOLA because VOLA is not reentrant and expects interrupts to be locked out before it is entered.

3,4 Jump to VOLA (through locore location \$BB). Pass a parameter to VOLA requesting four words of volatile storage. A different block will be assigned each time this subroutine is entered, and the address of the block comes to the calling program (ADD2) in I. ADD2 must never destroy its I register because it contains the address of the volatile block. VOLA also saves the calling program's Q, A and I registers in the first three words of the block.

All the registers in ADD2 (including I) will always be safe from an interrupting and reentering program because ADD2's registers would be saved on the interrupt stack.
5. Enable interrupts as soon as possible because it is illegal to lock them out for more than \(50 \mu \mathrm{~s}\) (including the time in VOLA).
6. One free instruction is allowed after the EIN before an interrupt can occur; so the return address is rescued from the entry point -- it will be safe in A. At any time after this point an interrupt can occur and the Interrupt Handler will save the registers.
7. Store the return address in volatile so that the A register can be used in the program.
8. Q still has the address of parameter 2 in it from the calling program so it can be used to get the parameter into \(A\).
9. The address of parameter 1 was passed in A and VOLA put it in the 2nd word. It can be loaded into \(Q\).
10. Parameter 1 is then added into \(A\) using the address in Q. Note in 8 and 10 that the addresses are put in Q. One way of addressing the parameters which would not work is:
\[
\begin{align*}
& \text { LDA- } \\
& \text { ADD- } \tag{I+0}
\end{align*}
\]

It looks like it would work because the addresses are in \(\mathrm{I}+1\) and \(\mathrm{I}+0\) but this would be assembled as \(\$ 100\) and \(\$ F F\) which of course is not where the addresses are. An assembly error would probably occur at the I+1. Another method which would not work is:
\[
\begin{array}{ll}
\text { LDA- } & (\$ 3), \mathrm{I} \\
\text { ADD- } & (\$ 22), \mathrm{I}
\end{array}
\]

Location \(\$ 3\) has a 1 in it to which will be added the contents of \(\$ F F\) (giving I +1 ) and the add would be from \(0+\) the contents of \(\$ F F\) (giving I +0 ). This would get the parameter address in A. Then the ADD would add in the second parameter address.
11. The answer is stored in volatile +1 because that is where VOLR will restore the A register from. Any parameters to be returned in registers must be put in the first three words of volatile.
12. The return address must be picked up out of volatile because volatile is going to be returned and it would be lost.
13. Interrupts are locked out for exiting.
14. The return address is stored in ADD2 because the original \(Q\) is going to replace ADD2's Q.
15. Volatile is returned. VOLR restores the original registers from the first three words of volatile! That is why the answer was put there, to get it in the original A. Also, since volatile is now gone, the return address had to be rescued; and it could not be left in \(Q\) (to exit through \(Q\) ) because ADD2's Q is gone.
16. Enable interrupts.
17. Free instruction to exit.

Incorrect example:
\begin{tabular}{|c|c|c|c|}
\hline line 10 & ADD- & (ZERO), Q & ANSWER IN A. \\
\hline & LDO- & 3, I & RETURN ADDR IN Q \\
\hline & RTJ- & (AVOLR) & RETURN VOLATILE \\
\hline & EIN & & \\
\hline & JMP* & (ZERO), Q & \\
\hline
\end{tabular}

Q now has the original Q in it, not the return address; also the answer in A was clobbered and has the original A in it.

If any other temporary locations were needed by the reentrant program, they would be requested in volatile and would be addressed the same way. For example, if it was desired to move the parameter addresses to volatile +5 and 6 (like TEMP's in non-reentrant program), the NUM in line 4 would be 6 and lines 8 through 12 would be replaced with:
\begin{tabular}{lll} 
LDA- & 1, I & PICK UP PARAM 1 ADDRESS \\
STA- & \(4, I\) & MOVE TO TEMP (I+4) \\
LDQ+ & \(0, I\) & PICK UP PARAM 2 ADDRESS \\
STQ- & \(5, I\) & MOVE TO TEMP+1(I+5) \\
LDQ- & 4, I & GET PARAM 1 ADDRESS IN Q \\
LDA- & (ZERO), Q & GET PARAM 1 \\
LDQ- & 5, I & GET PARAM 2 ADDRESS IN Q \\
ADD- & (ZERO), Q & ADD PARAM 2 TO PARAM 1 \\
STA- & 1, I & STORE ANSWER TO PASS IN A
\end{tabular}
\begin{tabular}{|c|c|}
\hline 5 & address of parameter 2 \\
\hline 4 & address of parameter 1 \\
\hline 3 & return \\
\hline 2 & I \\
\hline 1 & A \\
\hline ( I\()+0\) & Q \\
\hline
\end{tabular}

This example coding (immediately above) is used simply to illustrate how the program can access volatile for its temporary results. Of course, it would be inefficient to code the present example this way because the move and reloading are not necessary. Study all the addressing carefully.
11.3.2 Reentrant Problem, AVG

Following is the AVG program which computes an average. Rewrite the program as a non-destructive and reentrant subroutine. Assume that the calling program passes the number of words in A and the first word address in \(Q\) to the subroutine. The subroutine should pass the average back in A and the remainder in Q. \(\mathrm{Re}-\) member that interrupts may not be inhibited more than \(50 \mu\) s any one time.
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{3}{*}{} & NAM & AVERAGE \\
\hline & ENT & AVG \\
\hline & BZS & OVFL(1) \\
\hline \multirow[t]{4}{*}{AVG} & 0 & 0 \\
\hline & ENQ & 9 \\
\hline & ENA & 0 \\
\hline & SOV & 0 \\
\hline \multirow[t]{4}{*}{LOOP} & ADD* & X, Q \\
\hline & SNO & TEST-*-1 \\
\hline & RAO* & OVFL \\
\hline & AND & =N\$7FFF \\
\hline \multirow[t]{3}{*}{TEST} & SQZ & AV-*-1 \\
\hline & INQ & -1 \\
\hline & JMP* & LOOP \\
\hline \multirow[t]{6}{*}{AV} & LDQ* & OVFL \\
\hline & ALS & 1 \\
\hline & LRS & 1 \\
\hline & DVI & =N10 \\
\hline & JMP* & (AVG) \\
\hline & END & AVG \\
\hline
\end{tabular}

\subsection*{11.4 MSOS REQUESTS MADE BY SYSTEM PROGRAMS}

Remember that all requests to MSOS simply put a desired action (such as a Write or Schedule) on a list (queue) and that the action may or may not be performed (depending on the rules) before control returns to the requestor.

There are special considerations system programs (either core resident or mass memory resident) must make when making requests to the operating system. This is in addition to the considerations and rules jobs must follow.

First, all protected programs must check a request after it is made to see if it was accepted. When control is returned to the requestor beneath the parameter string, Q will be positive if the request was accepted, negative if the request was rejected. For example:


In the above example when control is returned at CKQ, a skip is made to REQOK if, indeed, the request was accepted. Otherwise, (Q negative) a jump is made to REQREJ because the request is rejected. If a request is rejected, the program might either repeat the request at REQREJ, change the priority, or print an error message. Remember that when a job made a request, the system would continually repeat the request until it was accepted, then return control to the program beneath the parameter string. However, all protected programs should check every request in the above fashion since there will be no other indication if a request is rejected.

Even though a bit of \(Q\) is used to indicate acceptance or rejection of a request by the system, if the program were passing a parameter in \(Q\), the full 16 -bit original \(Q\) is still passed intact. Only the upper bit has been changed when control comes back to the requestor.

\subsection*{11.4.1 Schedule}

A schedule request made by a system program would be coded the same as one made by a job except the requestor should check to see that it is accepted. Examples would be:
\begin{tabular}{ll} 
RTJ- & \((\$ F 4)\) \\
RTUM & \(\$ 1205\) \\
NUM & WRITE \\
ADC & OK-*-1 \\
SQP & REJ \\
JMP* & \\
\(\{\) &
\end{tabular}

WRITE is in the scheduling program. It will be executed at priority 5.


MIPRO is external to the scheduling program and will be run at priority 4 . It is core resident and not in the system directory.
\(\xi\).
\(\begin{array}{ll}\text { EXT } & \text { MIRO } \\ \text { RTJ- } & (\$ F 4)\end{array}\)
NOM \(\$ 1204\)
ADC (MIPRO)
SQP OK -*-1
JMP* RE
OK
\{
Here MIPRO is in the system directory and will run at 4. The MIPRO program could be either core resident or mass memory resident. The scheduling program does not have to know where MIPRO is as the system will find it.

There is an important consideration to make when deciding whether to schedule a program with the regular external form or whether to schedule it with the system directory form (having the program in the system directory). If it is undecided whether the scheduled program will be core resident or mass memory resident, use the system directory form as it will work in either case. The same logic would apply to a core resident program which may later be a mass memory program. Using the system directory form simply causes the system to have four more words of core (for the directory entry) and take a few microseconds longer to schedule but this can save miles of recoding.

\subsection*{11.4.1.1 Priorities (Schedule)}

The system program will be concerned with the priorities of the scheduled programs. The software priorities run from 15 (highest) to 0 (lowest). The CP (completion priority) field in the request is the desired priority for the address scheduled. This means that scheduling is actually like jumping to an address and changing the running priority concurrently.

If the priority in the schedule request is lower than or equal to the current running priority of the program making the request, the scheduled program will run after the current program is finished and the priority works down to it. It waits by priority in the scheduler stack with other scheduled programs. This is the way to set up things to be done after the current program exits.

If the scheduled priority is higher than the running priority, a pseudo interrupt occurs immediately and the scheduled program is executed. Then control returns back to the requestor.

Process programs usually run at priorities of 4,5 and 6 . Jobs run at 0 and 1 . Other priorities are usually for the operating system and hardware interrupts.

\subsection*{11.4.1.2 Rejects (Schedule)}

A scheduled request for a core resident system program which is not in the system directory would be rejected if there is no room in the scheduler stack (the queue for waiting scheduled programs) for the request parameters. If the request is for a program which is in the system directory and that program is already threaded on some thread, a reject would occur. This implies that the program has been scheduled (perhaps by some other program) and not yet finished. Parameters for schedule requests for system directory programs are not transferred to the scheduler stack so a reject would not occur as a result of the scheduler stack being full.

At this point it could be noted that relatively minor modifications to the system would be required to allow for a queue of requestors waiting to rerun a desired system directory program (for example, a mass memory program which is already in core). It would even be possible to allow that mass memory program to be reentered by a higher priority interrupting program (in which case it would have to be reentrant).

\subsection*{11.4.2 TIMER Request}

Since TIMER requests are simply delayed scheduler calls, they may be made by system programs with the same considerations as required for scheduler calls.

\subsection*{11.4.3 I/O Requests}

The I/O requests (READ, WRITE, FREAD, FWRITE) must consider priorities when these requests are in protected programs. They must also check to see if the requests were accepted. The actual operation of what the requests do is the same as for jobs.

The following is an FWRITE example:
\begin{tabular}{llll} 
& RTJ- & \((\$ F 4)\) & \\
& NUM & \$0C76 & FWRITE, RP=7, CP=6 \\
& ADC & WROTE & COMPLETION \\
& NUM & 0 & \\
& NUM & \$18FC & ASCII MODE, STD. PRINT DEVICE \\
& NUM & 35 & 35 WORDS \\
& ADC & BUF & BUFFER ADDRESS \\
& SQP & OK-*-1 & \\
& JMP* & REJ & \\
OK & \(\xi\) & \(\xi\) & \\
WROTE & \(\xi\) & \(\xi\) & \\
BUF & BSS & BUF(35) & \\
& END & &
\end{tabular}

\subsection*{11.4.3.1 Priorities (I/O)}

The request priority ( \(\mathrm{RP}=7\) in example) has absolutely nothing to do with the running priority of the program. It is the priority of this request with respect to other requests for a logical unit number. In other words if there are \(\mathrm{RP}=6\) and \(R P=10\) requests waiting to be written on the printer, the \(R P=7\) requests will be threaded in between the 10 and the 6. Each logical unit has a queue of requests waiting for it and the driver will handle them sequentially by priority. When the write actually gets done is a function of the driver (program) priority and its relationship with the priority of the running program. For example, if the teletype driver runs at priority 10 and the program runs at priority 6 , the driver will periodically interrupt the program to do the actual write operation.

The completion priority in the requests ( \(\mathrm{CP}=6\) in example) is related to the running priority of the program. It is like a schedule request for the completion address after the \(I / O\) is finished. In the example, if the running priority is 4 , a pseudo interrupt will occur and the priority will be changed to 6 when the I/O is finished and the completion routine entered.

From the time the request is initiated until the time the I/O is completed, the thread word in the request will be non-zero. Here is an example of a program which runs at priority 4, initiates a request, and loops waiting for the request to be finished.
\begin{tabular}{llll} 
& RTJ- & \(\left(\$ F^{2}\right)\) & \\
& NUM & \$0CE0 & FWRITE, RP=14 \\
& NUM & 0 & NO COMPLETION \\
THREAD & NUM & 0 & THREAD \\
& NUM & \(\$ 0804\) & ASCII, OUT ON TTY \\
& NUM & 35 & \\
& ADC & BUF & \\
& SQP & LOOP-*-1 & REQUEST ACCEPTED \\
& LOOP & JMP* & REQREJ \\
& LDA* & THREAD & \\
& SAZ & COMPL-*-1 & THREAD ZERO YET? \\
& JMP* & *-2 &
\end{tabular}

COMPL
Many programs have been coded this way; and this should not be done. Looping like this at any priority is going to slow down a system by locking out lower priorities. For example, if many process programs were coded this way, they could almost completely lock out job processing (which runs at 0 and 1). It would be much better to code the write with a completion address and jump to the dispatcher to wait for the completion routine to be entered.

It is important to control the priorities in a program which makes a number of I/O requests. Completion routines should be very short and should be at a higher priority than the rest of the program to cause a software interrupt in the program when I/O is complete. Completion priority could be lower than running priority if it is simply desired to check for errors at the end of the program or if it is desired for the programs handling the data to run lower.

If a program is to run at priority 4 and all its I/O completion is to run at priority 5 , it would be necessary for each completion routine to schedule the priority back down to the program priority before initiating the next request.
\begin{tabular}{|c|c|c|c|}
\hline & EXT & REJ, IOERR & \\
\hline &  & ADISP(\$EA) & \\
\hline & RTJ- & (\$F4) & \\
\hline & NUM & \$0875 & FREAD, CP=5 \\
\hline & ADC & COMPRD & COMPLETION \\
\hline & NUM & 0 & \\
\hline & NUM & \$1005 & ASCII, LUN 5=CR \\
\hline & NUM & 40 & 40-WORD BUFFER \\
\hline & ADC & BUF & \\
\hline & SQP & REQOK & \\
\hline & JMP+ & REJ & \\
\hline REQOK & JMP- & (ADISP) & \\
\hline COMPRD & SQP & SCHPRT & PRIORITY HERE IS 5 \\
\hline & RTJ & IOERR & \\
\hline SCHPRT & RTJ & (\$F4) & \\
\hline & NUM & \$1204 & SCHEDULE, DOWN TO 4 \\
\hline & ADC & PRINT & PRINT IN SAME PGM \\
\hline & JMP- & (ADISP) & \\
\hline PRINT & RTJ- & (\$F4) & PRINT NOW AT PRIORITY 4 \\
\hline & NUM & \$0C05 & FWRITE, CP=5 \\
\hline & ADC & COMPPR & \\
\hline & NUM & 0,\$1004, 35 & LUN 4 (TTY), 35 WORDS \\
\hline & ADC & BUF & \\
\hline & \} & & \\
\hline
\end{tabular}
11.4.3.2 Rejects (I/O)

An I/O request could be rejected if the request is already threaded (like if the program tried to start up that write again before it was finished) or if the system tries to schedule the driver and finds the scheduler stack full. (In that case the driver's priority would be lower than the running priority of the program and that is not normal.)

\subsection*{11.4.3.3 System Request Problem, THREAD}

The following example program runs at priority 12 and makes a Write request for the teletypewriter (logical unit 4) at priority 14. Since it has no completion address, it does not jump to the dispatcher to wait for the Write to be finished as control would not return to the program. Instead, it waits for the Write to be finished by looping on the thread word at LOOP. (The thread word was filled when the request was made and becomes zero again only when the driver has finished this request.) The driver runs at priority 10.
\begin{tabular}{llll} 
& RTJ- & (\$F4) & \\
& NUM & \$0CE0 & FWRITE, RP=14 \\
& NUM & 0 & NO COMPLETION \\
THREAD & NUM & 0 & THREAD \\
& NUM & \(\$ 1004\) & ASCII, OUT ON TTY \\
& NUM & 35 & \\
& ADC & BUF & \\
& SQP & LOOP-*-1 & \\
& LOOP & JMP* & REQREJ \\
& LDA* & THREAD & \\
& SAZ & COMPL-*-1 & \\
& JMP* & \(*-2\) &
\end{tabular}

COMPL
When will the write actually be done?

\subsection*{11.4.4 EXIT Requests}

All programs exit to the dispatcher. This is so the dispatcher can pick up the highest priority program waiting to be executed next, whether it is a previously interrupted program or a scheduled program. This is how the priority drops.

The EXIT request made by an unprotected program generates a jump to the dispatcher. A protected program may not use the EXIT request; it must code the jump to the dispatcher:


\subsection*{11.4.5 SPACE and RELEASE}

There are two requests which only protected programs are allowed to make: Space and Release. These requests are used to get, and later release, core in the protected area called allocatable core. Any unprotected program may access this
area and may use the space for anything it desires -- to contain data or programs. The allocatable core area is divided into priority blocks (so that some core will always be available at the highest priorities). The sizes of the blocks at each priority are set up by the systems analysts at system initialization time.

\subsection*{11.4.5.1 SPACE Request}

Here is the format of the SPACE request:
RTJ- (\$F4)
\begin{tabular}{|l|l|l|l|}
\hline 15 & \multicolumn{2}{c|}{9} \\
\hline & RC=10 & 8 & \(R P\) \\
\hline COMPL & \\
\hline \multicolumn{3}{|c|}{ THREAD \(=0\)} \\
\hline Q \\
\hline N WORDS \\
\hline
\end{tabular}

The Macro form for the SPACE request would be:
\[
\text { SPACE } n \text {, compl, } \mathrm{rp}, \mathrm{cp}, \mathrm{X}
\]
\(\underline{\mathrm{RC}}\) is request code 10. Bit 8 is X bit.
RP is priority of the block in which space is desired.
\(\underline{C P}\) is the priority of the completion address.
COMPL is the completion address of where control will go after the space has been gotten.

THREAD is the thread word, zero.
\(\underline{Q}\) is the Q register parameter passed back to the completion routine. Q will contain:
\(\frac{\text { address }}{\text { \$8000 }}\) - if no space gotten, or
that even if the background were swapped out there would still
not be enough core to fill the request.

N WORDS is the number of words of space requested.
The address of the space would also be in core immediately preceding the space block which was acquired.
11.4.5.1


A swap would occur if necessary to get core under the following conditions:
Request priority is greater than 3
Completion priority is greater than 2
Core is not already swapped
No unprotected I/O is going on
The minimum time between swaps is passed
Otherwise, the request for space waits on a queue.
The space request would only be rejected if it was already threaded. (i.e., still involved in a previous operation.)

\subsection*{11.4.5.2 RELEASE Request}

After the program which requested the space is finished using it, it must release the space. This is done with a RELEASE request. The format of the release request is as follows:

RTJ-


The Macro call for RELEASE is:
RELEAS fwa, \(t, x\)
\(\underline{\mathrm{RC}}\) is request code 12; bit 8 is X bit.
't' bit, bit 0 , should be 0 if it is desired for control to return to the program (releasor) after the release is made. The 't' bit is set to 1 if control should go to the dispatcher instead. The release request is the only one which allows this choice of whether to come back to the program beneath the parameter string (as all other requests do) or to go to the dispatcher if this was the last thing to do. The ' \(t\) ' bit will be used in coding mass memory programs.

FWA is the address of the core to be released. It must be the correct address of the block or else no release will occur and there will be no error message. This is to provide flexibility so that a program which was coded to run on mass memory (in a later section) could be changed to be core resident without any changes or reassembly of the program. When it became core resident and tried to release its core, the core simply wouldn't be released.

The release request causes the space to be immediately given to any other space requestor waiting on the space queue before control returns to the releasor (or dispatcher).

An example of a space and release request could be:
\begin{tabular}{|c|c|c|c|c|}
\hline & & \[
\left\{_{\mathrm{RTJ}}\right.
\] & (\$F4) & \\
\hline \multirow[t]{5}{*}{1.} & & NUM & \$1445 & \(\mathrm{RP}=4, \mathrm{CP}=5\) \\
\hline & & ADC & COMPL & COMPLETION ADDRESS \\
\hline & & NUM & 0 & \\
\hline & & NUM & 0 & ADDRESS COMES BACK HERE \\
\hline & & NUM & \$1000 & \$1000 WORDS WANTED \\
\hline \multirow[t]{2}{*}{2.} & & SQM & REJ & REQUEST REJECTED \\
\hline & & JMP- & (ADISP) & WAIT FOR SPACE \\
\hline \multirow[t]{2}{*}{3.} & \multirow[t]{2}{*}{COMPL} & SQP & GOTSP-*-1 & GOT SOME SPACE \\
\hline & & JMP* & NOSPAC & NO SPACE GOTTEN \\
\hline 4. & GOTSP & STQ* & REL+2 & ADDR. OF SPACE IN RELEASE \\
\hline 5. & & \(\{\) & & \\
\hline 6. & \multirow[t]{5}{*}{REL} & RTJ- & (\$F4) & GO RELEASE SPACE \\
\hline 7. & & NUM & \$1800 & \\
\hline 8. & & NUM & 0 & ADDRESS OF SPACE \\
\hline 9. & & \(\{\) & & \\
\hline & & END & & \\
\hline
\end{tabular}
1. Space request, priority 4 block, completion priority 5
2. \(Q\) is checked to see if request was not accepted.
3. Completion address is entered when space is gotten or if there is no space. \(Q\) would be negative if no space was obtained.
4. If space was obtained, \(Q\) contains the address of the block. Here it is stored in the release request. The address could also have been obtained later from word 3 of the space parameter list.
5. Continue in program, using space.
6. Release the space; program is finished using it.
7. 't' bit is not set, so control returns to the program after the release.
8. The address of the block is here; it was placed here after the space was obtained.
9. Continue in program.

Note that the above program is not runanywhere so it must be a core residentsystem program. The completion address in the space request is not relative.

\subsection*{11.5 CODING MASS MEMORY PROGRAMS}

All programs that are to be part of the System Library resident on mass memory must conform to special rules. All of the rules are logical when the inter-relationship of the program and the system is considered. The most important general consideration is to be sure the program gets to do everything it set out to do before it disappears.

\subsection*{11.5.1 Modules in Library}

The programs are stored on mass memory in absolutized form. (The System Initializer put them there.) Each program - or a set of a program and its subroutines together - is called a module and has a name unique to the module. The name must not appear as an entry point anywhere in the system. The name of the module must be in the system directory. Here is an example of two modules on mass memory:

MIPRO
Module

(MIPRO is not an entry point.)
\(\left\{\begin{array}{c}\begin{array}{c}\text { SCAN1 } \\ \text { Program }\end{array} \\ \hline \begin{array}{c}\text { SCAN2 } \\ \text { Subroutine }\end{array} \\ \hline \begin{array}{c}\text { SCAN3 } \\ \text { Subroutine }\end{array} \\ \hline\end{array}\right.\)

MIPRO is the program which handles manual interrupts to the process; the module is made up of the single program. SCAN is a module made up of a user process program SCAN1 and its subroutines SCAN2 and SCAN3. These three programs go together and will always be together as a group when the module is brought into core for execution.

It is possible for a mass memory module to contain a DATA block within it, accessible only to the programs in that module. Any number of modules may contain separate DATA blocks, but there may be only one in each module. Here is an example of the SCAN module if it contained a DATA block:
\begin{tabular}{|l|}
\hline SCAN3 \\
\hline SCAN2 \\
\hline SCAN1 \\
\hline DATA \\
\hline
\end{tabular}

The programs in any module may use system COMMON, which is in highest core.

\subsection*{11.5.2 Allocatable Core}

The area of core that the mass memory programs run in is called allocatable core. It is divided into priority blocks and the highest core area is available to the largest priority programs. A program to be run will be put in the smallest space it will fit in which is available to that priority. Note that this means a program may run at different places in allocatable core at different times. There is no dynamic relocation of the programs in allocatable core so as core spaces are released, they are saved for subsequent programs to be run in.

Time 2

Time 1

area of allocatable core available to priority \(4^{+}\)

In the above example MIPRO may run in different places depending on the space available.

The systems analysts decide what priority area the program will run in (at system initialization time); so a program calling a mass memory program has no control over this.

\subsection*{11.5.3 Scheduling the Mass Memory Program}

When it is desired to bring a mass memory program into core for execution, the calling program schedules it in. An example would be:
\begin{tabular}{ll} 
EXT & MIPRO \\
SCHDLE & \\
(MIPRO) \(, 4,0\)
\end{tabular}

The system program MIPRO is scheduled in, to be executed at priority 4. As in all requests for system programs, MIPRO must be named external and must be in parentheses in the SCHDLE request.

The name MIPRO is the name of the module in the system directory. This request causes the system to obtain space in allocatable core to put the program in (by a SPACE request), then to read it in (by a mass memory READ request), then transfer control to it at its first core location.

The calling program does not have to worry about all this; it simply knows that scheduling it causes the program to come in to core and begin execution. The schedule request would be rejected if the program has already been scheduled (by another caller) and is still in the process of being brought into core. It could not be rejected from the scheduler stack being full because the parameters are not transferred to the stack.

\subsection*{11.5.4 Form of Mass Memory Programs}

All mass memory programs have to be runanywhere, as has already been covered. This is because they are stored on the system library in absolute form and are run at different places in allocatable core, not where they were absolutized.

Mass memory programs do not normally have to be reentrant because a program is usually brought into core each time it is called to be run. Minor modifications to the system would be required to allow a mass memory program which is in core to be reentered by a higher priority interrupting program; in that case it would have to be reentrant.

Figure 27. Maps of Mass Memory Modules and Core Subroutines


\subsection*{11.5.5 Externals to Mass Memory Programs}

Externals in mass memory programs which reference locations which are core resident must be absolute. Externals which reference addresses in other mass memory programs (in the same module) must be relative. There must not be any externals which reference addresses in any other module. This is because one module does not know when another module is in core (or where it is) unless special links are provided to handle it. This means that any subroutine which several modules need would be either core resident or there would be a separate copy in each module that needs it. Another solution would be to put the subroutine in a separate module by itself and let routines needing it schedule it.
11.5.6 Space

Mass memory programs may release their own space. This is a good feature because it means that a program can schedule a mass memory program and then can forget about it after the schedule request has been accepted and exit knowing that the scheduled program will be executed at its priority. The mass memory program could pick up the address of where it is, as its first instruction (i.e.), and store it in the release request which would be the last instruction in the program.
\begin{tabular}{|c|c|c|c|c|}
\hline 1. & \multirow[b]{2}{*}{SCNMSG} & NAM & SCNMSG & \multirow{3}{*}{LDA**-1} \\
\hline 2. & & NUM & \$C8FE & \\
\hline & \multirow{5}{*}{REL} & \[
\mathrm{STA}^{*}
\] & REL+2 & \\
\hline & & RTJ- & (\$F4) & \\
\hline \multirow[t]{3}{*}{3.} & & NUM & \$1801 & RELEASE REQ., TBIT SET \\
\hline & & NUM & 0 & ADDRESS TO BE RELEASED \\
\hline & & END & & \\
\hline
\end{tabular}
core during execution:

1. Note that SCNMSG is not declared as an entry point since it is also the name of the module.
2. Remember that the first word preceding Space in allocatable core obtained by a SPACE request contains the address of where that block of space is. The NUM \(\$ \mathrm{C} 8 \mathrm{FE}\) is to fake out the assembler and cause it to make a code as the first word of the program which will be a LDA* *-1. A LDA* *-1 instruction would not have been assembled properly because it attempts to reference outside of the program area relatively. Also remember that the first word of a mass memory module is executed so the NUM will not be treated as data. So, the \(\$\) C 8 FE gets the address of the space occupied by the program into \(A\).
3. Note that in the release request the ' \(t\) ' bit (bit 0 in the first word of the parameter string) is set to indicate to the system not to return to the program which made the release request after releasing the space. This bit would be necessary for a mass memory program releasing its own core. It makes sense because if control was returned to the program, there isn't any program after the end. Or, even if there was some more program (such as a jump to the dispatcher), it may not be executed. Remember that when a release request is made, the space is allocated to any waiting requests before the return to the requestor. Therefore, the space may have been given away and may infact contain another program or data; a return to the releasing program would cause a mess because it may not be there any more.

If the mass memory module contains several subroutines, the NUM \$C8FE would be the first instruction in the module and the RELEASE would be the last request made in the module.

Mass memory programs should complete their I/O and their calls to any subroutines before exiting. This is because when they release their space and exit, any data buffers or completion addresses in the program may be lost as soon as the release request is made.

\subsection*{11.5.7 Mass Memory Problem, MMPGM}

The following example program contains one error which could cause incorrect results. It is very subtle and difficult to locate.

Assume that the assembly-language coding is runanywhere and correct. Look for an error which can occur during execution. The program runs at priority 4. The driver runs at priority 10 . The completion routine runs at priority 6.


The following is a description of the concepts presented in MMPGM. Note that an entry point MMPGM is declared; therefore, the name of the module must be something other than MMPGM. There are two relative externals, REQREJ and IOERR, which must be subroutines in this same module. There is one absolute external, CORSUB, which must be a core resident subroutine.

P0000 - picks up the address of the core block MMPGM is located in, then stores it in the release request.

P000D - initiates an FWRITE from MSGBUF. \(R P=5\) and \(C P=6\). The \(X\) bit is set so WROTE-*+1 and MSGBUF-*+5 calculate the correct distances from P0Q0E to the completion address WROTE and the buffer MSGBUF and places them in P000F and P0013.
\[
\begin{array}{rr}
000 \mathrm{E} \\
+000 \mathrm{~F}
\end{array} \text { WROTE } \begin{array}{r}
000 \mathrm{E} \\
\hline 001 \mathrm{D} \\
\end{array} \quad \begin{aligned}
& \frac{1}{8 F F} 4 \\
& \\
&
\end{aligned}
\]

P0014 - checks to see if the request was accepted.
P0017 - jumps to execute CORSUB at running priority 4.
P0019 - schedules a program in the system directory, SYSPGM, to be executed at priority 4 after completion of MMPGM. Note that SYSPGM must be named external and that the () causes bit 15 to be set in P001B. The program should have checked \(Q\) to see if the request was accepted.

P001C - the program has now run out of things to do, so it goes to the dispatcher to await the write completion.

P001D - after the write, the completion routine (running at priority 6) checks for errors.

P0020 - the completion routine then releases core. The T bit is set so that after core is released, control will go to the dispatcher instead of returning to the program.

\subsection*{11.6 EXTERNAL REFERENCES AND LINKAGE, SUMMARY}

It is desirable at this point to review the rules regarding externals among the various types of system programs.

Core resident programs can make references to other core resident programs either relatively or absolutely. Since there is a choice, it is probably best to use absolute mode. Then if this program is ever made mass memory resident, its references to low core programs will be correct.

Core resident programs would not make any references to mass memory programs by way of externals. They would schedule the mass memory programs (which would be in the system directory).

Mass memory programs are grouped together in modules. A module may be composed of a single program or several programs. Externals which reference core resident programs must be absolute. Externals which reference other programs in the same module must be relative. Mass memory programs may not reference any programs in another module by externals (they can schedule them in).

A module has a name unique to it which is not an entry point anywhere in the system. This is the name in the system directory. Core resident programs can also be in the directory but only a few usually are. Any program which may at some later date be changed from core resident to mass memory resident (or vice versa) should be in the directory so that it can be scheduled by the system directory schedule request form.

Figure 28. 1700 Core Map


Each "group" of mass memory programs loaded and linked together by one *YM control statement is called a mass memory module and has a name unique to the module.

CHAPTER XII
PERIPHERAL PROGRAMMING - I

\section*{CHAPTER XII - Peripheral Programming I}


TOPIC
PAGE
\begin{tabular}{llr}
12.1 & 1721 Paper Tape Reader & \(12-1\) \\
12.1 .1 & PTR Functions & \(12-1\) \\
12.1 .2 & PTR Status & \(12-3\) \\
12.1 .3 & PTR Example Program & \(12-5\) \\
12.2 & 1723 Paper Tape Punch & \(12-6\) \\
12.2 .1 & PTP Functions & \(12-6\) \\
12.2 .2 & PTP Status & \(12-7\) \\
12.2 .3 & PTP Example Program & \(12-9\) \\
12.3 & 1711 Teletypewriter & \(12-11\) \\
12.3 .1 & TTY Functions & \(12-11\) \\
12.3 .2 & TTY Status & \(12-12\) \\
12.3 .3 & TTY Example Program & \(12-15\) \\
12.4 & 1713 Teletypewriter & \(12-17\) \\
12.4 .1 & 1713 Functions & \(12-18\) \\
12.4 .2 & 1713 Status & \(12-19\) \\
12.4 .3 & 1713 Example Program & \(12-20\) \\
12.5 & 1726/405 Card Reader & \(12-23\) \\
12.5 .1 & CR Functions & \(12-23\) \\
12.5 .2 & CR Status & \(12-25\) \\
12.5 .3 & CR Example Program & \(12-28\) \\
12.6 & 1742 Line Printer & \(12-29\) \\
12.6 .1 & LP Functions & \(12-29\) \\
12.6 .2 & LP Status & \(12-31\) \\
12.6 .3 & Programming the Printer & \(12-31\) \\
12.6 .4 & Example, 1742 Line Printer & \(12-32\) \\
12.7 & 1738/853 Disk & \(12-36\) \\
12.7 .1 & Disk Functions & \(12-40\) \\
12.7 .1 .1 & Director Bits 001 - Director Functions & \(12-40\) \\
12.7 .1 .2 & Director Bits 010 - Sector Record Address & \(12-41\) \\
12.7 .1 .3 & Director Bits 011 - WRITE & \(12-41\) \\
12.7 .1 .4 & Director Bits 100 - READ & \(12-42\) \\
12.7 .1 .5 & Director Bits 101 - COMPARE & \(12-42\) \\
12.7 .1 .6 & Other Director Functions & \(12-42\) \\
12.7 .2 & Disk Status & \(12-42\) \\
12.7 .2 .1 & Director Status & \(12-42\) \\
12.7 .2 .2 & Address Register Status & \(12-43\) \\
12.7 .3 & Disk Sample Programs & \(12-44\) \\
12.7 .3 .1 & Addresses Tag Program & \(12-48\) \\
12.7 .4 & Problem & \\
& &
\end{tabular}
\begin{tabular}{lll}
12.8 & 1751 Drum Controller & \(12-48\) \\
12.8 .1 & Drum Functions & \(12-50\) \\
12.8 .2 & Drum Status & \(12-52\) \\
12.8 .2 .1 & Director Status I & \(12-52\) \\
12.8 .2 .2 & Director Status II & \(12-53\) \\
12.8 .3 & Programming the Drum & \(12-53\) \\
12.8 .4 & Drum Example Program & \(12-55\) \\
12.9 & \(1731 / 601\) Magnetic Tape & \(12-57\) \\
12.9 .1 & D \(=00\) MT Data & \(12-57\) \\
12.9 .2 & MT Functions & \(12-60\) \\
12.9 .2 .1 & D = 01 Control Function & \(12-60\) \\
12.9 .2 .2 & D \(=10\) Unit Select Function & \(12-61\) \\
12.9 .3 & MT Status & \(12-61\) \\
12.9 .3 .1 & D \(=01\) Status I & \(12-61\) \\
12.9 .3 .2 & D \(=10\) Status II & \(12-62\) \\
12.9 .4 & MT Example Programs & \(12-62\) \\
12.9 .4 .1 & MT Example 1 & \(12-62\) \\
12.9 .4 .2 & MT Example 2 - With Error Checks & \(12-63\) \\
12.10 & \(1732 / 608-609\) Magnetic Tape & \(12-66\) \\
12.11 & 1706 Buffer Data Channel & \(12-66\) \\
12.11 .1 & 1706 Functions & \(12-67\) \\
12.11 .2 & Programming the Peripheral Through the 1706 & \(12-68\) \\
12.11 .3 & 1706 Status & \(12-69\) \\
12.11 .4 & Summary of 1706 & \(12-70\) \\
12.11 .5 & 1706 Example Program & \(12-71\)
\end{tabular}

\section*{12. 1 1721 PAPER TAPE READER}

The paper tape reader transcribes data to the lower 8 bits of the A Register at a rate of 350 eight-bit characters per second. The time between frames is 2.857 milliseconds. These times qualify the 1721 to be grouped with the low speed package; equipment number 1, station number 2.

The Q Register will be in the following format when referencing the paper tape reader.


The Q Register will contain either \$00A0 or \$00A1.
\begin{tabular}{lll} 
LDQ & \(=\mathrm{N} \$ 00 \mathrm{~A} 0\) & DATA \\
LDQ & \(=\mathrm{N} \$ 00 \mathrm{~A} 1\) & FUNCTION/STATUS
\end{tabular}

\subsection*{12.1.1 PTR Functions}

The D portion dictates the operation to be performed in conjunction with the INP and OUT instructions.
\[
D=1 \quad \text { FUNCTION }(\text { OUT })
\]

The programmer may issue the functions together with the exception of the clear controller and clear interrupt functions which must be issued separately.


\section*{LDQ}

ENA
\(=\mathrm{N} \$ 00 \mathrm{~A} 1\)
3
\(-1\)

PTR for FUNC
CLR INT, CLR CONT

The remaining functions may be issued jointly.

A


Data Interrupt -
Bit 2 allows the programmer to instruct the 1721 to interrupt the 1700 when the holding register on the 1721 contains a frame of data ready for transfer.

Alarm Interrupt -
Bit 4 permits the paper tape reader to interrupt the computer if one of the following conditions arise:
a) Paper Motion failure
b) Lost data
c) Power off

Start Motion -
Bit 5 starts the paper tape reader moving tape through the read station. Paper will continue to be moved through the read station until the motion is stopped or the reader runs out of paper.

\section*{Stop Motion -}

Bit 6 stops the movement of the paper through the read station. The brakes on the 1721 assure stopping before reaching the next frame.
\begin{tabular}{lll} 
LDQ & =N\$00A1 & PTR for FUNC \\
LDA & =NFUNC & PLACE FUNCTION IN A \\
NOP & & \\
OUT & -1 & INITIATE DESIRED OPERATIONS
\end{tabular}

The logic has been set up, therefore, the programmer needs only to bring the data into the computer.
\(\mathrm{D}=0\) DATA
\begin{tabular}{lll} 
LDQ & =N\$00A0 & PTR FOR DATA \\
NOP & & \\
INF & \(\mathbf{- 1}\) & DATA IN LOW 8 BITS OF A
\end{tabular}
12.1.2 PTR Status

The programmer may monitor the operations of the paper tape reader by taking status.
\(\mathrm{D}=1\) STATUS (INP)
\begin{tabular}{lll} 
LDQ & =N\$00A1 & PTR FOR STATUS \\
NOP & & \\
INP & \(\mathbf{- 1}\) & STATUS IN A
\end{tabular}

The status bits are in the A Register.


Ready (Bit 0): Power is on and paper tape has been loaded into the reader. The preparations have been made known to the logic by pressing the READY switch on the paper tape reader console. The reader becomes Not Ready if a paper motion failure occurs or if the power is turned off.

Busy (Bit 1): The paper tape reader is Busy if a Start Motion command has been issued and no Stop Motion command has followed. Motion stops on a Stop Motion command, a paper motion failure, or if the power is turned off.
Interrupt (Bit 2): An interrupt condition exists. Other status bits must be examined to determine the condition causing this interrupt.

Data (Bit 3): The Data Hold register in the paper tape reader contains an 8-bit frame of data which is ready for transfer to the computer. Start Motion must be set to receive this status. The status drops when the Data Hold register is emptied by transfer to the computer.

Alarm (Bit 5): At least one of the following conditions exists in the paper tape reader: (1) paper motion failure (bit A9), (2) lost data (bit A6), or (3) power off (bit A10 is \({ }^{\prime} 0^{\prime}\) ).

Lost Data (Bit 6): When in interrupt on Data mode, paper motion continues after the Data Hold register is full. If the data is not transferred to the computer before the next frame appears, a lost data status occurs to show a frame has been passed. The time between frames is 2.857 milliseconds. The status drops when a clear controller command is sent. Lost data stops tape motion.

Protected (Bit 7): The PROGRAM PROTECT switch is on. This switch on the paper tape reader works in conjunction with the PROGRAM PROTECT switch on the computer. If the switch on the computer is off and the PROGRAM PROTECT switch of the peripheral device is on, no action is taken but the status bit is set to indicate the switch is on. If the switch on the computer is set, all rules of program protection apply. The paper tape reader in this condition only accepts protected instructions.

Existence Code (Bit 8): The paper tape reader is attached. If the bit is a ' 1 ', the reader is missing from the particular computer system.

Paper Motion Failure (Bit 9): No change in the feed hole circuit has occurred for 40 milliseconds while trying to read. The paper motion failure causes the reader to become Not Ready; it can only be made ready by pushing the READY switch or by a Clear Controller command. It is considered an illegal operation to send any other function code to the reader or a read command until the READY switch has been pressed or a Clear Controller has been issued.

Power On (Bit 10): Power to the reader is on. If this bit is a ' 0 ', power is off.

\subsection*{12.1.3 Example}

The following is a test program for the 1721 paper tape reader. It inputs data, beginning with the first nonzero frame, until a zero word is encountered, at which time data input stops. The data is stored in the consecutive locations beginning after the end of the program.

The controller should be cleared from the console before the program begins, as the clear controller function cannot be sentwith the start motion function at line 4. The stop switch should be set so the program will stop after reading the tape. After it stops, if the switch is set to RUN, the tape which was just read will execute (assuming it contained an absolutized program).
\[
\begin{gathered}
1721 \text { PTR - AUG '68 } \\
\text { USDA }
\end{gathered}
\]

\section*{*CLEAR CONTROLLER FROM CONSOLE - CANNOT START MOTION \& CLEAR CONTROLLER IN SAME FUNCTION}

The following is a test routine for the 1711 teletype. It outputs an 11 -word message from the buffer GET. The controller is cleared in a separate function before a new function is selected. Write mode is selected because Read mode is in effect after the clear controller function.
\begin{tabular}{|c|c|c|c|}
\hline -0001 & NAM & \multicolumn{2}{|l|}{BOOTSTRAP} \\
\hline 0002 & ENT & START & \\
\hline 0003 P0000 E000 START & LDO & =N\$A1 & PTR DIR FUNC \\
\hline P0001 00Al & & & \\
\hline -0004 P0002 0020 & ENA & 820 & START MOTION \\
\hline 0005 P 0003 03FE & OUT & -1 & \multirow[b]{2}{*}{SET TOREAD} \\
\hline 0006 POOO4 OUJFE & INO & -1 & \\
\hline 0007 P0005 0800 & NOP & & \multirow[b]{2}{*}{INPUT LEADER} \\
\hline 0008 P0006 U2FE LOADI & INP & -1 & \\
\hline 0009 P0007 0113 & SAN & 3 & \\
\hline -010 P0008 18F0 & IMP* & L0ADI & \\
\hline 0011 P0009 0B00 & NOP & & \multirow[t]{2}{*}{} \\
\hline -012 P0004 02FE LOAD2 & INP & -1 & \\
\hline 0013 P000B 0FC8 & ALS & 8 & \multirow[t]{2}{*}{SHIFT TO PACK} \\
\hline -014-POOOC 0800 & NOP & & \\
\hline 0015 P0000 02FE & INP & -1 & \multirow[t]{2}{*}{INPUT NEXT FRAME STORE WORD} \\
\hline -0016-P000E 6004 & STAF & (ADORES) & \\
\hline 0017 P000F 0103 & SAZ & EXIT-*-1 & \multirow[t]{2}{*}{EXIT ON ZERO WORD} \\
\hline -0018 P0010-[2802 & RAO* & ADDRES & \\
\hline 0019 P0011 18F8 & JMP* & LOAD2 & \multirow[t]{2}{*}{GO GET NEXT WORD
LOAD AT P0014} \\
\hline -0020 P0012 0014 P ADORES & ADC & * +2 & \\
\hline 0021 P0013 0000 EXIT & NUM & \$0 & ZERO FOR SLS \\
\hline 0022 & END & START & \\
\hline
\end{tabular}

12.2
12.2 1723 PAPER TAPE PUNCH

The punch is grouped with Control Data's low speed package. The punch is a character device. It accepts the lower 8 bits of the A Register as data. These 8 bits may be ASCII codes or binary.

The punch is addressed as Equipment 1, Station 4.

\begin{tabular}{lll} 
LDQ & \(=N \$ 00 \mathrm{C} 0\) & PTP, DATA \\
LDQ & \(=N \$ 00 C 1\) & PTP, FUNC/STATUS
\end{tabular}

\subsection*{12.2.1 PTP Functions}

The programmer may direct the operations and interrupt selections of the Punch via the Director function. The clear interrupt and clear controller function may be issued together but should not be issued with the other functions.


The remaining functions may be issued together.


\subsection*{12.2.2 PTP Status}

The programmer may status the Paper Tape Punch by setting the Director bit to a ' 1 ' and issuing an INP instruction.


Ready (Bit 0): The paper tape punch is Ready when its power is on, tape has been loaded, and the READY switch on the station console has been pressed. The punch becomes NOT READY if tape break occurs or if power is turned off.
Busy (Bit 1): The punch is Busy if a Start Motion is in effect or until the punch has finished processing the data in the Data Hold register.

Interrupt (Bit 2): An interrupt condition exists. Other bits can be monitored to determine if one or more of the selected interrupts has occurred.
Data (Bit 3): The 8 bits of data in the Data Hold register of the punch have been punched and the new data may be received from the computer. The data status drops when a transfer from the computer is made.
Alarm (Bit 5): This status indicates that one of the following conditions has arisen:
a. Tape Break
b. Power off
c. Tape low

The status drops when the condition is corrected.
Protected (Bit 7): The PROGRAM PROTECT switch on the peripheral equipment is set. The status bit only indicates that the switch is set; it does not show if a program protect violation occurred. If the PROGRAM PROTECT switch on the computer is on, the punch does not accept commands which are not protected. All rules of program protection apply.

Existence Code (Bit 8): A zero setting acknowledges that the paper tape punch is attached. If the bit is a ' 1 ', the punch is missing from the particular computer system.

Tape Break (Bit 9): The tape break status bit is set if the punch supply tape has broken or run out and approximately 2 inches of tape remain. - If the tape supply low bit is ignored, it results eventually in the Tape Break condition as the supply of tape is exhausted. The Tape Break condition causes the punch to become Not Ready. It can only be made Ready by loading paper tape and pressing the READY switch. However, it is still able to receive the Clear Controller and Clear Interrupts function codes so that the Interrupt signal (if Interrupt on Alarm was selected) can be dropped. It is considered an illegal operation to send any other function code or a Write signal until the READY switch has been pressed.

Power On (Bit 10): The power to the punch is on. If this bit is not a ' 1 ', the power is off and an Alarm interrupt may be generated.

Tape Supply Low (Bit 11): The available supply of tape remaining to be punched is limited.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 0001 & & & & NAM & PUNCH & \\
\hline 0002 & & & & ENT & START & \\
\hline 0003 & P0000 & 0019 & & BZS & \(\mathrm{AA}(25) \leftarrow\) & SET BUFFER TO \({ }^{1}\) 'S \\
\hline 0004 & & 001A & P & EQU & \(\mathrm{BB}(\mathrm{AA}+25)\) & FROM CONSOLE \\
\hline 0005 & & 00EA & & EQU & ADISP(\$FA) & NOTE THAT 26 WORDS WILL \\
\hline 0006 & & 00 C 1 & & EQU & PUNCH (\$00C1) & BE OUTPUT, NOT 25 \\
\hline 0007 & & & & EXT & ERROR, DISP & \\
\hline 0008 & P0019 & 0002 & & BSS & TEMP (2) & RESERVED FOR BLOCK SIZE \\
\hline 0009 & P0018 & 0001 & & BZS & CKS(1) & \\
\hline 0010 & P001C & C000 & START & LDA & =XAA & FWA \\
\hline & P001D & 0000 & P & & & \\
\hline 0011 & P001E & 9000 & & SUB & = XBB & LWA \\
\hline & P001F & 001A & P & & & \\
\hline 0012 & P0020 & 0113 & & SAN & OK-*-1 & IF UNEQUAL, ALL IS FINE \\
\hline 0013 & P0021 & 1400 & X & JMP+ & ERROR & CONTAINS SIZE OF BLOCK \\
\hline & P0022 & 7FFF & X & & & \\
\hline 0014 & P0023 & 0B00 & & NOP & & \\
\hline 0015 & P0024 & 68F5 & OK & STA* & TEMP+1 & BLOCK SIZE COMPL \\
\hline 0016 & P0025 & 0864 & & TCA & A & COMPLEMENT BLOCK SIZE \\
\hline 0017 & P0026 & 68์F2 & & STA* & TEMP & BLOCK SIZE A \\
\hline 0018 & P0027 & C000 & & LDA & =X\$7FFF-50 & \\
\hline & P0028 & 7FCD & & & & \\
\hline 0019 & P0029 & 60FF & & STA- & I & I EQUALS COUNTER FOR LEADER \\
\hline 0020 & P002A & E000 & & LDQ. & = XPUNCH & PREPARE PUNCH TO RECEIV \\
\hline & P002B & 00C1 & & & & \\
\hline 0021 & P002C & 0A01 & & ENA & +1 & CLEAR CONTROLLER \\
\hline 0022 & P002D & 03FE & & OUT & -1 & \\
\hline 0023 & P002E & 0A20 & & ENA & \$20 & \\
\hline 0024 & P002F & 03FE & & OUT & -1 & \\
\hline 0025 & P0030 & 0DFE & & INQ & -1 & PREPARE PUNCH FOR DATA \\
\hline 0026 & P0031 & 0844 & & CLR & A & \\
\hline 0027 & P0032 & 03FE & LOOP1 & OUT & -1 & JUMP ON SELF UNTIL OUT \\
\hline 0028 & P0033 & D0FF & & RAO- & I & UPDATE LEADER COUNT \\
\hline 0029 & P0034 & 01A1 & & SOV & NEXT-*-1 & WHEN I=8000, 50 BLANKS \\
\hline 0030 & P0035 & 18FC & & JMP* & LOOP1 & KEEP OUTPUTTING BLANK L \\
\hline 0031 & P0036 & C8E3 & NEXT & LDA* & TEMP+1 & COMPLEMENT OF BLOCK SIZE- \\
\hline 0032 & P0037 & 0FC8 & & ALS & 8 & HIGH ORDER BITS PUNCHED FIRST \\
\hline 0033 & P0038 & 0B00 & & NOP & & \\
\hline 0034 & P0039 & 03 FE & & OUT & -1 & \\
\hline 0035 & P003A & 0FC8 & & ALS & 8 & LOW ORDER BITS SECOND \\
\hline 0036 & P003B & 0B00 & & NOP & & \\
\hline 0037 & P003C & 03FE & & OUT & -1 & SIZE OF BLOCK NOW ON TAPE \\
\hline 0038 & P003D & 0844 & & CLR & A & \\
\hline 0039 & P003E & 60FF & & STA- & I & ZERO OUT THE INDEX I \\
\hline 0040 & P003F & C500 & LOOP2 & LDA+ & AA, I & PLACE FIRST WORD OF DATA IN \\
\hline & P0040 & 0000 & P & & & \\
\hline 0041 & P0041 & 88D9 & & \{ ADD* & CKS & CHECKSUM \\
\hline 0042 & P0042 & 68D8 & & \{STA* & CKS & \\
\hline
\end{tabular}
12.2 .3


\subsection*{12.31711 TELETYPEWRITER}

The 1711 Teletype may send and receive information. The data transmission to or from the 1711 takes 100 milliseconds.

The Teletype is one of three devices composing the low speed package which is always Equipment Number 1. All interrupts generated by the teletype shall be processed via line 1 interrupts.

The Q Register will contain \(\$ 0091\) or \(\$ 0090\) when communicating with the teletype. Break this word down into Binary, and we have Equipment 1, Station 1.


The D portion denotes the transfer of data when set to zero. All data transmissions will be to and from the lower 8 bits of the A Register. The characters will be transferred in ASCII codes, one character at a time. The directional flow of the data will be governed by the INP and OUT instructions.
\begin{tabular}{lll} 
LDQ & \(=\) N \(\$ 0090\) & TTY FOR DATA \\
NOP & & \\
INP & \(\mathbf{- 1}\) & READ DATA INTO A \\
LDQ & \(=\) N \(\$ 0090\) & TTY FOR DATA \\
LDA & BUF & PUT DATA IN A \\
NOP & & \\
OUT & \(\mathbf{- 1}\) & WRITE DATA ON TTY
\end{tabular}

\subsection*{12.3.1 TTY Functions}

The D portion indicates a function or a status when set to a 1. A function is indicated by issuing an OUT instruction with A preset to the function.


The clear controller and clear interrupt functions must be sent to the teletype prior to selecting other functions.

(EOT Key)
The 1711 provides the capability of selecting three interrupts; DATA, ALARM, and END OF TRANSMISSION (EOT). The DATA interrupt will occur when the teletype is prepared to send or receive data. The ALARM interrupt will be generated if data has been lost or if the teletype goes from READY to NOT READY. The END OF TRANSMISSION interrupt will occur whenever the EOT key on the console of the teletype has been pressed. None of these conditions will generate an interrupt unless the programmer has selected them.

The motor will be started on the 1711 by an output of a dummy character - to the teletype.

\subsection*{12.3.2 TTY Status}

Status will be sent to the A Register from the teletype with an INP instruction.
\begin{tabular}{lll} 
LDQ & \(=\) N \(\$ 0091\) & TTY FOR STATUS OR FUNC \\
NOP & & \\
INP & -1 & INPUT STATUS TO A
\end{tabular}

The A Register will contain the status and the programmer may examine it to determine the next procedure he wishes to follow.


Ready (A0 is 1): If this bit is set in the A Register, the Power switch on the console of the teletypewriter is in the ON-LINE position and the motor is on.

Busy (A1 is 1): If this bit is set, one or more of the following conditions exist:
a) The controller is in Read mode and is in the process of receiving a character from the teletypewriter or the Data Hold register contains data for transfer to the computer. The Busy status drops upon completion of the
transfer to the computer if data has not been lost. If data has been lost, the controller requires 200 milliseconds to stop the teletypewriter and remains Busy all this time.
b) Write mode and the Data Hold register contains data and is in the process of transferring it to the teletypewriter. Busy drops upon completion of the transfer.
c) Either mode and the controller is in the process of starting the motor in the teletypewriter. In Write mode output of a character starts the motor and this character is lost. In Read mode, the BREAK key must be pressed to start the motor.
Interrupt (A2 is 1): An interrupt condition exists. Other bits must be monitored to determine the condition causing this interrupt.

Data (A3 is 1): An interrupt is generated and this status bit is a 1 under the following conditions:
a) Read mode and the Data Hold register contains data for transfer to the computer. The status drops upon completion of a Read.
b) Write mode and the controller is ready to accept another Write from the computer. The status drops upon completion of the Write.
End of Transmission (A4 is 1): The Data Hold register contains the End of Transmission code. This code is generated by pressing the EOT key on the keyboard of the teletypewriter. The end of transmission status drops upon the completion of the next Write or Read.
Alarm (A5 is 1): The teletypewriter is not in a Ready state or has lost data.
Lost Data (A6 is 1): The controller was not serviced by the computer before a new character was sent by the teletypewriter. The keyboard and tape transmitter are locked out. The status bit indicates a Lost Data condition, and a Busy status indicates that the process of stopping the teletypewriter is in progress. Data held in the Data Hold register is not disturbed, but the incoming data is ignored. The lost data status can be cleared by a Clear Controller or a Select Write Mode command. These two functions are rejected while the controller is stopping the teletypewriter. The Select Write mode command must be preceded by a Read operation to clear the Data Hold register. After the teletypewriter has stopped, the computer may do an Output operation to notify the controller of the Error condition.
Read Mode (A9 is 1): If this bit is a 1, the controller is conditioned for an Input operation from the teletypewriter. Read mode is automatically in effect after a clear controller function has been issued.

Motor On (A10 is 1): The motor of the teletypewriter is on. The presence of this bit indicates that the teletypewriter motor is on and up to speed.
a) Write mode: Motor starts with the output of a character. Two-second delay occurs between output of the character and this status bit being set to allow the motor to get up to speed.
b) Read mode: Press the BREAK key to turn on the motor. Two-second delay also occurs between the action of the BREAK key and the status bit being set to allow the motor to get up to speed.

Manual Interrupt (A11 is 1): The manual interrupt button on the teletype has been pressed.

Example:
The following is a test routine for the 1711 teletype. It outputs an 11-word message from the buffer GET. The controller is cleared in a separate function before a new function is selected. Write mode is selected because Read mode is in effect after the clear controller function.

\subsection*{12.3.3 TTY Example Program}
\begin{tabular}{|c|c|c|c|c|}
\hline -0001 & & NAM & \multicolumn{2}{|l|}{TYPE OUT} \\
\hline 0002 P 0000504 C & GET & ALF & 11,PLEASE & INPUT YOUR CODE \\
\hline P0001 4541 & & & & \\
\hline P0002 5345 & & & & Message \\
\hline 20003-2049 & & & & \\
\hline P0004 4F50 & & & & \\
\hline 00005-5554 & & & & \\
\hline P0006 2059 & & & & \\
\hline P0007 4F55 & & & & \\
\hline P0008 5220 & & & & \\
\hline P0009 4 34F & & & & \\
\hline P000A 4445 & & & & \\
\hline -0003 P0008 0844 & & CLR & A & \\
\hline 0004 PO 00 C 60FF & & STA- & I & \\
\hline \(-0005 \mathrm{P} 0000 \mathrm{EO} 00\) & & 100 & -N\$0091 & TTY DIR FUNC \\
\hline P000E 0091 & & & & \\
\hline -0006-P000F 0n03 & & ENA & \$3 & CLR CONTR_\&_INT \\
\hline \(0007 \mathrm{POO10} 03 \mathrm{FE}\) & & OUT & -1 & \\
\hline -0008 P0011 8000 & & LDA & \(=N \$ 100\) & WRITE MODE \\
\hline P0012 0100 & & & & \\
\hline \(-0009 \mathrm{PO} 013-0800\) & & NOP & & \\
\hline \(0010 \mathrm{POO14}\) O3FE & & OUT & -1 & \\
\hline -0011 OOO15-00FE & & INQ & -1 & WRITE DATA FUNG \\
\hline 0012 P0016 0BO0 & & NOP & & \\
\hline -0013 P0017 03FE & & OUT & -1 & SEND DUMMY CHAR \\
\hline 0014 POO18 CYE 7 & LOOP & LDA** & GET, I & OUTPUT DATA \\
\hline -0015 P0019 0F68 & & ALS & 8 & \\
\hline 0016 POOLA 0800 & & NOP & & \\
\hline 0017 POO1B O3FE & & QUT & -1 & \\
\hline 0018 POOIC OFCB & & ALS & 8 & \\
\hline \(0019 \mathrm{POO10} 0800\) & & NOP & & \\
\hline 0020 P001E O3FE & & OUT & -1 & \\
\hline 0021 POOIF DOFF & & RAO- & I & \\
\hline 0022 P0020 COFF & & LDA- & I & \\
\hline 0023 P0021 09F4 & & INA & -11 & \\
\hline 0024 P0022 10101 & & SAZ & DONE-*-1 & \\
\hline 0025 P0023 18F4 & & JMP * & LOOP & \\
\hline 0026 P 00240000 & DUNE & 0 & 0 & \\
\hline -0027 & & END & & \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
I OOFF GET UOOOP LOOP 0018P DONE 0024P
12.3 .3

Typewriter Printout
```

PP
*
MI
*K, I5
J
*P
J
*ASSEM
L,03 FAILED 01
ACTION
CU
L,03 FAILED 01
ACTION
CU
L, 03 FAILED 01
ACTION
CU
J
*P
J
*L, 8
J
PLEASE INPUT YOUR CODE

```

\subsection*{12.41713 TELETYPEWRITER}

The 1713 is composed of a keyboard, printer, paper tape reader, and a paper tape punch, each accessible by the computer. The 1713 is grouped with the low speed package, equipment number 1, station number 1. The \(Q\) Register will be in the following format when referencing the 1713.

\begin{tabular}{lll} 
LDQ & \(=N \$ 0090\) & SEL TTY, DATA \\
LDQ & \(=N \$ 0091\) & SEL TTY, STATUS OR FUNCTION
\end{tabular}

The programmer has the option of selecting the reader, punch, printer or keyboard. All four units may be used together or separately. The selection is made by setting an appropriate bit in the function word.


Bit \(14 \longrightarrow\) Connects the punch to the controller leaving the keyboard and reader inactive.
Bit \(13 \rightarrow\) Connects the reader only to the controller.
Bit \(12 \longrightarrow\) Connects the page printer and reader to the controller. The keyboard and punch are connected together as an off-line tape preparation device. Read operations transfer information from the paper tape reader to the controller and the page printer. Write operations transfer information to the page printer. Simultaneously, a new tape can be prepared from keyboard entries.

Bit \(11 \rightarrow\) Connects the keyboard, page printer, reader and punch to the controller. A character struck on the keyboard or sent from the reader is printed, punched and transmitted. A character sent to the 1713 is printed and punched.

Bit \(10 \rightarrow\) Connects the keyboard and printer to the controller which act as a send/receive page printer. The paper tape units are inactive in this mode.
12.4

The 1713 accepts the lower eight bits of the A Register as data and sends eight bits of data to the A Register. All codes going to the page printer must be eight bit ASCII codes. The data transfer rate is 100 milliseconds per character.

\subsection*{12.4.1 1713 Functions}

Prior to selecting a mode, the controller and interrupts may be cleared by issuing a function to the 1713.
A

\begin{tabular}{lll} 
LDQ & \(=\) N\$91 & SEL TTY, FUNCTION \\
ENA & \(\$ 3\) & CLR CONT \& CLR INT \\
OUT & -1 &
\end{tabular}

Interrupts may be selected by setting the following bits.


Bit \(2 \longrightarrow\) Allows the 1713 to interrupt the computer whenever the holding register is ready to send or receive data.

Bit \(3 \longrightarrow\) Notifies the 1713 to interrupt the computer whenever an operation is completed.

Bit \(4 \longrightarrow\) Provides for an interrupt whenever an alarm condition arises. Alarm conditions:
1. 1713 becomes NOT READY
2. LOST DATA
3. Out of Tape
\begin{tabular}{lll} 
LDQ & \(=N \$ 91\) & SEL TTY, FUNCTION \\
LDA & \(=N \$ 1 \mathrm{C}\) & INT ON DATA, ALARM, EOP \\
NOP & & \\
OUT & \(\mathbf{- 1}\) &
\end{tabular}

The operating mode, READ or WRITE, is selected by setting a bit in the function word.


When running in Tape-To-Tape Send Mode, the program must issue a START TAPE MOTION function. When reading data from the reader a start motion function must be issued after each character.


All of the functions mav be is sued together with the exception of the clear controller and clear interrupt functions which must be issued separately.

\subsection*{12.4.2 1713 Status}

Status may be taken on the 1713 at any time.
\begin{tabular}{lll} 
LDQ & \(=N \$ 91\) & SEL TTY, STATUS \\
NOP & & \\
INP & -1 & STATUS IN A
\end{tabular}

A


When the corresponding bit is a 1 , the condition exists.
READY \(\longrightarrow\)\begin{tabular}{l} 
The 1713 is capable of performing operations and ac- \\
cepting functions. \\
The 1713 is in the process of performing an operation. \\
An interrupt has been generated. \\
The holding register in the 1713 is prepared to send or \\
receive data.
\end{tabular}
12.4.3 Example Program, 1713 TTY

The following program generates 10 frames of data in the A Register and punches them on paper tape. It then stops and waits for the tape to be put in the reader. It reads 20 frames and stores them in a buffer. Program read can be checked by sweeping the buffer.

The STOP Switch should be set before the program is run.
\begin{tabular}{|c|c|c|c|c|c|}
\hline -0001 & & \multicolumn{2}{|r|}{NAM} & \multicolumn{2}{|l|}{PT1713} \\
\hline 0002 & & & ENT & \multicolumn{2}{|l|}{PT1713} \\
\hline -0003 & P0000-0000 & PT1713 & 0 & 0 & \multirow{3}{*}{TTY, FUNC/STATUS} \\
\hline \multirow[t]{2}{*}{0004} & P0001 E000 & & LDQ & \multirow[t]{2}{*}{=N\$91} & \\
\hline & P0002-0041 & & & & \\
\hline 0005 & P0003 0403 & \multicolumn{2}{|r|}{ENA} & \$3 & \multirow[t]{2}{*}{CLR CONTR, CLR INT} \\
\hline -0006 & P0004-03FE & \multicolumn{2}{|r|}{OUT} & -1 & \\
\hline 0007 & P0005 n2FE & & INP & -1 & INP STATUS \\
\hline -0008 & POONO OFCF & & ALS & 15 & READY BIT \\
\hline 0009 & P0007 0131 & & SAM & 1 & \multirow[t]{2}{*}{SKIP WHEN READY GO WAIT TIEL READY} \\
\hline -0010 & P0008 L8FC & & JMP* & \multirow[t]{3}{*}{\[
=N \$ 4120
\]} & \\
\hline 0011 & P0009 C000 & & LDA & & \multirow[t]{2}{*}{TTR, WRITE, START MOTION} \\
\hline & P0004 4120 & & & & \\
\hline 0012 & P000B 0B00 & \multicolumn{4}{|c|}{NOP} \\
\hline -013 & POOOC U3FE & & OUT & \multicolumn{2}{|l|}{\(-1\)} \\
\hline 0014 & P0000 ODFE & & INQ & -1 & \multirow[t]{2}{*}{PREPARE TO SEND DATA GO OUTPUT LEADER} \\
\hline 0015 & POOOE 5841 & & RTJ妥 & LFADER & \\
\hline 0016 & POOOF OA0F & \multirow[t]{2}{*}{WRITE} & ENA & \$F & \multirow[t]{2}{*}{DATA \(\$ \mathrm{~F}\) IN A OUTPUT DATA} \\
\hline 0017 & P0010 03FE & & OUT & -1 & \\
\hline 0018 & Pooll D0FF & & RAO- & \multicolumn{2}{|l|}{I} \\
\hline 0019 & P0012 Cl00 & & LOA & \multirow[t]{2}{*}{\(=\mathrm{N}-10 \cdot \mathrm{I}\)} & 10 FRAMES \\
\hline & P0013 FFF5 & & & & \\
\hline 0020 & P0014 0101 & & SAZ & \multicolumn{2}{|l|}{1} \\
\hline 0021 & P0015 18F9 & & JMP \({ }^{\text {\% }}\) & WRITE & \multirow[b]{2}{*}{GO OUTPUT TRAILER} \\
\hline 0022 & P0016 5839 & & RTJ; & LEADER & \\
\hline 0023 & P0017 0000 & STOP & SLS & 0 & \\
\hline -0024 & P0018 0001 & & INQ & 1 & PREPARE FOR FUNGTION \\
\hline 0025 & P0019 0A01 & & ENA & 1 & \multirow[t]{2}{*}{CLEAR CONTROLLER} \\
\hline 0026 & POOLA U3FF & & OUT & -1 & \\
\hline 0027 & P001B g2FE & & INP & -1 & \multirow[t]{2}{*}{INPUT STATUS READY BIT} \\
\hline 0028 & POOLC OFCF & & ALS & 15 & \\
\hline 0029 & P001D 0131 & & SAM & 1 & \multirow[t]{2}{*}{SKIP WHEN READY GO WAIT UNTIL READY} \\
\hline 0030 & P001F I8FC & & JMP* & *-3 & \\
\hline 0031 & P001F C000 & \multirow[t]{2}{*}{SEL} & \multirow[t]{2}{*}{LDA} & \multirow[t]{2}{*}{\(=\mathrm{N} \$ 2000\)} & \multirow[t]{2}{*}{TTS MODE} \\
\hline & P0020 2000 & & & & \\
\hline 0032 & P0021 0800 & & NOP & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{-1}} \\
\hline 0033 & P0022 03FE & & OUT & & \\
\hline 0034 & P0023 UA20 & \multirow[t]{2}{*}{MOTION} & ENA & \$20 & \multirow[t]{2}{*}{START MOTION} \\
\hline 0035 & P0024 03FE & & OUT & -1 & \\
\hline 0036 & P0025 00FE & & INQ & \multirow[t]{2}{*}{-1} & \multirow[t]{2}{*}{PREPARE FOR DATA} \\
\hline 0037 & P0026 0800 & & NOP & & \\
\hline 0038 & P0027 02FE & \multirow[t]{2}{*}{LDR} & INP & \multirow[t]{2}{*}{\[
\begin{aligned}
& -1 \\
& \text { STORE }-x-1
\end{aligned}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
INPUT DATA \\
STORE WHEN DATA COMES
\end{tabular}} \\
\hline 0039 & P0028 0118 & & SAN & & \\
\hline 0040 & P0029 0001 & & INQ & 1 & \multirow[b]{2}{*}{GO WAIT FOR DATA} \\
\hline 0041 & P002A 1854 & \multirow{3}{*}{READ} & JMP* & SEL & \\
\hline 0042 & P002B C000 & & \multirow[t]{2}{*}{LDA} & \multirow[t]{2}{*}{=N\$2000} & \multirow[t]{2}{*}{TTS MODE} \\
\hline & P002C 2000 & & & & \\
\hline 0043 & P002D 0001 & & INQ & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{FUNCTION} \\
\hline 0044 & P002E UBOO & & NOP & & \\
\hline 0045 & P002F 03FE & & OUT & -1 & \multirow[b]{2}{*}{START TAPE MOTION} \\
\hline 0046 & P0030 0a20 & & ENA & \$20 & \\
\hline 0047 & P0031 03FE & & OUT & -1 & \multirow[t]{2}{*}{DATA} \\
\hline 0048 & P0032 ODFE & & INQ & -1 & \\
\hline 0049 & P0033 02FE & & INP & -1 & INPUT DATA \\
\hline 0050 & P0034 6907 & STORE & STA* & BUF,I & STORE DATA \\
\hline
\end{tabular}

\section*{12.4 .3}
\begin{tabular}{|c|c|c|c|c|}
\hline -0051-P0035-00FF & & RAO)- & I & \\
\hline 0052 Pu036 C100 & & LDA & \(=\mathrm{N}-20, \mathrm{I}\) & 20 FRAMES \\
\hline POO31 FFEB & & & & \\
\hline 0053 P0038 0101 & & SAZ & FINI-*-1 & \\
\hline 0054 P0034 13F1 & & dmp & READ & \\
\hline 0055 P003A 0000 & FINI & SLS & 0 & STOP AFTER READING \\
\hline -0056 P0038 00014 & BUF & BZS & BUF (20) & SWEEP BUFFER TO CHECK \\
\hline 0057 P004F 0000 & LEADER & 0 & 0 & WRITE LEADER OR TRAILER \\
\hline -0058-P0050-6000 & & LDA & \(=x-50\) & \\
\hline P0051 7FCD & & & & \\
\hline -0050 P0052 S0FF & & STA- & 1 & \\
\hline 0060 P0053 0844 & & CLR & A & \\
\hline -0061-P0054-03FE & OUTLUR & OUT & -1 & \\
\hline 0062 P0055 DOFF & & RAO- & I & \\
\hline -0063-P0056-0141 & & SOV & 1 & \\
\hline 0064 P0057 18FC & & JMP* & OUTLDR & \\
\hline -0065-R0058-60FF & & STA - & & \\
\hline 0066 POO59 1CF5 & & JMP* & (LEADER) & \\
\hline -0067 & & END & & \\
\hline
\end{tabular}
\(\qquad\)
Plant 2 - September 1968

\subsection*{12.5 1726/405 CARD READER}

The 405 is a Non-Buffered Card Reader capable of reading 120080 -column cards per minute or 160051 -column cards per minute. The transfer rate for one 80 -column card is 384 microseconds.

The twelve rows in each column constitute the 12-bit data word transferred to the computer. Software packing must be performed in order to form a 16-bit word. The format for the columns in relation to memory words is as follows:

Word 1
Word 2
Word 3


Four card columns represent three computer words, therefore, one 80-column card represents 60 memory words.

The data read by the 405 may be buffered if connected to the 1706 .
The Q Register will be in the following format when referencing the 405 Card Reader.

Q


The E portion will correspond with the setting of the equipment switch on the controller. The D portion designates the operation to be performed.

\subsection*{12.5.1 CR Functions}
\(\mathrm{D}=1\) DIRECTOR FUNCTION (OUT)
\begin{tabular}{lll} 
LDQ & =N\$0101 & EQUIP 2, FUNC \\
LDA & =NFUNC & FUNCTION IN A \\
NOP & & \\
OUT & -1 & ESTABLISH LOGIC
\end{tabular}


The functions for the 405 Card Reader may be issued jointly.
Clear Controller (Bit 0): Directs the clearing of all interrupt requests, motion requests, errors, and other logic that may be cleared. This function is subordinate to all other functions.
Clear Interrupts (Bit 1): Clears all interrupt requests and their responses.
Data Interrupt Request (Bit 2): Sets the interrupt request to be set which causes an interrupt to be generated when an information transfer may occur.

Interrupt on End of Operation (Bit 3): Requests an interrupt to be generated when the last card column has been read or a Reload Memory Function has been performed.

Interrupt on Alarm (Bit 4): Generates an interrupt whenever any of the following conditions arise:
1. Compare or pre-read error
2. Stacker full or jam
3. Input tray empty
4. Fail to feed
5. Separator card is read into computer memory
6. Auto/man switch is in man position

Gate Card (Bit 9): This bit gates the card being read to the secondary stacker. This function must be performed during the 1.5 milliseconds following the input of the last column to the buffer memory of the Card Reader.

Negate Hollerith to ASCII (Bit 10): When bit A10 is selected, 7 and 9 punch positions in column 1 are ignored and all information (binary or Hollerith) is read as binary. Bit A10 is subordinate to bit A11. Bit A10 is rejected if the controller is Busy.

\section*{NOTE}

Before beginning a new operation, make certain that bit A10 and the following bit, A11, are appropriately selected. If this is not done, the cards will be read in the mode or state that the card reader was in during the previous operation.

Release Negate Hollerith to ASCII (A11 = 1): When bit A11 is selected, the 7 and 9 punch positions in column 1 determine whether the card information is to be transferred in ASCII code or in binary form. The Release Negate Hollerith to ASCII function takes precedence over the select Negate Hollerith to ASCII function, and it is rejected if the controller is Busy. See Note.

Reload Memory \((\mathrm{A} 12=1)\) : This bit directs the controller to initiate a card feed thereby reloading the controller memory with the data from the next card in the card reader. The data that has not been transmitted from the memory to the computer is lost when Reload Memory is executed. A Reload Memory is required only if less than a full card of information is desired. Bit A12 is rejected if the controller is Busy.

\subsection*{12.5.2 CR Status}
\(\mathrm{D}=1\) STATUS (INP)
\begin{tabular}{lll} 
LDQ & \(=\) N\$0101 & EQUIP 2, STATUS \\
NOP & -1 & STATUS IN A
\end{tabular}

A


Fail to Feed
Stacker Full of Jam
Input Tray Empty
End of File
Manual Switch or Motor Power Off
Ready (Bit 0): The presence of this bit indicates that the card reader is ready for operation.
Busy (Bit 1): The controller is Busy whenever a card is being entered into the buffer memory.
Interrupt (Bit 2): The interrupt status is available if one or more of the selected interrupts has occurred. Other bits must be monitored to determine the condition causing the interrupt.

Data (Bit 3): This status bit indicates that data is ready to be transferred to the computer.

End of Operation (Bit 4): This status bit indicates that the last card column has been read from the buffer memory, or a reload memory function has been sent. This bit remains a 1 until a Reply signal is sent, or a Clear Controller function or Master Clear is issued.

Alarm (Bit 5): The bit remains a 1 until whatever caused the Alarm condition is removed. This status bit indicates that one or more of the following conditions has occurred:
1. Compare or Pre-read error
2. Stacker full or jam
3. Input tray empty
4. Fail to feed
5. A separator card has been transferred to the computer memory.
6. The AUTO/MAN switch is in the MAN position

Status bit A06 is not used.
Protected (Bit 7): This status bit indicates that the controller recognizes only the I/O instructions that have the protect bit present. This status bit is a 1 when the PROTECTED/UNPROTECTED switch is in the PROTECTED position.
Error (Bit 8): This bit indicates that a Pre-read or Compare error has occurred. Binary Card (Bit 9): This bit is present when the contents of the first card column have been transferred to the computer memory and a binary card (rows 7 and 9 punched in first column) was detected, or the Negate Hollerith to ASCII function was selected. This bit remains a 1 until a Clear Controller or Master Clear function is issued, or a Reply is sent when a card is read under the following conditions:
1. The card is not a binary or a separator card.
2. The Release Negate Hollerith to ASCII function is selected.

Separator Card (Bit 10): This bit is present when the contents of the first card column have been transferred to computer memory and a separator card (rows 6, 7,8 , and 9 punched in first column) was detected. This bit remains a 1 until a Reply is sent when a card is read that is not a separator card, or until a Master Clear or Clear Controller function is executed.

Fail to Feed (Bit 11): This bit is a 1 if another card is not detected at the primary read station 500 ms after the previous card has cleared the secondary read station.
Stacker Full or Jam (Bit 12): This bit is a 1 when the stacker is full of cards or when the cards have jammed.

Input Tray Empty (Bit 13): This bit is a 1 when the input tray is empty.

End of File (Bit 14): This status bit becomes a 1 when the input tray is empty, the buffer memory is unloaded, and the END OF FILE switch is on. When the input tray does not contain the last card of a file, the switch should be off to inhibit this status bit.

Manual (Bit 15): This status bit is a 1 when the AUTO/MAN switch is in the MAN position or the MOTOR POWER switch is off.
\(\mathrm{D}=0 \quad\) DATA (INP)
LDQ \(\quad=\mathrm{N} \$ 0100\)

EQUIP 2, DATA
NOP
INP
\(-1\)
DATA IN A REG


Packing must be performed in order to obtain 16 bit words as indicated earlier in this discussion.
12.5.3
12.5.3 CR Example Program
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{} & NAM & CARDRD & \multirow{4}{*}{SEL EQUIP 5 F} \\
\hline & EQU & AA(\$3FF), CARD(\$0281) & \\
\hline & EQU & MASKB(\$000F) & \\
\hline & BSS & TEMP(2) & \\
\hline \multirow[t]{2}{*}{START} & CLR & A & \\
\hline & STA- & I & \\
\hline \multirow[t]{6}{*}{SECOND} & LDQ & =XCARD & \\
\hline & LDA & =N\$1A03 & CLR CON CLR INT RM H TOA \\
\hline & NOP & & \\
\hline & OUT & -1 & OUTPUT FUNCTION \\
\hline & INQ & -1 & PREPARE FOR DATA INPUT \\
\hline & NOP & & \\
\hline \multirow[t]{38}{*}{LOOP} & INP & -1 & INPUT TO A FIRST COLUMN (12) \\
\hline & ALS & 4 & DATA UPPER 1 I BITS ... ZERO \\
\hline & STA* & TEMP & \\
\hline & INP & -1 & INPUT 2nd COLUMN \\
\hline & STA* & TEMP+1 & SAVE THE DATA \\
\hline & ARS & 8 & UPPER 4 BITS IN LOWER 4 \\
\hline & AND & =XMASKB & ZERO UPPER 12 BITS \\
\hline & ADD* & TEMP & FIRST WORD PACKED \\
\hline & STA* & AA, I & \\
\hline & LDA* & TEMP+1 & \\
\hline & ALS & 8 & LOWER 8 BITS IN UPPER 8 BITS \\
\hline & AND & =N\$FF00 & ZERO LOWFR 8 BITS \\
\hline & STA* & TEMP & \\
\hline & INP & -1 & INPUT 3rd COLUMN \\
\hline & STA* & TEMP+1 & \\
\hline & ARS & 4 & UPPER INPUT 8 BITS IN LOW 8BITS \\
\hline & AND & =X\$00FF & ZERO UPPER 8 BITS \\
\hline & ADD* & TEMP & PACK 2nd WORD \\
\hline & STA+ & AA+1, I & PLACE IN BUFFER \\
\hline & LDA* & TEMP+1 & \\
\hline & AND & =X MASKB & ZERO UPPER 12 BITS \\
\hline & ALS & 12 & LOWER 4 BITS IN UPPER 4 BITS \\
\hline & STA* & TEMP & \\
\hline & INP & -1 & \\
\hline & AND & =N\$0FFF & \\
\hline & ADD* & TEMP & THIRD WORD PACKED \\
\hline & STA* & AA+2, I & \\
\hline & LDA- & I & GET INDEX \\
\hline & INA & 3 & UPDATE INDEX \\
\hline & STA- & I & \\
\hline & INA & -54 & \\
\hline & SAZ & 1 & IF END OF CARD SKIP \\
\hline & JMP* & LOOP & CONTINUE \\
\hline & LDQ & =XCARD & \\
\hline & RAO & *+3 & \\
\hline & LDA & \(=\mathrm{N} \$ 7 \mathrm{FFA}\) & \\
\hline & SOV & 1 & \\
\hline & JMP & SECOND & \\
\hline \multirow[t]{2}{*}{DONE} & SLS & & \\
\hline & END & & \\
\hline 03FF & CARD & 0281 & MASKB 000F TEMP 0000P \\
\hline 0004P & LOOP & 000CP & DONE 003EP \\
\hline
\end{tabular}

\subsection*{12.61742 LINE PRINTER}

The 1742 Line Printer (the Holley HR-300 Printer) prints 300 lines per minute, each line being 136 characters. The printer accepts ASCII codes with two characters per 16 bit word. The printer has a holding register capable of accepting an entire line before printing: 136 characters ( 8 bits) or 68 words ( 16 bits ). The ASCII codes require 7 bits, therefore, the 8 th bit is used as a print control bit. This bit on each character is set by the controller when the character is received. As the printer actually prints the character, the 8th bit is cleared. When all print control bits have been zeroed, the printer has completed the print operation and is ready to receive data from the computer. The programmer is not required to send the maximum number of characters to the printer. The printer accepts the characters sent by the program and blanks the remaining positions prior to printing.

The Q Register will address the printer in the following format:

Q


The W portion will equal zero. The equipment number will correspond to the equipment setting of the hardware switch on the controller ( \(\$ 0-\$ F)\). The D portion will direct the type of transmissions to and from the A Register.

DATA
\(\mathrm{D}=00\) indicates the transfer of data to the printer's holding register. It will always be issued with an OUT instruction.
\begin{tabular}{lll} 
LDQ & =N\$0380 & EQUIP 7, DATA \\
LDA & DATA & PLACE DATA IN A \\
NOP & & \\
OUT & \(\mathbf{- 1}\) & DATA SENT TO PRINTER
\end{tabular}

\subsection*{12.6.1 LP Functions}

\section*{DIRECTOR FUNCTION 1}
\(\mathrm{D}=01\) denotes the transfer of Director Function 1, which allows the programmer to CLEAR PRINTER and CLEAR INTERRUPTS. It also provides the medium for selecting as many as three interrupts: DATA, EOP, and ALARM.

\begin{tabular}{lll} 
LDQ & \(=\mathrm{N} \$ 0381\) & EQUIP 7, FUNC 1 \\
LDA & FUNC1 & PLACE FUNC IN A \\
OUT & -1 & SEND FUNC
\end{tabular}

\section*{DIRECTOR FUNCTION 2}
\(\mathrm{D}=11\) accompanied by an OUT instruction sends Director Function 2 to the printer from the A Register.
\begin{tabular}{lll} 
LDQ & \(=\) N\$0383 & EQUIP, FUNC 2 \\
LDA & FUNC2 & PRE SET A TO FUNC \\
NOP & & \\
OUT & \(\mathbf{- 1}\) & SEND FUNC FROM A
\end{tabular}


Print (Bit \(0=1\) ) \(\longrightarrow\) Commands the printer operation to begin. Once the entire line has been printed the operation is complete. The print command must be issued for each line printed.

Single Space
(Bit \(1=1\) ) \(\longrightarrow \quad\) Advances the page by one line.
Double Space
(Bit \(2=1\) ) \(\longrightarrow \quad\) Advances the page by two lines.
Format Level
(Bit 3 - Bit 14) \(\rightarrow\) This command causes paper motion. The paper is moved to the next hole punched in the specified level. The tape levels are used for formatting documents, as the levels may be used instead of the spacing commands. Level 1 usually specifies top of page while level 12 usually specifies bottom of page.

8-Line Select
(Bit \(15=1\) ) \(\longrightarrow\) This bit changes the logic to allow for 8 lines per inch rather than 6 lines per inch. Once 8 lines per inch has been selected it remains in effect until a MASTER CLEAR, CLEAR CONTROLLER, or bit 15 is issued as a zero.

\subsection*{12.6.2 LP Status}
\(\mathrm{D}=01\) with an INP instruction requests status.
\begin{tabular}{lll} 
LDQ & \(=\) N\$0381 & EQUIP \#7, STATUS \\
NOP & & \\
INP & \(\mathbf{- 1}\) & BRING STATUS TO A
\end{tabular}


The status of the Line Printer notifies the program of the READY and BUSY states of the printer by setting bits 0 and 1 , respectively. Bit 2 indicates the existence of an interrupt, while bits 3,4 , and 5 , designate which interrupt was generated. Bit 3 is the bit indication that the printer is prepared to receive data from the computer. Bit 4 notifies the program that an operation is complete, such as a print or top of form command. Bit 5 indicates an ALARM condition has occurred, such as out of paper, paper tear, fuse alarm, open interlock, or an illegal character. Bit 7 corresponds with the Protect Switch on the printer. If the switch is on, bit 7 will be set and only protected programs will be allowed to use the printer. Bit 9, when set, acknowledges that a change from 6 to 8 lines per inch may be effectively made.

\subsection*{12.6.3 Programming the Printer}

Programming the printer simply requires advancing the page to the desired print level. Once the page is positioned, data is sent to the printers holding register. Once the data has been sent to the printer, the print command is issued. When the printer completes the print cycle, the program advances the page by level selection, or spacing and outputs the next line. The programmer selects the top of page level (usually Level 1) once a page is complete.
12.6 .4
12.6.4 Example, 1742 Line Printer

```

    THIS PROGRAM WOPKS ON PRINTER 1742
    THTE PROGRAM UORKS OH POINTER 1742
THIS PROGRAM WORKS ON PRINTER 174?
THTS PROGRAM WORKS ON PRINTER 1742
THIC PPOGPAM HOOKS ON PPINTER 1742
THIS PROGRAM WORKS ON PRINTER 1742

```

Note what happens in the following program when the functions for print command and double space are issued simultaneously! (Line 23, ENA 5.)

\subsection*{12.6.4}



Digigraphics - September 1969

\section*{12.7}

\subsection*{12.7 1738/853 DISK}

The disk is a buffered peripheral device attached to the 1705 Direct Access Bus. All data will be buffered in and out of memory via the 1705 in 16-bit words. The functions will be sent from the A Register and status will be received in the A Register, necessitating the connection to the A/Q channel. The disk transfers 16-bit data words in 12.8 microseconds. Access time for positioning the head is 165 milliseconds maximum. Cylinder-to-cylinder positioning time is 30 milliseconds. The disk has a maximum latency time of 25 milliseconds.

Ninety-six 16-bit words may be stored on one sector with 1,536 words on a track and 15,360 words to a cylinder. The 853 disk pack allows a total of \(1,536,000\) words, while the 854 disk pack has a capacity of \(3,118,080\) words.

The data format may be summarized in the following:
16 Bit data words
96 Words to a sector
16 Sectors to a track
10 Tracks to a cylinder
100 Cylinders to an 853 file
203 Cylinders to an 854 file
The three interfaces for communications with the 1738 controller are the \(A / Q\) channel, DAC (1705) and the CONTROLLER/FILE. The A/Q channel is the interface between the controller and the programmer. It is via the \(A / Q\) channel that the programmer may status the disk and issue functions. The DAC is the interface between the controller and the computer's memory. It is via this channel that the data is transferred. The DAC also provides the 1738 access to the LWA 1 of the programmer's buffer area. CONTROLLER/FILE INTERFACE is used for communications between the controller and the disk. It is through this interface that the controller informs the disk of the Sector Record Address selected by the programmer. The SEEK operation which positions the read/write heads to the SECTOR RECORD ADDRESS is generated by the controller once the controller receives the desired address from the \(A / Q\) interface. The controller will issue a SEEK FORWARD or SEEK REVERSE command depending upon the current position of the read/write heads. It does not return to a set address prior to positioning on a new address.

SIDE VIEW:
850 DISK PACK
(6 DISKS)


TOP VIEW:
DISK SURFACE


853 contains 100 cylinders; 854 contains 203 cylinders.

Figure 29. Disk

Figure 30. Sector Format on Disk


Each sector on the disk contains the above information. Note that the 9616 -bit words of data ( 1536 data bits) are in addition to the other check bits in the sector.

Figure 31. Data Buffer for Disk


FWA-1 must contain LWA+1 of buffer.

The Q Register will contain the address of the disk.


W field is zero and E field contains equipment number (set on controller).
The setting of the director bits will define the desired operation to the controller. The contents of the A Register will vary according to the director bits.

\subsection*{12.7.1 Disk Functions}

DISK FUNCTION CODES
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Value Set in Q \\
(Bits 02-00)
\end{tabular} & Output from A & Input to A \\
\hline 001 & Director Function & Director Status \\
010 & Load Address & Address Register Status \\
011 & Write & \\
100 & Read & \\
101 & Compare & \\
110 & Checkword Check & \\
111 & Write Address & \\
\hline
\end{tabular}

\subsection*{12.7.1.1 Director Bits 001 - Director Functions}

This setting with an OUT instruction prepares the controller for director functions which are found in the A Register. The functions for the disk may all be sent at the same time.

\section*{A}


The CLEAR INTERRUPT function will clear all selected interrupts allowing the programmer to select the interrupts he desires. Three interrupts may be selected: NEXT READY AND NOT BUSY STATUS, END OF OPERATION, and ALARM. The NEXT READY AND NOT BUSY interrupt occurs when the 1738 becomes not busy, but still maintains its ready status. This interrupt can be used during an overlap seek. The overlap seek is used when two disks are connected to one controller. The programmer may issue a sector record address for one
disk and then issue a sector record address for the other. The controller will generate a NEXT READY AND NOT BUSY interrupt, if selected by the programmer, when one of the disks reaches the requested address.

The END OF OPERATION interrupt allows the controller to inform the 1700 when it has completed an operation such as a data transfer. The ALARM INTERRUPT will notify the 1700 that an alarm condition has arisen. There are eight possible alarm conditions; not ready, checkword error, lost data, seek error, address error, defective track, storage parity error, and protect fault.

The RELEASE function allows an unprotected program to use the disk even though the protect switch on the disk is still set. A protected program must issue the release function. The next time a protected program accesses the disk, the disk will become protected and must again be released before the disk will become accessible to an unprotected program.

The UNIT SELECT and UNIT SELECT CODE will always be zero unless two disks are connected to the 1738. Bit 8 is the UNIT SELECT bit which informs the controller that the program will select unit 0 or unit 1. Bit 9 indicates which unit bit 8 wishes to select. If bit 9 is a 0 , unit 0 is selected; if it is a 1 , unit 1 is selected. The controller ignores bit 9 unless bit 8 is set.

\subsection*{12.7.1.2 Director Bits 010 - Sector Record Address}

This director code in the Q Register with an OUT instruction will send the SECTOR RECORD ADDRESS from the A Register to the controller. Once the controller receives the address, it initiates the seek operation. The SECTOR RECORD ADDRESS will be in the following format:

12.7.1.3 Director Bits 011 - WRITE

The WRITE function code requests the controller to prepare to read data from memory and write it on the disk. Prior to this function, the programmer must send the SECTOR RECORD ADDRESS to the controller.

The controller expects to find the first word address minus 1 (FWA-1) of the buffer area in the A Register when the write function is received. The controller goes into memory via the DAC to the FWA-1 at which location he extracts the last word address plus \(1(L W A+1)\). The controller keeps the LWA+1 and updates the FWA-1 until the two are equal at which point the write operation is complete.

Prior to issuing the WRITE function, the SECTOR RECORD ADDRESS must be sent to the controller and the LWA +1 of the buffer area must be at the FWA-1.

\subsection*{12.7.1.4}
12.7.1.4 Director Bits 100 - READ

The READ function code follows the same programming procedure as the WRITE function. The difference being the disk reads data into memory rather than writing data on the disk. An unprotected program may READ from a protected disk without generating a protect FAULT, however, if an unprotected program attempts to write on a protected disk, a protect fault will occur. An alarm interrupt will be generated if previously selected.
12.7.1.5 Director Bits 101 - COMPARE

The COMPARE function code follows the same programming procedure as the READ and WRITE function codes. The COMPARE function causes the controller to read data from the computer's memory and compare it with the data stored on the disk. If at any time during the compare, one word does not compare, the NO COMPARE status bit will be set. This function provides an extra check on the validity of the data transferred.

\subsection*{12.7.1.6 Other Director Functions}

The remaining director functions (CHECKWORD CHECK and WRITE ADDRESS) are used by the customer engineers for maintenance work.
12.7.2 Disk Status

\subsection*{12.7.2.1 Director Status}
\(D=001\) accompanied by INP instruction, will request the 1738 to send status to the A Register.


The READY status indicates that the unit is available. The BUSY bit indicates that the controller and/or the drive unit is presently involved in the performance of an operation. This bit is setwith the acceptance of a LOAD ADDRESS, WRITE, READ, COMPARE, CHECKWORD CHECK, or WRITE ADDRESS function. At the completion of the function which set the BUSY status, the status will be cleared and the disk will become NOT BUSY. Once the disk is NOT BUSY, a new function may be issued.

The INTERRUPT bit acknowledges that an interrupt has occurred. Further examination of A will determine which of the three selected interrupts was generated; bit 4 (EOP) and bit 5 (ALARM). If neither bit 4 nor bit 5 is set, the programmer should check bits 0 and 1 for READY and NOT BUSY. If the alarm bit is set, the programmer must evaluate A further to determine which of the eight alarm conditions caused the interrupt.

The ON CYLINDER status, bit 3, is set when the READ/WRITE heads have reached the SECTOR RECORD ADDRESS initially sent to the controller via the \(\mathrm{A} / \mathrm{Q}\) channel.

\subsection*{12.7.2.2 Address Register Status}

The \(\mathrm{D}=010\) Q setting accompanied by an INP instruction will direct the controller to return the current sector record address of the disk to the A Register, the location at which the READ/WRITE heads are currently positioned. It will be in the same format as described in the Address Function.
12.7.3
12.7.3 Disk Sample Programs


12.7 .3


Digigraphics - September 1969
12.7.3.1 Address Tag Program

Write Addresses:
Every new disk pack has to have addresses written on it before it can be used for data storage. Each sector must have an address tag. The hardware address tag switch and the write address function code are for writing the addresses. The following program could be used to write tags.
\begin{tabular}{|c|c|c|c|c|}
\hline & NAM & \multicolumn{3}{|l|}{WRITE ADDRESS TAGS} \\
\hline * & & & & * \\
\hline * & \multicolumn{3}{|l|}{TURN ADDR TAG SWITCH ON * DISK IS EQUIP 3} & * \\
\hline * & \multicolumn{3}{|l|}{FOR 854 CHANGE CYL EQU TO \$CB} & * \\
\hline \multicolumn{5}{|l|}{*} \\
\hline & EQU & \multicolumn{3}{|l|}{EQUIP(\$0182), CYL(\$64)} \\
\hline & ENT & \multicolumn{3}{|l|}{TAGS} \\
\hline \multirow[t]{7}{*}{TAGS} & 0 & \multicolumn{3}{|l|}{0} \\
\hline & LDA & = N \$0102 & *SEL UNIT 0 & CLR INT \\
\hline & LDQ & \multirow[t]{2}{*}{=XEQUIP-1} & \multicolumn{2}{|l|}{*DIR FUNC} \\
\hline & NOP & & & \\
\hline & OUT & \multicolumn{3}{|l|}{-1} \\
\hline & INQ & 1 & \multicolumn{2}{|l|}{*SEEK FUNC 010} \\
\hline & ENA & 0 & \multicolumn{2}{|l|}{*ADDRESS 0000} \\
\hline \multirow[t]{15}{*}{LOOP} & OUT & \multicolumn{3}{|l|}{-1} \\
\hline & INQ & 5 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{*WRITE TAG FUNC 111}} \\
\hline & NOP & & & \\
\hline & OUT & \multicolumn{3}{|l|}{-1} \\
\hline & INQ & -6 & \multicolumn{2}{|l|}{*DUMMY DIR FUNC 001} \\
\hline & ENA & 0 & \multicolumn{2}{|l|}{*LAZY MAN'S BUSY CK} \\
\hline & OUT & -1 & \multicolumn{2}{|l|}{*FALLS THRU WHEN BUSY} \\
\hline & INQ & 1 & \multicolumn{2}{|l|}{*LOAD ADDR FUNC 010} \\
\hline & NOP & & & \\
\hline & INP & -1 & \multicolumn{2}{|l|}{*NEXT ADDR IN A} \\
\hline & EOR & =XCYL & \multicolumn{2}{|l|}{*FINISHED?} \\
\hline & SAZ & \multicolumn{3}{|l|}{EXIT} \\
\hline & NOP & & & \\
\hline & INP & -1 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{*GET NEXT ADDR BACK}} \\
\hline & JMP* & LOOP & & \\
\hline \multirow[t]{3}{*}{EXIT} & SLS & & \multicolumn{2}{|l|}{*STOP} \\
\hline & JMP* & TAGS+1 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{*GO DO IT AGAIN}} \\
\hline & END & & & \\
\hline
\end{tabular}

Usually the program to write tags is keyed in from the console rather than run in assembly language. Therefore, it would be desirable to shorten the program. Error checks can be eliminated if the hardware is functioning properly. The following code is used by the customer engineers:

E 000
0182
02 FE
0 D0 5
03 FE
0 DF9
0 A0 0
03 FE
18 F7
Decode the program and see what it does. A master clear sets the diskat address 0000 to begin. The program will stop on alarm when it is finished and is attempting to write an address beyond the last cylinder (on an 853 or 854 ).

\subsection*{12.7.4 Problem}

Write a program to write zeroes on the entire disk pack after the new address tags have been written. Include error checks.

\subsection*{12.8 1751 DRUM CONTROLLER}

The 1751 Drum Controller interfaces with drums ranging in size from 65,53610 words to \(8,388,50810\) words. The drum word size is 20 bits composed of 16 data bits, 1 parity bit (odd), 1 protect bit and 2 spacing bits.


The transfer rate for one word is 8 microseconds. All data transfers to and from the 1700 are via the DAC. The access time for the drum is 8 milliseconds, with a maximum of 16 milliseconds.

The Q Register will be in the following format when addressing the 1751.

Q


The \(D\) portion of \(Q\) determines the type of information being sent or received in the \(A\) Register. The INP and OUT instructions, accompanied by the \(Q\) setting, control the information flow to A (INP) and from A (OUT).

Figure 32. Interim Drum Interface Codes
\begin{tabular}{|c|c|c|}
\hline 1700 I/O &  & DESCRIPTION \\
\hline Write & \[
\mathrm{x} \times \mathrm{x} 1
\] & \begin{tabular}{l}
Director function \\
\(A_{0}=\) Not used \\
\(A_{1}=1\) Clear Interrupt \\
\(A_{2}=\) Not used \\
\(A_{3}^{2}=1\) End of Operation Interrupt Request
\end{tabular} \\
\hline Write & \[
\begin{array}{cccc}
0 & \mathrm{a} & \mathrm{~b} & 0 \\
0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 \\
0 & 1 & 1 & 0
\end{array}
\] & \begin{tabular}{l}
Initiate Operation \\
\(a b=00\) Write Data From Core \\
\(a b=01\) Write Zeros \\
\(a b=10\) Read Data to Core \\
\(a b=11\) Check Parity on Drum
\end{tabular} \\
\hline Write & \[
\begin{array}{llll}
1 & \mathrm{a} & \mathrm{~b} & 0 \\
1 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 \\
1 & 1 & 0 & 0 \\
1 & 1 & 1 & 0
\end{array}
\] & Load Address Register
\[
\begin{aligned}
& \mathrm{ab}=00 \text { Track } \\
& \mathrm{ab}=01 \text { Initial Sector } \\
& \mathrm{ab}=10 \text { Initial Core } \\
& \mathrm{ab}=11 \text { Final Core }
\end{aligned}
\] \\
\hline Read & \[
\begin{array}{llll}
\mathrm{x} & \mathrm{x} & 0 & 1
\end{array}
\]
\[
\mathrm{x} \times 11
\] & \begin{tabular}{l}
Director Status I
\[
\mathrm{A}_{0}=1 \text { Ready }
\]
\[
A_{1}^{0}=1 \text { Busy }
\] \\
\(A_{2}=1\) Interrupt \\
\(A_{3}^{2}=\). Not used \\
\(A_{4}^{3}=1\) End of Operation \\
\(A_{5}^{4}=1\) Not used \\
\(A_{6}^{5}=1\) Lost Data \\
\(A_{7}^{6}=1\) Protected \\
\(\mathrm{A}_{8}=1\) Parity Error \\
\(A_{9}^{8}=1\) Not used \\
\(\mathrm{A}_{10}=1\) Guarded Address \\
\(A_{11}^{10}=1\) Timing Track Error \\
Director Status II \\
\(\mathrm{A}_{0}-\mathrm{A}_{11} \quad\) Sector Address
\end{tabular} \\
\hline
\end{tabular}

\subsection*{12.8.1 Drum Functions}

When the D portion equals \(0001_{2}\) accompanied by an OUT instruction, the A Register must be preset. The setting of A determines the function or functions to be sent to the 1751.


The Clear Interrupt bit clears the inter rupt. The EOP INT (End of Operation Interrupt) takes precedence over the CLR INT. When the EOP bit is set, the 1751 will generate an interrupt when it has completed an operation. The remaining bits in A are not used, therefore, they should be set to zeros.

When programming the drum the programmer first clears interrupts. If writing in interrupt mode, he should also select the EOP interrupt.
\begin{tabular}{lll} 
LDQ & \(=\) N\$0101 & EQUIP 2, DRUM FUNC \\
ENA & \(\$ 000 \mathrm{~A}\) & CLR INT, SEL EOP \\
OUT & -1 & OUTPUT FUNCTION
\end{tabular}

Once the interrupts have been cleared and reselected, the programmer must tell the controller the first word address (FWA) of his buffer area in core memory, as well as the last word address (LWA) of the core memory buffer. This is accomplished by two D settings: \(\mathrm{D}=110{ }_{2}\) denotes FWA, \(\mathrm{D}=1110_{2}\) indicates the last word address. These settings are accompanied by an OUT instruction with the address preset in the A Register.
\begin{tabular}{lll} 
LDQ & =N\$010C & EQUIP 2, FWA \\
LDA & =XFWA & A = FWA \\
NOP & & \\
OUT & \(\mathbf{- 1}\) & OUTPUT ADDRESS \\
LDQ & =N\$010E & EQUIP 2, LWA \\
LDA & =XLWA & A = LWA \\
NOP & & \\
OUT & \(\mathbf{- 1}\) & OUTPUT ADDRESS
\end{tabular}

The controller then knows the area and length of the computer buffer area. Once the controller knows the memory limits, the programmer must give the drum area by sending the beginning track address and sector address. Both are sent from the lower 12 bits of the A Register. The D portion of the Q Register distinguishes between sector and track address: \(D=1000\) indicates TRACK,
\(D=1010_{2}\) specifies sector. The programmer may selectany one of 409610 tracks. (Note: Not all systems have the maximum number of tracks, therefore, check your configuration.) The programmer may select one of \(2048_{10}\) sectors. (A sector is the drum address of a word within a track.)
\begin{tabular}{lll} 
LDQ & \(=\) N \(\$ 0108\) & EQUIP 2, TRACK ADDR \\
ENA & \(\$ 0004\) & TRACK 4 \\
OUT & -1 & OUTPUT TRACK NUMBER \\
LDQ & \(=\) N \(\$ 010 A\) & EQUIP 2, SECTOR ADDR \\
ENA & 0 & SECTOR 0 \\
OUT & -1 & OUTPUT SECTOR NUMBER
\end{tabular}

The controller now knows the core memory and drum memory to be used for an operation. The programmer must now specify one of four operations. The operations are also indicated by the \(D\) setting of the \(Q\) Register in conjunction with an OUT instruction. The four operations are as follows:
\[
\begin{array}{ll}
\mathrm{D}=0000_{2} & \begin{array}{l}
\text { initiates a write operation. This write operation instructs the } \\
1751 \text { to write data on the drum from core memory. }
\end{array} \\
\mathrm{D}=0010_{2} & \begin{array}{l}
\text { instructs the } 1751 \text { to write zeros on the designated drum area. No } \\
\text { data is transferred from memory. }
\end{array} \\
\mathrm{D}=0100_{2} & \begin{array}{l}
\text { initiates a read operation. The read operation transfers data } \\
\text { from the drum to core memory. }
\end{array} \\
\mathrm{D}=0110_{2} & \begin{array}{l}
\text { initiates a check operation. The check operation causes the } \\
\text { designated drum area to be read and checked for parity errors } \\
\text { without any transfer of data into core memory. }
\end{array}
\end{array}
\]
\begin{tabular}{|c|c|c|}
\hline LDQ & \(=\mathrm{N} \$ 0100\) & EQUIP 2, WRITE \\
\hline \multicolumn{3}{|l|}{NOP} \\
\hline OUT & -1 & INITIATE WRITE \\
\hline LDQ & = N \$0102 & EQUIP 2, WRITE ZEROS \\
\hline \multicolumn{3}{|l|}{NOP} \\
\hline OUT & -1 & INITIATE ZERO WRITE \\
\hline LDQ & = N \$0104 & EQUIP 2, READ \\
\hline \multicolumn{3}{|l|}{NOP} \\
\hline OUT & -1 & INITIATE READ \\
\hline LDQ & = \(\mathrm{N} \$ 0106\) & EQUIP 2, CHECK \\
\hline \multicolumn{3}{|l|}{NOP} \\
\hline OUT & -1 & INITIATE CHECK \\
\hline
\end{tabular}

The drum at this point will be in the process of performing an operation. If the END OF OPERATION interrupt were selected, the 1751 will generate an interrupt when the operation is completed.

\subsection*{12.8.2 Drum Status}

The programmer may take status while the operation is being performed in order to monitor the progress of the operation. He may also take status again at the end of the operation to verify an error free operation.

\subsection*{12.8.2.1 Director Status I}

Status may be requested by a D setting of \(0001_{2}\) accompanied by an INP instruction. The status will be brought into the A Register.
\begin{tabular}{l|ll} 
LDQ & =N\$0101 & EQUIP 2, DIRECTOR STATUS \\
NOP & & \\
INP & -1 & BRINGS STATUS INTO A
\end{tabular}


A 1 in the corresponding bit indicates that the stated status exists. For example, a 1 in bit 11 indicates a timing track error.

Timing Track Error
Bit 11 is an error in the timing track which insinuates a hardware problem. The programmer should attempt the operation three or four times before accepting the status as a hardware failure.

Guarded Address
Bit 10 indicates that a core to drum transfer was attempted to a track with an address lower than the one set on the track protect switch.

\section*{Parity Error}

Bit 8 indicates that the parity was not odd, i. e., it did not have an odd number of one bits in the word.

\section*{Protect}

Bit 7 indicates that the protect switch on the drum has been set.

\section*{Lost Data}

Bit 6 indicates that data was not transferred from the controller's holding register before new data was read into the register.

\section*{EOP}

Bit 4 notifies the programmer that an operation has been completed.
Interrupt
Bit 2 indicates that an interrupt has been generated by the 1751.
Busy
Bit 1 indicates that the 1751 is in the process of performing an operation.
Ready
Bit 0 indicates that the controller is in a ready state.

\subsection*{12.8.2.2 Director Status II}

The programmer may also request the 1751 to send the current sector address of the drum to the lower 12 bits of the A Register. This is accomplished by setting \(\mathrm{D}=0011_{2}\) and executing an INP instruction.
\begin{tabular}{lll} 
LDQ & =N\$0103 & EQUIP 2, SECTOR STATUS \\
NOP & & \\
INP & -1 & INPUT SECTOR ADDRESS
\end{tabular}

\subsection*{12.8.3 Programming the Drum}

In summary, the programmer must first clear interrupts and select desired interrupts. Once this has been issued, the programmer notifies the 1751 of the first word address and the last word address of core memory. Then, he must send the track and sector addresses of the drum. Finally, he specifies the operation to be performed. Status may be taken during the operation to monitor the progress and should be taken at the end of the operation to confirm that the operation was performed correctly.

When data is being written on or read from the drum, the track address is automatically incremented when the sector address overflows to the next track.

Also, the Write Zeros and Check Parity functions operate on a specified area of the drum. Since only a beginning track and sector address were specified, the core address must be sent also to indicate the number of words, even though the data in core is not involved in those operations.

\section*{Example:}

The following is a test program for the drum. It writes 100 words from a buffer beginning at FWA, on the drum beginning at track 4, sector 0 . It then checks drum parity on the data written and reads it back in.
To operate the program, the initial buffer should be set to all one bits from the console. The STOP switch should be set, and the program will stop before the Read. The buffer should then be cleared from the console. By setting the STOP switch again and continuing the RUN, the read will be done and the program will stop. Then the buffer can be swept from the console to see that the data was read.

Note that the drum controller must be dialed to equipment \#2 and that the drum address registers and memory address registers must be reset before each operation.

Note also the nifty coding at lines \(0026-0030\) to jump different places on a flag.

\subsection*{12.8.4 Drum Example Program}
\begin{tabular}{|c|c|c|c|}
\hline -0001 & NAM & \multicolumn{2}{|l|}{ORUM} \\
\hline 0002 & E.NT & DRUM & \\
\hline -0003 P0000 OOOL DRUM & 0 & 0 & \\
\hline 0004 P0001 0A01 & ENA & 1 & FIRST JMP TO WRITE \\
\hline -0005-20002 681F & STAds & Flag & \\
\hline 0006 P 00030 A 02 & ENA & \$0002 & CLEAR CONTROL \\
\hline -0007 P0004 E000 & LDQ & =NS0101 & EQUIP 2-DIR FUNG \\
\hline \multicolumn{4}{|l|}{P0005 0101} \\
\hline -0008 P0006 0800 & \multicolumn{2}{|l|}{NOP} & \\
\hline 0009 P0007 03FE & OUT & -1 & \\
\hline 0010 P0008-C000_MEM & LDA & =XFWA & BUFFER \\
\hline P0009 1003E P 0011 POOOA EOOO & 100 & \(=\mathrm{NSOLOC}\) & FWA(CORE) FUNC \\
\hline \multicolumn{4}{|l|}{POOOH OLOC} \\
\hline -0012 POORC 0BOO & \multicolumn{2}{|l|}{NOP} & \\
\hline 0013 P000才 03FE & OUT & -1 & \\
\hline OOJ4 POOOE COOO & Los & \(=X F W A+99\) & LWA \\
\hline POOOF OOA P & & & \multirow[b]{2}{*}{LWA(CORE) FUNC} \\
\hline -0015-P0010 E000 & LOQ & \(=N \$ 010 \mathrm{E}\) & \\
\hline \multicolumn{4}{|l|}{POOII OLOE} \\
\hline -0016 P0012 0B00 & \multicolumn{2}{|l|}{NOP} & \\
\hline 0017 P0013 03FE & OUT & -1 & \\
\hline -0018-P0014-6000 AOOK & LDA & \(=N^{2} 4\) & TRACK \\
\hline P0015 0004 & & & \\
\hline -0019 P0016 E000 & LDO & \(=N 50108\) & TRACK ADDR FUNC \\
\hline \multicolumn{4}{|l|}{P0017 0108} \\
\hline -0020-P0018 0800 & \multicolumn{2}{|l|}{NOP} & \\
\hline 0021 P0019 03FE & OUT & -1 & \\
\hline 0022 P 001 C C000 & LDA & = NO & SECTOR \\
\hline Poolb 0000 & & & \multirow[b]{2}{*}{SECTOR ADDR FUNC} \\
\hline -0023 P001C E000 & LDQ & \(=N \$ 010 \mathrm{~A}\) & \\
\hline P0010 010A & & & \\
\hline 0024 P001E 0800 & NOP & & \\
\hline 0025 P001F 03FE & OUT & -1 & \\
\hline 0026 P0020 & NUM & S1C00 & \multirow[t]{2}{*}{WHERE TO JUMP} \\
\hline 0027 P0021 0000 FLAG & 0 & 0 & \\
\hline 0028 P 00220025 P & ADC & WRITE & \\
\hline 0029 P 00230033 P & ADC & CHECK & \\
\hline 0030 P0024 0038 P & ADC & RFAD & \\
\hline 0031 P0025 0A00 WRITE & ENA & 0 & \\
\hline -0032 P0026 E000 & 1 & \(=N 50100\) & WRITE DATA \\
\hline P0027 0100 & & & \\
\hline 0033 P0028 0800 & \multicolumn{2}{|l|}{NOP} & \\
\hline 0034 P0029 03FE & OUT & -1 & \\
\hline -0035 P002A E000 STAT & LDO & \(=N \$ 0101\) & DIR FUNC \\
\hline P002 0101 & & & \\
\hline -036 POO2C 0EE0 & \multicolumn{2}{|l|}{NOP} & \\
\hline 0037 P002D 02FE & INP & -1 & INP STATUS \\
\hline 0038 P002E OFCB & ALS & 11 & CK EOP \\
\hline 0039 P002F 0131 & SAM & 1 & SKIP ON EOP \\
\hline -0040 P0030 18FC & JMP* & STAT+3 & WAIT ON EOP \\
\hline 0041 P0031 DBEF & RAO* & FLAG & NEXT JMP \\
\hline 0042 P 003218105 & IMP* & MFM & GO REINITIAIIZE \\
\hline 0043 PO 033 EOOO
P 0034
0106 \(\quad\) CHECK & LDQ & =N\$0106 & CK PAR ERR ON DRUI \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|l|}{-0044-00035-01300} \\
\hline 0045 P0036 03FE & & OUT & -1 & \multicolumn{4}{|l|}{\multirow[b]{2}{*}{GOWAIT ON EOP}} \\
\hline -0046-0037 18F2 & & JMP: & STAT & & & & \\
\hline 0047 P0038 0000 & READ & SLS & 0 & CLEAR & BUFFER & FROM & CON: \\
\hline \multicolumn{8}{|l|}{\multirow[t]{2}{*}{P0048-POO39-E000 0104}} \\
\hline & & & & & & & \\
\hline \multicolumn{8}{|l|}{-0049-P0038-0400 - NOP} \\
\hline 0050 P003C 03FE & & OUT & -1 & & & & \\
\hline -0051-P0030-0040 & & SLS & & \multicolumn{4}{|l|}{STOP-AFTER-READ} \\
\hline 0052 P003E 0064 & FWA & BZS & FWA (100) & & SET BUF & ER TO & 11! \\
\hline -0053 & & ENO & Drum & & & & \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\xrightarrow[\text { WRITE }]{\text { I }}
\]} & 00 FF & DRUM & 0000 p & MEM & \(0008 p\) & ADOR & 0014 P & Ftag & 0021 p \\
\hline & 0025 P & STAT & 002AP & CHECK & 0033P & READ & 0038P & FWA & 003 EP \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
(1)
\(\qquad\)
La Jolla - September 1968
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)

\subsection*{12.9 1731/601 MAGNE TIC TAPE}

The 1731 magnetic tape controller is used with 601 tape transports. A maximum of eight 601's may be connected to one 1731. Buffering may be accomplished via the 1706.

The 601 is a 7 -track transport capable of reading or writing at 200 or 556 Bits Per Inch (BPI). The tape is moved at a rate of \(371 / 2\) inches per second.

Reading and writing may be done in either Binary or BCD codes. The 601 accepts six bits of data and generates parity for the 7th bit. The parity will be odd for binary and even for BCD.

The data is arranged in groups of records and files. Consecutive frames of information constitute a record. A record may consist of a minimum of one frame. A file is a group of records with the minimum being one record. Longitudinal parity (even) is generated on each record and stored four spaces past the last data character. A record gap is \(3 / 4^{\prime}\) of unrecorded tape surface which denotes the end of a record. A BCD 178 code is placed six inches from the last record to indicate the end of a file.

Each time a character is written by a 601, it transfers the character to the 1731 which checks the parity. If the parity is incorrect, the Parity Error status is set and an alarm interrupt is generated. (Note: The alarm interrupt will be generated only if the programmer has selected this interrupt.) The controller also checks for correct parity on a read operation.

The Q Register will be in the following format when programming the 1731.


The W field will always be zero when going to the 1731. This field will be used for programming the 1706 which will be discussed later. The \(E\) specifies the equipment number of a 1731. The equipment number corresponds with a switch selection on the 1731 ranging from 0 to \(\$\) F. (Check the equipment setting for your site.) The D field specifies a command.

\subsection*{12.9.1 \(\mathrm{D}=00 \mathrm{MT}\) Data}

This setting specifies a data transfer. A write operation is indicated by an OUT instruction. The write sends the lower six bits of A to the 1731 which generates parity and writes the data and parity on the tape. Whenever the computer breaks the continuity of the character outputs, the controller initiates an End of Record sequence. If no new control functions are is sued after the end of record is recorded, tape motion stops.

An INP instruction with \(\mathrm{D}=00\) denotes a Read operation. The read operation transfers data from the tape to the controller. The controller checks parity and
sends the 6 data bits to the lower 6 bits of the A Register. The 1731 stops sending data to the computer when the computer stops requesting data or when the End of Record is sensed. Tape motion will not terminate except when the End of Record gap is sensed.

If the 1731 is connected to the 1706, the data will be buffered into the computer's memory. The lower six bits of each word in the buffer area will contain data. The A Register will contain the FWA-1 of the buffer area for both read and write operations, therefore, the data transfer will always be initiated with an OUT instruction. The FWA-1 in memory must contain LWA+1 of the buffer area.

Figure 33. 1731 Functions
\begin{tabular}{|l|l|l|}
\hline \multirow{2}{*}{D} & \multicolumn{2}{|c|}{ COMPUTER INSTRUCTION } \\
\cline { 2 - 3 } & Output from A & Input to A \\
\hline 00 & Write & Read \\
01 & Control Function & Director Status I \\
10 & Unit Select & Director Status II \\
\hline
\end{tabular}
(A) - Control Function

(A) - Unit Select Function


\subsection*{12.9.2 MT Functions}

\subsection*{12.9.2.1 D = 01 Control Function}

This D setting, accompanied by an OUT instruction, indicates that the A Register contains control functions. The control function gives the programmer the capability of clearing interrupts, clearing the controller, selecting interrupts, and establishing motion control. All control functions may be issued together. The programmer is allowed to select three interrupts: Data, Alarm and End of Operation.


0001 Write Motion
Sets the write logic in the selected 601. Once the logic is set, a data transfer function must be sent with an OUT instruction in order for the data to actually be written on tape.

0010 Read Motion
Sets the read logic within the selected 601. A data transfer function must be sent with an INP instruction in order for the data to be transferred to the A Register.

0011 Backspace
Causes the 601 to backspace one record.
0101 Write File Mark
Write file mark generates six inches of blank tape followed by a 178 . When the end of file mark is written or read, longitudinal parity is checked. If the controller is in binary mode, a parity error will be generated, as the \(17{ }_{8}\) is in BCD mode (even parity).

1000 Rewind Load
The rewind controls bring the tape back to the magnetic load point indicator. The ready status stays up without any manual intervention.

Rewind Unload
The rewind load keeps the ready status while the rewind unload causes the 601 to drop ready.

\subsection*{12.9.2.2 \(D=10\) Unit Select Function}

Allows the programmer to select the desired 601, density, and mode, when accompanied by an OUT instruction. The 601 tape units can read at 200 and 556 BPI. The deselect function, bit 11, is used to deselect a protected 601 in order that an unprotected program may get access to the 1731 to use an unprotected 601.


Select 200 BPI
The Select Tape Unit, Bit 10, indicates that the unit number in Bits \(9-7\) is to be the desired unit. If Bits 10 and 11 are not set, the controller ignores Bits 7-9.

\subsection*{12.9.3 MT Status}

\subsection*{12.9.3.1 D = 01 Status I}

This D setting brings Director Status I into the A Register when accompanied with an INP instruction.

12.9.3.2 D = 10 Status II

Director Status II is requested with this D setting on an INP instruction.

12.9.4 Magnetic Tape Example Programs
12.9.4.1 MT Example 1

The following is a test program for a 601 magnetic tape on a 1731 controller. (It could also be used for a 608 tape on a 1732 controller.) The program generates 200 frames of data in the A Register and outputs 1 frame at a time (the lower order 6 bits of \(A\) ) to the tape unit. The program then backspaces the tape and reads the data back in, storing it in the buffer DATA. Each frame of data occupies the lower 6 bits of a word in the buffer.

The program can be run with the STOP switch set. It will stop when finished, and the buffer can be swept from the console. One cannot "step through" the program because the tape is moving as soon as the first tape motion command is issued.
12.9.4.1

12.9.4.2 MT Example 2-With Error Checks

This test program for magnetic tape is the same as Example 1, with the addition of error checks. Note that the program never hangs in a loop on a reject.

NOP
OUT
\(-1\)
Instead it jumps to REJNT for any internal reject or REJEXT for any external reject. Even with no error analysis, note that considerably more coding is required just to allow for errors. Also note that the program is continually waiting for the tape.
The program will stop either on normal termination or after a reject. It can be restarted after a reject by simply correcting the error condition and setting the RUN switch.

This particular program has been run with the 1706 code set but it is still an unbuffered operation. The site where it was run had their magnetic tapes connected through the 1706, but the Direct Storage Access line was not also connected so operations simply went through the 1706 in unbuffered mode.

\begin{tabular}{|c|c|c|}
\hline NAM & TEST & 1706 \\
\hline LDQ & =N\$1382 & EQUIP 7 \\
\hline & & UNIT SEL \\
\hline LUA & \(=N \$ 0494\) & UNIT 1, \%\%¢ BPI, BINARY \\
\hline OUT & 2 & \\
\hline JMP* & A2 & GOOD \\
\hline RTJ* & REJINT & INTERNAL REJECT \\
\hline RTJ* & REJEXT & EXTERNAL REJECT \\
\hline JMP* & A & RETURN AFTER REJECT \\
\hline LDQ & \(=N \$ 1381\) & CONTROL FUNCTION \\
\hline LDA & \(=N \$ 0081\) & \\
\hline & & WRITE MOT - CLR CONTR \\
\hline
\end{tabular}

EOR 200 FRAMES

DIR STAT 1
STATUS

DATA READY?

WRITE DATA FUNC
\(0000 \quad 0000 \quad 1111 \quad 1111\)

GO STATUS AGAIN FOR DATA READY

DIR STATUS 1

CHECK BUSY
SKIP WHEN NOT BUSY

CONTROL FUNCTION
12.9.4.2


\begin{tabular}{llll} 
& LDQ* & REJEXT & \\
& SLS & 0 & RUN TO RETURN \\
REJINT & JMP* & (REJEXT) & \\
& 0 & 0 & \\
& LDQ & =N\$1381 & INTERNAL REJECT \\
& & & \\
& NOP & & TAKE STATUS \\
& INP & -1 & AND STOP \\
& LDQ* & REJINT & RUN TO RETURN \\
& RAO* & REJINT & \\
& SLS & 0 & \\
& JMP* & (REJINT) & \\
& BZS & DATA(200) & DATA BLOCK \\
& END & &
\end{tabular}

Lockheed - September 1968
12.10 1732/608-609 MAGNETIC TAPE

The 1732 controller for 608 and 609 Magnetic tapes is very similar to the 1731 and can be programmed in identically the same way as the 1731. For that reason, a separate program for the 1732 is not included here. Instead, the 1731 program was run on the 1732/608.

The 1732 provides an additional feature which was not available on the 1731: option for selecting assembly/disassembly mode. This means that two frames at a time can be sent to or received from the controller in one OUT or INP (consequently meaning the controller has to be accessed half as often). The controller takes care of assembling or disassembling the frames on the tape. Bit 6 (not used on the 1731) in the function code is used to select this mode.

This is especially useful on the 609 (9-track tape) in that two 8-bit frames exactly fit in one 16 -bit 1700 word. Repacking the buffer can be eliminated since a word at a time is sent to the controller. The 609 uses only 800 BPI density, and normal end of files are not used on it. For example:
- Load 601 MT program from lockheed (or reassemble with changes)
- Clear 1706 code from all Q addresses - MT's are not on 1706 (i.e., change \(\$ 1382\) to \$0382)
- Change P0003 to:
\(\$ 4 \mathrm{D} 4\) for 608 (adds selection of assembly)
\(\$ 4 \mathrm{CC}\) for 609 ( 800 BPI only, assembly)
- Change P0021 to FFFF
- Follow operating instructions on 601 program
- Output from A will be (in assembly/disassembly):

- Input to A will be:

608
0011111100111111
609
\[
1111111111111111
\]
- The upper bits in A are the first frame; the lower bits are the second frame.
12.11 1706 BUFFER DATA CHANNEL

The 1706 is a 16-bit, bidirectional, buffer channel with word transfer rates up to 900 KC (approximately 1.1 microseconds per 16 -bit word).

The 1706 buffers data between the computer's memory and a peripheral. The 1706 is capable of buffering as many as eight devices. The 1700 system may have three 1706's attached.

The 1706 has no indicators nor control panels，therefore，all operations are initiated by the computer via the A／Q channel．The 1706 is considered as one of the eight devices attached to the A／Q channel and the DSA channel with each peripheral connected to the 1706 being a substation．Consequently，only one of the \(1706^{\prime}\) s peripherals may be referenced at a time．

The program requests directaccess to a peripheral via the 1706 to establish the logic． Once the logic has been established，the program requests the 1706 to perform the data transfer．

Bits 11－15，the W field，of the Q Register are used to reference the 1706 and to indi－ cate the desired operation．Bits \(0-10\) of the \(Q\) Register will contain the same bit setting used to reference a particular peripheral when it is not attached to the 1706.


It is possible to perform direct I／O on a device connected to the 1706 simply by setting W to 00010 and sending all the codes for the device thru the 1706．（However，normally if a device is on the 1706，it is desired to perform data transfers in a buffered mode by letting the 1706 perform the operations．）

\section*{12．11．1 1706 Functions}

The setting of the W field is dependent upon which of the possible three 1706＇s the program is referencing．There are four settings for each 1706.
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{W SETting＊} & \multicolumn{2}{|l|}{COMPUTER OPERATION} \\
\hline & \[
\begin{gathered}
1706 \\
\# 3
\end{gathered}
\] & \[
\begin{gathered}
1706 \\
\# 2
\end{gathered}
\] & \[
\begin{gathered}
1706 \\
\# 1
\end{gathered}
\] & INP & OUT \\
\hline 1. & －C & －7 & 。2 & Direct Input & Direct Output \\
\hline 2. & 。D & \(\bigcirc 8\) & －3 & Terminate Buffer： Current Addr of 1706 & Function \\
\hline 3. & －E & \(\bigcirc 9\) & －4 & 1706 Status & Buffered Output \\
\hline 4. & －F & 。A & －5 & 1706 Current Addr & Buffered Input \\
\hline
\end{tabular}

\footnotetext{
＊The left digit is binary，the right digit is hexadecimal．
}

The first W setting provides the computer direct access to the peripheral. The peripheral may be requested to send to the A Register a data word or status word. The computer may send to the peripherala function or data word from the A Register. This mode of operation is identical in every way to that on the A/Q channel.
12.11.2 Programming the Peripheral Through the 1706

The 609 magnetic tape unit shall be used as an example with 1706 number 1. It is necessary to set up the equipment prior to telling the 1706 to do any I/O on the equipment.
\begin{tabular}{lll} 
LDQ & \(=\) N \(\$ 1202\) & DIRECT OUT \\
LDA & \(=\) N \(\$ 4 \mathrm{CC}\) & \begin{tabular}{l} 
SEL UNIT 1, ASSEMBLY, \\
\(800 ~ B P I, ~ B I N ~\)
\end{tabular} \\
NOP & & \\
OUT & \(\mathbf{- 1}\) & \\
INQ & \(\mathbf{- 1}\) & PREPARE FOR TAPE MOTION \\
LDA & \(=\) N \(\$ 80\) & WRITE MOTION \\
NOP & & \\
OUT & \(\mathbf{- 1}\) &
\end{tabular}

The 609 tape unit has now been functioned. The next step is to function the 1706 , requesting it to interrupt the computer when the data transfer is complete. (This is if the 1706 will be operated in interrupt mode.)
\begin{tabular}{lll} 
LDQ & \(=\) N \(\$ 1800\) & 1706 FOR FUNCTION \#3 \\
LDA & \(=\) N \(\$ 8001\) & INT ON EOP \\
NOP & & \\
OUT & -1 & 1706 IS FUNCTIONED
\end{tabular}

The 1706 and the peripheral have both been functioned. The next step is to initiate the I/O operation. At this point the 1706 will take over and do the data transfer. It will now be impossible to directly access the peripheral until the 1706 is finished or becomes hung up.

The 1706 expects to find the First Word Address minus one (FWA-1) of the buffer area in the A Register when the I/O operation is initiated. Upon receiving the FWA-1 the 1706 goes into the computer's memory and extracts the Last Word Address plus one (LWA+1) from that location. The 1706 then updates the FWA-1 by 1 until it equals the LWA+1 at which point the data transfer is complete.
\begin{tabular}{lll} 
LDA & \(=\) XLWA+1 & LAST WORD ADDR + 1 IN A \\
STA & FWA-1 & LWA=1 AT FWA-1 \\
LDQ & \(=\) N\$2200 & BUFFER OUT. EQUIP \#4 \\
LDA & \(=\) XFWA-1 & FWA-1 IN A \\
NOP & & \\
OUT & -1 & OPERATION INITIATED
\end{tabular}

The program at this point may exit and wait for the End of Operation interrupt. Two other alternatives are available: status for End of Operation or status for current address.

LDQ \(=\) N \(\$ 2200 \quad\) STATUS 1706
NOP
\begin{tabular}{llll} 
STAT & INP & \(\mathbf{- 1}\) & STATUS IN A \\
& ALS & \(\mathbf{1 1}\) & EOP BIT AT SIGN BIT \\
& SAM & CMP & WHEN SET OP COMPLETE \\
& JMP* & STAT & WAIT UNTIL COMPLETE
\end{tabular}
\begin{tabular}{llll} 
CMP & - & - & \\
& LDQ & \(=\) N\$2A00 & CURRENT ADDR, EQUIP 4 \\
& NOP & & \\
\multirow{3}{*}{ STADR } & INP & -1 & CURRENT ADDR IN A \\
& SUB & \(=\) XLWA+1 & SUBT LWA+1 \\
& SAZ & CMP1 & ZERO, OPERATION CMP \\
& JMP* & STADR & CONTINUE STATUS FOR ADDR
\end{tabular}

CMP1

\subsection*{12.11.3 1706 Status}

Once the data transfer is complete, the program may process the data. The program may at any time status the 1706 for the current address and for the 1706 status word. The program may check the status word for the following information.

A


Note that this is the status of the 1706, not the peripheral. It is not possible to get the status of the peripheral while the 1706 is working on it.
Ready (Bit \(0=1\) ) \(\longrightarrow\)\begin{tabular}{l} 
This bit is set when power is on. \\
Busy (Bit \(1=1)\) \\
This bit is set from the time the 1706 accepts \\
an output word from the computer initiating a \\
block transfer until the block transfer is ter- \\
minated, or during a direct operation.
\end{tabular}
Interrupt (Bit 2=1) \(\longrightarrow\)\begin{tabular}{l} 
A buffer transfer input or output has been com- \\
pleted.
\end{tabular}
Program protectfault (Bit \(6=1) \rightarrow\)\begin{tabular}{l} 
A reference to computer storage caused a pro- \\
gram protect fault.
\end{tabular}
Device Reject (Bit \(8=1) \longrightarrow\)\begin{tabular}{l} 
This bit, if set, means the peripheral device \\
rejected the last word transfer attempted from \\
the 1706.
\end{tabular}
Device Reply (Bit \(9=1) \longrightarrow\)\begin{tabular}{l} 
This bit, if set, means the peripheral device \\
accepted the last word transfer attempted from \\
the 1706.
\end{tabular}

It is possible for the 1706 to get hung up as it continually repeats an attempt to make a data transfer to the peripheral if the peripheral fails.

The program may status and find a Device Reject status. If this condition were to arise, the program may terminate the buffer operation. This termination is always necessary when the buffer becomes hung up. When the operation is terminated, the current address is sent to the A Register automatically.
\begin{tabular}{lll} 
LDQ & \(=N \$ 1 A 00\) & TERMINATE BUFFER, EQUIP 4 \\
NOP & & \\
INP & -1 & CURRENT ADDR IN A
\end{tabular}
12.11.4 Summary of 1706

In summary, the computer functions the peripheral direct via the 1706. Once the peripheral is functioned, the End of Operation interrupt is requested. The program must have the LWA+1 at the FWA-1 prior to initiating a buffer operation. When the buffer operation is initiated, the FWA-1 is in the A Register and sent to the 1706. The status word of the 1706 may be requested anytime as well as the current address. The program cannot status the peripheral itself until the operation is completed or terminated.
12.11.5 1706 Example Program

Example:
The following is a test program for a 609 magnetic tape on a 1732 controller, operated in buffered mode by the 1706. The program outputs 50 words of data from the buffer beginning at \(B U F+1\), rewinds the tape, and reads the data back in.

The buffer should be set to all one bits from the console. Then the program should be operated with the STOP switch set so that the program will stop after writing (to allow the programmer to clear the buffer from the console). After reading, it will stop again where the buffer can be swept to see the data.


\title{
CHAPTER XIII
}

PERIPHERAL PROGRAMMING - II

\section*{CHAPTER XIII - Peripheral Programming II}

TOPIC PAGE
13.0 Introduction 13-1
13.1 Initiator Section of Driver 13-1
13.2 Interrupt from Equipment 13-1
13.3 Common Interrupt Handler 13-3
13.4 Interrupt Line Processor 13-3
13.5 Continuator Section of Driver 13-3
13. 6 Error Section of Driver 13-4
13.7 Summary 13-5
13.8 ADSD Bulletin, Number 4 13-7
13.9 Listing of Interrupt Handler 13-12
13.10 Listing of Dispatcher 13-13

\subsection*{13.0 INTRODUCTION}

The preceding chapter, Peripheral Programming I, discussed in detail the procedures for programming the standard 1700 peripherals. Inefficiency would result if each user program were required to contain the coding necessary to drive a peripheral; therefore, the operating system contains programs that perform all input/output operations. These programs are referred to as drivers.

Drivers are divided into three main parts: initiator, continuator and error.

\subsection*{13.1 INITIATOR SECTION OF DRIVER}

The initiator portion sets up the logic to be used and initiates the operations to be performed. The paper tape reader shall be used as an example. All of the drivers are written in interrupt mode. Interrupt mode allows the driver to initiate an operation and select interrupts, exit to the operating system and regain control when the peripheral has completed the operation.
\begin{tabular}{lll} 
LDQ & \(=\) N \(\$ A 1\) & SEL PTR, FUNC \\
ENA & 1 & CLR CONTROLLER \\
OUT & -1 & \\
ENA & \(\$ 34\) & START MOTION, SEL INT ON \\
OUT & -1 & ALARM OR DATA \\
EXIT TO OPERATING SYSTEM
\end{tabular}

Via the above coding, the initiator portion of the paper tape reader has selected the equipment, selected interrupts, and exited to wait for an interrupt. The initiator portion of every driver initiates these three operations.

\subsection*{13.2 INTERRUPT FROM EQUIPMENT}

The equipment will generate an interrupt when a selected interrupt condition arises. The acknowledgement of interrupt is on a priority basis. The priority depends on the setting of the 16 -bit mask register. A maximum of 16 interrupt lines may be connected to the 1700 , with each line corresponding to a bit in the mask register.


The bit in the corresponding bit position must be a 1 in order for the interrupt to be acknowledged. If the bit is a 0 , the interrupt holds and is not acknowledged until the bit becomes a 1.

Once the bit is set to a 1 in the \(M\) register, control is transferred to the interrupt trap region. The trap region is set up to allow four words for each interrupt line. The core locations are always from location \(10016^{16}\) to \(13 \mathrm{~F}_{16}\). See section 1.3 to review the interrupt system.


Interrupts may be nested 16 deep \(\mid\)

Four core locations reserved for each interrupt line:
- word 4 - address of interrupt processor
- word 3 - priority level for line
- word 2 - RTJ to interrupt handler
- word 1 - overflow and P

Figure 34. 1700 Interrupt Hardware and Software Functions

\section*{Hardware:}
- Disables interrupts
- Stores overflow indicator and \(P\) of interrupted program in word 1
- Transfers control to word 2

Software:
- Word 2 contains RTJ to common interrupt handler
- Interrupt handler saves registers of interrupted program, sets new mask from priority level in word 3, enables interrupts, and transfers control to interrupt processor for that line (from address in word 4).
- Interrupt processor must exit to the driver continuator which will service the equipment (i. e., input data).
- The continuator must exit through the dispatcher to restore the interrupted program.

The computer hardware disables interrupts and stores the contents of the P register in the lower 15 bits of the first trap word for the interrupting line. The hardware sets the upper bit of the first word to a 1 if the overflow indicator is on and to a 0 if the indicator is off. Control is then passed to the second word.

Once control is passed to the second word, the processing is under software control. See Figure 36 for hardware and software functions.

\subsection*{13.3 COMMON INTERRUPT HANDLER}

The second word contains a return jump to the common interrupt handler. The common interrupt handler saves the contents of all the pertinent registers: \(A, Q, M\), and \(I\). The M register is set to the priority for the interrupting line by using the priority level set in the third word. Interrupts are then enabled by the common interrupt handler. The interrupt handler transfers control indirectly through the fourth word to the processor for that line.

\subsection*{13.4 INTERRUPT LINE PROCESSOR}

The processor for the interrupt line (LYNEI or EPROC) takes status on all equipment on the interrupting line and checks bit 2 of each status word.

The processor will be able to determine which peripheral interrupted because the interrupt bit (bit 2) of the status word will be set. The interrupt processor will pass control to the appropriate continuator portion of a driver.

\subsection*{13.5 CONTINUATOR SECTION OF DRIVER}

The continuator checks the alarm bit to determine if control should be passed to the error portion of the driver.
\begin{tabular}{lll} 
LDQ & =N\$A1 & SEL PTR, STATUS \\
NOP & & \\
INP & -1 & STATUS IN A \\
STA & STATUS & SAVE STATUS \\
AND & \(=\) N \(\$ 20\) & CK FOR ALARM \\
SAZ & 1 & IF ZERO CONTINUE \\
JMP & ERR & IF NOT ZERO ALARM
\end{tabular}

If the alarm bit were not set the interrupting condition would be processed by the continuator. The continuator checks further to determine which interrupt was generated. The paper tape reader allows the selection of only two interrupts, alarm and data; therefore, if the alarm bit was not set the data interrupt was probably generated. It would be wise to check the data interrupt bit and if it is not set, pass control to GI (ghost interrupt) in the error section:
\begin{tabular}{ll} 
LDA & STATUS \\
AND & \(=\) N8 \\
SAN & DATA \\
JMP & GI
\end{tabular}

Input data if the data bit was set:
\begin{tabular}{llll} 
DATA & LDQ & \(=\) N\$AO & SEL PTR, DATA \\
& NOP & & \\
INP & -1 & DATA IN A
\end{tabular}

The continuator then performs the necessary packing operations to form one 16-bit word. A check is made to determine if all data has been processed. If not, the continuator exits to wait for the next interrupt.
\begin{tabular}{lcl} 
LDQ & \(=\) N \(\$\) A1 & SEL PTR, FUNC \\
ENA & \(\$ 14\) & INT ON DATA OR ALARM \\
OUT & -1 & \\
EXIT TO OPERATING SYSTEM
\end{tabular}

The continuator could simply exit without reselecting interrupts because the interrupt request is still up if it has not been cleared.

\subsection*{13.6 ERROR SECTION OF DRIVER}

The ERROR portion takes status to determine which alarm condition has arisen. The error routine then performs the necessary operation to correct the error. If the error cannot be corrected without operator intervention, the operator should be notified.
\begin{tabular}{lll} 
LDQ & =N\$A1 & SEL PTR, STATUS \\
NOP & & \\
INP & -1 & STATUS IN A \\
ALS & 5 & POWER ON BIT AT 15 \\
SAM & POWOFF & \\
ALS & 1 & PAPER MOTION FAIL BIT AT 15 \\
SAP & PMF & \\
ALS & 3 & LOST DATA BIT AT 15 \\
SAM & LOSTD & \\
JMP & GI & IF HERE NO ALARM OCCURRED
\end{tabular}

The above coding establishes the condition at fault. The skip address sends control to routines that process the various errors.

GI is where control is passed for a ghost interrupt. The equipment interrupted but apparently for no reason. This would indicate a hardware malfunction.

\subsection*{13.7 SUMMARY}

The driver can be summarized as follows. The initiator is the first to have control. It selects the equipment and selects interrupts, then it exits to the operating system. The continuator gains control via the interrupt trap area after the peripheral generates an interrupt. It checks for alarm and if one is present, sends control to the error portion. If no error occurred, it maintains control and processes the interrupt. If the operation is not complete the continuator exits to the operating system. The error portion determines which alarm condition occurred and attempts to correct the fault and/or notifies the operator. Figure 35 illustrates the flow of the interrupts through the continuator.

It is important to note that the primary purpose of this chapter is to illustrate techniques for programming the hardware in interrupt mode. The linkage through MSOS routines is secondary.

The logical division of programming functions into initiator, continuator, and error sections could be utilized to program any peripheral, either in a stand-alone system or under MSOS. The operations to be included in each section are the important consideration here -- what the equipment is capable of doing, its timing, and the status of responses it can send. At this point the programmer should be able to write an in-terrupt-mode driver which would not run under MSOS.

To actually write a driver to run under MSOS, it would be necessary to study all the linkage to MSOS since system tables and common subroutines are used by all the MSOS drivers.

Some of the MSOS routines are included at the end of this chapter for illustration.
13.7

Example
The following is a test program to print a message on the teletype in interrupt mode. It uses the MSOS Interrupt Handler to save the state of the interrupted program (probably the idle loop) each time the interrupt comes in. It bypasses the Line 1 Interrupt Processor (interrupt response routine) and MSOS driver by storing its own address in the fourth word of the interrupt trap for Line 1 (location \$107).

After the program has been assembled and loaded under MSOS, the computer should be stopped, the protect switch turned off, and P set to the address TTYI; then it should be run. A master clear should not be done because that would disable the interrupt system and clear M.

In reality, if a program such as this were used in a stand alone system, it would assure that bit 1 was set in the \(M\) register and execute an EIN. It would also have a routine corresponding to the interrupt handler to save the state of an interrupted program.

The test routine here simulates the operations on the equipment which would logically be performed by different portions of a driver.
1. TTYI sets up the trap.
2. INIT is the initiator to set up the equipment. It then exits and waits for the first interrupt.
3. CONT is the continuator and it outputs a character each time the interrupt comes in. It also must keep track of the number of words desired to be written. It hangs at CMPLET when finished. An MSOS driver would schedule the programmer's completion address when his request was finished.
4. ERR. The error section analyzes errors. It hangs in the test routine on each error, but in MSOS it would attempt to correct the error.
5. The TABLES used by the routine contain information which is used by the driver for the write; they simulate a physical device table.
6. INTRES. The interrupt response routine is actually not a part of the driver. It must status each device on the line to see which one interrupted. Our example only checks the TTY.
\begin{tabular}{lll}
0001 & & \\
0002 & & \\
0003 & & \\
0004 & & UOEA \\
0005 & & \\
0006 & \(P 0000\) & 0000 \\
0007 & \(P 0001\) & \(C 000\) \\
0008 & \(P 0002\) & \(003 A\) \\
0008 & \(P 0003\) & 5400 \\
\hline 0009 & \(P 0004\) & 0107
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& 0009 \\
& 0010
\end{aligned}
\]}} \\
\hline & \\
\hline 0011 & P000b E830 \\
\hline 0012 & POOUS OAO3 \\
\hline 0013 & P0007 03FE \\
\hline -0014 & P0008 C000 \\
\hline & P0009 ulvo \\
\hline 0015 & FOOOA OBUO \\
\hline 0016 & PU00B O3FE \\
\hline 0017 & POOOC CDFE \\
\hline 0018 & POOOD USUO \\
\hline 0019 & POOOE U3FE \\
\hline 0020 & puouf 0001 \\
\hline 0021 & P0010 OA14 \\
\hline 0022 & P0011 U3FE \\
\hline & \\
\hline 0023
0024 & P0012 14tA \\
\hline
\end{tabular}
*


INITIATOR
get tty func code CLK CONTROL CLR INTERRUPT
select write mode

ChANGE TO DATA FUNCTION
OUTPUT DUMMY CHARACTER SEND FUNCTION
SEL INTERRUPT ALARM OR DAT،
GO WAIT FOR INT
CONTINUATOK
GET STATUS BACK
CK ALARM BIT 5
ALARM UP
CK dATA BIT 3
NOT ALARM OR DATA
get data
GET CHAR FLAG
UPPER CHAR
CLR FLAG FOR LOWER NEXT gO OUTPUT DATA
SET FLAG FOR UPPER NEXT UPDATE BUFFER ADDR

DATA FUNC
OUTPUT I CHAR
LAST WORU YET
gO AWAIT NEXT INT HANG WHEN FINISHED
13.7
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 0052 & & & ； & & & ERKOR SECTIUN & 5 \\
\hline 0053 & & & ＊ & & & FIND CAUSE OF ERRUR & \\
\hline 0054 & P0020 & çus & ERK & LDA＊ & STAT & & \\
\hline 0055 & POOZE & UFCら & & ALS & 5 & CK MUTOR ONN & \\
\hline 0056 & POOCF & 0131 & & SAM & 1 & & \\
\hline 0057 & P0030 & \(18+F\) & & NUM & \＄18FF & MOTOK OFF－HANG HERE & \\
\hline 0058 & P0031 & UFC4 & & ALS & 4 & CK LOST DATA & \\
\hline 0059 & P0032 & \(01 く 1\) & & SAP & 1 & & \\
\hline 0060 & P0033 & 18 F & & NUM & \＄18FF & LUST DATA－HANG HERE & \\
\hline 0001 & P0034 & 180 C & & JMP＊ & GI & NO ERROK APPARENT．．． & \\
\hline 0062 & & & ＊ & & & & \\
\hline 0063 & & & ＊ & & & TABLES（PHYSTB） & \\
\hline 0064 & & & ＊ & & & USED BY URIVER & \\
\hline 0065 & P0035 & 0091 & TTY & NUM & \＄91 & TTY FUNC CODE & \\
\hline 0066 & P0036 & 0041 P & FWA & ADC & BUF & CURRENT BUFFER AUDRESS & \\
\hline 0067 & P0037 & 0064 P & LWA & ADC & \(B \cup F+35\) & LWA＋ 1 & \\
\hline 0068 & P0038 & 0001 & STAT & B 25 & STAT（1） & STATUS WORD & \\
\hline 0069 & P0039 & 0001 & & BZS & FLAG（1） & & \\
\hline 0070 & & & ＊ & & & & \\
\hline 0071 & & & \＃ & & & INTERRUPT RESPONSE & \\
\hline 0072 & & & ＊ & & & NOI PART OF DRIVEP & \\
\hline 0073 & P003A & EBFA & INTRES & LDQ＊ & TTY & & \\
\hline 0074 & P003B & O2FE & & INP & －1 & Status tit & \\
\hline 0075 & P003C & 68FB & & STA＊ & STAT & SAVE IT & \\
\hline 0076 & P0030 & OFCD & & ALS & 13 & CK INTERRUPT BIT & \\
\hline 0077 & POO3E & 0121 & & SAP & GI－ir－I & & \\
\hline 0078 & P003F & 1803 & & JMP＊ & CONT & GO TO TTY CONTINUATOR & \\
\hline 0079
0080 & P0040 & \(181 \%\) & G1 & NUM & \＄18FF & GHOST INTERRUPT HANG HERE & \[
C
\] \\
\hline 0081 & P0041 & 2054 & BUF & ALF & 35，THIS & MESSAGE IS WRITTEN IN INTERRUPT & \\
\hline & P0042 & 4849 & & & & & \\
\hline & P0043 & 5320 & & & & & \\
\hline & P0044 & 4D45 & & & & & \\
\hline & POO45 & 5353 & & & & & \\
\hline & P0046 & 4147 & & & & & \\
\hline & P0047 & 4520 & & & & & \\
\hline & P0048 & 4953 & & & & & \\
\hline & P0049 & 2057 & & & & & \\
\hline & P004A & 5249 & & & ． & & \\
\hline & P004E & 5454 & & & & & \\
\hline & P004C & 4ら4E & & & & & \\
\hline & P004D & 2049 & & & & & \\
\hline & PC04E & 4E20 & & & & & \\
\hline & P004F & 494E & & & & & \\
\hline & P0050 & 5445 & & & & & \\
\hline & P0051 & 5252 & & & & & \\
\hline & P0052 & 55b0 & & & & & \\
\hline & P0053 & 5420 & & & & & \\
\hline & PU054 & 404F & & & & & \\
\hline & P0055 & 4445 & & & & & \\
\hline & P0056 & 2020 & & & & & \\
\hline & P0057 & 2020 & & & & & \\
\hline & P0058 & 2020 & & & & & \\
\hline －－ & P0059 & 2020 & & & & & \\
\hline & POOSA & 2020 & & & & & \\
\hline & P005B & 2020 & & & & & \\
\hline
\end{tabular}

\section*{13.7}
```

            P005C 2020
            P0050 20<0
            P005E 2020
            P005F 2020
            P0060.2020
            P0061 2020
            Pu006 2020
            P00632020
                0082
                        *
                0 0 8 3 ~ E N D
    ```
\begin{tabular}{lllllllll} 
& OUFF & ADISP & OUEA TTYI & \(0000 P\) CONT & \(0013 P\) ERR & \(002 D P\) \\
INTRES & \(003 A P\) & INIT & \(0005 P\) OK & \(0017 P\) DATA & 001 AP LOWER & \(0022 P\) \\
OUTPUT & \(0024 P\) & CMPLET & 002 CP & TTY & \(0035 P\) FWA & \(0036 P\) & LWA & \(0037 P\) \\
STAT & \(0038 P\) & FLAG & \(0039 P\) & GI & \(0040 P\) BUF & \(0041 P\) & &
\end{tabular}
```

J
*P
J
*ASSEM
OPTIONS LX
J
*P
J
*L,8
J
THIS MESSAGE IS WRITTEN IN INTERRUPT MODE

```
13.7

Figure 35. Interrupt Flow

13. 8 The following is an example of one of the ADSD bulletins, illustrating interrupt processing routines.

\section*{INTERRUPT PROCESSING ROUTINES}

This Information Bulletin briefly describes the software involved in processing an interrupt. Although interrupt processing is not new, it is often misunderstood. An Interrupt Service Routine varies in complexity depending on the hardware constraints and user requirements. The Interrupt Service Routine used in the CONTROL DATA 1700 Computer Operating System is not a "closed" routine; rather, it is a group of subroutines which are linked together to provide the flexibility required by today's state-of-the-art programming techniques.

The following conditions must be met in the CDC 1700 Computer before an interrupt can be detected.
- The interrupt system must be enabled.
- An interrupt line must be true.
- The corresponding bit in the interrupt Mask register (M) must be set.

In the following discussion, it has been assumed that the above conditions have been met and that the interrupt is detected or trapped. When an interrupt is trapped, the program sequence is interrupted (or suspended), the address of the instruction to have been executed next is saved, the interrupt system is disabled, and control is transferred to the Interrupt Trap Region.

\section*{INTERRUPT TRAP REGION}

The Interrupt Trap Region is a dedicated area of memory from location 10016 through location \(13 \mathrm{~F}_{16}\) (64 locations). Four consecutive locations in this region are assigned to each interrupt

13.8
line. Since there are 16 interrupt lines with 4 memory cells for each line, there are 64 locations assigned to the Interrupt Trap Region. The first four locations are for interrupt line " 0 , " the next four are for interrupt line " \(1, "\) and so on. When an interrupt is trapped, control is transferred to the second location of the group that is associated with the interrupt line. The exact location is computed as

LOC. \(100_{16}+4_{16}(\) LINE NO. \()+1\).
The four memory locations for each interrupt line are shown below followed by an explanation of the contents of each word. (Words are labeled A, B, C 2 and D.)

\(\mathrm{A}=\) When an interrupt is trapped, the address of the instruction to have been executed next is saved in \(\mathrm{A}_{14}\) - \(\mathrm{A}_{0}\). A15 will contain the Overflow flip-flop's status when the interrupt was trapped. Loading this memory location as described above is accomplished automatically by the hardware.
\(B=\) This location normally contains a one-word indirect Return Jump instruction to a routine that is responsible for preserving the state of the computer's registers ( \(A, Q, I\), contents of location "A" and the interrupted programs priority level. In most cases, this Return Jump is to the Common Interrupt Handler. The exact parameters for this word are decided when building the Operating System.
\(\mathrm{C}=\) This location contains the software priority level associated with this interrupt line. Note that only one priority level can be associated with a given interrupt line; however, any number of interrupt lines, up to 16 , can be assigned the same software priority level. The exact parameters for this word are decided when building the Operating System. (See Note 2.)
\(\mathrm{D}=\) This last location of the four-word group contains the absolute address of the Interrupt Response Routine for this interrupt line.

From the above descriptions it can be seen that the "A" parameter is loaded automatically by the hardware and that control is transferred to the " B " parameter (Return Jump). It is assumed in this discussion that the Return Jump instruction passes control to the Common Interrupt Handler. See Note 1.

\section*{COMMON INTERRUPT HANDLER}

The Common Interrupt Handler saves the state of the computer (interrupted program) in the Interrupt Stack Region. Information saved includes the contents of the A-, Q-, I-, and Pregisters, the Overflow status, and the software priority of the interrupted program. The Common Interrupt Handler then sets the new software priority level, sets the M-register for the new software priority level, enables the interrupt system, and transfers control to the address specified by the " D " parameter, the absolute address of the Interrupt Response Routine.

\section*{INTERRUPT RESPONSE ROUTINE}

The Interrupt Response Routine is usually a small, user-written subroutine to determine which device caused the interrupt if there is more than one device on the interrupt line and transfer control to the "driver" entry point to process the interrupt.

\section*{DRIVERS}

The Driver acknowledges (clears) the interrupt line and processes the data as required. Eventually, upon completion of the program initiated by the interrupt, the Driver passes control to a module which is responsible for returning the computer to the original state of the secured program. In the CDC 1700 Computer Monitor, this module is called the Dispatcher.

\section*{DISPATCHER}

The Dispatcher returns the computer to its original state (its condition at the time of the interrupt) by reloading the A-, Q-, I-, and P-registers, Overflow Status, and priority levels from the Interrupt Stack Region and transfers control back to the address stored as parameter " A " in the Interrupt Trap Region. The M-register is also restored.
13.8


\section*{SPECIAL NOTES}

\section*{Note 1}

A software rule exists which states that interrupts will not be inhibited for more than 45 memory cycles ( \(50 \mu \mathrm{~s}\) ). If an interrupt can be processed in less than \(50 \mu \mathrm{~s}\), the Common Interrupt Handler and the Dispatcher may be bypassed. Therefore, in such cases, parameters "C" and " D " in the Interrupt Trap Region will not be necessary. The one-word indirect Return Jump in location B will transfer control directly to the Interrupt Response Routine or Driver.

\section*{Note 2}

\section*{Interrupt priorities}
1. Hardware priorities are from the lower numbered interrupt lines, to the higher numbered interrupt lines. The lower numbered lines being recognized first by the hardware.
2. Software priorities are not necessarily associated with interrupt line numbers, the higher software priority numbers are processed first. For example, a program running at software priority level 5 , requests a driver that has a software priority level of 10 . The running program would be interrupted and the driver would be initiated (software interrupt).

As an example of how the hardware and software priorities work together assume the following:
1. Processing is being accomplished by the Monitor with interrupts disabled.
2. When the interrupt system is enabled there are two hardware interrupts ready for processing interrupt line-1 (common synchronizer), and software priority level 10, and interrupt line-2 (the timer) software priority level 13.

When the interrupt system is enabled the hardware control will trap the interrupt from line-1 (higher priority, lower line number and disable the interrupt system). This interrupt will be processed through the Common Interrupt Handler requiring about 50 microseconds. The Common Interrupt Handler sets the new software priority level (M-Register Mask), enables interrupts, and transfers control to the Interrupt Response Routine. Interrupt line-2 will trap. This is allowed by the mask setting in the " M " register. The software priority of the "Timer" is always
higher than the common synchronizer and must be processed first. However, this could not have been determined prior to the interrupt response routine. Line- 2 will continue being processed until completion or until it itself is interrupted.

Therefore, even though the hardware indicated that interrupt line-1 had priority, the software dictated that interrupt line-2 actually had a higher priority.

13.9 The following is a listing of the interrupt handler.

13.10
001.
\begin{tabular}{ll}
003. & \\
005. & \\
006. & 00 B 8 \\
007. & 00 EF \\
008. & 00 B 7 \\
009. & 0104 \\
010. & 0002 \\
011. & 0012 \\
& 0022 \\
& 0023 \\
& 0033 \\
& 0009 \\
012. & 0000 \\
013. & 0001 \\
& 0002 \\
& 0003 \\
& 0004 \\
& 0005 \\
014. & 00 B 4 \\
015. & 0001 \\
& 0002 \\
& 0003
\end{tabular}

NAM DISPATCHER
PART NO. E00610A0020S
ENT DISP,SCHTOP
EXT SCHSTK, SCHLNG
EQU CONT(\$B8)
EQU PRLVL(\$EF)
EQU AMASKT(\$B7)
EQU COMEXT(\$104)
EQU LPMSK (\$2), NZERO(\$12), ZERO(\$22), ONEBIT(\$23), ZROBIT (\$33)

EQU RCSCHD(9)
EQU \(\mathrm{XQ}(0), \mathrm{XA}(1), \mathrm{XI}(2), \mathrm{XR}(3), \mathrm{XPL}(4), \mathrm{XL}(5)\)

EQU TOMPT(\$B4)
EQU PC(1), PT(2), PQ(3)
016.
017.
018.
019.
020.
021.
022. P0000 FFFF
\(\begin{array}{lll}\text { 023. } & \text { P0001 } & \text { E0B8 } \\ 024 . & \text { P0002 } & 0 D F A\end{array}\)
025. P0003 0500
026. P0004 C8FB
027. P0005 0900
028. P0006 0106
029. P0007 CCF8
030. P0008 A006
031. P0009 0821
032. P000A 9204
033. P000B 0101
034. P000C 012C
*
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
*
*
*
SCHTOP NUM \$FFFF SCHEDULE STACK TOP
DISP
CONT
INQ -XL
IIN 0
LDA* SCHTOP
INA 0
SAZ RESINT-*-1 EMPTY, CHECK INT. STACK
LDA* (SCHTOP) LOAD FIRST WORD
AND- LPMSK+4 ISOLATE PRIORITY
TRA M
SUB- XPL, Q
SAZ RESINT-*-1
SAP SCHSTC-*-1

ADJUST STACK
IF SCHEDLER STACK IS

SAVE TEMP. IN M PRIORITY OF HIGHEST INT. GO TO INTERRUPT STACK
GO TO SCHEDLE STACK
035.
036.
037.
038. P000D C203
*
039. P000E 6C2B
040. P000F C202
041. P0010 60FF
042. P0011 C201
043. P0012 40B8
044. P0013 E204
045. P0014 40EF
* HIGHEST PROGRAM IS IN THE INTERRUPT STACK.

RESINT LDA- XR,Q
SET RETRN LOCATION
STA* (ACOMEX)
LDA- XI,Q RESTORE I
STA- I
LDA- XA,Q RESTORE A
STQ- CONT STORE INT. STACK BASE
LDQ- XPL,Q RESTORE PRIORITY LEVEL
046. P0015 E6B7
047. P0016 0811
048. P0017 E4B8
049. P0018 0E04
050.
051.
052.
053. P0019 080A
054. P001A 40EF
055. P001B C6B7
056. P001C 0821
057. P001D E8E2
058. P001E C202
059. P001F 68E0
060. P0020 0814
061. P0021 9819
062. P0022 0138
063. P0023 9818
064. P0024 0126
065. P0025 C0B4
066. P0026 6202
067. P0027 40B4
068. P0028 C201
069. P0029 6C10
070. P002A 180C
071. P002B C622
072. P002C A02B
073. P002D 0101
074. P002E 0814
075. P002F A011
076. P0030 8032
077. P0031 8201
078. P0032 Á011
079. P0033 6C06
080. P0034 0844
081. P0035 6202
082. P0036 0814
083. P0037 E203
084. P0038 0E04
085. P0039 0104
086. P003A 7FFF
087. P003B 7FFF X
\(\begin{array}{ll}\text { LDQ- } & \text { (AMASKT), Q } \\ \text { TRQ } & \text { M } \\ \text { LDQ- } & \text { (CONT) } \\ \text { EXI } & \text { COMEXT-256 }\end{array}\)
*

RESTORE MASK

\section*{RESTORE Q}
* HIGHEST PROGRAM IS IN THE SCHEDLER THREAD.
*
\begin{tabular}{lll} 
SCHSTC & TRM & Q \\
& STQ- & PRLVL
\end{tabular}

LDA- (AMASKT), Q
TRA M
\(\begin{array}{ll}\text { LDQ* } & \text { SCHTOP } \\ \text { LDA- } & \text { PT,Q }\end{array}\)
STA* SCHTOP
TRQ A
SUB* ASCHD
SAM SCHSEC-*-1
SUB* ASCLNG
SAP SCHSEC-*-1
LDA- TOMPT
STA- PT,Q
STQ- TOMPT
LDA- PC, Q
STA* (ACOMEX)
JMP* SCHXIT
SCHSEC : LDA- (ZERO), Q
AND- ONEBIT+8
SAZ SCH1-*-1
TRQ A
AND- LPMASK+15
ADD- ONEBIT+15
ADD- PC,Q
AND- LPMSK+15
STA* (ACOMEX)
CLR A
STA- PT,Q
TRQ A
LDQ- PQ,Q
EXI COMEXT-256
ADC COMEXT
ADC SCHSTK
ADC SCHLNG
END

PRIORITY TO Q
SET NEW PRIORITY AND MASK

STORE NEW POINTER
TOP OF SCHEDLER THREAD
TEST IF PRIMARY SCHEDULER
CALL WAS MADE.

IF PRIMARY CALL RELEASE STACK POSITION AND PLACE ON EMPTY THREAD. LOAD ABSOLUTE ADDRESS STORE INTO COMEXT

TEST IF ABSOLTE OR RELATIVE

CALL. SKIP IF ABSOLUTE
ADDRESS 1ST WD OF CALL

ADD REL. ADDRESS OR IF
A=0, ABS ADDRESS AND STORE
ZERO INTO THREAD
COMPLETION INDICATION PASS POINTER TO CALL IN A

PASS, Q

SCHED. STACK LOCATION
SCHED. STACK LENGTH LOC.
\begin{tabular}{llllllllll} 
I & 00 FF & DISP & 0001 P & SCHTOP & 0000 P & CONT & 00 B 8 & PRLVL & 00EF \\
AMASKT & 00 B 7 & COMEXT & 0104 & LPMSK & 0002 & NZERO & 0012 & ZERO & 0022 \\
ONEBIT & 0023 & ZROBIT & 0033 & RCSCHD & 0009 & XQ & 0000 & XA & 0001 \\
XI & 0002 & XR & 0003 & XPL & 0004 & XL & 0005 & TOMPT & 00 B 4 \\
& 0001 & PT & 0002 & PQ & 0003 & RESINT & 000 DP & SCHSTC & 0019P \\
SCHSEC & \(002 B P\) & SCH1 & \(002 F P\) & SCHXIT & 0036 P & ACOMEX & \(0039 P\) & ASCHD & 003AP \\
ASCLNG & \(003 B P\) & SCHLNG & \(003 B X\) & SCHSTK & \(003 A X\) & & & &
\end{tabular}

\section*{CHAPTER XIV}

\section*{LIBEDT EXAMPLES}

\section*{CHAPTER XIV - LIBEDT Examples}
TOPIC ..... PAGE
14.0 Introduction ..... 14-1
14.1 Mass Memory Replace ..... 14-1
14.2 GTFILE Request for System Initializer ..... 14-3
14.3 Adding Programs and Files to the Program Library ..... 14-5
14.4 Transferring Records ..... 14-7
14.5 Absolutizing and Linking Subprograms ..... 14-9

\subsection*{14.0 INTRODUCTION}

The MSOS library editing program, LIBEDT, can be used effectively for adding routines to the program library, exchanging old routines in the program or system library for new ones, and for many utility functions such as transferring records from one logical unit to another, absolutizing programs, etc.

The LIBEDT chapter of the MSOS reference manual describes the features of LIBEDT very accurately. Therefore, this chapter will consist simply of examples using LIBEDT.

\subsection*{14.1 MASS MEMORY REPLACE}

The first example, teletype printout, shows a sample of the checking which could be done while replacing a mass memory module in the system library. The replacement module is larger than the original one. The comments on the listing are self-explanatory.
14.1

\section*{LIBEDT MASS MEMORY REPLACE}
```

J
*LIBEDT
LIB
IN
*DL Dump program library
IN
*DM Dump system library
IN

```

```

E *E Patch missing externals from core resident entry points
MI
*Z
J
*P Following checking is only to illustrate debugging features:
J
*LIBEDT
LIB
IN
*DM < Check to see if ordinal changed (sector address should be larger because new able scratch sector)
Dummy L and $X$ to get sys. rec. package
J
*X, ,
RE
*M2E6
RE
*M2E6,0,2F1
Dump sector $\$ 2 \mathrm{E} 6$ (on LP) to check program
RE
*M2F1, 0, 2F5
RE
*DC0, C1 $\longleftarrow$ Dump core $\$ \mathrm{C} 0$ and $\$ \mathrm{Cl}$ - scr sector address
RE

```

\subsection*{14.2 GTFILE REQUEST FOR SYSTEM INITIALIZER}

This example is not actually a LIBEDT example. However, it is included because it pertains to the system initializer. GETSI is a program which can be modified to be included in any program library (in relocatable binary form); it can then be called into execution in the background by:


The program does a GTFILE request to bring in a file, SYSINI, from the program library to address \(\$ 6000\). SYSINI is actually an absolute copy of the system initializer. GETSI then jumps to \(\$ 6000\) to execute the system initializer. This is very handy because it provides for storing the system initializer on the program library so it can be called in without having to key in a bootstrap loader from the console.


This program may be reassembled for any system. Change EQU for the desired high core address where the system initializer should run when in core. The system initializer should be stored in the program library under the file name SYSINI, as an absolute file.

\subsection*{14.3 ADDING PROGRAMS AND FILES TO THE PROGRAM LIBRARY}

The following example shows the use of LIBEDT to absolutize the system initializer and put it in the program library under file name SYSINI. Then GETSI is put in the program library as a relocatable binary program.

A subsequent system initialization run was made to check out GETSI; the listing shows it beginning to execute.
14.3


\subsection*{14.4 TRANSFERRING RECORDS}

In this example, LIBEDT was used to transfer a card image from the card reader to paper tape. The \(*\) T image in the example was then attached to the end of a series of paper tape programs being loaded, to cause the loader to end loading.
14.4

TRANSFER RECORDS FROM ONE LUN TO ANOTHER

LIBEDT *T (*T option is used to transfer rel. bin. paper tapes which are SI input to high portion of disk so that disk input may be made to SI.)
```

*Z
J
*P
J
*LIBEDT
LIB

```
    IN
*T, 12, A, 11, A, 1
    IN

Transfer from LUN 12 (CR), ASCII mode, to LUN 11 (PTP), ASCII mode, one record (1. card)


\subsection*{14.5 ABSOLUTIZING AND LINKING SUBPROGRAMS}

Next, LIBEDT was used to build a utopia system. This involves loading, absolutizing, and linking a series of relocatable binary paper tapes. Only the routines applicable to the particular configuration were included. The new utopia in core can then be used to punch out an absolute paper tape image of itself.
14.5

\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
UTOPIA \\
UMAINF
\end{tabular} & 2210 & & \\
\hline USILLY & 25A8 & & \\
\hline U1711 & 3258 & & \\
\hline UDISK & 343 E & & \\
\hline CARDIN & 3680 & & Routine names and addresses where loaded \\
\hline U1729 & 3707 & \} & \\
\hline U601MT & 38A9 & & \\
\hline UTODMP & 39 BE & & \\
\hline UDALP & 3AA2 & & \\
\hline CKOUT & 444A & & \\
\hline UTLAST & 4F23 & , & \\
\hline E10 & & \{ & \\
\hline CKD & & & \\
\hline PCR & & & Missing Externals \\
\hline DKM & & & (These are for modules not included in this \\
\hline MAR & & \} & system) \\
\hline VDM & & & \\
\hline LPRINT & & & \\
\hline RDM & & & \\
\hline WDM & & J & \\
\hline
\end{tabular}

Applicable Utopia routines for customer's configuration can be loaded and linked together, then an absolutized tape can be punched. It can then be loaded by a cksum loader (which must be loaded by a bootstrap loader).

Utopia modules could also be loaded and linked and put on program library in rel bin form (with Libedt \({ }^{*}\) L). Then Utopia could be called from TTY with *UTOPIA.

APPENDIXES
\(C\)
c

APPENDIXES
TABLE OF CONTENTS
\begin{tabular}{llr} 
& TOPIC & PAGE \\
APPENDIX A & References & \(\mathrm{A}-1\) \\
APPENDIX B & 1700 Instruction Execution Times & \(\mathrm{B}-1\) \\
APPENDIX C & Utility Assembler Pseudo Instructions & \(\mathrm{C}-1\) \\
APPENDIX D & Assembly Error Messages & \(\mathrm{D}-1\) \\
APPENDIX E & ASCII Codes & \(\mathrm{E}-1\) \\
APPENDIX F & Answers to Exercises & \(\mathrm{F}-1\) \\
& Chapter II & \(\mathrm{F}-1\) \\
& Chapter V & \(\mathrm{F}-2\) \\
& Chapter VI & \(\mathrm{F}-7\) \\
& Chapter VI & \(\mathrm{F}-8\) \\
& Chapter VIII & \(\mathrm{F}-9\) \\
APPENDIX G & Solutions to Problems & \(\mathrm{G}-1\) \\
APPENDIX H & Examples of Instructions & \(\mathrm{H}-1\) \\
APPENDIX I & Communications Region & \(\mathrm{I}-1\)
\end{tabular}

APPENDIX A

\section*{APPENDIX A}

Ref. No.

Reference Title
Reference Manual 60153100
Codes
Assembler Reference Manual
1700 Macro/Assembler Reference Manual
Utility Reference Manual*
Operating System Reference Manual
1700 4K Assembly System (ADB)
Input/Output Specifications Manual
Systems Manual
ADSD General Information Manual

Publication No.

60163500
60171600
60176300
60172300
60174600
60176500
60165800
60152900
60187600

\footnotetext{
*Utility Assembler requires 8 K system.
}
A-1

\section*{APPENDIX B}

\section*{APPENDIX B}

STORAGE REFERENCE

Instruction

LDA
STA
LDQ
STQ
ADD
SUB
ADQ
AND
EOR
RAO
MUI
JMP
RTJ
DVI
SPA

Load A
Store A
Load Q
Store Q
Add A
Subtract
Add Q
AND with A
Exclusive OR with A
Replace Add One in Storage
Multiply Integer
Jump
Return Jump
Divide Integer
Store A, Parity to A
*Add 1.1 microsecond if Storage Index Register is used.
Add 1.1 microsecond for each level of Indirect Addressing. Add 1.1 microsecond for two word instructions.

\section*{REGISTER REFERENCE}

Instruction

SLS
INP
OUT
ENA
ENQ
INA
INQ
ARS
QRS
ALS
QLS

Selective Stop
Input to A
Output from A
Enter A
Enter Q
Increase A
Increase Q
A Right Shift
Q Right Shift
A Left Shift
Q Left Shift \(\qquad\)

Execution Time
(microseconds)*
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
3.3
7.0
1.1
2.2
9.0
2.2

Execution Time
(microseconds)

\section*{1.1}
1.1 min., 10 max.
1.1 min., 10 max.
1.1
1.1
1.1
1.1
\(1.1+(\) shift count *.1)

REGISTER REFERENCE (Cont)
\begin{tabular}{lll} 
& \multicolumn{1}{c}{\begin{tabular}{l} 
Instruction
\end{tabular}} & \begin{tabular}{l} 
Execution Time \\
(microseconds)
\end{tabular} \\
LRS & Long Right Shift & \\
LLS & Long Left Shift & \(1.1+\) (shift count *. 2) \\
NOP & No Operation & \\
EIN & Enable Interrupt & 1.1 \\
IIN & Inhibit Interrupt & 1.1 \\
EXI & Exit Interrupt State & 1.1 \\
SPB & Set Program Protect & 2.2 \\
CPB & Clear Program Protect & 2.2 \\
& & 2.2
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline & Instruction & Execution Time (microseconds) \\
\hline SET & Set to Ones & \(\rangle\) \\
\hline CLR & Clear to Zero & \\
\hline TRA & Transfer A & \\
\hline TRM & Transfer M & \\
\hline TRQ & Transfer Q & \\
\hline TRB & Transfer Q V M & \\
\hline TCA & Transfer Complement A & \\
\hline TCM & Transfer Complement M & \\
\hline TCQ & Transfer Complement Q & \\
\hline TCB & Transfer Complement Q V M & \\
\hline AAM & Transfer Arithmetic Sum A, M & \\
\hline AAQ & Transfer Arithmetic Sum A, Q & < 1.1 \\
\hline AAB & Transfer Arithmetic Sum A, Q V M & \\
\hline EAM & Transfer Exclusive or A, M & \\
\hline EAQ & Transfer Exclusive or A, Q & \\
\hline EAB & Transfer Exclusive or A, Q V M & \\
\hline LAM & Transfer Logical Product, A, M & \\
\hline LAQ & Transfer Logical Product A, Q & \\
\hline LAB & Transfer Logical Product A, Q V M & \\
\hline CAM & Transfer Complement Logical Product A, M & \\
\hline CAQ & Transfer Complement Logical Product A, Q & \\
\hline CAB & Transfer Complement Logical Product A, Q V M & \\
\hline
\end{tabular}

SKIPS

Instruction
SAZ
SAN
SAP
SAM
SQZ
SQN
SQP
SQM
SWS
SWN
SOV
SNO
SPE
SNP
SPF
SNF
Skip if \(\mathrm{A}=+0\)
Skip if \(A \neq+0\)
Skip if \(A=+\)
Skip if \(A=-\)
Skip if \(\mathrm{Q}=+0\)
Skip if \(Q \neq+0\)
Skip if \(Q=+\)
Skip if \(Q=-\)
Skip if Switch Set
Skip if Switch Not Set
Skip on Overflow
Skip on No Overflow
Skip on Storage Parity Error

Skip on No Storage Parity Error
Skip on Program Protect Fault
Skip on No Program Protect Fault

Execution Time
(microseconds)
1.1

\section*{APPENDIX C}


\section*{APPENDIX C}

\section*{UTILITY ASSEMBLER PSEUDO INSTRUCTIONS}

\(\operatorname{DAT~}_{1}\left(\mathrm{~s}_{1}\right), \mathrm{n}_{2}\left(\mathrm{~s}_{2}\right), \ldots\)
\(\operatorname{ADC} e_{1}, e_{2}, \ldots\)

ALF \(n<2 n\) characters \(>\)
\(\operatorname{NUM~}_{1}, c_{2}, \ldots\)

First instruction in source program. The name, \(n\), if given, identifies the program. A numeric location field for this instruction specifies the absolute starting location for the program; a symbolic location field is ignored.

Last instruction in source program. The entry point, \(e\), if given, is the start of the program.

Entry points, \(n_{i}\), that may be referred to by other programs.

External locations, \(n_{i}\), of other programs that are referred to by this program.
Similar to EXT except that references to the external names, \(\mathrm{n}_{\mathrm{i}}\), are made relative.

Reserves a block of program storage locations. The names, \(n_{i}\), identify segments of \(s_{i}\) words in length.

Similar to BSS. In addition, zerofills the block. Reserves a block of common storage locations. The names, \(n_{i}\), identify segments of \(s_{i}\) words in length. Data may not be prestored in the common block.

Reserves a block of data storage locations. The names, \(n_{i}\), identify segments of \(s_{i}\) words in length. Data may be prestored in the data block.

Defines address expressions to be stored as address constants. The addresses may be positive or negative and absolute or relocatable. Parentheses indicate indirect addressing.

Stores ASCII alphanumeric characters into consecutive locations of program storage.

Stores decimal or hexadecimal constants, \(c_{i}\), in consecutive locations in program storage.

\section*{UTILITY ASSEMBLER PSEUDO INSTRUCTIONS (CONT)}

ORG e

ORG* e

EQU \(n_{1}\left(e_{1}\right), n_{2}\left(e_{2}\right), \ldots\)
NLS
LST

SPC v

Assemble subsequent instructions beginning at the address expression, e, which may be program relocatable, data relocatable or absolute.

Resumes assembling instructions immediately after the location preceding the ORG instruction or the first ORG if more than one in a string.

Equates names, \(n_{i}\), to address expression, \(\mathrm{e}_{\mathbf{i}}\). Inhibits list output of assembly.

Enables list output of assembly following issuance of a NLS instruction. (Listing is automatic unless NLS is given.)

Spaces v lines on the typewriter.

\section*{APPENDIX D}

\section*{APPENDIX D}

\section*{ASSEMBLY ERROR MESSAGES}

ERROR LISTING
A list of errors occurring in passes 1 and 2 precedes the program listing on the standard comment I/O unit. If the L option is selected, errors in pass 3 precede the source line on the list output. A decimal error count is printed at the end of each subprogram. If \(L\) is not selected, error messages are output on the standard comment unit.

Format for pass 1 and 2 error messages:
\begin{tabular}{ll} 
Column & \(\frac{\text { Contents }}{3-\text {-digit line number }}\) \\
\(1-3\) & space \\
4 & \(* *\) \\
\(5-6\) & 2 -character error code \\
\(7-8\) &
\end{tabular}

Format for pass 3 error messages:

Column
1-6
7-8
9-18

\section*{Contents}
******
2-character error code
***********

Following are the error message codes and their definitions.

Message
**DS
**UD
**SO

Meaning
Doubly defined symbol. A name in
1) location field of a machine instruction or an ALF, NUM, or ADC pseudo instruction
or
2) address field of an EQU, COM, DAT, EXT, BSS, or BZS pseudo instruction
has been used again in one of the above fields.
Undefined symbol in an address expression.
Available storage for saving symbol names exceeded; no more names may be defined. Symbol table overflow.
\begin{tabular}{|c|c|}
\hline Message & Meaning \\
\hline \multirow[t]{5}{*}{**EX} & Illegal expression. One of the following: \\
\hline & 1) No forward referencing of some symbolic operands \\
\hline & 2) No relocation of certain expression values \\
\hline & 3) A violation of relocation \\
\hline & 4) Possibly a comment is being interpreted as an address field in an instruction which has no address field \\
\hline ** LB & Numeric or symbolic label contains illegal character. The label is ignored. \\
\hline **IX & Illegal index register; specified by symbol other than Q, I or B. \\
\hline **OP & \begin{tabular}{l}
1) Illegal symbol in operation code field, e.g., LDI TAG \\
2) Illegal operation code terminator \\
3) Could also be caused by error in macro
\end{tabular} \\
\hline **OR & Numeric or symbolic operand in address expression contains illegal characters. \\
\hline \multirow[t]{3}{*}{**RG} & Illegal register for interregister instructions, e.g., CLR I \\
\hline & 1) Symbol other than \(A, Q\), or Mused in address field of interregister instruction, or the same symbol used more than once. \\
\hline & 2) Registers separated by other than a comma. \\
\hline \multirow[t]{4}{*}{**RL} & 1) Violation of relocation. \\
\hline & 2) Violation of a rule for instructions which require the expression value to \\
\hline & a) be absolute \\
\hline & b) have no forward referencing of symbolic operands. \\
\hline **OV & Numeric operand overflow-numeric value greater than allowed, e. g., 1 wd. rel. more than \(\$ 7\) F. \\
\hline **SQ & Sequence error \\
\hline **MD & Macro definition error \\
\hline **MC & Macro instruction error \\
\hline **PP & Error in previous pass of compilation \\
\hline **NN & No NAM statement. Blank name will be inserted by assembler. \\
\hline **MO & Overflow of the load-and-go area of mass storage. \\
\hline
\end{tabular}

\section*{LOADER ERROR MESSAGES}

All loading error messages appear on the standard print output device.
E01 Irrecoverable input error; terminates loading.
E03 Illegal or out-of-order input block; terminates load. Also, this diagnostic appears on the comment device when illegal input from that device is detected. The comment device is interrogated for a new statement.

E04 Incorrect common block storage reservation. Occurs if the first NAM block to declare common storage does not declare the largest amount. The loader uses the previously declared length and continues.

E05 Program too long or loader table overflow. Terminates loading. Occurs if program to be loaded exceeds available unprotected core. It may be possible to load the program by rearranging the order of loading to insure entry points are defined before they are referred to as external symbols. Loader produces a memory map and list of unpatched externals prior to terminating the load.

Attempt to load information in protected core; terminates loading.
Attempt to ORG into part of data storage beyond assigned block; terminates loading.
Duplicate entry point; loading continues. The succeeding program is loaded, overlaying the program with the duplicate entry point.

Unpatched external. External name is printed following diagnostic. The operator may choose to terminate the job or continue execution in spite of unpatched externals (with \(*(\mathrm{CR})\) ). A \(* \mathrm{E}(\mathrm{CR})\) will cause the loader to search the directory of core resident entry points for the missing external.

E11 Error in HEX block; loader skips remainder of block and resumes loading with the next block. Image of HEX block in error is printed following diagnostic.

E13 Undefined or missing transfer address; occurs when loader does not encounter a name for the transfer address to begin execution, or the name encountered is not defined in loader's table as an entry point name.

\section*{JOB PROCESSOR ERROR MESSAGES}
\begin{tabular}{|c|c|}
\hline PARITY, hhhh & Memory parity error at location \(\mathrm{hhhh}_{16}\). Message appears on output comment device. \\
\hline OV & Overflow of volatile storage. Message appears on output comment device. \\
\hline \multirow[t]{10}{*}{L, nn FAILED ee} & Informs operator of device failure. \\
\hline & nn logical unit number \\
\hline & ee code indicating cause of failure as follows: \\
\hline & 00 I/O hangup \\
\hline & 01 Internal or external reject \\
\hline & 02 Alarm \\
\hline & 03 Parity error \\
\hline & 04 Checksum error \\
\hline & 05 Internal reject \\
\hline & 06 External reject \\
\hline ALT, aa & Informs operator an alternate device, aa, has been assigned. \\
\hline ACTION & Requests operator action when a failed device has no alternate. The device is identified in the FAILED diagnostic. \\
\hline J01, hhhh & Program protect violation. hhhh is current contents of \(P\) register. Standard print output device. \\
\hline J02, hhhh & Illegal request or parameters at location \(\mathrm{hhhh}_{16}\). Standard print output device. \\
\hline J03, statement & Unintelligible control statement is output with the diagnostic. Standard output device. \\
\hline J04, statement & Illegal or unintelligible parameters in control statement. Standard print output device. \\
\hline J05 & Statement entered after manual interrupt illegal. Output comment device. \\
\hline J06, hhhh & A threadable request was made at level one when noprotect processor stack space was available, or an unprotected threaded request was made at level one. Standard print output device. \\
\hline J07, hhhh & Unprotected program tried to access protected device from location hhhh. Standard print output device. \\
\hline J08, hhhh & Attempt to access read only unit for write, or write only unit for read, or an attempt to access an unprotected request on a protected unit. \\
\hline
\end{tabular}

\section*{APPENDIX E}

\section*{APPENDIX E}

AMERICAN STANDARD CODE FOR INFORMATION INTERCHANGE (ASCII)
\begin{tabular}{|c|c|c|c|}
\hline Bit Configuration & Symbol & Bit Configuration & Symbol \\
\hline 0000000 & NUL & 0011011 & ESC \\
\hline 0000001 & SOH & 0011100 & FS \\
\hline 0000010 & STX & 0011101 & GS \\
\hline 0000011 & ETX & 0011110 & RS \\
\hline 0000100 & EOT & 0011111 & US \\
\hline 0000101 & ENQ & 0100000 & SP \\
\hline 0000110 & ACK & 0100001 & ! \\
\hline 0000111 & BEL & 0100010 & " \\
\hline 0001000 & BS & 0100011 & \# \\
\hline 0001001 & HT & 0100100 & \$ \\
\hline 0001010 & LF & 0100101 & \% \\
\hline 0001011 & VT & 0100110 & \& \\
\hline 0001100 & FF & 0100111 & , \\
\hline 0001101 & CR & 0101000 & \((\) \\
\hline 0001110 & SO & 0101001 & ) \\
\hline 0001111 & SI & 0101010 & * \\
\hline 0010000 & DLE & 0101011 & + \\
\hline 0010001 & DC1 & 0101100 & , \\
\hline 0010010 & DC2 & 0101101 & - \\
\hline 0010011 & DC3 & 0101110 & - \\
\hline 0010100 & DC4 & 0101111 & / \\
\hline 0010101 & NAK & 0110000 & 0 \\
\hline 0010110 & SYN & 0110001 & 1 \\
\hline 0010111 & ETB & 0110010 & 2 \\
\hline 0011000 & CAN & 0110011 & 3 \\
\hline 0011001 & EM & 0110100 & 4 \\
\hline 0011010 & SS & 0110101 & 5 \\
\hline
\end{tabular}

ASCII (Cont)
\begin{tabular}{|c|c|c|c|}
\hline Bit Configuration & Symbol & Bit Configuration & Symbol \\
\hline 0110110 & 6 & 1010010 & R \\
\hline 0110111 & 7 & 1010011 & S \\
\hline 0111000 & 8 & 1010100 & T \\
\hline 0111001 & 9 & 1010101 & U \\
\hline 0111010 & : & 1010110 & V \\
\hline 0111011 & ; & 1010111 & W \\
\hline 0111100 & \(<\) & 1011000 & X \\
\hline 0111101 & = & 1011001 & Y \\
\hline 0111110 & > & 1011010 & Z \\
\hline 0111111 & ? & 1011011 & [ \\
\hline 1000000 & 1 & 1011100 & - \\
\hline 1000001 & A & 1011101 & ] \\
\hline 1000010 & B & 1011110 & \(\wedge\) \\
\hline 1000011 & C & 1011111 & - \\
\hline 1000100 & D & 1100000 & @ \\
\hline 1000101 & E & 1100001 & a \\
\hline 1000110 & F & 1100010 & b \\
\hline 1000111 & G & 1100011 & c \\
\hline 1001000 & H & 1100100 & d \\
\hline 1001001 & I & 1100101 & e \\
\hline 1001010 & J & 1100110 & f \\
\hline 1001011 & K & 1100111 & g \\
\hline 1001100 & L & 1101000 & h \\
\hline 1001101 & M & 1101001 & i \\
\hline 1001110 & N & 1101010 & j \\
\hline 1001111 & 0 & 1101011 & k \\
\hline 1010000 & P & 1101100 & 1 \\
\hline 1010001 & Q & 1101101 & m \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bit Configuration & Symbol \\
\hline 1101110 & n \\
\hline 1101111 & o \\
\hline 1110000 & p \\
\hline 1110001 & q \\
\hline 1110010 & r \\
\hline 1110011 & S \\
\hline 1110100 & \(t\) \\
\hline 1110101 & u \\
\hline 1110110 & v \\
\hline 1110111 & w \\
\hline 1111000 & x \\
\hline 1111001 & y \\
\hline 1111010 & z \\
\hline 1111011 & \{ \\
\hline 1111100 & \(\square\) \\
\hline 1111101 & ] \\
\hline 1111110 & \\
\hline 1111111 & DEL \\
\hline
\end{tabular}

\section*{APPENDIX F}

\section*{APPENDIX F}

ANSWERS TO EXERCISES ON CHAPTER II
1. a. \(0010 \quad 1101 \quad 1010 \quad 1110\) is \(2 \mathrm{DAE}_{16}\)
b. \(\quad 1000 \quad 1111 \quad 1100 \quad 0111\) is \(8 \mathrm{FC7}_{16}\)
c. \(1111 \quad 1111 \quad 1100 \quad 0000\) is \(\mathrm{FFC}_{16}\)
\(2 \mathrm{DAE}_{16}=11694_{10}\)
\({ }^{8 F C 7}{ }_{16}=-28728{ }_{10}\)
\(\mathrm{FFC}_{16}=-63{ }_{10}\)
\[
\begin{aligned}
2 \mathrm{DAE}_{16}+8 \mathrm{FC} 7_{16}+\mathrm{FFC}_{16} & = \\
{\mathrm{BD} 75_{16}}+\mathrm{FFC}_{16} & =\mathrm{BD} 36_{16}
\end{aligned}
\]

No overflow was generated.
2. a. \(4095_{10}=0 \mathrm{FFF}_{16}=\begin{array}{lllll}0000 & 1111 & 1111 & 1111_{2}\end{array}\)
b. \(-{ }^{-17}{ }_{10}=\) FFEE \(_{16}=\begin{array}{llll}1111 & 1111 & 1110 & 1110_{2}\end{array}\)
c. \(\quad 255_{10}=00 \mathrm{FF}_{16}=0000 \quad 0000 \quad 1111 \quad 1111_{2}\)
3. By extending the sign. Consider the 8 bit positive number:
\(4_{\text {Sign Bit. Extend the sign bit }}^{00000111_{2}-\text { Decimal value } 7}\)
Sign Bit. Extend the sign bit to the left 8 places - \(000000000000 \quad 0111_{2}\) - same value of 7 but the number now occupies a 16-bit field.

The same applies for a negative number. \(\mathrm{FE}_{16}\) is -1 in an 8 -bit field and \(\mathrm{FFFE}_{16}\) is also -1, but in a 16 -bit field.

ANSWERS TO EXERCISES ON CHAPTER V - Shift and Skip Instructions
1. a. Shifts \(Q A\) left 16 bits. This effectively switches the data in \(A\) to \(Q\) and \(Q\) to \(A\).
b. Will JUMP to \(P+4\) if the overflow indicator is on, and clear the indicator. Will go to \(P+1\) if overflow indicator is not on.
c. Shifts the data in A right 18 bits. This will clear A if bit 15 was originally a 0 or will set A to all \(1^{\prime}\) 's if bit 15 was originally a 1 . It also wastes time since the maximum necessary shift count to accomplish the same result is 15 .
d. Neither the A nor the Q register is specified so the instruction is essentially a time delay. It takes \(1.1+.1 \times 8=1.9\) microseconds to execute and does nothing to the \(A\) or Q registers.
2. \(\mathrm{Q}=0000\)
\(\mathrm{A}=\mathrm{E} 3 \mathrm{C} 4\)

\section*{ANSWERS TO EXERCISES ON CHAPTER V - Constant Mode of Addressing}
1. a. \(\mathrm{A}=1059 \quad \mathrm{Q}=0000\)
b. \(\mathrm{A}=0024 \quad \mathrm{Q}=0000\)
c. \(\mathrm{A}=4142 \quad \mathrm{Q}=4040\)

ANSWERS TO EXERCISES ON CHAPTER V - Absolute Mode of Addressing
1. LDA-

ADD
STA-
\$FF
= N \$10
\$FF
also
LDA-
ADD
STA-

I
\(=\mathrm{N} \$ 10\)
I

I can be used in place of \(\$ F F\) for storage reference class of instructions. One-word absolute mode is used since \(\$ F F\) is in the communications region.
2. a. 4016
b. 003 F
c. 4016 (However, this is two-word absolute indirect which requires two core cells and 1.1 microseconds more time. Since the base address is in the communications region, one-word absolute indirect should be used.)
3. a. This will decode as C000; \(\Delta\) will be 0 , yielding not one-word absolute but the first word of constant mode. The base address for one-word absolute must be 01 to FF.
b. One-word absolute could have been used since the base address is F3.
c. Nothing. This is a legitimate example of two-word absolute indirect. Bit 15 of the second word ( \(\mathrm{P}+1\) ) will be set because of the parentheses and bits \(14-0\) of \(\mathrm{P}+1\) will contain the address equivalent for TEST.

ANSWERS TO EXERCISES ON CHAPTER V - Relative Mode of Addressing
1. a. Forward, 31 hex locations from \(P\).
b. Backward, \(1000_{16}\) or \(4096_{10}\) from P+1, or \(0 F_{F F} 16\) or \(4095_{10}\) from P.
c. Backward, one location back from \(P\).
2. a. Two-word relative
b. One-word absolute indirect
c. Two-word absolute indirect
d. One-word relative
e. Constant. Two-word.
f. Two-word relative indirect
g. Constant. Two-word.
h. One-word absolute
3. The communications region is fixed and will never move with the program. If the program moved and not the communications region, the relative distance which had been established would be worthless. Fixed areas of core are addressed absolutely, and those that move with the program are addressed relatively.

\section*{ANSWERS TO EXERCISES ON CHAPTER V - Indexing}
1. a. B is used to indicate use of both \(Q\) and \(I\) index registers. Should be written LDA AB, B.
b. Nothing, if A is defined as a legitimate symbol elsewhere in the program.
c. No indexing with shift class instructions, only storage reference class.
2. a. \(\mathrm{A}=0000\)
b. \(\mathrm{A}=0023\)
c. \(\mathrm{A}=0023\)
3. It will loop forever since the reduced index register I value is never stored back. Need a STQ- I after the \(\mathrm{ADQ}=\mathrm{N}-1\).

Answer to indexing problem:
a. \$1234
b. \$02ED
c. \(\$ 2311\)
d. \(\$ 1111\)

\section*{ANSWERS TO EXERCISES ON CHAPTER VI - Utility Assembler}
1. a. Symbols for the EQU and BSS pseudo ops are defined by appearing in the address field.
b. TAG is a doubly defined symbol. It cannot be an EXT.
c. START should be an entry point. The program should look like:
\begin{tabular}{|c|c|c|c|}
\hline Location & Opcode & Address & Comments \\
\hline & NAM & EXAMP & \\
\hline & EN'T & START & \\
\hline & EQU & LED(720) & \\
\hline TAG & NUM & -72, \$FFFF, 72 & \\
\hline & BSS & TAG11(25) & \\
\hline & EXT & LAD & \\
\hline START & LDA+ & TAG & \\
\hline & STA+ & LAD & \\
\hline & - & & \\
\hline & - & & \\
\hline & END & START & \\
\hline
\end{tabular}
2. The common area cannot be preset.
3. Since the common area is fixed, all references to it can safely be made absolutely. This is necessary instead of a relative addressed mode for run anywhere programs.
4. When the reference is made to LIST+3, the operand is unpredictable. The loader skips over the LIST area at load time. A BZS should have been used. It would be worthwhile at this point to refer to reference 5 or 6 for more information concerning the loader since this information is not covered in this manual.

ANSWERS TO EXERCISES ON CHAPTER VI - Macro Assembler
1. a. FEE9

002F
b. 4142
c. 0 A 00
d. FFFE
2. LDA - \(=\mathrm{N} \$ 1000\)

ADD \(\quad=\mathrm{N} \$ 1000\)
3. TAG ALF

TAG1 ALF
Z, ERROR6 Z
Z, LOGICAL UNIT8 Z
4. The symbol TE is declared local to the macro and cannot be called by the main program. Also, since the code is inserted in-line, the \$7FF3 could be executed as an instruction.

\section*{ANSWERS TO EXERCISES ON CHAPTER VIII}
1.
\begin{tabular}{lll} 
& STA* & FIRST \\
& ENA & \(\$ 20\) \\
& LDQ & \(=\) N\$A1 \\
& OUT & -1 \\
& INQ & -1 \\
& INP & -1 \\
& SAN & 1 \\
& LOOP & JMP* \\
& INP & \(*-2\) \\
& ALS & -1 \\
& INP & -1 \\
& STA* & (FIRST) \\
& RAO* & FIRST \\
& FIRST & JMP* \\
& ADC & 0
\end{tabular}
a. This program is run anywhere.
b. Starting location for the checksum program is initially placed in the A register.
c. Reader will run out of tape and stop on a lost data condition.

APPENDIX G

\section*{APPENDIX G}

SOLUTIONS TO PROBLEMS IN CHAPTER V

\section*{ADDRESSING PROBLEM}
a. 1234
b. 02ED
c. 2311
d. 1111

MOVE
The MOVE routine moves \(1001_{16}\) numbers from \(\$ 1000-\$ 2000\), inclusive, to \(\$ 3000-\$ 4000\), inclusive.


SUM
The SUM routine sums \(1001_{16}\) numbers from \(\$ 1000-\$ 2000\), inclusive. The answer is stored in \(\$ 3000\).


\section*{CHNG}

The CHNG routine swaps two arrays, inverting them. The contents of locations \(\$ 1000-\$ 2000\) are swapped and inverted with the contents of locations \(\$ 3000-\$ 4000\).


The swap is completed when the last address in ADDR has been decremented past \(\$ 3000\).

\section*{SUB}

The SUB program picks up the actual data from the calling program and stores them in its locations SUBAG1, SUBAG2, and SUBAG3. The EOR \(=N \$ 8000\) put an indirect bit on the contents of location SUB (which in the example was \$502). This caused the LDA* (SUB) to get the actual data, 10, etc. After picking up all the data, the subroutine updated the return address to \(\$ 505\) and ANDed off the extra indirect bit, AND \(=N \$ 7\) FFF, so the return would be to the proper place.

The subroutine saved the registers when it was entered, and restored them when it exited, which most subroutines would do.

\section*{SORT}

The SORT r outine sorts 16 numbers, in ascending order, in core locations \(\$ 500-\$ 50 \mathrm{~F}\), inclusive. The method used is to push the smallest number to the top, the next smallest number to the next-to-top, etc.

\section*{CLRPB}

The CLRPB subroutine clears protect bits on the core area from \(\$ 2000-\$ 4000\), inclusive. The parameters passed by the calling routine are the last word address of the buffer (LWA) and the first word address (FWA). The subroutine will work for any addresses passed to it. It uses the A register and overflow indicator for loop control. When the last word address is subtracted from \(\$ 7\) FFF in A, the number left will be such that when \(Q\) reaches the last word address +1 and the AAQ 0 instruction is executed, overflow will occur, and the exit will be made from the loop. The SOV 0 instruction before entering the loop turned off the overflow indicator in case it may have been on. The CLRPB subroutine must be a protected routine itself or the protect switch must be off.

\section*{CONVRT}

The CONVRT subroutine converts a hexadecimal number which it receives in A to the ASCII codes for the decimal number. It packs the codes in a buffer, BUF, and returns to the caller with the buffer address in A.

The method used is to divide the number by 10, in hexadecimal arithmetic, and save the remainders. Each time a divide is done, the remainder in Q will be used to get the ASCII code for the number from a table, TAB.

It would have been possible in this example to simply add \(\$ 30\) to each remainder for the conversion. However, the table-look-up method is used for illustration. Also note that the routine puts the characters in one buffer, BUF1, then packs them in BUF for the caller.

The CONTST program checks out CONVRT by calling it to convert a number \(\$ 37 \mathrm{C} 0\), then writing the answer on the teletypewriter in ASCII.

SOLUTIONS TO PROBLEMS IN CHAPTER VI
\begin{tabular}{lll} 
VALUE & PROBLEM & \\
& NAM & TEST \\
& COM & DUMMY(10), X(10) \\
& DAT & DUM(6), COUNT(1) \\
& EQU & LPMASK(\$2) \\
& ENT & START \\
& EXT* & VALUE \\
MASK & BZS & MASK(1) \\
START & 0 & 0 \\
& CLR & Q \\
& STQ & COUNT \\
& LDA & VALUE \\
& AND- & LPMASK+6 \\
& ALS & 8 \\
& STA* & MASK \\
& ENQ & 9 \\
SEARCH & LDA+ & X, Q \\
& AND & \(=\) N\$3F00 \\
& EOR* & MASK \\
& SAN & 2 \\
& RAO & COUNT \\
& SQZ & EXIT-*-1 \\
& INQ & -1 \\
& JMP* & SEARCH \\
& &
\end{tabular}

NAM gives the program a name. ENT gives it an entry point. START is where execution begins, but it does not appear on the END card, implying that it is a subroutine. COM declares the X's in COMMON; COUNT declares the 7th word of the data block for the answer. DUMMY and DUM space over locations not used in this program. The EXT* declares VALUE external (it must be an entry point in the other program), and the * implies it is relative. The BZS initializes MASK to 0 . The EQU declares that LPMASK is location \(\$ 2\).

\section*{INI MACRO}

The two listings on the following pages show one way to write the INI macro. The first listing does not have the macro expanded, while the second does (M option).

The test routine was run with the STOP switch set. When the computer stopped, the Q register was selected on the console for display. It contained a 6 , to indicate that the macro worked.

The INI is not exactly like an INA or INQ because of the size of operands allowed. Line 0008 has an ADD \(=N^{\prime} N^{\prime}\) instead of an INA ' \(N\) '.

\(\qquad\)
\(\qquad\)
\(\qquad\)
I 00FF INIMAC 0000P [00 0004P
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\begin{tabular}{|c|c|c|c|c|}
\hline 0001 & & \multirow{3}{*}{INI} & NAM & INIMAC \\
\hline 0002 & & & MAC & N \\
\hline 0003 & & & LOC & SA \\
\hline 0004 & & & JMP* & * +2 \\
\hline 0005 & & 'SA' & NUM & 0 \\
\hline 0006 & & & STA* & \({ }^{\prime}\) SA' \\
\hline 0007 & & & LDA- & I \\
\hline 0008 & & & ADD & = \({ }^{\text {D }}\) - \\
\hline 0009 & & & STA- & 1 \\
\hline 0010 & & & LDA* & 'SA' \\
\hline 0011 & & & EMC & \\
\hline 0012 & & & ENT & INIMAC \\
\hline 0013 & P0000 0000 & INIMAC & 0 & 0 \\
\hline 0014 & P0001 0842 & & CLR & Q \\
\hline 0015 & P0002 40FF & & STQ- & 1 \\
\hline 0016 & & & INI & 6 \\
\hline 0016 & P0003 1802 & & JMP* & * +2 \\
\hline 0016 & P0004 0000 & [ 00 & NUM & 0 \\
\hline 0016 & P0005 68FE & & STA* & 100 \\
\hline 0016 & P0006 C0FF & & LDA- & I \\
\hline 0016 & P0007 8000 & & ADD & =N6 \\
\hline & P0008 0006 & & & \\
\hline 0016 & P0009 60FF & & STA- & I \\
\hline 0016 & P000A C8F9 & & LDA* & [00 \\
\hline 0017 & P000B E0FF & & LDQ- & I \\
\hline \[
\begin{aligned}
& 0018 \\
& 0019
\end{aligned}
\] & POOOC 0000 & & \[
\begin{aligned}
& \text { SLS } \\
& \text { END }
\end{aligned}
\] & INIMAC \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
I OOFF INIMAC 0000P 100 0004P

\section*{SOLUTION TO PROBLEMS IN CHAPTER VIII}

CKASSM PROBLEM (8.4)
The first INDIR request, line 13, is for the write request at line 34, out of the buffer MSG, line 25 , on the teletypewriter. "NEXT MESSAGE SHOULD INDICATE VERIFICATION."

The next, at line 15 , is to start the write request at line 32 to write a message from MSG1, line 26, on the disk. "MACRO ASSEMBLER ON 1700 NOW OK." This message will be written on the disk concurrently with the first message which is going out on the TTY.

At line 16, a status request is made to wait for the disk write to finish. Then, at line 19, the message on the disk is read back in, line 28, into a different buffer, BUF, which is a BZS at line 27. At line 20, status is taken from line 28 to wait for completion of the disk read. Finally, this message is transferred out of BUF to the teletypewriter at line 23, after which an exit is made at line 24.

The program works out the assembler by the assortment of requests used to transfer the message around. Note that no completion routines are used; it will be obvious that if the two messages come out, it worked; and if they don't, it didn't.

The errors which could be found are:
1. SQN 1 at lines 17 and 21. This is the main error and the instruction effectively doesn't do anything. It was intended to loop on the indirect status request until the operation in progress bit (bit 15 of Q) became clear. To accomplish that, a SQP instruction should have been used. Since \(Q\) is word 8 of the disk physical device table, it will never be a whole word of zero (upon which the SQN could be used). Only bit 15 should be checked for zero. Therefore, as the program is set up, control falls right through to initiate the disk read at line 19, then the teletypewriter write at line 23.

The program works because of the speed of the peripherals involved and the threading of requests onto the driver for each logical unit. The correct message is written, not garbage.

What actually happens (if the SQN's are used instead of SQP's) is:
a. The first TTY message is initiated.
b. The disk write is initiated.
c. The disk read is initiated; it is threaded onto the disk driver after the disk write, since both are at priority 0 . Therefore, the read will not be done until the write is finished.
d. The second TTY write is initiated and is threaded on behind the first write, again since the priority is the same ( \(\mathrm{RP}=0\) ). That is why the second line comes out after the first, as it should.
e. The second line does not contain garbage because the TTY is slow compared with the disk; the disk buffer has been written and read back in before the TTY driver gets ready to write it out. Any change in hardware or priorities involved could cause a mess.
2. The next item to note is the binary write on the teletypewriter at line 23 . Normally an ASCII write would be used. No damage is done because the words being written already contain ASCII characters which can be sent directly to the teletypewriter.
3. Note the formatted write and read on the disk. This is not an error but implies that the disk sector driver is in the system, not the disk word driver.
4. Note the disk sector address words which must be inserted after the macros at lines 30 and 33. They indicate sector 1 in the scratch area. This is not an error.

The version of the CKASSM routine which is used to check out the macro assembler contains SQN instructions at P0007 and P000D. This is probably to test the status request itself and then also to check out the operation of MSOS.

\section*{SOLUTIONS TO PROBLEMS IN CHAPTER XI}

\section*{SOLUTION TO RUN ANYWHERE PROBLEM}

Program AVERAGE is written as a nondestructive run anywhere subroutine which may be called to compute an average. The buffer address in the calling routine is X , and the number of words is 10 . Note that all of the addressing in the program is relative.


PROB1 calls AVERAGE and punches out the answer, 4, and remainder, 5. The program is run anywhere, and note the relative addressing used in the punch request. ANS is before the request and COMPL is after the request.


Here is an error example of incorrect relative addressing used in the punch request. Note at line 16 that the ADC* ANS+5 assembles as FFF5, because ANS comes before the ADC in the program. A positive increment is required, relative to the first word of the parameter string, so it should have been 7FF5. The ADC ANS-*+5 should have been used.

In debugging this program, the punch tape was studied. (Be sure to get it right side up.) Note that the codes punched are:

\section*{03}

FF
F5
14
EA
By studying the output, it was noticed that these are the codes for part of the program, indicating that the buffer ANS was not output, but program codes were. Hence the discovery of the FFF5 at P0019.


In order to verify that the programs were indeed run anywhere and nondestructive and did link correctly, coding was inserted to move them (after they ran one time) to higher core and run again. Two identical answers would indicate that the programs did run correctly.

The following example includes coding added which will move \({ }^{100} 10\) words, beginning at START, to \(\$ 4000\), and then jump to \(\$ 4000\) to reexecute. This continues repeatedly. Since the program lengths are \(28_{16}\) and \(1 D_{16}\), for a total of \(45_{16}\), the \(100_{10}\left(64_{16}\right)\) words moved is sufficient.

Another method would be to use the contents of locations \$F7 and \$ED to find the core address and program length, and use them in the move.

When checkout methods such as this are used, remember that if the breakpoint package is in core it is physically located immediately above the last subroutine. Therefore, it would be wise not to move the programs on top of the breakpoint package and wipe it out.
```

0001
0002
0003
0004 00EA
0005
0006 20002 6800
00003 0024
0007P00044800
F0005 00224
0008 p0005 54F'4
0009 P0007 0501
0010 P0008 0007
0011 P0009 0000
001200004 0003
0013 r000R 0003
0014 F000C 0020
0015P0000 14EA
0016 POOOE 0162
0017 P000F 5800 X
P0010 7FFF X
0018 -0011 0an0
0019 r00l? 60FF
0020 P0013 C9FC
0021 F0014 6500
000154000
0022 F0016 DOFF
C023 P0017 COFF
0024 P0018 099C
0025 P0019 0101
0026 ro0la l8F8
0027 %0018 1400
+001C 4000
0078 P0010 0001 x
r001F 0002
r001F 0003
P0020 0004
000210005
p0022 0006
P0023 0007
000240008
H0025 0000
P0026 0000
0029 अ0027 0003
0 0 3 0

```

```

P0000 5800 X START
P0001 TFFF X
0028 P0010 0001
END START

```

To illustrate the use of the conversion routine, the following program MAIN calls AVG to compute an average, then calls CONVRT to convert the answer (which was returned in A by AVG). CONVRT returns a 3 -word buffer address of the ASCII characters (in A) which the main program then stores down in the write request.

Note that this is an absolute buffer address. The completion address, COMPL, must also be absolute, yet it is in the run anywhere program MAIN. For that reason, the program must absolutize the completion address at each run and store it at \(C\) in the write request.

After the answer is computed once, MAIN calls the MOVE subroutine to move everything except CONVRT up to higher core locations, immediately following the original programs. Absolute addressing is used in MAIN to CONVRT so that the original copy of CONVRT is used for conversion, since it is not a run anywhere program.

This would simulate a mass memory module using a core resident subroutine which always remained in the same place. Even if CONVRT had been moved, the original copy would still have been the one called.

Note also that the flag used to control the move is addressed absolutely. This is so the original flag in core will be used: set by one routine and checked by another. This will simulate run anywhere routines communicating with each other through a core resident flag cell. In the current example, the flag could have been addressed relatively.



\(\qquad\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline I & 00FF & AVG & 0001P OVFL & 0006P TEST & \(000 C P\) \\
\hline AV & 000FP & X & 0007X & & \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)

\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
I OOFF MOVE OOOOP ZERO 0022 MOVLP 0006P OUT OOOBP -
MVFLAG 000CX

\begin{tabular}{|c|c|c|}
\hline -0042 P003C 0111 & SOM & DONE \\
\hline 0043 P0030 18f\% & JMP* & BACK \\
\hline -0044-POOJE ESC] DONE & LDO: & SAVED \\
\hline \(0045 \mathrm{P} 003 \mathrm{FC8Cl}\) & LDA* & SAVEI \\
\hline -0046- 0040 Off & STA & \\
\hline 0047 P 0041 COOO & LDA & = XBUF \\
\hline Pno4z (1)(1)3-1 & & \\
\hline 0048 PU043 1CO4 & JMP * & ( CONVRT) \\
\hline -0049 & END & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & 00FF & SAVEQ & 0000 & AVEI & 0001 p & SAVEA & \multicolumn{2}{|l|}{0002 P BUF} & 00038 \\
\hline BUF 1 & 0006 P & SIGN & 000 CP & TAB & 000 EP & CONVRT & 0018 P & POS & 0021 P \\
\hline Loop & 00240 & OUT & 00 & BACK & 0035 & DONE & 003 E & & \\
\hline
\end{tabular}



\section*{TTY PRINTOUT}
```

* 

MI
*P
J
*K, I13, P6
J
*ASSEM
OPTIONS LX
J
*P
J
*L, }
J
*X

+ 4263
+4263 ఒ- Answers
J

```
MI
*P
J
*UTOPIA
E *
CKDISK - ENTER CKD/ FOR HEADING
ADH, 15F9, \(7 \mathrm{FFF} /\)
95F8
ADH, 95F8, 65/
965D
ADH, 965D, 2/
965F
ADH, 965F, 100D/
A66C
ADH, A66C, 8/
A674
ADH, A674, 12/
A686
ADH, 4, A686/
A68A
ADH, A68A, 3/
A68D

Utopia was used to sum the hex numbers, to check out the answer. The sum is \(A 68 \mathrm{D}_{16}=\) \(42637{ }_{10}\). Divide by \({ }^{10}{ }_{10}\) for a decimal answer of 4263 . The remainder 7 was not considered when the answer was printed. Note that the numbers used did generate overflow in the sum, thereby checking out the average routine. (The average routine would work only for positive numbers.)
In analyzing and planning the move portion, the following simple method could be used with imaginary core addresses:


By drawing a simple picture to move only 10 words, beginning at 1001 and showing the contents of \(\$ E D\) and \(\$ F 7\) (which will be used for indirect addressing) it can be determined that the program should subtract the contents of \(\$ F 7\) from \(\$ E D\) and use that answer, \(\$ A\), for the index in Q. The store through \$ED would be analyzed the same way: (\$ED) + \$A=\$1014. By looking at the picture, one can see that \(Q\) should go from \(\$ A\) to 1 ; hence, the skip out of the loop should be after the last move when Q equaled 1.

The actual addresses involved after loading were:


The total number of locations involved was \(8 \mathrm{~F}_{16}\). Less CONVRT, left \(4 \mathrm{~B}_{16}\) to move. Q was indexed from \(4 \mathrm{~B}_{16}\) (the last location in MOVE) through 1 (the first location in MAIN).

Solution to the AVG Reentrant Problem (11.3.2)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{0001} & \multirow[t]{3}{*}{NAM ENT EQU} & \multicolumn{2}{|l|}{AVG} \\
\hline 0002 & & & & & AVG & \\
\hline \multirow[t]{4}{*}{0003} & & 00BB & & & \multicolumn{2}{|l|}{AVOLA (\$BB), AVOLR(\$BA), ZERO(\$22), LPMASK(\$2)} \\
\hline & & 00BA & & & & \\
\hline & & 0022 & & & & \\
\hline & & 0002 & & & & \\
\hline 0004 & P0000 & 0000 & AVG & 0 & 0 & \\
\hline 0005 & P0001 & 0500 & & IIN & & \\
\hline 0006 & P0002 & 54BB & & RTJ- & (AVOLA) & \\
\hline 0007 & P0003 & 0006 & & NUM & 6 & \\
\hline 0008 & P0004 & 0400 & & EIN & & \\
\hline 0009 & P0005 & C8FA & & LDA* & AVG & SAVE RETURN ADDRESS \\
\hline -0010 & P0006 & 6103 & & STA- & 3, I & \\
\hline 0011 & P0007 & 0844 & & CLR & A & \\
\hline 0012 & P0008 & 6104 & & STA- & 4, I & ZERO OVERFLOW CELL \\
\hline -0013 & P0009 & F101 & & ADQ- & 1, I & LWA+1 IN Q \\
\hline 0014 & P000A & 4105 & & STQ- & 5, I & SAVE IN VOLA+5 \\
\hline 0015 & P000B & 01A0 & & SOV & 0 & TURN OFF OVERFLOW \\
\hline 0016 & P000C & E4FF & LOOP & LDQ- & (I) & FWA IN Q \\
\hline 0017 & P000D & 8622 & & ADD- & (ZERO), Q & ADD DATA TOA \\
\hline 0018 & P000E & 01B2 & & SNO & TEST-*-1 & \\
\hline 0019 & P000F & D104 & & RAO- & 4, I & COUNT OVERFLOW \\
\hline 0020 & P0010 & A011 & & AND- & LPMASK+15 & AND OUT SIGN BIT \\
\hline 0021 & P0011 & 0D01 & TEST & INQ & 1 & UPDATE ADDRESS \\
\hline 0022 & P0012 & 4522 & & STQ- & (ZERO), I & SAVE NEXT ADDRESS \\
\hline 0023 & P0013 & 0852 & & TCQ & Q & COMPLEMENT NEXT ADDRESS \\
\hline 0024 & P0014 & F105 & & ADQ- & 5, I & ADD LWA 1 \\
\hline 0025 & P0015 & 0141 & & SQZ & DV-*-1 & FINISHED WHEN MATCH \\
\hline 0026 & P0016 & 18F5 & & JMP* & LOOP & \\
\hline 0027 & P0017 & E104 & DV & LDQ- & 4, I & PICK UP OVERFLOW \\
\hline 0028 & P0018 & 0FC1 & & ALS & 1 & SQUEEZE OUT SIGN BIT \\
\hline 0029 & P0019 & 0F61 & & LRS & 1 & \\
\hline 0030 & P001A & 3101 & DIV & DVI- & 1, I & DIVIDE FOR AVERAGE \\
\hline 0031 & P001B & 6101 & & STA- & 1, I & RETURN ANSWER IN A \\
\hline \multirow[t]{2}{*}{0032} & P001C & 4500 & & STQ+ & 0, I & RETURN REMAINDER IN Q \\
\hline & P001D & 0000 & & & & \\
\hline 0033 & P001E & C103 & EXIT & LDA- & 3, I & RESCUE RETURN ADDRESS \\
\hline 0034 & P001F & 0500 & & IIN & & \\
\hline 0035 & P0020. & 68DF & & STA* & AVG & \\
\hline 0036 & P0021 & 54BA & & RTJ- & (AVOLR) & \\
\hline 0037 & P0022 & 0400 & & EIN & & \\
\hline 0038 & P0023 & 1CDC & & JMP* & (AVG) & \\
\hline 0039 & & & & END & & \\
\hline
\end{tabular}

LWA +1 IN \(Q\)
SAVE IN VOLA+5
TURN OFF OVERFLOW
FWA IN Q
ADD DATA TO A
COUNT OVERFLOW
AND OUT SIGN BIT
UPDATE ADDRESS
SAVE NEXT ADDRESS

ADD LWA+1

PICK UP OVERFLOW
SQUEEZE OUT SIGN BIT
DIVIDE FOR AVERAGE
RETURN ANSWER IN A RETURN REMAINDER IN Q

RESCUE RETURN ADDRESS

\footnotetext{
(I)
\begin{tabular}{l|l|}
\cline { 2 - 3 } & \multicolumn{1}{l|}{ LWA +1} \\
\hline & OVERFLOW \\
\hline 3 & RETURN \\
2 & I \\
\hline 1 & A (N WORDS) \\
\cline { 2 - 3 } & Q (FWA) \\
\hline
\end{tabular}
}

The following routine, NAM AVGTST, was used to check out the subroutine to see if it returned the correct answer. It only checks the answer and does not check the reentrancy. It asked AVG for an average of 9 words of a 10 -word buffer X , and then punched the average 4 and remainder 0 .

The method used to run the routine in the background, since VOLA is a protected routine, was:
1. Assemble and load AVGTST and AVG under MSOS. Do not execute yet.
2. Turn off protect switch on console.
3. Turn off disk (to protect the system).
4. Set P on the console to the beginning address of AVGTST and RUN.

This method could be used to check out any routine in the background which links to system routines in protected core. If the system in core gets clobbered, the image on the disk is intact.


ANSWER: 4

After testing out AVG to see if it gives an answer, it is then necessary to check out its reentrancy. In the following computer run, two programs (PGMA and PGMB) were set up, each to call AVG as a subroutine. Links and a flag were added to the routines for test purposes only. PGMA calls AVG and AVG begins its calculation. It then checks a flag and causes a pseudo interrupt of itself, and causes PGMB to begin its run. PGMB calls AVG, gets an answer, punches it, and returns control back to the location in AVG where the pseudo interrupt occurred. AVG completes its calculation for PGMA, returns to PGMA, and PGMA punches its answer and hangs.

Again, the programs are loaded under MSOS. Then the protect switch and disk are turned off while they execute.

This method could be used as a skeleton to check a routine's reentrancy. The coding for testing reentrancy is marked by brackets in the example.


ANSWER: 4

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 0001 & & & & NAM & PGMB & C \\
\hline 0002 & & & & ENT & PGMB & \\
\hline 0003 & & & & EXT & AVG, FINI & \\
\hline 0004 & P0000 & 0000 & PGMB & 0 & 0 & \\
\hline 0005 & P0001 & 6817 & & STA* & SA+1 & \\
\hline 0006 & P0002 & 4814 & & STQ* & SQ+1 & SAVE PEGISTERS \\
\hline 0007 & P0003 & C0FF & & LDA- & I & AVE REGIS \\
\hline 0008 & P0004 & 680F & & STA* & SI+1 & \\
\hline 0009 & P0005 & 0A08 & & ENA & 8 & 8 NUMBERS \\
\hline 0010 & P0006 & E000 & & LDQ & = XX & BUFFER ADDRESS X \\
\hline & P0007 & 001B P & & & & \\
\hline 0011 & P0008 & 5400 X & & RTJ+ & AVG & COMPUTE AVERAGE \\
\hline & P0009 & 7FFFX & & & & \\
\hline 0012 & P000A & 6819 & & STA* & ANS & \\
\hline 0013 & P000B & 54F4 & & RTJ- & (\$F4) & PUNCH ANSWER \\
\hline 0014 & P000C & 0401 & & NUM & \$0401 & \\
\hline 0015 & P000D & 0000 & & ADC & 0 & \\
\hline 0016 & P000E & 0000 & & NUM & 0 & \\
\hline 0017 & P000F & 0003 & & NUM & \$0003 & \\
\hline 0018 & P0010 & 0001 & & NUM & 1 & \\
\hline 0019 & P0011 & 0023 P & & ADC & ANS & \\
\hline 0020 & P0012 & C000 & SI & LDA & = N 0 & \\
\hline & P0013 & 0000 & & & & \\
\hline 0021 & P0014 & 60 FF & & STA- & I & \(\bigcirc\) \\
\hline 0022 & P0015 & E000 & SQ & LDQ & \(=\mathrm{N} 0\) & STORE REGISTERS \\
\hline & P0016 & 0000 & & & & \\
\hline 0023 & P0017 & C0000 & SA & LDA & \(=\mathrm{N} 0 \quad\) & \\
\hline & P0018 & 0000 & & & & \\
\hline 0024 & P0019 & 1400 X & & JMP+ & FINI \(\}\) & RETURN TO AVG \\
\hline & P001A & 7FFFX & & & & \\
\hline 0025 & P001B & 0000 & X & NUM & 0, 1, 2, 3, 4, 5, 6, 7 & \\
\hline & P001C & 0001 & & & & \\
\hline & P001D & 0002 & & & & \\
\hline & P001E & 0003 & & & & \\
\hline & P001F & 0004 & & & & \\
\hline & P0020 & 0005 & & & & \\
\hline & P0021 & 0006 & & & & \\
\hline & P0022 & 0007 & & & & \\
\hline 0026 & P0023 & 0001 & ANS & BSS & ANS (1) & \\
\hline 0027 & & & & END & & \\
\hline
\end{tabular}

ANSWER: 3

Another possible solution would be:
\begin{tabular}{|c|c|c|}
\hline & NAM & AVG \\
\hline & ENT & AVG \\
\hline & EQU & AVOLA (\$BB), AVOLR(\$BA), ZERO(\$22) \\
\hline & EQU & LPMASK(\$2), ONEBIT(\$23) \\
\hline AVG & 0 & 0 \\
\hline & IIN & \\
\hline & RTJ- & (AVOLA) \\
\hline & NUM & 5 \\
\hline & EIN & \\
\hline & LDA* & AVG \\
\hline & STA- & 3, I \\
\hline & LDA- & I \\
\hline & EOR- & ONEBIT+15 \\
\hline & STA- & I \\
\hline & CLR & A \\
\hline & STA- & 4, I \\
\hline & LDQ- & 1, I \\
\hline & INQ & -1 \\
\hline LOOP & ADD- & (I), Q \\
\hline & SNO & TEST-*-1 \\
\hline & RAO- & 4, I \\
\hline & AND- & LPMASK+15 \\
\hline TEST & SQZ & DV-*-1 \\
\hline & INQ & -1 \\
\hline & JMP* & LOOP \\
\hline DV & LDQ- & 4, I \\
\hline & ALS & 1 \\
\hline & LRS & 1 \\
\hline DIV & DVI- & 1, I \\
\hline & STA- & 1, I \\
\hline & STQ+ & 0, I \\
\hline EXIT & LDA- & 3, I \\
\hline & IIN & \\
\hline & STA* & AVG \\
\hline & LDA- & I \\
\hline & AND- & LPMASK+15 \\
\hline & STA- & I \\
\hline & RTJ- & (AVOLR) \\
\hline & EIN & \\
\hline & JMP* & (AVG) \\
\hline & END & \\
\hline
\end{tabular}

The indirect bit on the contents of I causes proper addressing to be used to add up the buffer. Only 15 bits of the address are used for the direct addressing used to access the other volatile locations.

\section*{SOLUTION TO THREAD PROBLEM. (11.4.3.3)}

Solution: Never.
The problem here is that the programmer thinks the request priority of 14 will override the running priority of 12 , but this is not so. It is the driver's priority which must be considered, and the slow-equipment drivers usually run at 10 . So, since the request is threaded as highest priority (14) on the queue for the logical unit (TTY, 4) and will be processed when the driver gets to run at its priority (10), the write will never be done. This is because the running program is hung in a loop at priority 12 , waiting for an event which cannot occur (the thread word becoming zero) because the loop at 12 is locking out the driver.

Process programs usually run at 4, 5, and 6 (below the drivers); this would eliminate the problem in the example program. However, any looping like this at any priority is going to slow down a system by locking out lower priorities. For example, if many process programs were coded this way, they could almost completely lock out job processing (which runs at 0 and 1). It would be much better to code the write as follows, if it must run at 12:
\begin{tabular}{|c|c|c|c|}
\hline & EQU & ADISP(\$EA) & \\
\hline & RTJ- & (\$F4) & \\
\hline & NUM & \$OCED & FWRITE, RP=14, CP=13 \\
\hline & ADC & COMPL & \\
\hline & NUM & 0 & \\
\hline & NUM & \$18FC & \\
\hline & NUM & 35 & \\
\hline & ADC & BUF & \\
\hline & SQP & OK-*-1 & \\
\hline & JMP & REJ & \\
\hline OK & JMP- & (ADISP) & \\
\hline COMPL & & & \\
\hline
\end{tabular}

\section*{SOLUTION TO MMPGM PROBLEM. (11.5.7)}

Note that after the FWRITE is initiated (at P0017), the program return jumps to CORSUB and then schedules SYSPGM. CORSUB will run at the calling program's priority (4). Then, since SYSPGM is scheduled to run at 4 also, it will rot begin until MMPGM is finished. (This is perfectly legal, as long as SYSPGM does not need any of the data in MMPGM and does not store anything in MMPGM.) At P001C a jump is then made to the dispatcher to await completion of the I/O. This all looks very good.

However, the I/O has been going on concurrently and the driver runs at a very high priority (usually 10). If by any chance it finishes the write and transfers control to the completion routine WROTE (at P001D) at priority 6 before the RTJ+ CORSUB and the schedule for SYSPGM are finished, the space MMPGM is in will be released. Surprise!

This is quite possible because other system programs at intermediate priorities (i.e., 7 and 9) could be locking out the MMPGM at 4, yet the driver at 10 would be plodding away at its write. Naturally the completion at 6 will be done (after the 7 and 8 are finished) before the priority drops back down to 4 to try to do the return jump to CORSUB and the schedule request, which, of course, aren't there any more.

The word on mass memory coding is: Be careful, and think!

A possible correction for the program would be:
\begin{tabular}{lll} 
& NAM & MMPGM \\
& ENT & MMPGM \\
& EXT \(*\) & REQREJ, IOERR \\
& EXT & CORSUB \\
& EXT & SYSPGM \\
ADISP & EQU & ADISP(\$EA) \\
MMPGM & NUM & \$C8FE \\
& STA* & REL+2 \\
& JMP* & WRITE \\
MSGBUF & ALF & *, MASS MEMORY EXAMPLE* \\
WRITE & FWRITE & \$FC, WROTE-*+1, MSGBUF-*+5, 10, A, 5, 6, I, X \\
& SQP & REQOK-*-1 \\
& RTJ & REQREJ \\
REQOK & RTJ+ & CORSUB \\
& JMP- & (ADISP) \\
WROTE & SQP & 2 \\
& RTJ & IOERR \\
& SCHDLE & REL, 4, X \\
& SQP & 2 \\
& RTJ & REQREJ \\
& SCHDLE & (SYSPGM), 4, 0 \\
& SQP & 2 \\
& RTJ & REQREJ \\
& JMP- & (ADISP) \\
& RELEAS & 0, T,0 \\
& END & MMPGM
\end{tabular}

In this solution, if the completion routine is entered before the RTJ+ to CORSUB is finished, REL and SYSPGM will be put on the scheduler stack to be executed after the completion exit to the dispatcher allows MMPGM to be picked up from the interrupt stack.

Another possible correction to the program, perhaps better, would be simply to change the completion priority in the FWRITE request from 6 to 3 . That would insure that any priority 4 work would be finished before the release is executed. However, this would cause the space MMPGM is in to be tied up until SYSPGM is finished, which was not the intent.

APPENDIX H
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & \multicolumn{4}{|c|}{1700} & \(C\) \\
\hline & \multicolumn{4}{|l|}{********PP********} & & & \multicolumn{3}{|l|}{ADDRESSING EXAMPLES} \\
\hline & \multicolumn{3}{|l|}{0001} & *P & & & \multicolumn{3}{|l|}{ASSEMBLED UNDER MSOS 2.0} \\
\hline & \multicolumn{3}{|l|}{0002} & *ASSEM & & & \multicolumn{3}{|l|}{OCT. 1968} \\
\hline & \multicolumn{9}{|l|}{********OP \({ }^{* * * * * * * *}\)} \\
\hline & \multicolumn{9}{|l|}{********UD********} \\
\hline & 0003 & P0000 & 0000 & & NAM & L & & & \\
\hline & \multicolumn{9}{|l|}{********OP********} \\
\hline & \multicolumn{9}{|l|}{********UD********} \\
\hline & 0004 & P0001 & 0000 & & NAM & DAN & & & \\
\hline & 0005 & & 0000 & & ORG & 0 & SET ABSOLUTE ADDRESS & & \\
\hline & 0006 & 0000 & 0B00 & & NOP & & & & \\
\hline & 0007 & 0001 & 7 FFF X & LOWCOR & 0 & DPNDNT & EXTERNAL SYMBOL & & \\
\hline & 0008 & & 00FE & & ORG & \$FE & RE-SET ABSOLUTE AD & DRESS & \\
\hline & 0009 & 00 FE & 00 BD P & TEMP1 & 0 & ANYWHR & & & \\
\hline & 0010 & 00 FF & 0000 & INDEX2 & 0 & 0 & & & \\
\hline & 0011 & 0100 & 0000 & ABSRNG & 0 & 0 & & & \\
\hline & 0012 & & 0002 P & & ORG* & & & & \\
\hline & 0013 & P0002 & 0000 & RELOW & 0 & 0 & & & \\
\hline & 0014 & & & * & & & 1700 ASSEMBLY EXAMPLE & & \\
\hline 4 & 0015 & & & * & & & ********STORAGE REFEREN & CE***** & \\
\hline \(\xrightarrow{\text { 岁 }}\) & \multicolumn{3}{|l|}{0016} & * & \multicolumn{5}{|c|}{**GROUP 1 \({ }^{* *}\)} \\
\hline & \multicolumn{3}{|l|}{0017} & * & \multicolumn{5}{|l|}{EVALUATION OF ADDRESS FIELD RESULTS IN DESIRED OPERAND ADDRESS} \\
\hline & \multicolumn{3}{|l|}{0018} & * & \multicolumn{5}{|l|}{*ABSOLUTE*} \\
\hline & 0019 & & & *LABEL* & *OPN* & *ADDRESS* & *DESCRIPTION* & *BA* & *EFA* \\
\hline & 0020 & P0003 & C0FE & & LDA- & TEMP1 & NO INDEXING & TEMP1 & TEMP1 \\
\hline & 0021 & P0004 & C2FE & & LDA- & TEMP1, Q & Q Indexing & TEMP1 & TEMP1+(Q) \\
\hline & 0022 & P0005 & C1FE & & LDA- & TEMP1, I & I INDEXING & TEMP1 & TEMP1+(00FF) \\
\hline & 0023 & P0006 & C3FE & & LDA- & TEMP1, B & DOUBLE INDEXING & TEMP1 & TEMP1+(Q) \(+(00 \mathrm{~F}\) \\
\hline & 0024 & P0007 & C020 & & LDA- & \$20 & NUMERIC HEX EXAMPLE & 20 HEX & 20 HEX \\
\hline & 0025 & P0008 & C014 & & LDA- & 20 & NUMERIC DEC EXAMPLE & 20 HEX & 20 DEC \\
\hline & \multicolumn{9}{|l|}{******** \(\mathrm{FX} * * * * * * * *\)} \\
\hline & \multicolumn{9}{|l|}{********PL \({ }^{* * * * * * * *}\)} \\
\hline & \multicolumn{4}{|l|}{\begin{tabular}{l}
0027 P000A C002 \\
********RL********
\end{tabular}} & LDA- & RELOW & PROGRAM RELOCATABLE & ADDRES & \\
\hline & \multicolumn{4}{|l|}{0028 P000B C010 ********RL********} & LDA- & BLOCK6 & DATA RELOCATABLE ADD & RESS & \\
\hline & \multicolumn{4}{|l|}{0029 P000C C000
\(* * * * * * *\) UD
********} & LDA- & BLOCK3 & COMMON RELOCATABLE & & \\
\hline & 0030 & P000D & C000 & & LDA- & UNDEFINE & D UNDEFINED SYMBOL & & \\
\hline
\end{tabular}




```

采 0189
0 1 9 0
0191
0192
0193

0197
0198

```
    P008D 1000
```

    P008D 1000
    P008E 03E8
    P008E 03E8
    P008F EFFF
    P008F EFFF
    P0090 FF9B
    ```
    P0090 FF9B
```

* 

*ADC* ADDRESS CONSTANT PSEUDO

* BECOMES INDIRECT.
*LABEL* *OPN*.. *ADDRESS*
P0088 0030 P ADLIST ADC RELADR, BACIND, (MEMADR),-RELADR
P008A 802A P
P008B 7FCF-P
P008C 7FF0

|  |  |
| :--- | :--- |
| P008D | 1000 |
| P008E | $03 E 8$ |
| P008F | EFFF |
| P0090 | FF9B |

```
    *
```

    *
    * *ADC* ADDRESS CONSTANT PSEUDO
    * *ADC* ADDRESS CONSTANT PSEUDO
    * THE ADDRESS EXPRESSIONS IN SUBFIELD ARE ASSEMBLED INTO CONSECUTIVE CELL
    * THE ADDRESS EXPRESSIONS IN SUBFIELD ARE ASSEMBLED INTO CONSECUTIVE CELL
    * LOCATIONS. IF ADDRESS EXPRESSION IS ENCLOSED IN PARENTHESIS THE ADDRESS
    * LOCATIONS. IF ADDRESS EXPRESSION IS ENCLOSED IN PARENTHESIS THE ADDRESS
    * BECOMES INDIRECT.
    * BECOMES INDIRECT.
    0184
    0185
    0186
    P0088 0030 P
    P0088 0030 P
    P0089 0026 P
    P0089 0026 P
    P008A 802A P
    P008A 802A P
    P008B 7FCF-P
    P008B 7FCF-P
    P008C 7FF0
    P008C 7FF0
        0
        0
                            -$F
                            -$F
                                    TREATED AS ONE WORD ADC
                                    TREATED AS ONE WORD ADC
    .
    ```





\section*{APPENDIX I}

\section*{APPENDIX I}

\section*{COMMUNICATION REGION}
- The communication region is the area of core below \(\mathrm{FF}_{16}{ }^{\circ}\). It can be addressed directly by a one-word instruction. Contents are defined by the following table. All locations are protected except as noted. EQU names are noted also.

\begin{tabular}{|c|c|c|c|}
\hline & Location & Contents & HEX Equivalent \\
\hline \multirow[t]{16}{*}{ONEBIT} & \(\longrightarrow 23\) & 0000000000000001 & 0001 \\
\hline & 24 & 0000000000000010 & 0002 \\
\hline & 25 & 0000000000000100 & 0004 \\
\hline & 26 & 0000000000001000 & 0008 \\
\hline & 27 & 0000000000010000 & 0010 \\
\hline & 28 & 0000000000100000 & 0020 \\
\hline & 29 & 0000000001000000 & 0040 \\
\hline & 2A & 0000000010000000 & 0080 \\
\hline & 2B & 0000000100000000 & 0100 \\
\hline & 2C & 0000001000000000 & 0200 \\
\hline & 2D & 0000010000000000 & 0400 \\
\hline & 2E & 0000100000000000 & 0800 \\
\hline & 2 F & 0001000000000000 & 1000 \\
\hline & 30 & 0010000000000000 & 2000 \\
\hline & 31 & 0100000000000000 & 4000 \\
\hline & 32 & 100000000000000 & 8000 \\
\hline \multirow[t]{28}{*}{ZROBIT} & \(\rightarrow 33\) & 1111111111111110 & FFFE \\
\hline & 34 & 1111111111111101 & FFFD \\
\hline & 35 & 1111111111111011 & FFFB \\
\hline & 36 & 1111111111110111 & FFF7 \\
\hline & 37 & 1111111111101111 & FFEF \\
\hline & 38 & 1111111111011111 & FFDF \\
\hline & 39 & 1111111110111111 & FFBF \\
\hline & 3A & 1111111101111111 & FF7F \\
\hline & 3B & 1111111011111111 & FEFF \\
\hline & 3C & 1111110111111111 & FDFF \\
\hline & 3D & 1111101111111111 & FBFF \\
\hline & 3E & 1111011111111111 & F7FF \\
\hline & 3F & 1110111111111111 & EFFF \\
\hline & 40 & 1101111111111111 & DFFF \\
\hline & 41 & 1011111111111111 & BFFF \\
\hline & 42 & 0111111111111111 & 7FFF \\
\hline & 43 & 5 & \\
\hline & 44 & 6 & \\
\hline & 45 & 9 & \\
\hline & 46 & \(\mathrm{A}_{16}\) & \\
\hline & 47 through B2 & Reserved for proc & \\
\hline & B3 & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{Logical unit number of scratch unit Top of thread of entries in schedule stack Address of FNR}} \\
\hline & B4 & & \\
\hline & B5 & & \\
\hline & B6 & \multicolumn{2}{|l|}{Address of COMPRQ} \\
\hline & B7 & \multicolumn{2}{|l|}{Address of mask table} \\
\hline & B8 & \multicolumn{2}{|l|}{Address of top of interrupt stack} \\
\hline & B9 & \multicolumn{2}{|l|}{Address of request exit} \\
\hline
\end{tabular}



INDEX


\section*{INDEX}


\section*{INDEX (CONT)}
\begin{tabular}{|c|c|c|}
\hline entry points 6-2 & input/output & \\
\hline error bit in Q 8-16, 8-17, 8-19 & interrupts & 7-10, 13-1 \\
\hline error bit in Q 8-16, 8-17, 8-19 & reply or reject & 7-4 \\
\hline error checking, peripherals 12-63 & requests & 11-35 \\
\hline also see error bits on each peripheral & priorities & 11-35 \\
\hline error section, driver 13-4 & rejects & 11-37 \\
\hline error section, driver 13-4 & status & 7-9, 7-16 \\
\hline executing a program 9-7 & unbuffered & 7-1 \\
\hline execution times & integer numbers & 2-4 \\
\hline shift class 5-32 & & \\
\hline storage reference class 5-32 & handler, common & \\
\hline exits \(\quad 8-7,11-3,11-30,11-38\) & 11-3, 13-3, & 13-9, 13-12 \\
\hline EXIT request 8-7 & line processor & 13-3, 13-7 \\
\hline externals & mode programming & 13-1 \\
\hline 6-2, 9-5, 11-14, 11-46, 11-49 & \begin{tabular}{l}
stack \\
system
\end{tabular} & 11-3 \\
\hline floating point numbers 2-7 & 1-3, 5-43, 7-10, 11-29, & 13-1, 13-7 \\
\hline flow of program 11-11 & job processor & 9-1 \\
\hline foreground 8 -1, 8-4, 11-1 & jump & 5-22 \\
\hline FREAD request 8-8 & LIBEDT & 14-1 \\
\hline function codes & libraries & 11-1, 11-12 \\
\hline see specific peripheral & listing & 3-5, 3-7 \\
\hline FWRITE request 8-8 & load-and-go & 9-3 \\
\hline GTFILE request 8-47, 14-3 & loader blocks & 11-6 \\
\hline hexadecimal numbers 2-1 & loader errors & 9-17 \\
\hline idle loop 11-3 & LOADER request & 8-54, 8-55 \\
\hline indexing \(\quad 3-4,5-13,5-15,5-50\) & loading a program & \\
\hline INDIR request 8-59, 8-61 & 9-6, 9-16, & 14-2, 14-7 \\
\hline indirect addressing 5-53 & location field & 3-2 \\
\hline initiator, driver 13-1 & logical operations 5-21, & , 5-36, 6-16 \\
\hline instruction classes 5-1 & logical units & 8-19 \\
\hline interregister instructions 5-34 & low-speed I/O package & 7-3 \\
\hline input/output 1-6, 5-44, 7-1 & M & 5-1 \\
\hline buffered \(7-11,12-36,12-48,12-66\)
functions
\(7-5,7-12\) & macro assembler & 6-1 \\
\hline
\end{tabular}

INDEX (CONT)



INDEX (CONT)


CONTROL DATA```


[^0]:    *Right most Hex number will include destination register.
    **Third Hex number will include uppermost bit of shift count (bit 4).

[^1]:    *Note that solutions to problems appear in Appendix G.

[^2]:    ${ }^{\circledR}$ Registered trademark of Control Data Corporation

[^3]:    *Also the variations of these (1711, 1713, 1722, 1724).

[^4]:    *Base address

[^5]:    *Add 1.1 microsecond if Storage Index Register is used.
    Add 1.1 microsecond for each level of Indirect Addressing.

[^6]:    *For mass storage devices the programmer sets up two words following the request to contain the mass storage address.

