Owner's Manual

Model 2116

16K Static RAM Module



CCS MODEL 2116 16K STATIC RAM MODULE OWNER'S MANUAL

COPYRIGHT 1980 CALIFORNIA COMPUTER SYSTEMS 250 CARIBBEAN DRIVE SUNNYVALE CA 94086 MANUAL NO. 89000-02116

TABLE OF CONTENTS

FEATURES	ii
CHAPTER 1	SETTING THE 2116 JUMPERS 1.1 SETTING THE MEMORY GROUP ADDRESSES 1-1 1.2 SETTING THE BANK BYTE 1-2 1.3 SETTING THE BANK PORT ADDRESS 1-2 1.4 SETTING MEMORY GROUP BANK-INDEPENDENCE 1-3 1.5 SETTING THE BANK RESET JUMPER 1-3 1.6 SETTING THE PHANTOM JUMPER 1-3 1.7 SETTING THE WAIT JUMPER 1-4 1.8 EXAMPLES OF JUMPER SELECTION 1-5
CHAPTER 2	TESTING AND TROUBLESHOOTING THE 21162.1 FRONT PANEL QUICK CHECKOUT2-12.2 DIAGNOSTIC TEST OVERVIEW2-22.3 PREPARING DRIVER ROUTINES2-32.4 SETTING UP FOR THE TEST2-42.5 LOADING THE DIAGNOSTIC2-42.6 RUNNING THE DIAGNOSTIC2-52.7 ERROR PRINTOUT INTERPRETATION2-72.8 SAMPLE MEMORY DIAGNOSTIC RUN2-92.9 MEMORY DIAGNOSTIC LISTING2-10
CHAPTER 3	THEORY OF OPERATION3-13.1MEMORY3-13.2MEMORY ADDRESSING3-13.3BANK SELECTION3-33.4BANK-INDEPENDENCE3-43.5DATA BUFFERS3-43.6WAIT STATES3-53.7RESET3-5
CHAPTER 4	TECHNICAL INFORMATION 4.1 SCHEMATIC/LOGIC DIAGRAM

APPENDIX A LIMITED WARRANTY

i

FEATURES

Uses Popular 2114 Static RAMs Available with 200, 300, or 450 nsec RAMs Berg Jumpers Used for Selectable Features 4K Memory Blocks Individually Addressable to Any 4K Boundary Bank Selection by Bank Port and Bank Byte 4K Blocks Individually Bank-Enabled LEDs Indicate Board Active and Bank Active States Wait State Jumper Phantom Line Capability Selectable Board-Enable/Disable on Reset Operates on +8 Volts Fully Buffered Meets IEEE Proposed S-100 Signal Standards Diagnostic Software Included FR-4 Epoxy PC Board Solder-Masked on Both Sides Silk Screen of Part Numbers and Reference Designations

CHAPTER 1

SETTING THE 2116 JUMPERS

The CCS 2116 is a 16K-byte static RAM board designed for use on the S-100 bus. Thirty-two 1K x 4-bit static RAM chips are arranged in columns of two in order to provide an 8-bit byte, and the sixteen 8-bit columns are divided into 4-column memory groups A through D. Each memory group is individually addressed and bank-enabled, and up to three memory groups can be buried to reconfigure the board to 4, 8, or 12K. The bank select feature, using a bank port and bank byte, is compatible with Alpha Micro and Cromemco as well as with other systems. Board Active and Bank Active states are indicated by LEDs.

To provide optimum compatibility with a variety of systems, CCS has equipped the 2116 with selectable addressing and several optional features. Selections are hard-wired with reliable, easy-to-use Berg jumpers. The addresses for each of the 4K memory groups, the bank port address and bank byte, and the bank-dependence or -independence of each memory group are jumper-set by the user to best suit his system. Phantom, Wait, and Reset jumper-enabled as desired. be Each features can jumper-selectable feature is discussed individually below. Further explanation can be found in Chapter 3, "Theory of Operation."

1.1 SETTING THE MEMORY GROUP ADDRESSES

In order to provide maximum flexibility in the location of the 2116's memory groups within a bank, CCS has made the addresses of the four memory groups jumper-selectable. The jumper-set address for a memory group is compared with the high-order address lines A12-A15, and if the address matches, the memory group will be selected. Set the jumpers of each group to the binary equivalent of the high-order hex digit that specifies the 4K block of addresses in which you wish to locate the group. For example, the addresses of the block between 16K and 20K are 4000h-4FFFh, so you would locate a group in that block by setting its jumpers to 0100. Remember that A15 is the high-order binary digit, so you will set the binary addresses from right to left on the board.

The memory groups are fully prioritized, with A highest and D lowest. This allows you to give two (or more) memory groups the same address. Only the highest-priority group will be selected by that address; the RAMs of the other group(s) will be buried, permanently inaccessible and occupying no memory space until the address jumpers are reset. This allows you to configure the 2116 to 4, 8, or 12K without removing RAMs.

1.2 SETTING THE BANK BYTE

The bank-byte jumpers allow you to hardware-map the 2116 memory board to whichever of the eight memory bank levels 0-7 you choose. To select a bank level, jumper-set a 1 in the bit that corresponds to the desired bank level and jumper-set all other bits to 0. For example, to select bank 3 you would set bit D3 to 1 and D0-D2 and D4-D7 to 0. Remember that on the board high-order is to the right rather than the left.

You may cause the board to be activated with more than one bank by setting the jumpers corresponding to each desired bank to 1.

1.3 SETTING THE BANK PORT ADDRESS

In order to assign the 2116 to a bank, you must output the bank byte to the bank port. Most presentlymarketed S-100 products using the bank port / bank byte scheme address the bank port at 40h. We recommend that you use this bank port address unless you have a strong reason for doing otherwise. Remember that A7 is the high-order bit; thus 40h is selected by setting jumper A6 to 1 and jumpers A0-A5 and A7 to 0.

SETTING THE 2116 JUMPERS

1.4 SETTING MEMORY GROUP BANK-INDEPENDENCE

Each of the memory groups can be made independent of bank selection, causing it to be enabled whenever it is addressed regardless of which bank is active. This makes it possible, in time-sharing situations, for some groups to be commonly accessible while the remaining bank-dependent groups are reserved for individual users. To make a memory group independent, set its bank-dependence jumper to ME (Memory Enable). To make it bank-dependent, set the jumper to BE (Bank Enable).

1.5 SETTING THE BANK RESET JUMPER

If the Bank Reset jumper is set to B, all 16K of memory will be enabled each time the power is turned on or the system is reset. If the Reset jumper is set to A, the bankdependent memory groups will be enabled only when the board's bank has been selected. Bank-independent memory groups will be enabled with each reset no matter which position the Bank Reset jumper is set to.

1.6 SETTING THE PHANTOM JUMPER

Setting the Phantom jumper to ON allows a device that generates a -PHANTOM signal to overlay portions of the 2116 memory. For example, CCS peripheral control boards generate Phantom signals when certain ROM locations are addressed; these locations contain code to drive the peripherals. If an identically-addressed location exists on the 2116 board, the Phantom signal will block the output from the 2116 of the contents of that location. This allows you to access the rest of the memory locations within the 4K block that contains the overlayed portion. Without Phantom capability the 2116 would not be able to locate a memory group in that block because the 2116 and the peripheral control board would both put data on the bus when a shared location was addressed.

Setting the Phantom jumper to OFF disables the -PHANTOM line.

1.7 SETTING THE WAIT JUMPER

The Wait jumper allows you to slow down your processor every time the board is addressed. This will be necessary if your processor allows less memory access time than your RAMs require.


If you have a 2116 with 200 nsec or 300 nsec RAMs, you should not need to enable the Wait feature for use with presently-available microprocessors. If you have the 450 nsec RAMs and a processor that operates at 4mHz you could, in theory at least, need to enable Wait. You should experiment, however; in most cases the 450 nsec RAMs will work successfully with a 4mHz processor without a Wait state.

Some Z-80 CPU boards, including the CCS 2810, provide a jumper-selectable Wait feature. Enabling this feature may be preferable to enabling the 2116 Wait feature. The 2116 Wait causes a Wait state to occur in every memory cycle in which the board is addressed; the CCS CPU Wait feature causes a Wait state to occur during the M1 cycle only. Because memory access time in the M1 cycle is half a clock cycle shorter than in the other machine cycles. a Wait state in this cycle effectively increases the time allowed for memory response without unnecessarily slowing the processor in other memory cycles. If you have memory boards operating at different speeds you probably will want to enable the Wait features as necessary on the slower memories rather enable the processor Wait. than This will allow you to operate at maximum speed with the faster memories. To find out what is best for your system, check your CPU manual and, if you're not sure, experiment.


SETTING THE 2116 JUMPERS

1.8 EXAMPLES OF JUMPER SELECTION

The first diagram shows jumper settings for a basic CCS system consisting of a 2810 Z-80 CPU, a 2422 disk controller, and the 2116. The bank port address must be 40h. The board is activated with bank 0 as well as on start-up and reset. Memory is located between 0 and 16K. Phantom and Wait are disabled.



In the last diagram memory groups A and B are bank-independent and located in the last 8K of memory. Groups C and D reside in bank 2 between 12K and 20K. The bank port address is 40h. Only groups A and B are enabled on start-up and reset. Phantom and Wait are enabled.




CHAPTER 2

TESTING AND TROUBLESHOOTING THE 2116

2.1 FRONT PANEL QUICK CHECKOUT


(If your computer does not have a front panel, skip this section.)

Before powering on the computer, set the 2116 jumpers as follows:




The priority feature will cause Group A to be selected. Set the Front Panel Adress Switches AO-A15 to the off position (0000H). Examine that address. Set the Data Switches D1-D7 to the off position and D0 to the on position (01H). Deposit (write) into memory and compare the Data readout with the switch settings. Now switch D0 to off and D1 to on, deposit into memory again, and compare the result with the switch settings. Continue the pattern of one Data Switch on and the rest off until all data bits have been checked. If any data does not match the switch settings, isolate the malfunction with a logic probe or voltmeter before continuing.

After Group A has been checked, power down the computer and set the jumpers of groups B, C, and D to 1h.



Group B will be selected. Examine 1000H (A12 on, the rest off), and deposit the same data bytes as was done with Group A. Isolate and correct any malfunctions as they become apparent.

To check Group C, power down the computer and set the jumpers of groups C and D to 2h.



Examine 2000H (A13 on, the rest off), and test as with Groups A and B.

Finally, to test Group D, power down and set the jumpers of group D to 3h.

D 🖧 🕹 🕈 C 🏷 🕹	tie ₩ B 8654 #	S∰ Vöö45 ∰

Examine 3000H (A12 and A13 on, the rest off), and test as before. When all malfunctions have been corrected, proceed to the next test.

2.2 DIAGNOSTIC TEST OVERVIEW

These memory diagnostics run on 8080 or Z-80 systems and provide a practical test of the 2116 memory board. Two diagnostics are provided: a walking bit test and a burn-in test. The routines have been written so that they do not require RAM other than the system stack and the RAM under test. The routines may be executed from either RAM or ROM.

2-2

TESTING AND TROUBLESHOOTING

Diagnostics in general can be divided into three classes: fault detection, fault isolation, and fault correction. These routines perform the fault detection and provide sufficient data for fault isolation. After a fault is isolated, correction is a practical matter.

Errors are displayed on the console device when they are detected. Two formats are used. The first, used by the burn-in test and the first stage of the walking bit test, shows errors as follows:

xx yyyy zz

Each character is a hexadecimal digit; xx is the bad data, yyyy is the address where the bad data occurred, and zz is what the data should have been.

The second stage of the walking bit test logs errors as follows:

wwww xx yyyy zz

Again, each character is a hexadecimal digit; wwww is the address where the error was found, xx is the bad data, yyyy is the address where data was last written, and zz is the last written data.

These error displays provide enough information for the problem to be isolated.

2.3 PREPARING DRIVER ROUTINES

Except for the system-unique input/output drivers, the memory test routines are capable of standing alone. The drivers must be provided by the user. Three routines are needed:


CONIN: Console input. This routine reads one ASCII character from the console keyboard and sets the parity bit (bit 7) equal to 0. The character is returned in the accumulator (A register).

CONOUT: Console output. This routine writes one ASCII character to the console display device. The character to be output is passed to CONOUT in the C register. If the console output device is sensitive to bit 7, then the user must set/reset bit 7 to what is needed in the CONOUT routine. CONST: Console status. This routine reads the console input status. If data is not available, then the accumulator is set to 0 and the status flags must match. If data is pending, then a -1 (OFFH) should be returned in the accumulator (A register). The status flags must show at least a non-zero condition on the return.

After these routines have been prepared they must be loaded into memory. To allow the diagnostics to find them, three jump instructions are located at the front of the diagnostic: 0103H for CONIN, 0106H for CONOUT, and 0109H for CONST. The user should put the addresses of his I/O routines into these locations. See lines 51, 52, and 53 in the assembly listings.

2.4 SETTING UP FOR THE TEST

When you are ready to begin the test, set the jumpers as illustrated:



At this point you are ready to put the 2116 into the computer. Make sure that no other memory will respond to addresses in the range 4000H-OBFFFH.

2.5 LOADING THE DIAGNOSTIC

No special precautions are necessary. Use your standard method to load the routines. Load the diagnostic into your system at location 0100H. The diagnostic is small enough to fit into the first 1K of memory. It was assembled assuming a 16K block of memory would be available starting at 0000H; if less memory is available, the only change necessary is to alter the stack location. The stack is currently initialized to 3F76H; a good alternate location would be 0100H.

2.6 RUNNING THE DIAGNOSTIC

Transfer control of the computer to location 0100H. The computer will type out:

DIAGNOSTIC:

You can now select which diagnostic you want. Current options are "C" for continuous burn-in or "W" for walking bit test. Any other selection will cause ???? to be displayed, after which "DIAGNOSTIC:" will again be printed. For the initial test, type in W. The computer will respond:

DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE:

Select a small block size initially. This way the read/write circuitry can be checked out without a flood of error printouts. A block size of 2 is suggested. To terminate entry, type in a space, a comma, or a carriage return. If you type in the wrong number, continue typing in until the last four digits are correct.

The computer will now ask for

BASE ADDRESS:

Type in the desired base address. (Note: The base address must be a multiple of 1024 (0400H). For the board setup suggested, a base address of 4000H is indicated.) At this time the diagnostic will do its test. On completion it will type out

TEST DONE DIAGNOSTIC:

It is now ready for the next test. If errors were logged, see the troubleshooting section and correct the malfunction. Rerun the diagnostic until an error-free run is achieved.

Rerun the walking bit test with a block size of 1K (400H) and a base address of 4000H. Repeat the test,

increasing the base address in 1K (4000H) increments, until base address 7C00H has been tested. This tests all memory chips.

BASE	CHIPS	MEMORY
Address	TESTED	GROUP
4000H	U18, U35	A
4400H	U19, U36	A
4800H	U20, U37	A
4C00H	U21, U38	A
5000H 5400H 5800H 5C00H	U14, U31 U15, U32 U16, U33 U17, U34	B B B
6000H	U26, U43	С
6400H	U27, U44	С
6800H	U28, U45	С
6C00H	U29, U46	С
7000H	U22, U39	D
7400H	U23, U40	D
7800H	U24, U41	D
7C00H	U25, U42	D

TABLE 2.1

If errors are logged, replace the appropriate chip(s). The above table narrows any error to two chips. If the bad data is in the upper half of the byte, replace the lower-numbered chip (physically higher on the board). If the bad data is in the lower half of the byte, replace the higher-numbered chip. For example, the following error printout indicates chip 14 bad:

5C02 84 5C02 04

After a good run for all sixteen 1K increments, run the walking bit test with a block size of 16k (4000H).

At this point, invert the memory group address jumpers and run a 16K block starting at 8000H. This tests the group-select circuitry completely. The primary chips tested here are U2-U6.

When all walking bit tests run error-free, type in C for the continuous burn-in test. Specify a block size of 4000H and the appropriate base address (8000H if you follow the above procedure). Let it run for an hour or two to shake out the weak links (infant mortality). To terminate this test type in Control C. Errors, if any, will be printed out as they occur. The total number of errors will be printed out upon completion of the test.

2.7 ERROR PRINTOUT INTERPRETATION

Errors may show up in many forms. The table on the next page matches typical symptoms with probable causes. The best way to isolate a problem (and correct it at the same time) is to pull out a suspect part and replace it with a part that you know to be good. Then rerun the diagnostic and see if the problem is still present.

If a problem persists after all suspect parts are replaced, set up a controlled test condition and troubleshoot the problem with a logic probe or a voltmeter, using the logic diagram to identify test points.

SUSPECT PARTS

U49, U56, U59

U53-54, U57-58

U5, U6, U7, U9

U4, U6, U7, U9

U3, U6, U7, U10 U2, U6, U7, U10

U50 (A0, 1, 4, 5)

U51 (A2,3,6,7,12,15)

U6, U56-59

ERROR CONDITION

Bad data=OFFH, all groups

Random data or all 0 data, all groups

OFFH data, one group only

One address line hung (printout: good data, bad address)

One data line hung a) hung 0 (good grounded data line address, bad data=0)

b) hung 1 (good a) open data line address, bad data=1) b) data line shorted

Soft errors (random addresses and data, non-repeatable)

Hard memory errors

to +5V a) memory chip access

PROBABLE CAUSE

a) bank select

b) board select

bad write control

a) group A select

b) group B selectc) group C select

d) group D select

address buffers

b) heat-sensitive parts

bad memory chip

time

U53, U54, U55

U52 (A8-11, 13-14)

U53, U54, U55 U53, U54, U55, memory chips

Try setting Wait jumper ON and rerunning tests. Treat as a hard error and replace suspect parts.

See TABLE 2.1 to identify chip.

TABLE 2.2

2-8

2.8 SAMPLE MEMORY DIAGNOSTIC RUN

DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 30 BASE ADDRESS: 300 BAD BASE ADDRESS: BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: WALKING BIT TEST New test BLOCK SIZE: 400 BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 1000 BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 1800 **BASE ADDRESS: 400** TEST DONE DIAGNOSTIC: ???? Typed in 1 DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 579 **BASE ADDRESS: 400** TEST DONE DIAGNOSTIC: CONTINUOUS BURNIN Typed in C BLOCK SIZE: 3765 BASE ADDRESS: 3D3 **00 ERRORS** TEST DONE DIAGNOSTIC: CONTINUOUS BURNIN BLOCK SIZE: 3ABC BASE ADDRESS: 3EF 00 ERRORS TEST DONE **DIAGNOSTIC:**

Typed in W Block may be any size Base address must be multiple of 1K (400H) New test Equal block size, base address Larger block size test Typed in 1 Odd block size Typed in C No parameter restrictions Up to OFFh (255d) errors shown

2 (0000		;	TITLE	'2114 MEMORY DIAGNOSTIC VER 1.1'
4 0	0000 0000 0000		; ; Consc	le input	/output support routines
6 (0000		; ; These	routine	s are a highly-matured, well-thought-
	0000		; out	set base	d on Intel's monitor. They provide a
	0000				apability to converse with an 8080, 80 based microprocessor system. The
10 C 11 C	0000		; only	register	s altered are the accumulator and the
12 0			<pre>; pass ; entry</pre>		r carrying active parameters upon a routine. The stack is used
13 0			; exten	sively;	sufficient space must be provided by
14 0 15 0					programs. The stack pointer is ts original place on exit unless an
16 0	0000		; error		detected (SP=?) or parameters are
17 0 18 0					he stack. In the latter case, the
19 0	0000				et by 2 times the requested number of nd will be set right after these
20 0 21 0			; param		e popped off the stack.
22 0			, ; Regis	ter use	conforms to ICOM and CP/M defined
23 0 24 0			; conve	entions:	Output data is passed in the C
24 0				ster and ster. T	input data is expected in the A hese routines require CP/M-compatible
26 0			; CONIN	and CON	OUT routines as contained in the
27 0 28 0			<pre>i user' i Resid</pre>	s BIOS lent ROM.	program, or CI and CO as in the ICOM
29 0	0000		;	ent tom.	
30 0 31 0		000A 000D	LF CR	EQU EQU	OAH ; ASCII line feed
32 0	0000	0040	CNTL	EQU	ODH ; ASCII carriage return 40H ; ASCII Cntl offset
33 0		0040	STACK	EQU	40H
34 0 35 0			;		
36 0			;		
37 0 38 0		0040	;	ORG	40H
39 0	040	C38F03		JMP	INIT
40 0 41 0		0100	;	ORG	0100H
42 0	100		;		
43 0 44 0			; SYSTE	M LINKAG	ES
45 0	100	C003	CONIN	EQU	0C003H
46 O 47 O		C006	CONOUT	EQU	0C006H
47 0		C373 C000	CONST USER	EQU EQU	0C373H 0C000H
49 0	100		;		
		C38F03 C303C0	CONI:	JMP JMP	INIT CONIN
52 0	10.6	C306C0	CONO:	JMP	CONOUT
		C373C3 C300C0	CST:	JMP IMP	CONST
55 0		030000	ERR:	JMP	USER

57	010F 010F 010F		•	ne BLK le devic	-	one blank on the current
59 60 61	010F 010F 010F		; Retur ; Stack	paramet n parame usage:		None None 4 bytes
63 64 65	010F 010F 0110 0112 0115		; BLK:	PUSH MVI JMP	B C,'' ECH2	; Save (BC) ; Get an ASCII space ; Go output it
67 68 69	0115 0115 0115 0115 0115		; ASCII	ne CONV equival are lost	ent. The	a 4 bit binary number to its e high-order 4 accumulator
71 72 73	0115 0115 0115		; ; Exit	paramete paramete:		4 bit binary number in lower half of accumulator ASCII character in (A)
	0115		; Stack	usage:		0 bytes
76 77 78	0115 0115 0117 0119 011A	C690 27	CONV:	ANI ADI DAA ACI	ОFН 90Н 40Н	; Clear high bits ; Insert partial ASCII ; Zone ; Insert rest of ASCII
80 81	011C 011D 011E	27	;	DAA Ret		; Zone
84 85 86	011E 011E 011E 011E 011E		; line	feed (in ws these	that or	an ASCII carriage return and der) on the console. It 4 blanks to create a left
89 90	011E 011E 011E 011E		; Exit	paramete paramete: Usage:		None None 8 bytes
93 94 95 96	0122 0125 0126	2 1 2 7 0 1 CD A E 0 1 E 1 C 9	CRLF:		H,CRMSG PRTWA	; Save (H,L) ; Get message address ; Print message ; Restore (HL)
98 99	012B	00042040	CRMSG:			',' '+80H
101 102	012B 012B 012B 012B		; Routi ; regis ; the c	ter pai	prints r as a b	the contents of the (DE) -digit hexadecimal number on
104 105 106	012B 012B 012B		; ; Exit	paramete		(DE) = 4 digit hex number to be printed on console. None
	012B 012B		; Stack	usage:		10 bytes
109		CD1E01				; Print a CR, LF if no CR, LF wanted

111 012E 7A DEPRA: A,D ; Get high order byte MOV ; Print 2 numbers 112 012F CD3301 CALL HEX2 113 0132 7B MOV ; Get low order byte A,E 114 0133 ; Alternate entry point to print (A) as two hex 115 0133 ; digits 116 0133 F5 HEX2: PUSH PSW ; Save low order byte 117 0134 OF RRC ; Move high order nibble 118 0135 OF RRC ; to lower half of (A) 119 0136 OF RRC 120 0137 OF RRC 121 0138 CD3C01 CALL ; Print the nibble HEX1 122 013B F1 PSW POP ; Get low nibble back 123 013C ; Alternate entry point to print low order nibble 124 013C ; on console 125 013C CD1501 HEX1: CALL CONV ; Convert to ASCII 126 013F C34501 JMP ECH1 : Go print it 127 0142 ; ; Routine ECHO reads one character from the calling 128 0142 129 0142 130 0142 128 0142 ; routine and then echoes it back. It is assumed ; that the console is in a full duplex mode. 131 0142 ; 132 0142 ; Entry parameter: None 133 0142 ; Exit parameter: (A) = Character read from 134 0142 the console keyboard ; 135 0142 ; Stack usage: 4 bytes 136 0142 137 0142 CD0301 ECHO: CALL CONI ; Read a character ; Alternate entry point to print (A) 138 0145 139 0145 C5 ECH1: PUSH B ; Save (BC) 140 0146 E67F ANI 7FH ; Strip off parity bit 141 0148 4F MOV C,A ; Put character into (C) 142 0149 ; Alternate entry point for BLK routine 143 0149 CD0601 ECH2: CALL CONO ; Output it 144 014C C1 В POP ; Restore (BC) 145 014D C9 RET 146 014E ; 147 014E ; Routine HLPRT prints the contents of the (HL) 148 014E ; register as 4 hexadecimal digits on the console. 149 014E ; 150 014E ; Entry parameter: (HL) = 4 hex digit number 151 014E to be printed ; 152 014E ; Exit parameter: None 153 014E ; Stack usage: 10 bytes 154 014E 155 014E CD1E01 HLPRT: CALL CRLF ; Print a (CR,LF) 156 0151 ; Alternate entry point if no CR,LF wanted 157 0151 EB HLPRA: XCHG 157 0151 EB 158 0152 CD2E01 ; Swap (HL), (DE) CALL DEPRA ; Go print (DE) 159 0155 EB XCHG ; Unswap (HL), (DE) 160 0156 C9 RET 161 0157 ; Routine PCHK reads a character from the console and checks whether it is a valid delimiter (space, comma, or carriage return). If so, a zero is returned in the status flags. If the character is 162 0157 163 0157 164 0157 165 0157

carriage return, the carry bit is set also. If 166 0157 ; a ; it is not a delimiter, a non-zero, 167 0157 no-carry 168 0157 ; indication is required. 169 0157 170 0157 ; Entry parameters: None 171 0157 ; Exit Parameters: See description above. 172 0157 ; Stack usage: 6 bytes 173 0157 174 0157 CD4201 PCHK: CALL ECHO ;Read a character 175 015A ; Alternate entry point if CHAR already in (A) PCH2: 1 1 176 015A FE20 CPI ; Check for a blank 177 015C C8 RΖ ; Return if (SO) 178 015D FE2C CPI ۰, ۱ ; Check for a comma ; Return if (SO) 179 015F C8 RΖ 180 0160 FEOD CPI 'M'-CNTL ; Check for a CAR RET 181 0162 182 0162 37 STC ; Set the carry flag 183 0163 C8 RΖ ; Return if CAR RET 184 0164 3F CMC ; Reset the carry flag 185 0165 C9 RET 186 0166 187 0166 Routine PRM reads characters from the console and ; 188 0166 pushes them onto the stack. Multiple parameters may be read: values are delimited by a space or 189 0166 ; 190 0166 comma. If a carriage return is entered, PRM stops ; 191 0166 reading values and returns to the caller. Onlv ; last 4 characters of a string are saved; to 192 0166 the error, type until the last correct an 193 0166 four 194 0166 correct. The caller may retrieve characters are popping them from the 195 0166 the values by stack. last-entered character first. 196 0166 197 0166 ; 198 0166 Entry parameter: (C) = number of expected ; 199 0166 parameters 200 0166 Exit parameters: (C) Parameters on stack: 201 0166 If a bad value was entered. 202 0166 '????' is printed and ; 203 0166 control transferred to a ; 204 0166 user provided error handler. 205 0166 The stack pointer value is indeterminate and needs 206 0166 207 0166 to be reset 208 0166 4 + 2 = (C) bytes Stack usage: 209 0166 210 0166 Alternate entry point if only one parameter is ; 211 0166 ; desired. 212 0166 0E01 PARM1: MVI C,1 213 0168 ; Normal entry point ; Set (HL) = 0214 0168 210000 PRM: LXI Н,О 215 016B CD4201 ECHO ; Get a character PRA: CALL MOV ; Save input character 216 016E 47 PRB: B,A ; Check it and CVB 217 016F CD9901 CALL NIBBL 218 0172 DA7E01 JC PRC ; Not hex, see if delim 219 0175 29 ; Multiply (HL) by 16 DAD Н 220 0176 29 DAD Н

.

221 0177 29		DAD	Н		
222 0178 29		DAD	H		
223 0179 B5		ORA	L	;	Add on new 4 bits
224 017A 6F 225 017B C36B01		MOV JMP	L,A PRA	•	Go get next character
226 017E	•	JHI	I NA	,	do get next character
227 017E E3	; PRC:	XTHL		:	Swap value and RET ADDR
228 017F E5		PUSH	Н		Resave return address
229 0180 78		MOV	A,B	-	Get last input char
230 0181 CD5A01		CALL	PCH2	;	See if delimiter
231 0184 D28901		JNC	PRD	;	Not a carriage return
232 0187 OD		DCR	С	;	CR, see if all values in
233 0188 C8		RΖ		;	Yes, done
234 0189 C2C401	PRD:	JNZ		;	Take error exit if not 0
235 018C 0D		DCR		;	All in?
236 018D C26801		JNZ	PRM	;	No, go get another
237 0190 C9		RET			
238 0191 239 0191	; • • • • • • • • •	nata an	the noin	+ + + +	f only one parameter
240 0191					ter already in (A).
241 0191 0E01	PRF:	MVI	C,1	iace	ter arready in (x).
242 0193 210000	1		·H,0	:	Set up (HL)
243 0196 C36E01		JMP			Go get rest of parameter
244 0199	;			•	
245 0199	; Routi	lne NI	BBL sti	rips	s the ASCII zone off a
246 0199	; chara	acter in	the (A)	reg	gister and verifies that it
247 0199					If so, the binary value is
					nalf of the A register; the
249 0199	• 11000	n half i	a aat ta		
					ro. If not, the carry flag
250 0199					ro. If not, the carry flag rned to the caller.
250 0199 251 0199	; is se	et and c	ontrol r	etur	rned to the caller.
250 0199 251 0199 252 0199	; is se ; ; Entry	et and c Parame	ontrol roter:	etur ()	rned to the caller. A) = ASCII CHAR
250 0199 251 0199 252 0199 253 0199	; is se ; ; Entry ; Exit	et and c Parame paramet	ontrol ro ter: ers:	etur () Se	rned to the caller. A) = ASCII CHAR ee description above
250 0199 251 0199 252 0199 253 0199 254 0199	; is se ; ; Entry ; Exit	et and c Parame	ontrol ro ter: ers:	etur () Se	rned to the caller. A) = ASCII CHAR
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199	; is se ; Entry ; Exit ; Stack ;	et and c Parame paramet usage:	ontrol ro ter: ers:	etur (1 Se No	rned to the caller. A) = ASCII CHAR ee description above one
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI	ontrol ro ter: ers:	etur () So No ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage:	ontrol ro ter: ers: '0'	etur (1 Se No ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC	ontrol ro ter: ers: '0'	etur () So No ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI	ontrol ro ter: ers: '0'	etur (1 S(N(; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI RC	ontrol ro ter: ers: '0'-'G 6 NIO	etur () S(N(; ; ; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET \Sort out in-between values Jump if (AF)
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI	ontrol ro ter: ers: '0'-'G 6	etur () S(N(; ; ; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET \Sort out in-between values Jump if (AF) Insure it is 0-9
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC	ontrol ro ter: ers: 'O'-'G 6 NIO 7	etur () S(N(; ; ; ; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI RC ADI	ontrol ro ter: ers: 'O'-'G 6 NIO 7 10	etur () S(N(; ; ; ; ; ; ; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET \Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value
250 0199 251 0199 252 0199 253 0199 254 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI ORA	ontrol ro ter: ers: 'O'-'G 6 NIO 7	etur () S(N(; ; ; ; ; ; ; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9	; is se ; Entry ; Exit ; Stack ; NIBBL:	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI RC ADI	ontrol ro ter: ers: 'O'-'G 6 NIO 7 10	etur () S(N(; ; ; ; ; ; ; ; ;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET \Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIO: ;	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC	ontrol r ter: ers: '0'-'G 6 NIO 7 10 A	etur () S(N(;; ;; ;; ;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIO: ; ; Routi	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC	ontrol r ter: ers: '0'-'G 6 NIO 7 10 A D prints	etur () S(N(;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 269 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIO: ; ; Routi ; conso	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI ORA RET	ontrol ro ter: ers: 'O'-'G 6 NIO 7 10 A D prints Depending	etur () So No ;; ;; ;; ;; ;; ;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 269 01AB 270 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: ; NIO: ; ; Routi ; conso ; LF m	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI ORA RET Ine PRTW ole. bay be	ontrol ro ter: ers: '0'-'G 6 NIO 7 10 A D prints Depending printed	etur () So No ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET \Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and irst. Three forms of
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 269 01AB 270 01AB 270 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: ; NIO: ; ; Routi ; conso ; LF m ; messa	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI RC ADI RC ADI ORA RET Ine PRTW ole. be age-end	ontrol ro ter: ers: '0'-'G 6 NIO 7 10 A D prints Depending printed delimite	etur () So No ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and irst. Three forms of are accepted: Bit 7=1 in
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 269 01AB 270 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: ; NIO: ; ; ; Routi ; conso ; LF m ; messa ; last	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI RC ADI ORA RET Ine PRTW ole. bay be age-end charact	ontrol ro ter: ers: '0'-'G 6 NIO 7 10 A D prints Depending printed delimite er to be	etur () So No ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and irst. Three forms of are accepted: Bit 7=1 in tput; ASCII ETX (CNTRL C)
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 269 01AB 270 01AB 271 01AB 272 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: ; NIO: ; ; Routi ; conso ; LF m ; messa ; last ; follo	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI ORA RET Ine PRTW Dle. bay be age-end charact owing t	ontrol re ter: ers: '0'-'G 6 NIO 7 10 A D prints Depending printed delimite er to be he last o	etur () So No ;;;;;;;; ;;;;;;;;;;;;;;;;;;;;;;;;	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and irst. Three forms of are accepted: Bit 7=1 in cput; ASCII ETX (CNTRL C) racter; or a user-specified
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 269 01AB 270 01AB 271 01AB 272 01AB 273 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: ; NIO: ; ; Routi ; conso ; LF m ; messa ; last ; follo ; delim	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI ORA RET Ine PRTW Die. hay be age-end charact wing t	ontrol re ter: ers: '0'-'G 6 NIO 7 10 A D prints Depending printed delimite er to be he last o llowing	etur () So No ;;;;;;; ;;;;; ero char the	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and irst. Three forms of are accepted: Bit 7=1 in tput; ASCII ETX (CNTRL C) racter; or a user-specified last character. If the
250 0199 251 0199 252 0199 253 0199 253 0199 255 0199 255 0199 256 0199 D630 257 019B D8 258 019C C6E9 259 019E D8 260 019F C606 261 01A1 F2A701 262 01A4 C607 263 01A6 D8 264 01A7 C60A 265 01A9 B7 266 01AA C9 267 01AB 268 01AB 268 01AB 269 01AB 270 01AB 271 01AB 272 01AB 273 01AB 273 01AB	; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: NIO: ; Routi ; Conso ; LF m ; messa ; last ; follo ; delim ; last	et and c Parame paramet usage: SUI RC ADI RC ADI JP ADI RC ADI ORA RET Ine PRTW Die. hay be age-end charact wing t	ontrol re ter: ers: '0'-'G 6 NIO 7 10 A D prints Depending printed delimite er to be he last of lowing f is used	etur () So No ;;;;;;; ;;;;; ero char the	rned to the caller. A) = ASCII CHAR ee description above one Strip off 0-9 Zone Invalid value RET Strip off (AF) zone Invalid value RET Sort out in-between values Jump if (AF) Insure it is 0-9 wasn't: Return Adjust binary value Reset carry bit character string on the h the entry point, a CR and irst. Three forms of are accepted: Bit 7=1 in cput; ASCII ETX (CNTRL C) racter; or a user-specified

277 01AB 278 01AB	; ; . Entru	Parameters	. (HL) = Message start address
279 01AB		rarameters		B) = ETX delimiter (See
280 01AB	;			escription above.)
281 01AB	, : Exit	Parameters:		one - (HL) is altered
282 01AB		usage:		2 bytes MAX
283 01AB	;			• ·
284 01AB				will not work with user
285 01AB		ed ETX deli		
286 01AB CD1E01	PRTWD:			
287 01AE	• •	-	No. CR,	LF and a bit 7 or ASCII
288 01AE 289 01AE C5	; ETX D PRTWA:	elimiter. PUSH B		Save (BC)
290 01AF 0603	FRIWA:		•	Get an ASCII ETX
291 01B1 CDB601				Print message
292 01B4 C5				Restore (BC)
293 01B5 C9		RET	,	·····
294 01B6	;	Ň		
295 01B6				fined ETX delimiter
296 01B6 78	PRTA:			Put ETX in A
297 01B7 4E				Get next character
298 01B8 B9				EOM?
299 01B9 C8		RZ		Yes, done
300 01BA CD0601 301 01BD 79				No, output it Retrieve CHAR
302 01BE 23			-	Point to next CHAR
303 01BF B7				See if bit 7 is set
304 01C0 F2B601			•	No, continue
305 01C3 C9		RET	, ,	,
306 01C4	;			
307 01C4	: Routi	lne QPRT pri	nts "??	??" and transfers control
308 01C4	; to t	he user's	error-	recovery routine. (SP) is
309 01C4	; indet	erminate on	exit.	
310 01C4 311 01C4 21CD01	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	IVT U	OM80 .	Nonana address
312 01C7 CDAE01	Wrni.	CALL PR		Message address
313 01CA C30C01				Go to error recovery
314 01CD	:		.,	
315 01CD 3F3F3FBF	QMSG:	DB '?	??','?'	+80H
316 01D1	;			
317 01D1	; Hardw	are diagnos	tics ca	n be divided into 3 stages:
318 01D1	;	1) fault	detect	ion
319 01D1	;	2) fault		
320 01D1	;	3) fault		
321 01D1				the first stage only. See
322 01D1 323 01D1				guidelines for the second
324 01D1		e. Arter t ection shoul		ond step is completed, fault
325 01D1	: 00116	SCULUM SHOUL		, crouble.
326 01D1	;			
327 01D1	;			
328 01D1	; SUBRC	UTINES FOR	THE MEM	ORY DIAGNOSTICS
329 01D1	;			
330 01D1	; When	a bad memor	y cell	is detected, this routine

2**-**15

332	01D1 01D1		; addre	ss, and	test data	bad address, bad data, test (in that order). With this
334	01D1 01D1		; error ; condu		the fault	isolation process can be
	01D1 01D1	CD2B01	; ADPRT:	CALL	DEPRT ;	Print bad address
		CDOF01	<i>ADI</i> (11.	CALL		Print a blank
	01D7			MOV		Get a bad data
		C3E001		JMP	ADPRB	
340	01DB	-	;			
	0 1 D B		; Alter	nate ent	ry point w	hen bad address is
-	01DB		; meani	-		
	01DB	-	ADPRA:	PUSH	PSW	- ()
-		CD1E01		CALL		Do a (CR,LF)
	01DF			POP CALL		Duint had data
-		CD3301 CD0F01	ADPRB:	CALL	HEX2 ; BLK	Print bad data
	-	CDOF01		CALL		
		CD5101		CALL		Print test address
	-	CDOF01		CALL		
	01EF			MOV		Get test data
		C33301		JMP	HEX2 ;	Print it
	01F3		;			
	01F3					console status to see if a
-	01F3					d in. If so, it checks to
	01F3 01F3					I ETX (CNTRL C). If so, it e and returns control to
	01F3			alling ro		e and recurns control to
-	01F3		; the c	airing iv	Jucine.	
-	-	CD0901	BREAK:	CALL	CST :	Character waiting?
-	01F6			RZ	•	No, return
		CD0301		CALL		Yes, get it
	01FA	FE03		CPI	'C'-CNTL	
	01FC	~ ~			•	See if Cntl C
	01FC			RNZ		No, return
		210702 CDAB01		LXI CALL		Print out the
		313E00		LXI	SP,STACK-	'ABORT' message 2
-	0206	0000		UAI	-	Reset the stack
	0206	C 9		RET	•	Return to exec
	0207	-	;		,	
372	0207	41424F52	ABMSG:	DB	'ABOR','T	'+80H
	020B	D4				
	0200		;			
	0200		; Routi	ne PARM	reads in	the desired test block size
	020C 020C		; and	plock b	ase addre.	ss. Both parameters are
	020C		; pusne	α οπτό τ.	he stack.	
		CDAE01	, PARM:	CALL	PRTWA .	Print caller's name
		212402				Print BLOCK SIZE message
-		CDAB01			PRTWD	
381	0215	CD6601		CALL		Get block size
	0218			POP		Retrieve it
	0219			XTHL		
384	021 A	E5		PUSH	Н ;	Save return address

H, BAMSG ; Print BASE ADDRESS 385 021B 213002 PARMA: LXI CALL 386 021E CDAB01 PRTWD ; message JMP ; Get it and return 387 0221 036601 PARM1 388 0224 389 0224 424C4F43 BZMSG: DB 'BLOCK SIZE:',' '+80H 0228 4B205349 022C 5A453AA0 390 0230 42415345 BAMSG: DB 'BASE' 391 0234 20414444 ADMSG: DB ' ADDRESS:',' '+80H 0238 52455353 023C 3AA0 392 023E ; Routine MADT performs a "Walking Bit" test on both 393 023E ; the data and address lines of a 2114 pair at the 394 023E ; same time. First, it zeros all cells in the 395 023E ; specified block, then ensures that they are all ; zero. It tests each 1K section separately. 396 023E 397 023E ; Detected errors are logged on the console as they 398 023E ; occur. 399 023E 400 023E 401 023E ; The base address, when asked for, must be on a 1K 402 023E ; boundary or it will be rejected and another 403 023E ; address asked for. 404 023E ; ; The operator can abort the test at any time by ; typing ETX (CNTRL C) should too many errors be ; detected. Allowing the test to complete will 405 023E 406 023E 407 023E 408 023E ; ensure adequate data for thorough fault isolation. 409 023E ; ; Without errors, this diagnostic tests a 1K cell in 410 023E ; approximately 2 seconds. 411 023E 412 023E 413 023E 217F02 MADT: LXI H,WBMSG ; Sign on PARM ; Get parameters 414 0241 CD0C02 CALL 415 0244 E1 MADTA: POP ; Retrieve BASE ADDRESS H 416 0245 D1 POP D ; Retrieve BLOCK SIZE ; Test for 1K boundary 417 0246 70 MOV A,H 418 0247 E603 ANI 3 419 0249 B5 ORA L 420 024A CA6002 JZ MADTB ; OK, jump ; Save block size 421 024D D5 PUSH D 422 024E 217B02 H,BEMSG ; Reject base address LXI 423 0251 CDAB01 CALL PRTWD 424 0254 213002 LXI H, BAMSG 425 0257 CDAE01 CALL PRTWA 426 025A CD1B02 CALL PARMA ; Ask for another 427 025D C34402 JMP MADTA ; Test it again 428 0260 429 0260 CD9902 MADTB: CALL ZTBK ; Zero the block 430 0263 D5 PUSH MADTC: D ; Save block size ; Set 1K sections 431 0264 3E04 MVI A,4 432 0266 BA CMP D ; See if < 1K 433 0267 F26B02 MADTD ; Yes, test it JP 434 026A 57 MOV D,A ; No, set to 1K 435 026B CDBB02 MADTD: CALL WLKAD ; Test it

437 438 439 440 441 442 443 444 445	026E 026F 0270 0271 0272 0273 0274 0275 0276 0277	7 D 93 6 F 7 C 9 A 6 7 C 8 E B		POP MOV SUB MOV MOV SBB MOV RZ XCHG	H A,L E L,A A,H D H,A	;;;;	Get remaining size Subtract tested size Return if done (DE) = untested (HL) = previous increment
	0277			DAD	В	-	Set new base address
	0278 0278	C36302		JMP	MADTC	;	Do 'it again
		424144A0	; BEMSG:	DB	'BAD','	,	. 80 1
		57414C4B	WBMSG:	DB			+30H BIT TEST',' '+80H
		494E4720	WDADG.	00	WALKIN	ur.	bii 1651°, ° +00h
	-	42495420					
		54455354					
	028F						
		54455354	TDMSG:	DB	'TEST D	ON	','E'+80H
	-	20444F4E					
	0298	C5					
	0299 0299		; ; Routi	DO 7TR K	Ronog	~ 1	nd tosta for a continuous
	0299				20105	an an '	nd tests for a contiguous try, the (DE) register must
	0299		; have	the block	k size an	nd	the (HL) register must
	0299			the base			
	0299						t from the routine.
458	0299		;	-			
	0299		ZTBK:	PUSH	D	;	Save block size
	029A			PUSH	Н	;	Save base address
	029B		70074.	MVI	C,0		
	029D 029E		ZTBKA:	MOV INX	M,C	-	Write into the block
	029E 029F			DCX	H D	•	Next address Loop control
	0240			MOV	A,E	,	
	02A1			ORA	D, 2		
		C29D02		JNZ	ZTBKA	;	Loop if not zeroed
468	02A5	E 1		POP	Н	-	Restore registers
-	02A6			POP	D		
•	0247	-		PUSH	D	;	Save parameters
	0248			PUSH	H		
	02A9 02AA		ZTBKB:	MOV Cmp	A, M C	;	Read a cell
		C4DB01		CMP	ADPRA	;	Same as written? Log error if necessary
		CDF301		CALL	BREAK	,	See if abort wanted
	02B1	-		INX	H	;	Next address
	02B2	-		DCX	D	;	Loop control
	02B3			MOV	A,E	•	•
	0284			ORA	D		
		C2A902		JNZ	ZTBKB		Loop if more to do
	02B8			POP	H	;	Restore base address
	02B9			POP	D	;	Restore block size
	02BA 02BB	69	•	RET			
-04			;				

538 02FA 3B 539 02FB 3B

485 02BB	: Routi	ne WI.KA	D walks a		ingle high bit through each
486 02BB					es in a controlled manner.
487 02BB					en, all other locations are
488 O2BB	; teste	ed for z	eros. Wh	nen	an error is detected, it
489 O2BB	; is l	.ogged	as descr	ib	ed above. If excess errors
490 02BB	: occur	abort.	the test	b b	y typing CNTRL C.
491 02BB	•	,		~.	J - J F 8
-	WLKAD:	סוופט	л		Sove block size
492 02BB D5	WLKAD:	PUSH	D	-	Save block size
493 02BC E5		PUSH			Save address
494 O2BD 23		INX	Н	;	Set AO
495 O2BE OE11	WLKDA:	MVI	С,11Н		Set DO, D4 (2114)
496 02C0 C5	WLKC:		B		Save it
497 0201 71		MOV	M,C		Write byte into memory
			r, c		
498 02C2 E5		PUSH	Н		Save current address
499 02C3 33		INX	SP		Adjust stack to
500 02C4 33		INX	SP	;	find base address
501 02C5 33		INX	SP		
502 02C6 33		INX	SP		
503 02C7 E1		POP	H		Retrieve base address
504 02C8 E5		PUSH	Н		Restore it
505 02C9 3B		DCX	SP	;	Readjust stack
506 02CA 3B		DCX	SP		
507 02CB 3B		DCX	SP		
508 02CC 3B		DCX	SP		
	WLKB:				Read byte
509 02CD 7E	WLKD;	MOV	•		
510 02CE 47		MOV	В,А		Save byte in (B)
511 02CF A7		ANA	А	;	Test data
512 02D0 EB		XCHG			
513 02D1 E3		XTHL		:	Get test address
514 02D2					Save loop control
		117	ъ₩ማሞ	,	
515 02D2 C2DE02		JNZ	DNZT	,	Non-zero data, jump
516 02D5 CD1703		CALL	CHLDE	;	Test addresses
517 02D8 CCD101		CZ	ADPRT	;	Bad cell
518 02DB C3E802		JMP	CONT	;	Continue test
519 02DE	;				
520 02DE B9	DNZT:	CMP	С		See if same as test data
			BADD		Jump if bad data
521 02DF C2E502		JNZ		,	
522 02E2 CD1703		CALL	CHLDE	;	Test addresses
523 02E5 C4D101	BADD:	CNZ	ADPRT		
524 02E8 CDF301	CONT:	CALL B	REAK	;	See if abort wanted
525 O2EB E3		XTHL		;	Unscramble registers
526 02EC EB		XCHG		·	-
527 02ED 23		INX	н	•	Next address
		DCX	D.	,	Next addiess
528 02EE 1B					
529 O2EF 7B		MOV	Α,Ε		
530 02F0 B2		ORA	D	;	Done on this cell?
531 02F1 C2CD02		JNZ	WLKB	;	No, jump
532 02F4 E1		POP	н	:	Get test address
533 02F5 C1		POP	B	•	Get data
			SP	,	
534 02F6 33		INX			
535 02F7 33		INX	SP		
536 02F8 D1		POP	D	;	Get block size
537 02F9 D5		PUSH	D		
538 02FA 3B		DCX	SP		
520 02FR 3P		DCX	SP		

DCX

SP

540 02FC 79		MOV	A,C	; Get data into (A)
541 02FD 07		RLC		; Shift for next pattern
542 O2FE 4F		MOV	С,А	
543 02FF D2C002		JNC	WLKC	; Not done yet
544 0302 C1		POP	В	; Get base address
545 0303 D1		POP	D	; Get block size
546 0304 3600		MVI	Μ,Ο	; Reset test cell
547 0306 7D		MOV	A,L	; Strip off base
548 0307 91		SUB	C	; address
549 0308 6F		MOV	Ĺ,A	,
550 0309 7C		MOV	•	
			A,H	,
551 030A 98		SBB	В	
552 030B 67		MOV	Η,Α	
553 030C 29		DAD	Н	; Go to next address bit
554 030D CD1703		CALL	CHLDE	; See if done
555 0310 FO		RP		; Yes, return
556 0311 09		DAD	В	; Build next address
557 0312 D5		PUSH	D	; Save block size
558 0313 C5		PUSH	B	; Save base address
559 0314 C3BE02		JMP	WLKDA	; Go do it again
560 0317	;	0111	HUADA	, do do io again
561 0317		no (HI)	nogiator	to (DE) register and set
562 0317		on resu		to (DE) register and set
	; IIags	on resu		
563 0317	;			
564 0317 70	CHLDE:	MOV	A,H	
565 0318 92		SUB	D	
566 0319 CO		RNZ		
567 031A 7D		MOV	A,L	
568 031B 93		SUB	E	
569 0310 09		RET		
	:			
570 031D	; : Routi	ne BRNTN	loontin	iously writes a sequence of
570 031D 571 031D				ously writes a sequence of
570 031D 571 031D 572 031D	; non-z	ero numb	ers into	a specified memory block and
570 031D 571 031D 572 031D 573 031D	; non-z ; reads	ero numb them b	ers into ack for	a specified memory block and comparison. If errors occur,
570 031D 571 031D 572 031D 573 031D 574 031D	; non-z ; reads ; they	ero numb them b are logg	ers into back for ged on th	a specified memory block and comparison. If errors occur, le console. A running error
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D	; non-z ; reads ; they ; total	ero numb s them b are logg is al	ers into back for ged on th so main	a specified memory block and comparison. If errors occur, le console. A running error tained. The test may be
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D	; non-z ; reads ; they ; total ; termi	ero numb them b are logg is al nated at	pers into back for ged on th so main any tim	a specified memory block and comparison. If errors occur, he console. A running error tained. The test may be he with a CNTRL C; the error
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D	; non-z ; reads ; they ; total ; termi ; total	ero numb them b are logg is al nated at at th	pers into back for ged on th so main any time his time	a specified memory block and comparison. If errors occur, te console. A running error tained. The test may be the with a CNTRL C; the error will be displayed on the
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D	; non-z ; reads ; they ; total ; termi ; total ; conso	sero numb them b are logg is al nated at at th ole. The	pers into pack for ged on th so main t any tim his time t test	a specified memory block and comparison. If errors occur, the console. A running error tained. The test may be the with a CNTRL C; the error will be displayed on the data steps from 1 to 255
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D	; non-z ; reads ; they ; total ; termi ; total ; conso	sero numb them b are logg is al nated at at th ole. The	pers into pack for ged on th so main t any tim his time t test	a specified memory block and comparison. If errors occur, te console. A running error tained. The test may be the with a CNTRL C; the error will be displayed on the
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 579 031D 580 031D	; non-z ; reads ; they ; total ; termi ; total ; conso	sero numb them b are logg is al nated at at th ole. The	pers into pack for ged on th so main t any tim his time t test	a specified memory block and comparison. If errors occur, the console. A running error tained. The test may be the with a CNTRL C; the error will be displayed on the data steps from 1 to 255
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 581 031D	; non-z ; reads ; they ; total ; termi ; total ; conso	sero numb them b are logg is al nated at at th ole. The	pers into pack for ged on th so main t any tim his time test	a specified memory block and comparison. If errors occur, the console. A running error tained. The test may be the with a CNTRL C; the error will be displayed on the data steps from 1 to 255
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 579 031D 580 031D	; non-z ; reads ; they ; total ; termi ; total ; conso	sero numb them b are logg is al nated at at th ole. The	pers into back for ged on th so main t any tim his time test n repeats	a specified memory block and comparison. If errors occur, the console. A running error tained. The test may be the with a CNTRL C; the error will be displayed on the data steps from 1 to 255
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 576 031D 577 031D 578 031D 579 031D 580 031D 581 031D 582 031D 217703	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ;	them b are logg is al nated at at th ole. The nal, ther LXI	ers into back for ged on th so main any tim is time test repeats H,CBMSG	a specified memory block and comparison. If errors occur, te console. A running error tained. The test may be with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0.
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 579 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ;	zero numb are logg is al nated at at th ole. The nal, ther LXI CALL	ers into back for ged on th so main t any tim is time t test repeats H,CBMSG PARM	a specified memory block and comparison. If errors occur, the console. A running error tained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0.
570 031D 571 031D 572 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 579 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ;	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP	ers into back for ged on th so main t any tim is time test repeats H,CBMSG PARM H	a specified memory block and comparison. If errors occur, the console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get base address
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 579 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ;	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP	ers into back for ged on th so main t any tim his time test repeats H,CBMSG PARM H D	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get base address ; Get block size
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 576 031D 578 031D 578 031D 579 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ;	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI	ers into back for ged on th so main tany tim is time test repeats H,CBMSG PARM H D C,1	 a specified memory block and comparison. If errors occur, the console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get base address ; Get block size ; Seed the data
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 581 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600	; non-z ; reads ; they ; total ; termi ; total ; consc ; decim ; ; BRNIN:	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI MVI	ers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0	 a specified memory block and comparison. If errors occur, the console. A running error tained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get base address ; Get block size ; Seed the data ; Initialize error count
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ;	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI MVI PUSH	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 itself, always skipping 0. F Get message address ; Write it, get parameters ; Get block size ; Seed the data ; Initialize error count ; Save data, error count
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 580 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5 589 032A D5	; non-z ; reads ; they ; total ; termi ; total ; consc ; decim ; ; BRNIN:	ero numb are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI MVI PUSH PUSH	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B D	 a specified memory block and comparison. If errors occur, the console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get base address ; Get block size ; Seed the data ; Initialize error count ; Save data, error count ; Save block size
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5 589 032A D5 590 032B E5	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ; ; BRNIN: BRNIN:	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI MVI PUSH PUSH PUSH	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B D H	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get base address ; Get block size ; Seed the data ; Initialize error count ; Save data, error count ; Save block size ; Save base address
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 578 031D 580 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5 589 032A D5 590 032B E5 591 032C 71	; non-z ; reads ; they ; total ; termi ; total ; consc ; decim ; ; BRNIN:	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI PUSH PUSH PUSH PUSH MOV	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B D H M,C	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get block size ; Seed the data ; Initialize error count ; Save data, error count ; Save block size ; Save base address ; Write the data byte
570 031D 572 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5 589 032A D5 590 032B E5 591 032C 71 592 032D 0C	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ; ; BRNIN: BRNIN:	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI POP MVI PUSH PUSH PUSH PUSH NOV INR	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B D H M,C C	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 sitself, always skipping 0. ; Get message address ; Write it, get parameters ; Get block size ; Seed the data ; Initialize error count ; Save data, error count ; Save block size ; Save base address ; Write the data byte ; Advance data patern
570 031D 571 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5 589 032A D5 590 032B E5 591 032C 71 592 032D 0C 593 032E C23203	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ; ; BRNIN: BRNIN:	ero numb them b are logg is al nated at at th ole. The bal, ther LXI CALL POP POP MVI POP MVI PUSH PUSH PUSH PUSH MOV INR JNZ	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B D H M,C	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 s itself, always skipping 0. ; Get message address ; Write it, get parameters ; Get block size ; Seed the data ; Initialize error count ; Save data, error count ; Save block size ; Save base address ; Write the data byte
570 031D 572 031D 572 031D 573 031D 573 031D 574 031D 575 031D 576 031D 577 031D 578 031D 579 031D 580 031D 580 031D 581 031D 582 031D 217703 583 0320 CD0C02 584 0323 E1 585 0324 D1 586 0325 0E01 587 0327 0600 588 0329 C5 589 032A D5 590 032B E5 591 032C 71 592 032D 0C	; non-z ; reads ; they ; total ; total ; total ; consc ; decim ; ; BRNIN: BRNIN:	ero numb them b are logg is al nated at at th ole. The al, ther LXI CALL POP POP MVI POP MVI PUSH PUSH PUSH PUSH NOV INR	pers into back for ged on th so main any tim is time test repeats H,CBMSG PARM H D C,1 B,0 B D H M,C C	 a specified memory block and comparison. If errors occur, he console. A running error stained. The test may be he with a CNTRL C; the error will be displayed on the data steps from 1 to 255 sitself, always skipping 0. ; Get message address ; Write it, get parameters ; Get block size ; Seed the data ; Initialize error count ; Save data, error count ; Save block size ; Save base address ; Write the data byte ; Advance data patern

595 0332 2	3 BRN	IC: INX	Н	;	Go to next address
596 0333 1	В	DCX	D		Do loop control
597 0334 7		MOV	A,E	•	•
598 0335 B		ORA	D		
599 0336 C		JNZ	BRNB		
600 0339 E		POP	H	;	Get base address
601 033A D	1	POP	D	;	Get block size
602 033B C	1	POP	В		Get data seed, error count
603 033C D		PUSH	D		Restore them
604 033D E		PUSH	H	,	Rescore chem
					.
605 033E 7		D: MOV	А,М		Read data byte
606 033F B		CMP	С	;	Check it
607 0340 C		JZ	BRNE	;	Skip if OK
608 0343 0	4	INR	В	:	Error count
609 0344 C	DDB01	CALL	ADPRA	-	Log the error
610 0347 0			C	•	-
611 0348 C					Change test data
	_	JNZ			Skip if not zero
612 034B 0		INR		;	Reset to 1
613 034C 2		IF: INX	Н	;	Next address
614 034D 1	В	DCX	D ·	-	Loop control
615 034E 7	В	MOV	A,E	,	
616 034F B		ORA	D .		
617 0350 C			-		
		JNZ			
618 0353 E		POP		•	Reset base address
619 0354 D		POP			and block size
620 0355 C	D0901	CALL	CST	;	Time to quit
621 0358 C	A2903	JZ			No, do it again
622 035B C		CALL		-	Get character
623 035E F		CPI	'C'-CNTL		det character
	E03	UPI	.CCWIT		
624 0360				-	ETX (Cntl C)?
625 0360 C		JNZ	BRNA	;	No, continue
626 0363 C	D1E01	CALL	CRLF		
627 0366 7	8	MOV	A.B	:	Error count
628 0367 C			HEX2		
	17003	LXI			Get error message address
630 036D C		JMP	PRTWA	;	Print it and return to EXEC
631 0370					
632 0370 2	0455252 ERM	ISG: DB	' ERROR'	','	'S'+80H
0374 4	F52D3				
633 0377 4	34F4E54 CBM	ISG: DB	' CONTINI	101	JS BURNIN',' '+80H
	94E554F		0011110		55 50 MAIN , 400 M
	5532042				
	5524E49				
0387 4	EAO				
634 0389	;		•		
635 0389		Routines INI	[and EXE(3	initialize the computer and
636 0389					or a command. When a valid
637 0389					ntrol is transferred to the
				101	TOTAL TS CLAUSIELLED TO THE
638 0389	; ;	appropriate n	outine.		
639 0389	;				
640 0389 2	19002 RE1	'N: LXI	H, TDMSG	:	Print 'TEST DONE'
641 038C C		CALL	PRTWD	•	
642 038F 3		T: LXI		•	; Set stack pointer
643 0392 2					
				;	Print diag message
644 0395 C	DABUI	CALL	PRTWD		

-	0398 039B	218903 E5		LXI PUSH	H,RETN H	; Set up return address
		CD0301		CALL	CONI	; Wait for command
648	039F	FE43		CPI	'C'	; Continuous burn-in
649	03A1	CA1D03		JΖ	BRNIN	
650	03A4	FE57		CPI	'W'	; Walking bit
651	03A6	CA3E02		JZ	MADT	
652	03A9	C3C401		JMP	QPRT	
653	03AC		;			
654	03AC	44494147	DIMSG:	DB	'DIAGNO	STIC:',' '+80H
	03B0	4E4F5354				
	03B4	49433AAO				
655	03B8		;			
656	03B8	0000		END		

TOTAL ERRORS=00

2-22

CHAPTER 3

THEORY OF OPERATION

This chapter is intended for those users who want a more thorough understanding of the 2116 operation than they need to make the 2116 function in their systems. Used in conjunction with the logic diagram in Chapter 4, it should provide a sound understanding of the design and features of the board. Additional information, if desired, can be obtained from data sheets for the individual chips.

3.1 MEMORY

The 2116 uses 2114-type RAMs, which are fully static (i.e., they require no clock or refresh signals) and provide 4096 bits of storage organized 1024 x 4. Each RAM thus requires ten address inputs and four bi-directional data A Chip Select input (-CS) provides for the lines. of individual chips in a memory selection array. To prevent erroneous data from getting into the chip a R/W input inhibits the data input buffer when high. Thus data can be written to a memory chip only when both -CS and R/W The 2116 controls -CS through the address are low. decoders; R/W goes low when either -pWR or MWRITE is active.

3.2 MEMORY ADDRESSING

Addressing a specific memory location on the 2116 involves addressing a location on each chip while enabling only one two-chip column. Address lines AO-A15 enter the board and are inverted, AO-A9 addressing one location on each chip through a common address bus. Chip selection is handled by a pair of 3-to-8 decoders. Each decoder selects one of eight columns, depending on the conditions of inputs A, B, and C. Inputs G1, G2A, and G2B determine whether a decoder will be enabled, G2A and G2B low and G1 high enabling a decoder.

Decoder enabling is controlled by the Address Select circuitry. Address bits A12-A15 are compared with the user-selected four-bit addresses of each of the four memory groups. -A12 through -A15 are parallelled into four quad open collector exclusive-OR gates. Each gate compares -A12, -A13, -A14, or -A15 with the corresponding bit of the memory group address. The output of each exclusive-OR gate in a memory group must be high for the memory group to be selected; one low output will pull the open collector output from that group low. All of the memory groups are ORed and the output is NANDed with the MEM line (high when sINTA, sINP, and sOUT are all low) to form the -SEL line. -SEL is the G2A input of the U10 and the G2B input of the U9. Thus if no memory group on the board is addressed, both chips are disabled by -SEL high.

If -SEL is low, the ORed outputs of groups A and B and groups C and D determine which decoder is enabled. U9's G2A is permanently pulled low. If the ORed output of groups A and B is high U9 is enabled through G1 and U10 is disabled through G2B. If the ORed output of groups A and B is low and the ORed output of groups C and D (U10's G1 input) is high, U10 is enabled and U9 is disabled.

Chip selection within the enabled decoder is determined by inputs A, B, and C. U9's C input is tied to the output of group A's memory-address-comparison circuitry; if group A is addressed, C is high, and one of the columns enabled by decoder outputs 4-7 will be selected. In the same way group C's memory-address-comparison circuitry determines which group U10 will select. Address lines A10 and A11 are the A and B inputs of the decoders, determining which of the four columns in a group will be selected.

The 2116 decoding scheme provides full prioritizing of the memory groups. If either or both of groups A and B are addressed, U9 is enabled and U10 is disabled; whether group C or D is addressed is irrelevant. Group selection by the decoders is determined by whether or not group A or C has been addressed, groups B and D being irrelevant. Thus group A has the highest priority, followed in order by groups B, C, and D. If two or more memory groups are given identical addresses, only the highest priority group will be selected when that address is received. The other groups will effectively be buried; they will be unaddressable and will occupy no memory space.

3.3 BANK SELECTION

The CCS 2116 is bank-selectable by bank port address and bank byte. Thus it is fully compatible with Cromemco, Alpha Micro, and other bank port systems. IT IS NOT COMPA-TIBLE WITH ADDRESS-SELECT SYSTEMS SUCH AS IMSAI.

You assign the 2116 to a bank by jumper-setting the bank port address and the bank byte. To enable a bank during operation, the processor must address the bank port through the low order byte on the address bus and put the bank byte on the data bus. When the processor is in an I/O cycle (sOUT or sINP high), the 2116 compares the low-order byte on the address bus with the user-selected bank port address. If the two match, the 2116 compares the bank byte on the data bus with the user-selected bank port address. If the two match, the 2116 compares the bank byte on the data bus with the user-selected bank byte. The bank-dependent memory groups are enabled or disabled according to whether or not the two bytes designate the same bank.

The 2116 compares -A0 through -A7 with the jumper-set bank port address using an open collector set of exclusive-OR gates. A pull-up resistor holds the output high unless a wrong address pulls the output low. The bank-address-comparison line is ANDed with the I/O line, and the resulting output is NANDed with inverted -pWR to form the BANK CLK line. This line clocks a D-type positive-edge-triggered flip-flop.

The bank address and I/O lines go high first. As long as -pWR is inactive (high, inverted low) the BANK CLK line is low. When -pWR goes active (low, inverted high) the BANK CLK line goes high, clocking the flip-flop. In the meantime the bank byte is written onto the data bus. A high signal on any of the data lines indicates that the corresponding bank is being selected (data lines DOO-7 corresponding to The bank byte signals are inverted for banks 0-7). user-selected comparison with the bank bvte. Jumper-selecting a bank connects the corresponding data line to the BANK DATA line; a low signal on that line pulls BANK DATA low. Other jumpers may also be connected and more than one bit of the bank byte on the data bus can be high; the open-collector output will be pulled low whenever a high-inverted-low data line is jumper-connected.

When the flip-flop is clocked by -pWR going low the condition of BANK DATA, the flip-flop's D input, determines the outputs Q and -Q. Q takes the value of D and -Q is D's complement. A low on the BANK DATA line resets Q to low, lighting the Bank Select LED. A high on the BANK DATA line sets Q, and therefore -BANK ENABLE, to high. -BANK ENABLE high is inverted to disable the memory groups that are jumper-set bank-dependent (see BANK-INDEPENDENCE below).

The processor can determine whether a bank has been selected by reading DIO at the bank port address. When pDBIN is active and the bank port has been addressed, the BANK READ ENABLE line is high. This line is NANDed with -Q, which is high when the 2116's bank has been selected. A low output from the NAND pulls DIO low, acknowledging to the processor that a bank has been enabled.

The flip-flop will be reclocked the next cycle in which the bank port address is received and the I/O line is high, at which point the new bank byte will be compared and Q and -Q set or reset depending on the BANK DATA line input to D. Until then the bank-dependent memory groups will remain enabled.

3.4 BANK-INDEPENDENCE

The 2116 allows you to make any memory group independent of bank selecting by setting a jumper so that the inverted -BANK ENABLE line is not connected to the memory-address-comparison circuitry of the memory group you want to make independent. This prevents that memory group you open collector output from being pulled low when the -Bank Enable line is active. The memory group will therefore be enabled whenever it is addressed, independent of which bank has been selected.

3.5 DATA BUFFERS

The DI and DO lines from the data bus are tied together to form the bi-directional data lines for the RAM chips. DIO-7 and DOO-7 are buffered by 3-State Bus Drivers. If the drivers are in the high-impedance state, the lines they drive are disabled. DOO-7 are disabled unless either -pWR or MWRITE is active (-WR line low). If the -WR line is low the buffer allows data to be written to the RAMs.

3-4

THEORY OF OPERATION

Read-enabling is more involved. Basically, if the Phantom jumper is off DIO-7 will be enabled whenever a memory group on the board is addressed and the processor is in a memory read cycle. If the Phantom jumper is on, a low on -PHANTOM will disable DIO-7. -PHANTOM is generated by another device in the system and allows that device to overlay identically-addressed memory locations on the 2116 board by preventing 2116 data from reaching the data bus. Thus data is read from the overlaying device only.

3.6 WAIT STATES

A Wait state is necessary when a peripheral device takes more time to complete a task than the processor normally allows. Because the 2116 is available with 200, 300, or 450 nsec Rams, and because processor speeds vary, the Wait feature on the 2116 has been made jumperselectable. If the Wait jumper is set to on, pRDY will be pulled low whenever pSYNC goes high and the board is selected (-SEL low). This causes an extra clock cycle to be added to each memory read or memory write machine cycle during which the board is selected, thereby increasing the time that signals remain on the address and data busses. If the jumper is set to off the 2116 does not pull pRDY low and a Wait state does not occur unless it originates elsewhere.


3.7 RESET

The Reset jumper allows you to choose whether or not the 2116 will be enabled when the system is powered up or reset by determining which input of the bank-enable flip-flop will be controlled by pRESET. Pull-up resistors normally hold both the Preset and Clear inputs high, which they must be for the flip-flop to operate normally. The -pRESET line can be jumper-set so that either the Preset input or the Clear input is pulled low whenever the power is turned on or the system is reset. If the Reset jumper is set to position A, -pRESET active pulls Preset low, the flip-flop is set (Q high), and the bank-dependent memory groups are disabled. If the jumper is set to position B, -pRESET active pulls the Clear input low, the flip-flop is reset (Q low), and the bank-dependent memory groups are enabled.


CHAPTER 4

TECHNICAL INFORMATION

4.1 SCHEMATIC/LOGIC DIAGRAM



4.2 ASSEMBLY COMPONENT LAYOUT



TECHNICAL INFORMATION

4.3 PARTS LIST

QTY	REF	DESCRIPTION	CCS PART #
CAPACI	TORS		
5	C1,3,5,7,8	Tantalum, 4.7uf, 35 vdc, 20%	42084-54756
4	C2,4,6,9	Ceramic, .1uf, 50 vdc, 20%	42142-21046
RESIS	TORS		
2	R1,2	220 ohm, 1/4 w, 5%	40002-02215
1	R3	2.7K ohm, 1/4w, 5%	40002-02725
1	Z 1	Resistor Network, SIP 2.7K ohm x 7	40930-72726
INTEG	RATED CIRCUITS		
32	U14-29,31-46	MOS 2114 1Kx4 Static RAMS	31900-21142 (200nsec) or -21143 (300nsec) or -21144 (450nsec)
4	U1,13,30,47	7805 +5v regulator	32000-07805
6	U2-5,11,12	74LS136 quad ex-OR:OC	30000-00136
1	U6	74LS32 quad 2-in OR	30000-00032
2	U7,8	74LS05 hex inverter:0C	30000-00005
2	U9,10	74LS138 octal decoder	30000-00138
1	U48	75452 dual NAND: OC	30300-00452
1	U49	74LS74 dual D flip-flop	30000-00074
3	U50 - 52	74LSO4 hex inverter	30000-00004
3	U53 - 55	74LS367 hex bus driver	30000-00367

4-4

TECHNICAL INFORMATION

QTY	REF	DESCRIPTION	CCS PART #
1	U56	74LS10 tri 3-in NAND	30000-00010
2	U57,58	74LS02 quad 2-in NOR	30000-00002
1	U59	74LS08 quad 2-in AND	30000-00008
IC SOCK	ETS		
1		IC Socket, 8 PIN	58102-00080
17		IC Socket, 14 PIN	58102-00140
5		IC Socket, 16 PIN	58102-00160
32		IC Socket, 18 PIN	58102-00180
MISCELL	ANEOUS		
39		Header Strip, 1x3	56004-01003
39		Berg Jumper	56200-00001
2	CR1,CR2	Diode, Light Emitting	37400-00001
4		Heatsink, to 220	60022-00001
4		Nut, hex, 6-32 & lock washer (KEPS)	73006-32001
4		Screw, Phillips head (SIMS), 6-32x3/8	71006-32061
1		PC Board	02016-00003
2		Extractor, PCB Non-locking	60100-00000
2		Roll Pin Extractor Mounting	60100-00001
1		Owner's Manual	89000-02116

4.4 ADDRESS/CHIP TABLE

	X000-X3FF	X400-X7FF	X800-XBFF	XC00-XFFF
HIGH	U18	U19	U20	U21
A LOW	U35	U36	U37	U38
HIGH	U14	U15	U16	U17
B LOW	U31	U32	U33	U34
HIGH	U26	U27	U28	U29
	U43	U44	U45	U46
HIGH	U22	U23	U24	U25
D LOW	U39	U40	U41	U42

2116 ADDRESS/CHIP TABLE

4-6

APPENDIX A

LIMITED WARRANTY

California Computer Systems (CCS) warrants to the original purchaser of its products that

(1) its CCS assembled and tested products will be free from materials defects for a period of one (1) year, and be free from defects of workmanship for a period of ninety (90) days; and

(2) its kit products will be free from materials defects for a period of ninety (90) days.

The responsibility of CCS hereunder, and the sole and exclusive remedy of the original purchaser for a breach of any warranty hereunder, is limited to the correction or replacement by CCS at CCS's option, at CCS's service facility, of any product or part which has been returned to CCS and in which there is a defect covered by this warranty; provided, however, that in the case of CCS assembled and tested products, CCS will correct any defect in materials and workmanship free of charge if the product is returned to within ninety (90) days of original purchase from CCS; CCS and CCS will correct defects in materials in its products and restore the product to an operational status for a labor charge of \$25.00, provided that the product is returned to CCS within ninety (90) days in the case of kit products, or one (1) year in the case of CCS assembled and tested products. All such returned products shall be shipped prepaid and insured by original purchaser to:

> Warranty Service Department California Computer Systems 250 Caribbean Drive Sunnyvale, California 94086

CCS shall have the right of final determination as to the existence and cause of a defect, and CCS shall have the sole right to decide whether the product should be repaired or replaced.

This warranty shall not apply to any product or any part thereof which has been subject to

(1) accident, neglect, negligence, abuse or misuse;

(2) any maintenance, overhaul, installation, storage, operation, or use, which is improper; or

(3) any alteration, modification, or repair by anyone other than CCS or its authorized representative.

THIS WARRANTY IS EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED OR STATUTORY INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY, OR FITNESS OR SUITABILITY FOR USE OR INTENDED PURPOSE AND OF ALL OTHER OBLIGATIONS OR LIABILITIES OF CCS. To any extent that this warranty cannot exclude or disclaim implied warranties, such warranties are limited to the duration of this express warranty or to any shorter time permitted by law.

CCS expressly disclaims any and all liability arising the use and/or operation of its products sold in any from and all applications not specifically recommended, tested, certified by CCS, in writing. With respect to or applications not specifically recommended, tested, or certified by CCS, the original purchaser acknowledges that he has examined the products to which this warrantv attaches, and their specifications and descriptions, and is familiar with the operational characteristics thereof. The original purchaser has not relied upon the judgement or any representations of CCS as to the suitability of any CCS product and acknowledges that CCS has no knowledge of the intended use of its products. CCS EXPRESSLY DISCLAIMS ANY LIABILITY ARISING FROM THE USE AND/OR OPERATION OF ITS PRODUCTS. AND SHALL NOT BE LIABLE FOR ANY CONSEQUENTIAL OR INCIDENTAL OR COLLATERAL DAMAGES OR INJURY TO PERSONS OR PROPERTY.

CCS's obligations under this warranty are conditioned on the original purchaser's maintenance of explicit records which will accurately reflect operating conditions and maintenance preformed on CCS's products and establish the nature of any unsatisfactory condition of CCS's products. CCS, at its request, shall be given access to such records

A-2

for substantiating warranty claims. No action may be brought for breach of any express or implied warranty after one (1) year from the expiration of this express warranty's applicable warranty period. CCS assumes no liability for any events which may arise from the use of technical information on the application of its products supplied by CCS. CCS makes no warranty whatsoever in respect to accessories or parts not supplied by CCS, or to the extent that any defect is attributable to any part not supplied by CCS.

CCS neither assumes nor authorizes any person other than a duly authorized officer or representative to assume for CCS any other liability or extension or alteration of this warranty in connection with the sale or any shipment of CCS's products. Any such assumption of liability or modification of warranty must be in writing and signed bv such duly authorized officer or representative to be These warranties apply to the orginal enforceable. purchaser only, and do not run to successors, assigns, or subsequent purchasers or owners; AS TO ALL PERSONS OR ENTITIES OTHER THAN THE ORIGINAL PURCHASER, CCS MAKES NO WARRANTIES WHATSOEVER, EXPRESS OR IMPLIED OR STATUTORY. The term "original purchaser" as used in this warranty shall be deemed to mean only that person to whom its product is originally sold by CCS.

Unless otherwise agreed, in writing, and except as may be necessary to comply with this warranty, CCS reserves the right to make changes in its products without any obligation to incorporate such changes in any product manufactured theretofore.

This warranty is limited to the terms stated herein. CCS disclaims all liability for incidental or consequential damages. Some states do not allow limitations on how long an implied warranty lasts and some do not allow the exclusion or limitation of incidental or consequential damages so the above limitations and exclusions may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.