Burroughs Corporation Field Engineering Training Detroit

Course No. BMG 320527 INT 303360

B 1714

MAINTENANCE AND BASIC SOFTWARE PERFORMANCE ORIENTED **TRAINING**



COPYRIGHT © 1976 BURROUGHS CORPORATION Detroit, Michigan 48232

TABLE OF CONTENTS

SUBJECT	PAGE
COURSE OUTLINE	1
PERFORMANCE OBJECTIVES	8
DOCUMENTATION WORKSHEET	29
FT&R QUIZ	30
SOFTWARE QUIZ	32
BASIC PROCESSOR QUIZ	35
SIMPLIFIED SYSTEM BLOCK DIAGRAM	38
S MEMORY FUNCTIONAL BLOCK DIAGRAM	39
GATES, INVERTERS, BUFFERS AND FLIP-FLOPS WORKSHEET	40
8 BIT ADDER WORKSHEET	41
ELEMENT RULES WORKSHEET	42
MICRO INSTRUCTION WORKSHEET	43
TRAINING SUPPLEMENT	45

INTRODUCTION

These performance objectives are intended to be the testing criteria for students learning the B1700 Mainframe. Successful completion of the course consists of the student demonstrating his ability to properly perform each of the objectives to the instructors satisfaction.

The objectives are designed to be used in conjunction with formal lectures on each subject area or as the basis for a supervised self paced learning program.

The objectives are arranged in a particular sequence and it is intended that they be accomplished in that sequence. This is of particular importance for the less experienced students. Those objectives flagged by the letter "M" in the right hand margin require the student to perform the action on the machine while those without the "M" can be performed without direct access to a system.

The references given for each objective are intended to provide the student with sufficient background and detail to perform the objective. In the event that the student is unable to determine what is expected of him or he cannot obtain sufficient information from the references, he should consult with the instructor before proceeding.

MATERIAL PROVIDED EACH FIELD ENGINEER

- 1. B1714 Technical Manual
- 2. B1700 Reference Manual
- 3. B1700 Software Operation Guide
- 4. B1714 Performance Oriented Training Course

MATERIALS AVAILABLE IN THE LAB

- 1. B1700 Element Rule Book
- 2. System Documentation
- 3. Card Tester Manual
- 4. B1700 MTR Listing
- 5. B1700 Planning and Installation Manual

TITLE:

B1714 Maintenance and Basic Software

COURSE DESIGNATION:

320527

LENGTH:

160 Hours

DESCRIPTION:

The course is designed to train the field engineer to install, operate and repair the B1712/14 processor on a MTR (card tester) basis to include:

- 1. B1712/14 Mainframe
- 2. Burroughs Logic Power Supply
- 3. PMI Logic Power Supply
- 4. Memory Power
- 5. Memory Sub-system

SUBJECT MATTER:

Ref: Welcome Package

A. INTRODUCTION & ORIENTATION

- 1. Welcome
- 2. Housing
- Transportation
- 4. Meals
- 5. Laundry
- 6. Professionalism at training center
- 7. Week-end trip
- 8. Course Schedule
- 9. Tour of training area

Ref: B1700 SOG Section I & II

B. B1700 OPERATING SYSTEM

(8 Hrs)

- 1. Define
- 2. Functions
- 3. Controlling of MCP
- 4. How Loaded
- 5. Disk Structures

Ref: B1700 SOG OPERATOR TRAINING С. (32 Hrs) Section II & III Release Letter SPO Message (Selected) 2. Control Statements 3. MCP Options Utility Programs Section IV Compiles 5. B1700 SOG Section I & II File Concepts Section III SOG 7. Sorts Form MKT. 6269 MCP II/ANALYZER Dump/Analyzer 10. System Log Operation Ref: B1714 TM, Sec. I B1700 SYSTEM CONCEPTS (5 Hrs) B1700 Ref. Manual Viewgraphs Basic Block Diagram Clock Rate 2. 3. Memory Size Type of Memory 4. Type of logic I/O Subsystem

7. Micro Concepts

Maintenance Philosophy

System in-depth diagram

Ref: Element Rule & B1714 TM Section V

E. MACHINE LAYOUT

(2 HRS)

- 1. Card Layout
 - a. Integrated components
 - b. Voltage/Ground Busses
 - c. FP Connector
 - d. BP Pin designation
 - e. Resistor locations
 - f. Wire wrap levels
- 2. Subassembly Layout
 - a. Processor
 - b. I/O Base
 - c. Logic Power
 - d. Memory Power
 - e. Memory Sub-system
 - f. 24 Volt Chasis
 - g. Console
 - h. Cassette
 - i. I/O Cable Panel
- 3. Backplane Layout
 - a. Letter/Number designations
 - b. Pin Numbers
- 4. Voltage/Ground Bussing
 - a. +4.75 volts
 - b. <u>+</u> 12 volts
 - c. -2 volts
 - d. Ground

Ref: B1700

F. CARD TESTER OPERATION

(6 hrs)

- 1. Function
- 2. Principles of Card Testing
- 3. How to operate

Ref: Element Rules
Student Worksheets
System Documentation
Viewgraphs

G. FIELD TEST AND REFERENCE

(8 hrs)

1. Element Rules

NOTE: Worksheets examples taken from B1714 schematics

- 2. Documentation
 - a. Card schematics
 - b. Circuit list
 - c. History sheets
 - d. Special instruction
 - e. Test routines

Ref: Card Tester Manual Training Handout & Card Tester Schematics

H. REPAIRING THE CARD TESTER

(5 hrs)

- 1. Theory of Operation
- 2. Troubleshooting

Ref: B1714 TM, Section V Training Handout & MTR Listing I. MAINTENANCE PROCEDURES

(3 hrs)

- 1. Test Routines
- 2. Confidence Routines
- 3. Isolating to a failing unit

Ref:	•	CEN	TRAL PROCESSOR (40 Hrs)
	pg. 2, Section I, pg. 12-24	1.	Processor Block Diagram
		2.	Selected Micro Instructions
	B1712, TM, Sec. 2, pg 8	3.	Clock Circuit
	Sec. II, pg. 34, 41 & 90	4.	Local Memory Block Diagram
	Sec. II, pg. 53 Sec. II, pg. 75 & 77	5.	Function Box Block Diagram
	bec. 11, pg. 73 & 77		a. 24 bit b. 4 bit
	B9490 TM	6.	Cassette
			a. Functionb. Drive circuitsc. Processor Controld. U Rege. Error checking concept
Ref:	Sec. II, pg. 171 K.	MEM	MORY (22 Hrs)
Ref:	Sec. II, pg. 171 K.		MORY (22 Hrs) Type of memory used
Ref:	Sec. II, pg. 171 K.		Type of memory used
Ref:	Sec. II, pg. 171 K.	1.	Type of memory used
Ref;	Sec. II, pg. 171 K.	1.	Type of memory used Bit addressability concept a. S-Proc. 1 b. S-Proc. 2
Ref:	Sec. II, pg. 171 K.	1. 2.	Type of memory used Bit addressability concept a. S-Proc. 1 b. S-Proc. 2
Ref:	Sec. II, pg. 192	1. 2.	Type of memory used Bit addressability concept a. S-Proc. 1 b. S-Proc. 2 Reverse memory operation Develop diagram (chalkboard) of memory writes and reads at different addresses.
Ref:		 2. 3. 4. 	Type of memory used Bit addressability concept a. S-Proc. 1 b. S-Proc. 2 Reverse memory operation Develop diagram (chalkboard) of memory writes and reads at different addresses.
Ref;	Sec. II, pg. 192 Training handout	 2. 3. 4. 	Type of memory used Bit addressability concept a. S-Proc. 1 b. S-Proc. 2 Reverse memory operation Develop diagram (chalkboard) of memory writes and reads at different addresses. Data path to/from memory a. Source/destination regs. b. Rotator

a. S-Proc. 1 b. S-Proc 2

		К.	CON	т.	
Ref:	Sec. II, pg. 189-191		8.	Memory Timing	
	Test Routine Listing		9.	Memory Test Routing	
	B1714, Sec. IV, TM & TIN 4468		10.	Memory Voltages & Margins	
	Section II, pg. 93		11.	Micro Instruction Fetch	
Ref:	ALL	L.	PRO	CESSOR/MEMORY REVIEW (2 Hrs)
			1.	Relating B/D to schematics	
			2.	Relating schematics to boards	
Ref:	Sec. I, pg. 33-36	М.	SYS	TEM POWER (24	4 Hrs)
			1.	Power Distribution	
			2.	PMI Power Supply	
	Sec. II, pg. 201-229 Sec. IV, pg. 29-36		3.	Burroughs Manufactured Supply	
	Sec. I, pg. 36		4.	Memory Power	
	Sec. IV, pg. 30, 31			 a. DC voltage input b. +19 & +23 volt supply c. Adjustment d. Troubleshooting 	
Ref:	Planning &	N.	PLA	NNING & INSTALLATION	
	Installation Manual TIN 4464		1.	RINS	
			2.	LINS	
			3.	TINS	
			4.	CARES Forms	
			5.	Power Requirements	
			6.	Heat Requirements	
			7.	Site Planning	

Approved by:

Approved by:

(Originator)

(Training Project Supervisor)

Approved by:

(Manager, Field Engineering Training)

DATE

15t. Do 1 to and one of PBD gold in the set

B1700 SYSTEM OPERATI	ON UNDER MCP CONTROL
Software Operating Guide	1. PERFORM A CLEAR/START TO INCLUDE
(SOG) Sec. II, & III	SETTING OF THE TIME AND DATE.
Software Operation Guide (SOG) Sec. II	2. DIRECT MCP TO KEEP A LOG OF THE SYSTEM OPERATIONS.
SOG. Sec. II	M 3. OBTAIN A SOFTWARE RELEASE LETTER FROM THE SYSTEMS DISK SUPPLIED BY YOUR INSTRUCTOR.
SOG	4. EXECUTE "TEACLER" AND PERFORM ALL OF THE OBJECTIVES. SHOW THE SPO SHEET TO THE LAB INSTRUCTOR.
SOG SEC. III	5. INITIALIZE BOTH A USER AND A SYSTEM DISK.
Release Letter	3-47 Cos. Tope M 6. USE DISK/DUMP TO MAKE A DUPLICATE COPY OF THE SYSTEM DISK.
Software Operation Guide Sec. III	7. VERIFY A DISK CARTRIDGE AFTER COMPLETION OF A DISK/DUMP ROUTINE.
Software Operation Guide Sec. III	8. COPY ALL OF THE SDL. INTRIN/= FILES TO THE USER DISK GIVING THEM NEW NAMES USING THE PROGRAM DISK/COPY. THEN COPY THEM BACK ONTO THE SYSTEM DISK GIVING THEM THEIR ORIGINAL NAMES.

B1700 SYSTEM OPERATIO	N UNDER MCP CONTROL
315	М
Software Operation Guide Sec. III	9. USING DMPALL PRINT THE FOLLOWING TYPES OF DATA FILES: A. CARD B. DISK C. MAGNETIC TAPE D. PAPER TAPE
Software Operation Guide Sec. III AX 257 Supply SALFS A SAN 5	10. USING DMPALL PRINT A DISK FILE BEGINNING WITH A SPECIFIED RECORD ACL 1 AND TERMINATE AFTER A SPECIFIED NUMBER OF RECORDS ARE PRINTED.
Software Operation Guide Sec. III	11. USING DMPALL REPRODUCE THE FOLLOWING TYPES OF DATA FILES CHANGING THE BLOCKING FACTOR FOR THE DISK FILE: A. CARD B. DISK C. MAGNETIC TAPE D. PAPER TAPE
Software Operation Guide Sec. III	パーユ3 M 12. USE FILE/PUNCHER TO PUNCH OUT A SMALL CODE FILE.
Software Operation Guide Sec. III	M 13. LOAD A CARD DECK CODE FILE TO DISK USING FILE/LOADER.
Software Operation Guide Sec. III Sole Sole So	14. GIVEN A DECK OF CARDS CONTAINING A LIST OF STUDENTS IN CLASS, PRINT COPIES OF THAT DATA DECK.

B1700 SYSTEM OPERATI	ON UNDER MCP CONTROL
	M M
Software Operation Guide Sec. II	15. OBTAIN A PRINTOUT OF THE SYSTEM LOG USING SYSTEM/LOGOUT.
Software Operation Guide Sec. II	16. OBTAIN A PRINTOUT OF THE SYSTEM LOG USING QWIKLOG.
Software Operations Guide Sec. III	M 17. PERFORM A COLD/START OPERATION.
Software Operation Guide Sec. II	18. GIVEN A KA LISTING, DETERMINE THE RECORDS PER AREA FOR ANY GIVEN DATA FILE.
Software Operations Guide	19. DETERMINE THE NUMBER OF AVAILABLE DISK SEGMENTS ON A USER DISK.
Software Operating Guide See Instructor	20. GIVEN A CARD DECK LABELLED "SUPPLY/SALES" PERFORM A SORT OF THAT FILE. SORT ON THE SOCIAL SECURITY NUMBER, AND PLACE THE OUTPUT ON A USER DISK. CARD FORMAT: NAME COLUMN SSN 1-11 LAST NAME 13-19 FIRST INIT. 22 REGION 29 DISTRICT 36-37 BRANCH QUOTA 57-60 SALES 69-72

B1700 SYSTEM OPERATI	ON UNDER MCP CONTROL
Software Operations Guide Sec. III	M 21. USE DMPALL TO PRINT THE SORTED FILE FROM DISK.
Software Operations Guide Sec. III	M 22. SORT THE ABOVE DISK FILE USING THE FOLLOWING FOUR KEYS TOGETHER. DIRECT THE OUTPUT TO THE PRINTER. A. REGION B. DISTRICT C. BRANCH D. COMPLETE NAME
Software Operation Guide Sec. II	23. OBTAIN A PRINTOUT OF THE SYSTEM LOG.
RPG Reference Manual Software Operation Guide Sec. IV	M 24. GIVEN A RPG SOURCE DECK, COMPILE THE PROGRAM FOR SYNTAX.
COBOL Reference Manual Software Operations Guide (S.O.G.) Sec. IV	M 25. USING THE COBOL SOURCE DECK SUP- PLIED BY YOUR INSTRUCTOR, COMPILE FOR SYNTAX USING SINGLE SPACE FORMAT. SHOW CODE, HEX ADDRESSING AND VERIFY THE CORRECT SEQUENCE.
Software Operating Guide (S.O.G.) Small System Tec. Newsletter-020	26. YOU MUST BE ABLE TO HALT THE SYSTEM, PERFORM A MEMORY DUMP AND OBTAIN MEANINGFUL INFORMATION FROM THIS DUMP TO INCLUDE THE FOLLOWING: A. DISK DESCRIPTOR CHAIN B. STATUS OF PERIPHERALS C. MIX STATUS D. OPTION STATUS E. ADDRESS (PORT & CHANNEL) OF PERIPHERALS F. INTERPRETERS PRESENT

B1700 SYSTEM OPERATIO	ON UNDER MCP CONTROL
	М
Software Operation Guide Sec. II	27. CAUSE A DUMP OF A USER PROGRAM. OBTAIN MEANINGFUL INFORMATION CONCERNING THE FOLLOWING:
	A. RUN STRUCTURE NUCLEUS B. I/O DESCRIPTORS C. FILE INFORMATION BLOCK
Software Operation Guide MKTG-6269	M 28. IF AND WHEN THE MCP HALTS WITH A HEX VALUE IN THE "L" REGISTER, PERFORM THE MEMORY DUMP PROCEDURE AND COMPLETE THE B1700 SYSTEMS "SOFTWARE ASSISTANCE REQUISITION" REPORT.
A11	29. INVESTIGATE FOR 30 MINUTES A TROUBLE IN A B1714 SYSTEM, PRE- PARING A LIST OF FACTS ABOUT THE TROUBLE. REPORT YOUR FINDINGS TO THE INSTRUCTOR AND BE PREPARED TO ANSWER PROGRAMMATICAL AND TECHNI- CAL QUESTIONS REGARDING THE TROUBLE.
	М
All	30. GIVEN A TROUBLE IN A B1714 SYSTEM, PERFORM THE FOLLOWING, USING ANY TROUBLESHOOTING AID OR TEST ROUTINE: A. RECOGNIZE AND IDENTIFY SYMPTOMS.
	B. DEFINE SYMPTOMS AS A GENERAL FUNCTIONAL FAILURE. C. RECREATE (IF POSSIBLE) THE CONDITIONS WHICH PRODUCED THE SYMPTOMS.

SYSTEM INTRODUCTION	AND FAMILIARIZATION
Instructor	! 31. LOCATE AND MAINTAIN THE FOLLOWING: A. TOOL CABINET B. SYSTEM DOCUMENTATION CABINET
A11	M i 32. GAIN ACCESS TO ANY SPECIFIED AREA OF THE B1714 SYSTEM.
B1714 TM Sec. II, Pg. 1-2 Sec. V Pg 14-16	33. DETERMINE THE CONTENTS OF ANY REGISTER THROUGH USE OF THE CON- SOLE SWITCHES.
B1714 TM Sec. II, Pg. 1-2 Sec. V, Pg. 14-16	M 34. GIVEN A SPECIFIC BIT PATTERN IN HEXIDECIMAL, LOAD IT INTO ANY GIVEN REGISTER VIA THE CONSOLE SWITCHES.
B1714 TM, Sec. I, Pg. 3 Sec. V, Pg. 16	M 35. DEMONSTRATE YOUR ABILITY TO OPERATE THE CASSETTE READER BY PERFORMING THE FOLLOWING: A. POWER-ON CASSETTE READER B. LOAD CASSETTE INTO READER. C. MAKE CASSETTE READER READY. D. REWIND CASSETTE.

SYSTEM INTRODUCTION	N AND FA	MILIARIZATION
Processor MTR and Dynamic Test Routine Listing	36.	INSURE THAT THE PROCESSOR IS FUNCTIONING PROPERLY BY LOADING AND EXECUTING THE PROCESSOR MTR AND DYNAMIC TEST ROUTINES.
	ſ	M
B1714 IM Sec. II, Pg. 1-2 Sec. V, Pg. 14-16	37.	GIVEN A HEX BIT PATTERN, WRITE THAT PATTERN INTO THE FIRST TEN BYTES OF MEMORY.
	1	М
B1714 TM Sec. II, Pg. 1-2 Sec. V, Pg. 14-16	38.	VERIFY THAT THE INFORMATION IN MEMORY AS A RESULT OF THE PREVIOUS OBJECTIVE, WAS WRITTEN CORRECTLY.
		М
S-Memory Dynamic Test Listing	39.	INSURE THAT THE S-MEMORY IS FUNCTIONING PROPERLY BY LOADING AND EXECUTING THE S-MEMORY DYNAMIC TEST.

SYSTEM	LAYOUT	
B1714 T.M. Sec. V, Pg. 20	40.	GIVEN THE CO-ORDINATES FOR THE LOCATION OF A PRINTED CIRCUIT CARD, FIND THE CARD IN THE SYSTEM.
	(
B1714 R.M. Sec. V, Pg. 2-7	41.	GIVEN THE CO-ORDINATES FOR A COMPONENT ON A PRINTED CIRCUIT CARD, FIND THE COMPONENT ON THE CARD.
	1	М
B1714 T.M. Sec. V Pg. 25-33	42.	LOCATE AND IDENTIFY ANY CONSOLE COMPONENT.
	1	М
B1714 T.M. Sec. VI, Pg. 1 and Planning & Installation Manual Sec. IV, Pg. 6	43.	VERIFY THAT THE CORRECT CARD IS LOCATED IN ANY SPECIFIED CARD LOCATION.

CARD TESTER	ROPERATION
B1714 TM Sec. I	M 44. POWER UP THE B1714 SYSTEM.
Card Tester Documentation and Handout	45. DEMONSTRATE YOUR ABILITY TO USE THE CARD TESTER BY PERFORMING THE FOLLOWING: A. CONNECT TESTER TO THE SYSTEM. B. VERIFY SWITCH POSITIONS. C. PERFORM THE GO/NO-GO CHECK OF THE CARD TESTER D. INSERT A CARD E. APPLY POWER F. DISCONNECT PINS ON A CARD
Card Tester Documentation and Handout	M 46. PERFORM THE EXHAUSTIVE SELF-CHECK OF THE CARD TESTER.
Card Tester Documentation and Handout	M 47. USING THE CARD TESTER, PERFORM THE "GO-NO-GO" TEST ON ANY GIVEN CARD.
Card Tester Documentation and Handout	M 48. USING THE FAULT ISOLATION MODE, DISPLAY THE NODE COUNT FOR ANY GIVEN SIGNAL ON THE CARD.

PROCESSOR T & F DOCUMENTS		
49 .	FROM ANY LOGIC CIRCUIT WITH A GIVEN INPUT, DETERMINE THE OUTPUT.	
50.	M USING THE CHIP CLIP, VERIFY THE OPERATION OF ANY GIVEN CHIP ON A CARD.	
51.	M TRACE THE SIGNAL GENERATED BY ANY GIVEN CONSOLE SWITCH TO A POINT WHERE IT EXISTS ON THE BACKPLANE.	
52.	M USING A CARD EXTENDER, DISPLAY A LOGIC SIGNAL WHICH DOES NOT APPEAR AT A BACKPLANE PIN.	
53.	M GIVEN ANY TERM, LOCATE A POINT ON THE BACKPLANE WHERE THIS SIGNAL MABE MEASURED OR OBSERVED.	
54.	GIVEN THE LOCATION OF A BACKPLANE PIN TO WHICH ONE END OF A WIRE IS CONNECTED, LOCATE THE PIN CO-ORDINATES FOR THE OTHER END OF THE WIRE.	
	49.50.51.52.	

PROCESSOR T & F DOCUMENTS		
TROSESSOR 1	a 1 DOGGERATE	
B1714 Schematics, Circuit Lists, and T.M. Sec. V, Pg. 2-12	55. GIVEN ANY LOGIC TERM THAT APPEARS ON THE BACKPLANE, FOLLOW IT THROUGH THE SCHEMATICS EITHER TO ITS ORIGIN OR DESTINATION.	
B1714 Schematics	56. VERIFY THAT ANY GIVEN SIGNAL ON A CIRCUIT CARD IS PROPERLY WIRED AS REFLECTED BY THE SCHEMATICS.	
B1714 Element Rules Book	57. GIVEN ANY LOGIC CIRCUIT SYMBOL, IDENTIFY IT BY NAME AND DESCRIBE ITS FUNCTION.	
Special Instructions T & F Documents (See Instructor)	M 58. IDENTIFY THE HARDWARE OPTIONS INSTALLED IN A B1714 SYSTEM.	
Tektronics Tech. Manual	M 59. DISPLAY AND SPECIFIED SIGNAL ON AN OSCILLOSCOPE AND DETERMINE THE FOLLOWING: A. AMPLITUDE B. REPITITION RATE C. PULSE WIDTH	
See Instructor	60. DEMONSTRATE YOUR ABILITY TO REMOVE AND REPLACE A CHIP FROM A LOGIC CARD.	

31714 T.M. Sec. V, Pg. 89	61.	DEMONSTRATE YOUR ABILITY TO REMOVE AND INSTALL A WIRE-WRAP CONNECTION.
See Instructor	62.	DEMONSTRATE YOUR ABILITY TO REPAI A BREAK IN A SOLDER RUN ON A LOGIC CARD.
		M
See Instructor	63.	DEMONSTRATE YOUR ABILITY TO INSTALL A RIN/LIN IN THE SYSTEM.

CARD TESTER E	AULT ISOLATING
Card Tester Documentation and Handouts	64. ISOLATE A MALFUNCTION ON ANY OR ALL CARDS IN THE B1714 SYSTEM TO THE FAILING COMPONENT BY USING
	THE FAILING COMPONENT BY USING THE CARD TESTER.
	М
Card Test Documentation Handout	65. GIVEN A MALFUNCTION IN THE CARD TESTER, ISOLATE THE PROBLEM TO THE FAILING COMPONENT.

REGISTER CONCEPTS ANI	MICRO	INSTRUCTIONS
B1714 T.M. Sec. VI, Pg. 3-7	66.	PERFORM THE SYSTEM CONSOLE STATIC TESTS 1-15, AS SPECIFIED BY THE TECH. MANUAL.
B1714 T.M. Sec. I, Pg. 12-24	67.	LOAD AND EXECUTE AT LEAST ONE EXAMPLE OF EACH OF THE FOLLOWING TYPES OF MICRO INSTRUCTIONS: A. 1C REGISTER MOVE MICRO B. 7C READ/WRITE MICRO C. 9C LITERAL MOVE MICRO D. 145C CALL MICROS E. 2E CASSETTE MICRO
B1714 T.M. Sec. I, Pg. 12-24	68.	VERIFY THAT THE RESULTS OF THE MICROS EXECUTED IN THE PREVIOUS OBJECTIVES ARE CORRECT,
B1714 T.M. Sec. I, Pg. 12-24 Micro Worksheets	69.	GIVEN A MICRO INSTRUCTION IN HEXIDECIMAL, DETERMINE THE SPECIFIC FUNCTION OF THAT INSTRUCTION.
B1714 T.M. Sec. II, Pg. 135- 193	70.	THROUGH USE OF THE CONSOLE SWITCHES, FORCE GOOD PARITY INTO THE FIRST TWENTY-ONE BYTES OF MEMORY.

REGISTER CONCEPTS AN	D MICRO INSTRUCTIONS
B1714 T.M. Sec. II, Pg. 135,193	71. WRITE AND EXECUTE A MICRO PROGRAM THAT WILL FORCE GOOD PARITY THROUGHOUT MEMORY. (NOTE: THE PREVIOUS OBJECTIVE MUST BE DONE IMMEDIATELY PRIOR TO EXECUTION OF THIS OBJECTIVE).
Clear All memory 1. set X: All O 2. set FA: All O 3. set A: All O 4. step alode 5. Load Mi: @ 7919@ (m solet 6. Pad Load the claim Load & times 7. Press clear 6. Load FA: @ 000030@ 9. select write 10. Write @ 7919@ To sem (n ABC) 11. Press inc. 12. Write @ 8400@ o. @ 1000@ 13. Rum Mode 14. clear & start	

	M M CACHEM CLOCK CHECKS
	PERFORM THE SYSTEM CLOCK CHECKS AS SPECIFIED BY THE TECH. MAN.
73.	DETERMINE THE DIFFERENCE BETWEEN B1712 & B1714 CLOCK.
74.	GIVEN A MALFUNCTION IN THE SYSTEM CLOCK CIRCUITRY, ISOLATE THE PROBLEM TO THE DEFECTIVE COMPONENT

READ ONLY	CASSETTE
B1714 T.M. Sec. V, Pg. 25-33 and A9490 T.M. Sec. V	75. LOCATE AND IDENTIFY ALL COMPONENTS ASSOCIATED WITH THE CASSETTE READER.
A9490 T.M. Sec. IV	76. PERFORM THE CASSETTE ADJUSTMENTS AS OUTLINED IN THE TECH. MANUAL.
В9490 Т.М.	77. GIVEN A MALFUNCTION IN THE CASSETTE, ISOLATE THE PROBLEM TO THE FAILING COMPONENT.

MEMO	RY
B1714 T.M. Sec. II, Pg. 180	78. GIVEN A SPECIFIC MEMORY ADDRESS, DETERMINE THE FOLLOWING: A. CARD GROUP B. CHIP ROW C. BYTE D. BIT
B1714 T.M. Sec. I, Pg. 8 and Sec. II, Pg. 180	79. DETERMINE THE SIZE OF MEMORY IN BYTES CONTAINED IN A GIVEN SYSTEM THROUGH USE OF THE CONSOLE SWITCHES.
B1714 T.M. Sec. VI, Pg. 9-12, T & F DOCUMENTS	M 80. DEMONSTRATE YOUR ABILITY TO CHANGE THE SIZE OF MEMORY IN A SYSTEM IN 4K BYTE, 8K BYTE OR 16K BYTE INCREMENTS.
B1714 T.M. Sec. IV, Pg. 8-29	M 81. VERIFY THE MEMORY TIMING ADJUST- MENTS AS OUTLINED IN THE TECH MANUAL. (NOTE: IF ADJUSTMENT SEEMS NEEDED, SEE INSTRUCTOR FIRST)
B1714 T.M. Sec. IV, Pg. 29-31	M 82. VERIFY THE MEMORY POWER SUPPLY VOLTAGE AS OUTLINED IN TM.
A11	83. LOCATE THE SPECIFIC STORAGE CHIP ASSOCIATED WITH ANY GIVEN MEMORY ADDRESS ON BOTH STYLES OF MEMORY CARDS.

	MEMORY
A11	84. GIVEN AN S-MEMORY TEST FAILURE CODE, DEFINE THE FOLLOWING: A. FAILING FUNCTION. B. LOCATION OF FAILING ROUTINE IN THE LISTING. C. CONTENTS OF REGISTERS USED IN FAILING ROUTINE. D. FAILING ADDRESS.
A11	85. GIVEN A MALFUNCTION IN S-MEMORY ISOLATE THE PROBLEM TO THE FAILING COMPONENT.

	POWER	
B1714 T.M. Sec. IV, Pg. 29-31	86.	PERFORM THE MEMORY POWER SUPPLY ADJUSTMENTS AS OUTLINED IN THE TECH. MANUAL.
B1714 T.M. Sec. V, Pg. 42-67	87.	M LOCATE AND IDENTIFY ALL POWER SUPPLIES, FUSES AND CIRCUIT BREAKERS ON THE SYSTEM.
B1714 T.M. Sec. V, Pg. 42-67	88.	M LOCATE ALL POWER SUPPLY CONNECTIONS WHICH SUPPLY VOLTAGES TO THE BACKPLANES.
B1714 T.M. Sec. IV, Pg. 14-19	89.	M PERFORM ALL ADJUSTMENTS OF THE LOGIC POWER SUPPLY AS OUTLINED IN THE TECH. MANUAL.
A11	90.	GIVEN A MALFUNCTION IN THE POWER SUB-SYSTEM ISOLATE THE PROBLEM TO THE FAILING COMPONENT.

INSTALI	ATION
B1700 Planning & Install. Man Pg. 1-15	91. DETERMINE THE BTU REQUIREMENTS FOR ANY GIVEN SYSTEM.
B1700 Planning & Install. Man. Pg. 1-18	92. DETERMINE THE KVA REQUIREMENTS FOR ANY GIVEN SYSTEM.
B1700 Planning & Install. Man. Pg. 1-30	93. DETERMINE WHICH BURROUGHS FORMS ARE REQUIRED AT A GIVEN B1700 SITE.
B1700 Planning & Install. Man. Pg. 1-31	94. DETERMINE THE STANDARD TEST EQUIPMENT REQUIRED FOR A B1700 INSTALLATION.
B1700 Planning & Install. Man. Pg. 1-31	95. DETERMINE THE SPECIAL TOOLS RE- QUIRED FOR A GIVEN B1700 SITE.
B1700 Planning & Install. Man. Pg. IV-6 thru 17	96. BE ABLE TO PERFORM ALL 27 STEPS OF THE B1700 INSTALLATION PROCEDURE.

LAB WORKSHEET DOCUMENTATION OBJECTIVES

1.	Locate the signal TWSDO in the schematics. What is the backplane pin it exits? PIN
2.	Trace the signal to its destination point. Pin C4-FIAN ONE
3.	Verify that the system is powered off and using a multimeter verify that a wire exists between the two points on the backplane. Pin ** to Pin **.
4.	Find the signal on the card of destination and note that passing through an element it changes names on this card. Name changed to
5.	Using the new signal name look the signal up in the card circuit list for that card. List the pins that the signal goes to on this card.
6.	Remove the card from the system and using a multimeter verify a wire between the pins listed in #5.
7.	Trace the signal that is needed to produce TWSHl. Look up the RPAN in the Hardware Rules Book to determine its function.
8.	It is noted that the signal MARCD1H1 comes into Pin F of the RPAN. Trace this signal to its origin in the schematics. Card # page page
9.	It is noted that MARCD1H1 is developed by a DFAN with inputs MARCM1FO and MARCM0FO. Determine the status of these two signals, if MARCD1H1 is to be true. MARCM1FO must be
10.	It is known that MARCMLFO and MARCMOFO are developed on the F card. Locate this in the schematics. $F = \frac{1}{2} + \frac$
11.	Determine what must be true for the EFAN which develops MARCM1FO and MARCM0FO to develop both signals true. Pin \hat{N} must be \hat{T} . Use the Hardware Rules to determine the operation of the EFAN.
12.	It is determined that this EFAN is bad and you wish to order another, the part number is

1. What interpreter is required to run the MCP?

COBOL RPG

SDL

UPL

A. B.

C.

D.

SOFTWARE QUIZ

2.	What interpreter is provided to run the COBOL Compiler?
	A. COBOL R. RPG
	C. SDL D. UPL
3.	What routine (Micro Coded) performs all I/O operations in the system?
٥.	D
	B. SYSTEM/INIT
	C. MCP
	D. SDL/INTERP.
4.	The function of the Clear/Start routine is to:
	A. Clear all registers so a cold start may be performed.
	B. Clear all peripheral devices.C. Load the MCP and its interpreter in order to restore the system to an
	operable state.
	D. None of the above.
5.	What SPO message would be used to discontinue a job and release the peripheral devices?
	A. DC
	B. DS C. RM
	D. WT
6.	What SPO message would be used to obtain a printout on the line printer of all
•	files on disk.
	(A) KA - A - A
	B. KP C. PD
	D. PM
7.	When a user pack is loaded, what SPO message is required to notify the MCP the unit is ready?
	A. IL
	B. OL C. RL
	D RY

SOFTWARE QUIZ

8.	Bef	ore a removable disk cartridge is removed from the unit:
9	A. B. C. D.	KA should be performed Disk should be purged PO message should be entered Nothing special required.
9.	The by:	total amount of processor time a program has been running may be obtained
	B. C.	TI TR WT Subtraction FOI time for POI ti
	D.	Subtracting EOJ time from BOJ time.
10.		t utility should be used on a new disk cartridge to make it ready for use the system?
	- Carrier	Disk Initializer MIL Disk
	C.	I/O Debug
	D_{\bullet}	Disk/Copy
11.	What	utility is used to copy one disk to another?
	B.	Disk/Copy Disk/Dump 3-47 DMPALL File/Loader
12.	What	program converts Source Code to Object Code?
	(A) B. C.	Compiler Condition Conditi
13.	In c	order for the system to keep a log of all jobs run, what must be done?
-	B.	Nothing special - system does this automatically Charge option must be set Log option must be set System will not perform this function
14.	A Co	entrol Card may be distinguished by:
,	В. С.	An Asterisk (*) in column one A Hyphen (-) in column one A Question Mark (?) in column one By fact it is first card in deck

SOFTWARE QUIZ

- 15. A file is named by:
 - A. Either one name of 10 Characters or two names divided by a Hyphen.
 - B. One name only of 10 Characters.
 - C. Files are not named but given numbers
 - D. Either one name of up the 10 Characters or two names divided by a slash, each of which may be up to 10 Characters.
- The table on disk which contains a list of all permanent files on that disk is 16. called:
 - (A. Directory
 - B. Name Table
 - C. Master Available Table
 - Cold Start Variables
- 17. What program is called by the SORT program when an "in place" sort has been specified?
 - No other program is called
 - SORT/QSORT
 - SORT/VSORT C.
 - SORT/COMPILER
- What SPO message is used to obtain a printout of the file SYSTEM/DUMPFILE? 18.
 - Α. DM
 - В. \mathbf{DP}
 - C. KA
 - Q. PM 2-96
- 19. Briefly define the following terms:

 A. File

 - Record
 - Blocking Factor
- Briefly outline the procedure to perform an "MCP DUMP". 2-6

Dump of in must be set, PM

BASIC PROCESSOR QUIZ

1.	What is the basic word length of the B1700 processor?
	A. 4
	B. 8 C. 16
	①. 24
2.	What is the word length of B1700 memory?
	A. 8
	B. 16
	C. 32 D. 64
2	
3.	
	A. 4 B. 8
	(C. 16
	D. 32
4.	On what card is the X register located?
	A• A
	B. B C. A and B
	D. None of the above
5.	When a local memory register is specified as sink, where is MEX data temporarily stored prior to being written?
	A. TEMPB B. LBUF
	C. MIR
	D. MAR (A)
6.	What is the first location of BDATA referred to as?
	A. X
	C. T
	D. L
7.	In what bit of the C register would a carry or borrow be stored?
	A. BICN (0)
	B. MSBX
	C. LSUX (D. CYF

BASIC PROCESSOR QUIZ


- 8. What is the function of the 3 LSB of the MAR?
 - A. Not used
 - (B.) Bit address
 - C. BYTE address
 - D. Selects storage card
- 9. During a micro fetch, what register accepts the memory data?
 - A. U Reg
 - → ML Reg
 - C. MIR
 - D. CMND
- 10. To see if an interrupt has occurred, what bit could be tested?
 - A. CPU (1)
 - B CC $(3)^{\circ}$
 - XXST (2) p.1 p., rand
- 11. What registers are used for storage of Data when reading/writing memory?
 - A. BR, LR, X, T
 - B. FA, FB, CP
 - C. X and Y only
 - D. X, Y, T and L
- 12. Which micros could be classified as "branch relative" type micros?
 - (A) 4C, 5C, 123C, 145C
 - B. 6D and 3E
 - C. 3F and 1C
 - D. 3C, 7D and 8D
- 13. What is the destination register in the micro 18A2?
 - A. X
 - . В. Ү
 - Ç, L
 - D. None of the above

Set IP 17 13 por contract


- 14. When performing a 7C micro, what register must be loaded with the memory address to be read/written?
 - (A) MAR (A)
 - B. FA
 - C. BR
 - D. MIR

BASIC PROCESSOR QUIZ


15. X = 795436 Y = 207258 CP = 84 What is the HEX Bit pattern that would be displayed when selecting REG GRP 0 and Select 3?




SIMPLIFIED SYSTEM BLOCK DIAGRAM




WORKSHEET GATES, INVERTERS, BUFFERS AND FLIP-FLOPS (CARD F SH 4 OF 6)






2. HOW WOULD THE TERM GPCLR GOING TRUE EFFECT THE TERMS RUNX..FO AND HALTFO?

8 BIT ADDER WORKSHEET



ELEMENT RULES WORKSHEFT DFAN'S AND EFAN'S CARD D SH 1 OF 6



GIVEN THE INPUTS AS NOTED, LABEL THE LOGIC STATE OF THE OUTPUT TERMS WITH A T OR F.

- 1. IDTEST

 2. 4BCNENDO

 3. 4BCNM2DO

 4. 4BCHMIDO

 5. 4BCHMODO
- 6. Describe the meaning of the triangles on the input of the buffers which make the term IDTEST.

MICRO INSTRUCTION WORKSHEFT 1

		3-			
		/	. 1	1	
110	0 /		11		
1 3			7		ċ.
f .		ž.		i i	

MICRO IN HEX	MICRO NAME	REGISTER	BEFCRE EXECUTION	AFTER EXECUTION
18A0	The Market of the Control of the Con	FA X Y	123456 ABCDEF 098765	
10E1		CPL X Y	18 123456 876543	V 000000
12BE		Y T CMND	56 789A 100005 000000	1
7998		A FA T X MEMORY 000100 MEMORY 008000	000100 008000 FEDCBA ABCDEF 7998BO 000000	00801,8 10 DCK/ ABS 11 1,01811 ELFCER
70D8	A Property of the second secon	FA T L MEMCRY 000000	000000 ABCDEF 23456 7 AFAFAF	gerene is the second of the se

MICRO IN HEX		REGISTERS	BEFORE EXECUTION	AFTER EXECUTION
9000 0100 21875	Marie Profit	Y X	000200 000300	
8306	A Rage	T L	ABCDEF 123456	Taring in Englander
E003	1967 - S. 1965 - S. 1965 - S. 1965 - S. 1966 -	A TAS	000100 003450	A. 300, 10 yee 200, 200
F 0 09	15 C Marille State State Angle Algeria Almande State	A TAS	0034 <i>5</i> 0 000 1 00	NE 003 420
COO2	Common period to	A	00000	0000 30
0022	Sign one when shad	X Y	123456 1234 <i>5</i> 6	Z 1
0000	No of start of	FA X	AAAAA FFFFFF	Mariana Mariana Mariana
0001	Son sont men work	FA A	000010 000100	೧೯೯) ೧८ २७७७≥ २
0700	Errlage - 1201	FA SPAD(O) LEFT SPAD(O) RIGHT FB	000000 555555 AAAAAA FFFFFF	177 - 200 1792 - 200 - 17 200 - 200 - 17 100 - 180 - 17

TABLE OF CONTENTS

SUBJECT	PAGE
S MEMORY PROCESSOR FUNCTIONAL BLOCK	46
MICRO WORK SHEETS	47
SAMPLE CIRCUIT LIST	52
CONTINUOUS EXECUTION OF ONE MICRO	54
USE OF MONITOR MICRO	55
PROCESSOR DYNAMIC LOADER	. 56
24 VAC CONTROL	58
USE OF LOGIC POWER SUPPLY DUMMY LOAD	59
B1700 TROUBLESHOOTING FLOW CHART	61
REFRESH (S-PROC 2)	66
S-PROC 2 MEMORY MOD SELECTION	67
½-2 LAYER STORAGE BOARD (S-PROC 2)	68
MAR-A (S-PROC 2)	69

			NAME	
MICRO	DESCRIPTION	REGISTERS	BEFORE AFTER REMARKS	
#1 18 A 0		FA X Y	123456 ABCDEF 098765	
#2 10E1		CPL X Y	18 123456 876543	
#3 2881		FA SPAD(1) LEFT SPAD (1) RIGHT	FFFFFF AAAAAA BBBBBB	
#4 21A1		SPAD(0) LEFT SPAD(1) LEFT FA	ABCDEF 123456 654 3 21 F1F2F3	
#5 3928		L X	000000 FFFFF	
#6 4C61		A L T	000050 999999 000000	
#7 5B01		A L T	000100 666666 999999	

MICRO	DESCRIPTION	REGISTERS	BEFORE	AFTER REMARKS
#8 6125	Land 1962 per 3	A L T	000100 555555 999999	
# 9 7998			000100 008000 FEDCBA ABCDEF 100 = 7998	
#10 8306		T L	ABCDEF 123456	
#11 9000 0100		Y X	000200 000300	
#12 A180		CPL T Y X	18 555555 999999 123456	100 100 100 100 100 100 100 100 100 100
#13 BC47		X T	ABCDEF 665544	T. OBCCAA
#14 C002		A	000000	

MICRO	DESCRIPTION	REGISTERS	BEFORE	AFTER REMARKS
#15 D00A		A	000090	
#16 E003		A TAS	000100 003450	
#17 F009		A TAS	003450 000100	
#18 0404		Y X	123456 654321	
#19 0501		Y X	123456 654321	
#20 06C0		CP FL FA	10 0020 000010	
#21 0700		FA SPAD(0)LEFT SPAD(0)RIGHT FB	000000 5A5A5A A5A5A5 FFFFFF	
#22 0800		FA SPAD(O)LEFT SPAD(O)RIGHT	0000A0 000060 000000	

MICRO	DESCRIPTION	REGISTERS	BEFORE	AFTER REMARKS
#23 0998	Heritar	ALL REG'S EQUAL ZEROS		NC-OP
#24 0022	garati ku el	X Y	123456 123456	And the second of the second
# 25		FL SPAD(O)RIGHT CPL CPU	0019 000020 10	

MICRO PROGRAM

NAME _____

Assume initial register conditions as follows:

X = F1F2F3

CP = 18

FA = 008000

Y = 009000

All others = zero

	MICRO			S-MEMORY ADDRESS		RESULTS	
1	∢ 3F00	Mornia 2018		00000	€	Gray	
	781 A	Morna isoli White toping from		00010			
	6F60	skije salate in Ži ringe i	re gla	00020			
Ì	C001	Fele di ini		00030			
	(0001	: :		00040			
	7098			00050			
at .	6F68			00060			
	C001			00070			
	(0001			08000			
	0638			00090			
	18 A 0			000 A 0			
1	4CA1			000В0			
	(D00D			00000			
\	4E04			000D0			
Pie				000E0			
V	AAAA			000F0			
	0001			00100			
		is the everall	function of	his program?			

What is the overall function of this program?

corporation
 <u></u>

CIRCU LIST

PASADENA P	T				_	11	1	Τ			T				COC	E	722	78A	E A D	
20003353360 <u>CSTPG.DO</u>	01	PU + XB31	1	PU YAOO	1	1	XA1J		ВНАИВН	4 N 3		9.0			1 1	11	23	23	RR	q
20003354330 MIC•3EF0	05	PU	1	PU	1			!				9.	6>					1		
	07	+ XB7P	1	11	2	1 1	XA4Q XB5N		DF ANBHA			4	-			11		23		
20003367960 M0P08BT0	10		1 1	PU	1			i ! !				6.0	5>							
	12 13 14	+ XA3V XR3V	1 2 1	+ XA3V XB3V	1 2 1	1		1 1 1 1	BGLNXXX XXXXDFA DFANIHA	N 3	3	1.8	3			11	23	23	RR	14
20003375600 MASKSTCO	15 16 17		1	PU	!			; ; ; ;				3.0					23	123	KK	
**Commission of the commission	18 19 20 21	YB4A	1 2	YB4A YB7C	1 2		Y858 Y888	† † 1	EFANEFA EFANGFE GFENBGL	N 3/6	5	1.6)			1 1	23 23 23	23	RR	4
20003377400 DATASTCO	22	PU		PU	1							4.4	>					1		
	24 25 26	+ YA3A YB4B	1 2	YB4B YC3A				883C 8C2D	EFANGF J GF JNBGL			3.0	2		1	11	23 23		RR RR	4 4
20004305160 PE3++E0	27 28 29	PU + YAOL	2	PU YB6M	2		V A 9 At					5.2								
	30	. 1405	1	IOOM	-	1	YAIN	YB5N	FFANBHA	N 6		3.6				1 1	23	23	RR	4
			1																	
CIRCUIT NUMBER	LINE NO.	FROM LOCATION	Z	TO LOCATION	z	00000	PIVO:		FROM TO		WIRE TYPE	LENGT	ш	ABLE NAME	a¦a	P! P	VA	VA TRO	1 1 1	
T 2205 1767		B1500		PROCES	SO		MEMORY	UNIT			05 0	967	620	20003353	360			•00		
CIRCUIT LIST NO.	S	YSTEM NAME	1		=		NAME				T NUM		FILE	CIRCUIT IN		+		E NC		A E

Ü

						a trans							
Burrough or	poration	Level of 11/1		CIRCL.	LIST	Carried and a second	1	-					
BUSINESS MACHINE		KEMA	Y	(from No		- Land	cor)E 7	223	7AF		 -
or south	02 WB	2 GIRC	2 1	GIPA	OEYG2 F	8.		1	11	23	23	RR	3
0	06 WB 07 ELCC 08 GLCC 09 GLLC 10 JLCC	WB GLCC 2 GLLC 1 JLCC 2 HJEA	1 1 ELIE 2 1 GLEC 1 1 JLGA		10 BSO B GO B SIY SIYEO B EO BG2 F	2 0 2 4	8		11111111	23 23 23 23	23 23 23 23	RRRRR.	44444
0	12 13 WB 14 GREP 15	WB GUEC	2 1 GBGE	Fredit	OAYG2		4 >		1 1	23	23	RR	4
o do	17 WB 18 FLLP 19 FKAC 20 HIMA 21 IKAC 22 KKAC	2 HIMA 1 IKAC 2 KKAC	1 1 FLIE 2 1 FJIE 1 1 IIPA 2 1 IHIE 1 1	GJGP KHIA KLIE	\$KYH1 B H1 BG2 S G2 SF1 B F1 BD1 B D1 BSYX	3.	1 5 4 5		11	23 23 23 23	23 23 23	RR RR RR RR RR	7.2224
0	24 25 26 27 HB FBEG	WB GIMC	2 1 GBGA		OGYG2 F		7 7>		11	23	23	RR	7
	INE FROM LOCATION	Z LOCATION	Z G PIV	OT OR	FROM TO	FIT WIRE LENG	TH SP	ABLE NAME	P' P	VA CON	VA TRO		
T 2203 9358	B710	WB-150	PROC (CT	P A	-AH	2200 3149	999	CSAGPFNO		66	• 00	0	ΔE
CIRCUIT LIST NO.	SYSTEM NAME		AN TINU	мЕ		UNIT NUMBER	FIL.E	CIRCUIT INDE	x	PAG	E 110		REN
Supplied Sup				Car	(A)			少			•	*A 1 *	77

The same

TRAINING SUPPLEMENT

CONTINUOUS EXECUTION OF ONE MICRO

MCLK./D.	Card "D"	pin	OBX
IHMARHO	Card "H"	pin	1BX

USE OF MONITOR MICRO

The 9D Monitor micro may be monitored with test equipment when it is executed. The Monitor micro is useful when the use of backplane jumpers prove to be insufficient for continuous execution of one micro. An example of the use of the Monitor micro in cycling a Normalize X micro is shown below. (Cycling the Normalize X would not be sufficient because of the fact that the source data would change.)

ADDR	MICRO	DESCRIPTION
00000	90 EF	Initialize X
00010	FFFF	
00020	8A18	Initialize FL
00030	8C18	Initialize CPL
00040	0900	Monitor
00050	0003	Normalize X
00060	D007	Cycle

OSCILLOSCOPE_


Set up to sync external negative on signal at HX on card F''. The beginning of the oscilloscope trace will be there at the same time as the beginning of the Normalize X micro.

B1714 PROC DYN LOADER

ADDRESS	MICRO	DESCRIPTION
0	9800	24 Bit Lit (4096) to FA
10	1000	
20	0000	NOP
30	9000	24 Bit Lit (32768) to X
40	8000	
50	79 D 9	Write 25 Bits from L Inc FA
60	18 A 1	Move FA to Y
70	5C93	If X>Y to Addr 50
80	9800	24 Bit Lit (4096) to FA
90	1000	
AO	0020	Cassette Start
ВО	1BE3	Move U to L
C0	79D0	Write 16 bits from L Inc FA
DO	6A29	Skip when LC = 9
EO	C003	Go to Addr 120
FO	1BE3	Move U to L
100	79D0	Write 16 bits from L Inc FA
110	D007	Go to Addr BO
120	6D22	Skip when $LF = 2$
130	D009	Go to Addr BO
140	6C22	Skip when LE = 2
150	D00B	Go to Addr BO
160	6B20	Skip when $LD = 0$

B1714 PROC DYN LOADER

ADDRESS	MICRO	DESCRIPTION
170	DOOD	Go to Addr BO
180	GA20	Skip when $LC = 0$
190	DOOF	Go to Addr BO
1A0	0022	Cassette Stop
1B0	860 A	Move 10 to BR
1CO	0000	NOP
1D0	9400	24 Bit Lit (4096) to A
1E0	1000	(All sections start @ 1000)
1F0	0000	NOP



24 VOLT A.C. COUTROL.

USE OF THE LOGIC POWER SUPPLY DUMMY LOAD

REFER TO FIGURE 1.

Correct functioning of the Logic Power Supply requires that it be presented with a load drawing at least 25 Amps. A dummy load is available to allow operation of the power supply when extended on its slides and disconnected from the backplane load. Use of the dummy load will assist in isolation of a logic power problem to either the mainframe or the power supply and will allow the field engineer to work on the supply in a power-up situation.

The dummy load may be connected in one of two ways---

- 1. With load from +4.75V to Ground, -2.0V shorted to ground.
- 2. With load from +4.75V to Ground, -2.0V open.




FIGURE 1. Simplified diamgram showing Logic Voltage Current Flow Paths.

The transformer T2 may be considered as a variable voltage current source for the +4.75V and -2.0V loads. All current drawn by the +4.75V load (R1) will return through the -2.0V load (R2) and/or the shunt resistors (R3) and Transistors (Q1). Voltage regulator VR1 will adjust the output of the

THE DUMMY LOAD (CONT.)

Inverter to T2 so that +4.75V is always maintained between +4.75V and Ground. V2 will control Q1 and thus the current flow through R3 so that the voltage drop across the parallel resistances Q1 - R3 and R2 is maintained at 2.0V.


When troubleshooting the power supply, the shorting bar on the dummy load will normally be used to short circuit the Ground and -2.0V terminals. This will eliminate the -2.0V shunt circuit but allow the rest of the power supply to operate normally. The VCO will run at a reduced rate as the inverter is required to maintain a voltage drop of only 4.75V between the +4.75V and -2.0V terminals, instead of the normal 6.75V.


If it is required to troubleshoot the -2.0V shunt circuits, the dummy load will be connected without short circuiting the Ground and -2.0V terminals. This will cause all the current drawn by the dummy load (approx. 95 amps) to flow through the shunt circuit Q1 - R3.


If the dummy load is connected across the +4.75V and -2.0V terminals, no ground reference can be established by the power supply. Therefore, the load should not be connected in this manner.


CAUTION

The four transistors Q1 and resistors R3 are rated to handle a total of 100 Amps. Therefore, no attempt should be made to load the +4.75V beyond 100 Amps (e.g., use of two dummy loads in parallel) without shorting or providing an external load for -2.0V.












PRINTED IN U.S. AMERICA








NOTE : + REPRESENTS A FORCED TRUE

S-PROC2 MEMORY MOD SELECTION



1/2 - 2 LAYER STORAGE
BOARD (S-PROC 2)

MAR A (5-PROCZ)

